

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Sat Oct 25 22:46:14 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    53808|  10.000 ns|  0.538 ms|    2|  53809|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_bf16_to_float_fu_515                                  |bf16_to_float                                  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_stage_2_store_fu_649  |activation_accelerator_Pipeline_stage_2_store  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_float_safe_softmax3_64_768_s_fu_784                   |float_safe_softmax3_64_768_s                   |     4650|     4650|  46.500 us|  46.500 us|   4650|   4650|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load0_fu_980  |activation_accelerator_Pipeline_stage_0_load0  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 13 21 10 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 11 
11 --> 12 
12 --> 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln1054 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [activation_accelerator.cpp:1054]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 49152, void @empty_7, void @empty_8, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 49152, void @empty_19, void @empty_8, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 49152, void @empty_18, void @empty_8, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_14, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 42 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 43 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 44 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 45 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 46 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%x_1 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 47 'alloca' 'x_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 48 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%x_3 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 49 'alloca' 'x_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 50 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%x_5 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 51 'alloca' 'x_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 52 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%x_7 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 53 'alloca' 'x_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 54 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%x_9 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 55 'alloca' 'x_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 56 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%x_11 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 57 'alloca' 'x_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 58 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%x_13 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 59 'alloca' 'x_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 60 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%x_15 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 61 'alloca' 'x_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%x_16 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 62 'alloca' 'x_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%x_17 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 63 'alloca' 'x_17' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%x_18 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 64 'alloca' 'x_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%x_19 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 65 'alloca' 'x_19' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%x_20 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 66 'alloca' 'x_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%x_21 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 67 'alloca' 'x_21' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%x_22 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 68 'alloca' 'x_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%x_23 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 69 'alloca' 'x_23' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%x_24 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 70 'alloca' 'x_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%x_25 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 71 'alloca' 'x_25' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%x_26 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 72 'alloca' 'x_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%x_27 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 73 'alloca' 'x_27' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%x_28 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 74 'alloca' 'x_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%x_29 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 75 'alloca' 'x_29' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%x_30 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 76 'alloca' 'x_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%x_31 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 77 'alloca' 'x_31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%x_32 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 78 'alloca' 'x_32' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%x_33 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 79 'alloca' 'x_33' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%x_34 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 80 'alloca' 'x_34' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%x_35 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 81 'alloca' 'x_35' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%x_36 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 82 'alloca' 'x_36' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%x_37 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 83 'alloca' 'x_37' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%x_38 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 84 'alloca' 'x_38' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%x_39 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 85 'alloca' 'x_39' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%x_40 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 86 'alloca' 'x_40' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%x_41 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 87 'alloca' 'x_41' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%x_42 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 88 'alloca' 'x_42' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%x_43 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 89 'alloca' 'x_43' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 90 [1/1] (1.23ns)   --->   "%x_44 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 90 'alloca' 'x_44' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 91 [1/1] (1.23ns)   --->   "%x_45 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 91 'alloca' 'x_45' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%x_46 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 92 'alloca' 'x_46' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%x_47 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 93 'alloca' 'x_47' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 94 [1/1] (1.23ns)   --->   "%x_48 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 94 'alloca' 'x_48' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 95 [1/1] (1.23ns)   --->   "%x_49 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 95 'alloca' 'x_49' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%x_50 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 96 'alloca' 'x_50' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 97 [1/1] (1.23ns)   --->   "%x_51 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 97 'alloca' 'x_51' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%x_52 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 98 'alloca' 'x_52' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 99 [1/1] (1.23ns)   --->   "%x_53 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 99 'alloca' 'x_53' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%x_54 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 100 'alloca' 'x_54' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 101 [1/1] (1.23ns)   --->   "%x_55 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 101 'alloca' 'x_55' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%x_56 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 102 'alloca' 'x_56' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 103 [1/1] (1.23ns)   --->   "%x_57 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 103 'alloca' 'x_57' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 104 [1/1] (1.23ns)   --->   "%x_58 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 104 'alloca' 'x_58' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%x_59 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 105 'alloca' 'x_59' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 106 [1/1] (1.23ns)   --->   "%x_60 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 106 'alloca' 'x_60' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 107 [1/1] (1.23ns)   --->   "%x_61 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 107 'alloca' 'x_61' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 108 [1/1] (1.23ns)   --->   "%x_62 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 108 'alloca' 'x_62' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 109 [1/1] (1.23ns)   --->   "%x_63 = alloca i64 1" [activation_accelerator.cpp:1065]   --->   Operation 109 'alloca' 'x_63' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 110 [1/1] (0.44ns)   --->   "%switch_ln1073 = switch i32 %stage_read, void %if.end37, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store" [activation_accelerator.cpp:1073]   --->   Operation 110 'switch' 'switch_ln1073' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:1131]   --->   Operation 111 'partselect' 'trunc_ln1' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.99ns)   --->   "%icmp_ln1094 = icmp_eq  i32 %config_r_read, i32 0" [activation_accelerator.cpp:1094]   --->   Operation 112 'icmp' 'icmp_ln1094' <Predicate = (stage_read == 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1094 = br i1 %icmp_ln1094, void %if.end21, void %if.then19" [activation_accelerator.cpp:1094]   --->   Operation 113 'br' 'br_ln1094' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln1095 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %buf0" [activation_accelerator.cpp:1095]   --->   Operation 114 'call' 'call_ln1095' <Predicate = (stage_read == 1 & icmp_ln1094)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:1075]   --->   Operation 115 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1131 = sext i63 %trunc_ln1" [activation_accelerator.cpp:1131]   --->   Operation 116 'sext' 'sext_ln1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1131" [activation_accelerator.cpp:1131]   --->   Operation 117 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (7.30ns)   --->   "%empty_384 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 49152" [activation_accelerator.cpp:1131]   --->   Operation 118 'writereq' 'empty_384' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln1131 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1131]   --->   Operation 119 'call' 'call_ln1131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln1131 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1131]   --->   Operation 120 'call' 'call_ln1131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 121 [5/5] (7.30ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 121 'writeresp' 'empty_385' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 122 [4/5] (7.30ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 122 'writeresp' 'empty_385' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 123 [3/5] (7.30ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 123 'writeresp' 'empty_385' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 124 [2/5] (7.30ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 124 'writeresp' 'empty_385' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 125 [1/5] (7.30ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1135]   --->   Operation 125 'writeresp' 'empty_385' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1135 = br void %if.end37" [activation_accelerator.cpp:1135]   --->   Operation 126 'br' 'br_ln1135' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln1095 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %buf0" [activation_accelerator.cpp:1095]   --->   Operation 127 'call' 'call_ln1095' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln1096 = call void @float_safe_softmax3<64, 768>, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1096]   --->   Operation 128 'call' 'call_ln1096' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln1096 = call void @float_safe_softmax3<64, 768>, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63" [activation_accelerator.cpp:1096]   --->   Operation 129 'call' 'call_ln1096' <Predicate = (icmp_ln1094)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln1101 = br void %if.end21" [activation_accelerator.cpp:1101]   --->   Operation 130 'br' 'br_ln1101' <Predicate = (icmp_ln1094)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln1129 = br void %if.end37" [activation_accelerator.cpp:1129]   --->   Operation 131 'br' 'br_ln1129' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 7.30>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1075 = sext i63 %trunc_ln" [activation_accelerator.cpp:1075]   --->   Operation 132 'sext' 'sext_ln1075' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1075" [activation_accelerator.cpp:1075]   --->   Operation 133 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 2> <Delay = 7.30>
ST_14 : Operation 135 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 3> <Delay = 7.30>
ST_15 : Operation 136 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 137 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 138 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 139 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 140 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1075]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln1075 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1075]   --->   Operation 141 'call' 'call_ln1075' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln1075 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1075]   --->   Operation 142 'call' 'call_ln1075' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 143 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln1135 = ret" [activation_accelerator.cpp:1135]   --->   Operation 144 'ret' 'ret_ln1135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln1054 (spectopmodule) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
config_r_read        (read         ) [ 0000000000000000000000]
stage_read           (read         ) [ 0111111111111111111111]
out_r_read           (read         ) [ 0000000000000000000000]
in0_read             (read         ) [ 0000000000000000000000]
x                    (alloca       ) [ 0000000000111000000000]
x_1                  (alloca       ) [ 0000000000111000000000]
x_2                  (alloca       ) [ 0000000000111000000000]
x_3                  (alloca       ) [ 0000000000111000000000]
x_4                  (alloca       ) [ 0000000000111000000000]
x_5                  (alloca       ) [ 0000000000111000000000]
x_6                  (alloca       ) [ 0000000000111000000000]
x_7                  (alloca       ) [ 0000000000111000000000]
x_8                  (alloca       ) [ 0000000000111000000000]
x_9                  (alloca       ) [ 0000000000111000000000]
x_10                 (alloca       ) [ 0000000000111000000000]
x_11                 (alloca       ) [ 0000000000111000000000]
x_12                 (alloca       ) [ 0000000000111000000000]
x_13                 (alloca       ) [ 0000000000111000000000]
x_14                 (alloca       ) [ 0000000000111000000000]
x_15                 (alloca       ) [ 0000000000111000000000]
x_16                 (alloca       ) [ 0000000000111000000000]
x_17                 (alloca       ) [ 0000000000111000000000]
x_18                 (alloca       ) [ 0000000000111000000000]
x_19                 (alloca       ) [ 0000000000111000000000]
x_20                 (alloca       ) [ 0000000000111000000000]
x_21                 (alloca       ) [ 0000000000111000000000]
x_22                 (alloca       ) [ 0000000000111000000000]
x_23                 (alloca       ) [ 0000000000111000000000]
x_24                 (alloca       ) [ 0000000000111000000000]
x_25                 (alloca       ) [ 0000000000111000000000]
x_26                 (alloca       ) [ 0000000000111000000000]
x_27                 (alloca       ) [ 0000000000111000000000]
x_28                 (alloca       ) [ 0000000000111000000000]
x_29                 (alloca       ) [ 0000000000111000000000]
x_30                 (alloca       ) [ 0000000000111000000000]
x_31                 (alloca       ) [ 0000000000111000000000]
x_32                 (alloca       ) [ 0000000000111000000000]
x_33                 (alloca       ) [ 0000000000111000000000]
x_34                 (alloca       ) [ 0000000000111000000000]
x_35                 (alloca       ) [ 0000000000111000000000]
x_36                 (alloca       ) [ 0000000000111000000000]
x_37                 (alloca       ) [ 0000000000111000000000]
x_38                 (alloca       ) [ 0000000000111000000000]
x_39                 (alloca       ) [ 0000000000111000000000]
x_40                 (alloca       ) [ 0000000000111000000000]
x_41                 (alloca       ) [ 0000000000111000000000]
x_42                 (alloca       ) [ 0000000000111000000000]
x_43                 (alloca       ) [ 0000000000111000000000]
x_44                 (alloca       ) [ 0000000000111000000000]
x_45                 (alloca       ) [ 0000000000111000000000]
x_46                 (alloca       ) [ 0000000000111000000000]
x_47                 (alloca       ) [ 0000000000111000000000]
x_48                 (alloca       ) [ 0000000000111000000000]
x_49                 (alloca       ) [ 0000000000111000000000]
x_50                 (alloca       ) [ 0000000000111000000000]
x_51                 (alloca       ) [ 0000000000111000000000]
x_52                 (alloca       ) [ 0000000000111000000000]
x_53                 (alloca       ) [ 0000000000111000000000]
x_54                 (alloca       ) [ 0000000000111000000000]
x_55                 (alloca       ) [ 0000000000111000000000]
x_56                 (alloca       ) [ 0000000000111000000000]
x_57                 (alloca       ) [ 0000000000111000000000]
x_58                 (alloca       ) [ 0000000000111000000000]
x_59                 (alloca       ) [ 0000000000111000000000]
x_60                 (alloca       ) [ 0000000000111000000000]
x_61                 (alloca       ) [ 0000000000111000000000]
x_62                 (alloca       ) [ 0000000000111000000000]
x_63                 (alloca       ) [ 0000000000111000000000]
switch_ln1073        (switch       ) [ 0000000000000000000000]
trunc_ln1            (partselect   ) [ 0011100000000000000000]
icmp_ln1094          (icmp         ) [ 0100000000111000000000]
br_ln1094            (br           ) [ 0000000000000000000000]
trunc_ln             (partselect   ) [ 0011111111111111111111]
sext_ln1131          (sext         ) [ 0000000000000000000000]
gmem2_addr           (getelementptr) [ 0001111111000000000000]
empty_384            (writereq     ) [ 0000000000000000000000]
call_ln1131          (call         ) [ 0000000000000000000000]
empty_385            (writeresp    ) [ 0000000000000000000000]
br_ln1135            (br           ) [ 0000000000000000000000]
call_ln1095          (call         ) [ 0000000000000000000000]
call_ln1096          (call         ) [ 0000000000000000000000]
br_ln1101            (br           ) [ 0000000000000000000000]
br_ln1129            (br           ) [ 0000000000000000000000]
sext_ln1075          (sext         ) [ 0000000000000000000000]
gmem0_addr           (getelementptr) [ 0000000000000011111100]
empty                (readreq      ) [ 0000000000000000000000]
call_ln1075          (call         ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
ret_ln1135           (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16_to_float"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_2_store"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3<64, 768>"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load0"/></StgValue>
</bind>
</comp>

<comp id="220" class="1004" name="x_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_1_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_2_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="x_3_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="x_4_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_5_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="x_6_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_7_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="x_8_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="x_9_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_9/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="x_10_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="x_11_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="x_12_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="x_13_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="x_14_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="x_15_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_15/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x_16_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_16/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="x_17_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_17/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="x_18_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_18/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_19_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_19/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="x_20_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_20/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="x_21_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_21/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="x_22_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_22/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="x_23_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_23/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_24_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_24/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="x_25_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_25/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="x_26_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_26/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="x_27_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_27/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="x_28_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_28/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="x_29_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_29/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="x_30_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_30/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="x_31_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_31/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="x_32_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_32/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="x_33_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_33/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="x_34_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_34/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="x_35_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_35/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="x_36_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_36/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="x_37_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_37/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="x_38_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_38/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="x_39_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_39/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="x_40_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_40/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="x_41_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_41/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="x_42_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_42/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="x_43_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_43/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="x_44_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_44/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="x_45_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_45/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="x_46_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_46/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="x_47_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_47/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="x_48_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_48/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="x_49_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_49/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="x_50_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_50/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="x_51_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_51/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="x_52_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_52/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="x_53_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_53/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="x_54_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_54/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_55_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_55/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="x_56_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_56/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="x_57_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_57/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="x_58_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_58/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="x_59_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_59/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="x_60_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_60/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="x_61_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_61/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="x_62_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_62/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="x_63_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_63/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="config_r_read_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="stage_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="out_r_read_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="in0_read_read_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_writeresp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="0" index="2" bw="17" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_384/2 empty_385/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_readreq_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="0" index="2" bw="17" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_bf16_to_float_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="0" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="0" index="3" bw="32" slack="0"/>
<pin id="520" dir="0" index="4" bw="32" slack="0"/>
<pin id="521" dir="0" index="5" bw="32" slack="0"/>
<pin id="522" dir="0" index="6" bw="32" slack="0"/>
<pin id="523" dir="0" index="7" bw="32" slack="0"/>
<pin id="524" dir="0" index="8" bw="32" slack="0"/>
<pin id="525" dir="0" index="9" bw="32" slack="0"/>
<pin id="526" dir="0" index="10" bw="32" slack="0"/>
<pin id="527" dir="0" index="11" bw="32" slack="0"/>
<pin id="528" dir="0" index="12" bw="32" slack="0"/>
<pin id="529" dir="0" index="13" bw="32" slack="0"/>
<pin id="530" dir="0" index="14" bw="32" slack="0"/>
<pin id="531" dir="0" index="15" bw="32" slack="0"/>
<pin id="532" dir="0" index="16" bw="32" slack="0"/>
<pin id="533" dir="0" index="17" bw="32" slack="0"/>
<pin id="534" dir="0" index="18" bw="32" slack="0"/>
<pin id="535" dir="0" index="19" bw="32" slack="0"/>
<pin id="536" dir="0" index="20" bw="32" slack="0"/>
<pin id="537" dir="0" index="21" bw="32" slack="0"/>
<pin id="538" dir="0" index="22" bw="32" slack="0"/>
<pin id="539" dir="0" index="23" bw="32" slack="0"/>
<pin id="540" dir="0" index="24" bw="32" slack="0"/>
<pin id="541" dir="0" index="25" bw="32" slack="0"/>
<pin id="542" dir="0" index="26" bw="32" slack="0"/>
<pin id="543" dir="0" index="27" bw="32" slack="0"/>
<pin id="544" dir="0" index="28" bw="32" slack="0"/>
<pin id="545" dir="0" index="29" bw="32" slack="0"/>
<pin id="546" dir="0" index="30" bw="32" slack="0"/>
<pin id="547" dir="0" index="31" bw="32" slack="0"/>
<pin id="548" dir="0" index="32" bw="32" slack="0"/>
<pin id="549" dir="0" index="33" bw="32" slack="0"/>
<pin id="550" dir="0" index="34" bw="32" slack="0"/>
<pin id="551" dir="0" index="35" bw="32" slack="0"/>
<pin id="552" dir="0" index="36" bw="32" slack="0"/>
<pin id="553" dir="0" index="37" bw="32" slack="0"/>
<pin id="554" dir="0" index="38" bw="32" slack="0"/>
<pin id="555" dir="0" index="39" bw="32" slack="0"/>
<pin id="556" dir="0" index="40" bw="32" slack="0"/>
<pin id="557" dir="0" index="41" bw="32" slack="0"/>
<pin id="558" dir="0" index="42" bw="32" slack="0"/>
<pin id="559" dir="0" index="43" bw="32" slack="0"/>
<pin id="560" dir="0" index="44" bw="32" slack="0"/>
<pin id="561" dir="0" index="45" bw="32" slack="0"/>
<pin id="562" dir="0" index="46" bw="32" slack="0"/>
<pin id="563" dir="0" index="47" bw="32" slack="0"/>
<pin id="564" dir="0" index="48" bw="32" slack="0"/>
<pin id="565" dir="0" index="49" bw="32" slack="0"/>
<pin id="566" dir="0" index="50" bw="32" slack="0"/>
<pin id="567" dir="0" index="51" bw="32" slack="0"/>
<pin id="568" dir="0" index="52" bw="32" slack="0"/>
<pin id="569" dir="0" index="53" bw="32" slack="0"/>
<pin id="570" dir="0" index="54" bw="32" slack="0"/>
<pin id="571" dir="0" index="55" bw="32" slack="0"/>
<pin id="572" dir="0" index="56" bw="32" slack="0"/>
<pin id="573" dir="0" index="57" bw="32" slack="0"/>
<pin id="574" dir="0" index="58" bw="32" slack="0"/>
<pin id="575" dir="0" index="59" bw="32" slack="0"/>
<pin id="576" dir="0" index="60" bw="32" slack="0"/>
<pin id="577" dir="0" index="61" bw="32" slack="0"/>
<pin id="578" dir="0" index="62" bw="32" slack="0"/>
<pin id="579" dir="0" index="63" bw="32" slack="0"/>
<pin id="580" dir="0" index="64" bw="32" slack="0"/>
<pin id="581" dir="0" index="65" bw="16" slack="0"/>
<pin id="582" dir="1" index="66" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1095/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_activation_accelerator_Pipeline_stage_2_store_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="0" slack="0"/>
<pin id="651" dir="0" index="1" bw="16" slack="0"/>
<pin id="652" dir="0" index="2" bw="63" slack="2"/>
<pin id="653" dir="0" index="3" bw="16" slack="0"/>
<pin id="654" dir="0" index="4" bw="16" slack="0"/>
<pin id="655" dir="0" index="5" bw="16" slack="0"/>
<pin id="656" dir="0" index="6" bw="16" slack="0"/>
<pin id="657" dir="0" index="7" bw="16" slack="0"/>
<pin id="658" dir="0" index="8" bw="16" slack="0"/>
<pin id="659" dir="0" index="9" bw="16" slack="0"/>
<pin id="660" dir="0" index="10" bw="16" slack="0"/>
<pin id="661" dir="0" index="11" bw="16" slack="0"/>
<pin id="662" dir="0" index="12" bw="16" slack="0"/>
<pin id="663" dir="0" index="13" bw="16" slack="0"/>
<pin id="664" dir="0" index="14" bw="16" slack="0"/>
<pin id="665" dir="0" index="15" bw="16" slack="0"/>
<pin id="666" dir="0" index="16" bw="16" slack="0"/>
<pin id="667" dir="0" index="17" bw="16" slack="0"/>
<pin id="668" dir="0" index="18" bw="16" slack="0"/>
<pin id="669" dir="0" index="19" bw="16" slack="0"/>
<pin id="670" dir="0" index="20" bw="16" slack="0"/>
<pin id="671" dir="0" index="21" bw="16" slack="0"/>
<pin id="672" dir="0" index="22" bw="16" slack="0"/>
<pin id="673" dir="0" index="23" bw="16" slack="0"/>
<pin id="674" dir="0" index="24" bw="16" slack="0"/>
<pin id="675" dir="0" index="25" bw="16" slack="0"/>
<pin id="676" dir="0" index="26" bw="16" slack="0"/>
<pin id="677" dir="0" index="27" bw="16" slack="0"/>
<pin id="678" dir="0" index="28" bw="16" slack="0"/>
<pin id="679" dir="0" index="29" bw="16" slack="0"/>
<pin id="680" dir="0" index="30" bw="16" slack="0"/>
<pin id="681" dir="0" index="31" bw="16" slack="0"/>
<pin id="682" dir="0" index="32" bw="16" slack="0"/>
<pin id="683" dir="0" index="33" bw="16" slack="0"/>
<pin id="684" dir="0" index="34" bw="16" slack="0"/>
<pin id="685" dir="0" index="35" bw="16" slack="0"/>
<pin id="686" dir="0" index="36" bw="16" slack="0"/>
<pin id="687" dir="0" index="37" bw="16" slack="0"/>
<pin id="688" dir="0" index="38" bw="16" slack="0"/>
<pin id="689" dir="0" index="39" bw="16" slack="0"/>
<pin id="690" dir="0" index="40" bw="16" slack="0"/>
<pin id="691" dir="0" index="41" bw="16" slack="0"/>
<pin id="692" dir="0" index="42" bw="16" slack="0"/>
<pin id="693" dir="0" index="43" bw="16" slack="0"/>
<pin id="694" dir="0" index="44" bw="16" slack="0"/>
<pin id="695" dir="0" index="45" bw="16" slack="0"/>
<pin id="696" dir="0" index="46" bw="16" slack="0"/>
<pin id="697" dir="0" index="47" bw="16" slack="0"/>
<pin id="698" dir="0" index="48" bw="16" slack="0"/>
<pin id="699" dir="0" index="49" bw="16" slack="0"/>
<pin id="700" dir="0" index="50" bw="16" slack="0"/>
<pin id="701" dir="0" index="51" bw="16" slack="0"/>
<pin id="702" dir="0" index="52" bw="16" slack="0"/>
<pin id="703" dir="0" index="53" bw="16" slack="0"/>
<pin id="704" dir="0" index="54" bw="16" slack="0"/>
<pin id="705" dir="0" index="55" bw="16" slack="0"/>
<pin id="706" dir="0" index="56" bw="16" slack="0"/>
<pin id="707" dir="0" index="57" bw="16" slack="0"/>
<pin id="708" dir="0" index="58" bw="16" slack="0"/>
<pin id="709" dir="0" index="59" bw="16" slack="0"/>
<pin id="710" dir="0" index="60" bw="16" slack="0"/>
<pin id="711" dir="0" index="61" bw="16" slack="0"/>
<pin id="712" dir="0" index="62" bw="16" slack="0"/>
<pin id="713" dir="0" index="63" bw="16" slack="0"/>
<pin id="714" dir="0" index="64" bw="16" slack="0"/>
<pin id="715" dir="0" index="65" bw="16" slack="0"/>
<pin id="716" dir="0" index="66" bw="16" slack="0"/>
<pin id="717" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1131/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_float_safe_softmax3_64_768_s_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="0" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="797" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="798" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="800" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="802" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="806" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="807" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="808" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="809" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="810" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="811" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="812" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="813" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="814" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="815" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="816" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="817" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="818" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="819" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="820" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="821" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="822" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="823" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="824" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="825" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="826" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="827" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="828" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="829" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="830" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="831" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="832" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="833" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="835" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="836" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="837" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="838" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="839" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="840" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="841" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="844" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="845" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="848" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="849" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="850" dir="0" index="65" bw="16" slack="0"/>
<pin id="851" dir="0" index="66" bw="16" slack="0"/>
<pin id="852" dir="0" index="67" bw="16" slack="0"/>
<pin id="853" dir="0" index="68" bw="16" slack="0"/>
<pin id="854" dir="0" index="69" bw="16" slack="0"/>
<pin id="855" dir="0" index="70" bw="16" slack="0"/>
<pin id="856" dir="0" index="71" bw="16" slack="0"/>
<pin id="857" dir="0" index="72" bw="16" slack="0"/>
<pin id="858" dir="0" index="73" bw="16" slack="0"/>
<pin id="859" dir="0" index="74" bw="16" slack="0"/>
<pin id="860" dir="0" index="75" bw="16" slack="0"/>
<pin id="861" dir="0" index="76" bw="16" slack="0"/>
<pin id="862" dir="0" index="77" bw="16" slack="0"/>
<pin id="863" dir="0" index="78" bw="16" slack="0"/>
<pin id="864" dir="0" index="79" bw="16" slack="0"/>
<pin id="865" dir="0" index="80" bw="16" slack="0"/>
<pin id="866" dir="0" index="81" bw="16" slack="0"/>
<pin id="867" dir="0" index="82" bw="16" slack="0"/>
<pin id="868" dir="0" index="83" bw="16" slack="0"/>
<pin id="869" dir="0" index="84" bw="16" slack="0"/>
<pin id="870" dir="0" index="85" bw="16" slack="0"/>
<pin id="871" dir="0" index="86" bw="16" slack="0"/>
<pin id="872" dir="0" index="87" bw="16" slack="0"/>
<pin id="873" dir="0" index="88" bw="16" slack="0"/>
<pin id="874" dir="0" index="89" bw="16" slack="0"/>
<pin id="875" dir="0" index="90" bw="16" slack="0"/>
<pin id="876" dir="0" index="91" bw="16" slack="0"/>
<pin id="877" dir="0" index="92" bw="16" slack="0"/>
<pin id="878" dir="0" index="93" bw="16" slack="0"/>
<pin id="879" dir="0" index="94" bw="16" slack="0"/>
<pin id="880" dir="0" index="95" bw="16" slack="0"/>
<pin id="881" dir="0" index="96" bw="16" slack="0"/>
<pin id="882" dir="0" index="97" bw="16" slack="0"/>
<pin id="883" dir="0" index="98" bw="16" slack="0"/>
<pin id="884" dir="0" index="99" bw="16" slack="0"/>
<pin id="885" dir="0" index="100" bw="16" slack="0"/>
<pin id="886" dir="0" index="101" bw="16" slack="0"/>
<pin id="887" dir="0" index="102" bw="16" slack="0"/>
<pin id="888" dir="0" index="103" bw="16" slack="0"/>
<pin id="889" dir="0" index="104" bw="16" slack="0"/>
<pin id="890" dir="0" index="105" bw="16" slack="0"/>
<pin id="891" dir="0" index="106" bw="16" slack="0"/>
<pin id="892" dir="0" index="107" bw="16" slack="0"/>
<pin id="893" dir="0" index="108" bw="16" slack="0"/>
<pin id="894" dir="0" index="109" bw="16" slack="0"/>
<pin id="895" dir="0" index="110" bw="16" slack="0"/>
<pin id="896" dir="0" index="111" bw="16" slack="0"/>
<pin id="897" dir="0" index="112" bw="16" slack="0"/>
<pin id="898" dir="0" index="113" bw="16" slack="0"/>
<pin id="899" dir="0" index="114" bw="16" slack="0"/>
<pin id="900" dir="0" index="115" bw="16" slack="0"/>
<pin id="901" dir="0" index="116" bw="16" slack="0"/>
<pin id="902" dir="0" index="117" bw="16" slack="0"/>
<pin id="903" dir="0" index="118" bw="16" slack="0"/>
<pin id="904" dir="0" index="119" bw="16" slack="0"/>
<pin id="905" dir="0" index="120" bw="16" slack="0"/>
<pin id="906" dir="0" index="121" bw="16" slack="0"/>
<pin id="907" dir="0" index="122" bw="16" slack="0"/>
<pin id="908" dir="0" index="123" bw="16" slack="0"/>
<pin id="909" dir="0" index="124" bw="16" slack="0"/>
<pin id="910" dir="0" index="125" bw="16" slack="0"/>
<pin id="911" dir="0" index="126" bw="16" slack="0"/>
<pin id="912" dir="0" index="127" bw="16" slack="0"/>
<pin id="913" dir="0" index="128" bw="16" slack="0"/>
<pin id="914" dir="1" index="129" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1096/11 "/>
</bind>
</comp>

<comp id="980" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load0_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="0" slack="0"/>
<pin id="982" dir="0" index="1" bw="16" slack="0"/>
<pin id="983" dir="0" index="2" bw="63" slack="8"/>
<pin id="984" dir="0" index="3" bw="16" slack="0"/>
<pin id="985" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1075/20 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="63" slack="0"/>
<pin id="991" dir="0" index="1" bw="64" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="0" index="3" bw="7" slack="0"/>
<pin id="994" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln1094_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1094/1 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="trunc_ln_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="63" slack="0"/>
<pin id="1007" dir="0" index="1" bw="64" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="0" index="3" bw="7" slack="0"/>
<pin id="1010" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln1131_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="63" slack="1"/>
<pin id="1017" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1131/2 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="gmem2_addr_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="0" index="1" bw="63" slack="0"/>
<pin id="1021" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln1075_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="63" slack="1"/>
<pin id="1027" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1075/13 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="gmem0_addr_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="0"/>
<pin id="1030" dir="0" index="1" bw="63" slack="0"/>
<pin id="1031" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/13 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="stage_read_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="9"/>
<pin id="1037" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="1039" class="1005" name="trunc_ln1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="63" slack="1"/>
<pin id="1041" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln1094_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="3"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1094 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="trunc_ln_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="63" slack="1"/>
<pin id="1051" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1055" class="1005" name="gmem2_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="3"/>
<pin id="1057" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="gmem0_addr_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="223"><net_src comp="196" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="196" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="196" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="196" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="196" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="196" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="196" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="196" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="196" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="196" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="196" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="196" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="196" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="196" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="196" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="196" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="196" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="196" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="196" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="196" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="196" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="196" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="196" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="196" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="196" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="196" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="196" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="196" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="196" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="196" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="196" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="196" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="196" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="196" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="196" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="196" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="196" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="196" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="196" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="196" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="196" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="196" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="196" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="196" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="196" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="196" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="196" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="196" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="196" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="196" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="196" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="196" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="196" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="196" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="196" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="196" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="196" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="196" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="196" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="196" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="196" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="196" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="196" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="196" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="192" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="14" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="192" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="12" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="194" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="10" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="194" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="6" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="208" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="158" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="507"><net_src comp="212" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="513"><net_src comp="216" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="158" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="583"><net_src comp="206" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="584"><net_src comp="220" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="585"><net_src comp="224" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="586"><net_src comp="228" pin="1"/><net_sink comp="515" pin=3"/></net>

<net id="587"><net_src comp="232" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="588"><net_src comp="236" pin="1"/><net_sink comp="515" pin=5"/></net>

<net id="589"><net_src comp="240" pin="1"/><net_sink comp="515" pin=6"/></net>

<net id="590"><net_src comp="244" pin="1"/><net_sink comp="515" pin=7"/></net>

<net id="591"><net_src comp="248" pin="1"/><net_sink comp="515" pin=8"/></net>

<net id="592"><net_src comp="252" pin="1"/><net_sink comp="515" pin=9"/></net>

<net id="593"><net_src comp="256" pin="1"/><net_sink comp="515" pin=10"/></net>

<net id="594"><net_src comp="260" pin="1"/><net_sink comp="515" pin=11"/></net>

<net id="595"><net_src comp="264" pin="1"/><net_sink comp="515" pin=12"/></net>

<net id="596"><net_src comp="268" pin="1"/><net_sink comp="515" pin=13"/></net>

<net id="597"><net_src comp="272" pin="1"/><net_sink comp="515" pin=14"/></net>

<net id="598"><net_src comp="276" pin="1"/><net_sink comp="515" pin=15"/></net>

<net id="599"><net_src comp="280" pin="1"/><net_sink comp="515" pin=16"/></net>

<net id="600"><net_src comp="284" pin="1"/><net_sink comp="515" pin=17"/></net>

<net id="601"><net_src comp="288" pin="1"/><net_sink comp="515" pin=18"/></net>

<net id="602"><net_src comp="292" pin="1"/><net_sink comp="515" pin=19"/></net>

<net id="603"><net_src comp="296" pin="1"/><net_sink comp="515" pin=20"/></net>

<net id="604"><net_src comp="300" pin="1"/><net_sink comp="515" pin=21"/></net>

<net id="605"><net_src comp="304" pin="1"/><net_sink comp="515" pin=22"/></net>

<net id="606"><net_src comp="308" pin="1"/><net_sink comp="515" pin=23"/></net>

<net id="607"><net_src comp="312" pin="1"/><net_sink comp="515" pin=24"/></net>

<net id="608"><net_src comp="316" pin="1"/><net_sink comp="515" pin=25"/></net>

<net id="609"><net_src comp="320" pin="1"/><net_sink comp="515" pin=26"/></net>

<net id="610"><net_src comp="324" pin="1"/><net_sink comp="515" pin=27"/></net>

<net id="611"><net_src comp="328" pin="1"/><net_sink comp="515" pin=28"/></net>

<net id="612"><net_src comp="332" pin="1"/><net_sink comp="515" pin=29"/></net>

<net id="613"><net_src comp="336" pin="1"/><net_sink comp="515" pin=30"/></net>

<net id="614"><net_src comp="340" pin="1"/><net_sink comp="515" pin=31"/></net>

<net id="615"><net_src comp="344" pin="1"/><net_sink comp="515" pin=32"/></net>

<net id="616"><net_src comp="348" pin="1"/><net_sink comp="515" pin=33"/></net>

<net id="617"><net_src comp="352" pin="1"/><net_sink comp="515" pin=34"/></net>

<net id="618"><net_src comp="356" pin="1"/><net_sink comp="515" pin=35"/></net>

<net id="619"><net_src comp="360" pin="1"/><net_sink comp="515" pin=36"/></net>

<net id="620"><net_src comp="364" pin="1"/><net_sink comp="515" pin=37"/></net>

<net id="621"><net_src comp="368" pin="1"/><net_sink comp="515" pin=38"/></net>

<net id="622"><net_src comp="372" pin="1"/><net_sink comp="515" pin=39"/></net>

<net id="623"><net_src comp="376" pin="1"/><net_sink comp="515" pin=40"/></net>

<net id="624"><net_src comp="380" pin="1"/><net_sink comp="515" pin=41"/></net>

<net id="625"><net_src comp="384" pin="1"/><net_sink comp="515" pin=42"/></net>

<net id="626"><net_src comp="388" pin="1"/><net_sink comp="515" pin=43"/></net>

<net id="627"><net_src comp="392" pin="1"/><net_sink comp="515" pin=44"/></net>

<net id="628"><net_src comp="396" pin="1"/><net_sink comp="515" pin=45"/></net>

<net id="629"><net_src comp="400" pin="1"/><net_sink comp="515" pin=46"/></net>

<net id="630"><net_src comp="404" pin="1"/><net_sink comp="515" pin=47"/></net>

<net id="631"><net_src comp="408" pin="1"/><net_sink comp="515" pin=48"/></net>

<net id="632"><net_src comp="412" pin="1"/><net_sink comp="515" pin=49"/></net>

<net id="633"><net_src comp="416" pin="1"/><net_sink comp="515" pin=50"/></net>

<net id="634"><net_src comp="420" pin="1"/><net_sink comp="515" pin=51"/></net>

<net id="635"><net_src comp="424" pin="1"/><net_sink comp="515" pin=52"/></net>

<net id="636"><net_src comp="428" pin="1"/><net_sink comp="515" pin=53"/></net>

<net id="637"><net_src comp="432" pin="1"/><net_sink comp="515" pin=54"/></net>

<net id="638"><net_src comp="436" pin="1"/><net_sink comp="515" pin=55"/></net>

<net id="639"><net_src comp="440" pin="1"/><net_sink comp="515" pin=56"/></net>

<net id="640"><net_src comp="444" pin="1"/><net_sink comp="515" pin=57"/></net>

<net id="641"><net_src comp="448" pin="1"/><net_sink comp="515" pin=58"/></net>

<net id="642"><net_src comp="452" pin="1"/><net_sink comp="515" pin=59"/></net>

<net id="643"><net_src comp="456" pin="1"/><net_sink comp="515" pin=60"/></net>

<net id="644"><net_src comp="460" pin="1"/><net_sink comp="515" pin=61"/></net>

<net id="645"><net_src comp="464" pin="1"/><net_sink comp="515" pin=62"/></net>

<net id="646"><net_src comp="468" pin="1"/><net_sink comp="515" pin=63"/></net>

<net id="647"><net_src comp="472" pin="1"/><net_sink comp="515" pin=64"/></net>

<net id="648"><net_src comp="16" pin="0"/><net_sink comp="515" pin=65"/></net>

<net id="718"><net_src comp="210" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="719"><net_src comp="4" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="720"><net_src comp="18" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="721"><net_src comp="20" pin="0"/><net_sink comp="649" pin=4"/></net>

<net id="722"><net_src comp="22" pin="0"/><net_sink comp="649" pin=5"/></net>

<net id="723"><net_src comp="24" pin="0"/><net_sink comp="649" pin=6"/></net>

<net id="724"><net_src comp="26" pin="0"/><net_sink comp="649" pin=7"/></net>

<net id="725"><net_src comp="28" pin="0"/><net_sink comp="649" pin=8"/></net>

<net id="726"><net_src comp="30" pin="0"/><net_sink comp="649" pin=9"/></net>

<net id="727"><net_src comp="32" pin="0"/><net_sink comp="649" pin=10"/></net>

<net id="728"><net_src comp="34" pin="0"/><net_sink comp="649" pin=11"/></net>

<net id="729"><net_src comp="36" pin="0"/><net_sink comp="649" pin=12"/></net>

<net id="730"><net_src comp="38" pin="0"/><net_sink comp="649" pin=13"/></net>

<net id="731"><net_src comp="40" pin="0"/><net_sink comp="649" pin=14"/></net>

<net id="732"><net_src comp="42" pin="0"/><net_sink comp="649" pin=15"/></net>

<net id="733"><net_src comp="44" pin="0"/><net_sink comp="649" pin=16"/></net>

<net id="734"><net_src comp="46" pin="0"/><net_sink comp="649" pin=17"/></net>

<net id="735"><net_src comp="48" pin="0"/><net_sink comp="649" pin=18"/></net>

<net id="736"><net_src comp="50" pin="0"/><net_sink comp="649" pin=19"/></net>

<net id="737"><net_src comp="52" pin="0"/><net_sink comp="649" pin=20"/></net>

<net id="738"><net_src comp="54" pin="0"/><net_sink comp="649" pin=21"/></net>

<net id="739"><net_src comp="56" pin="0"/><net_sink comp="649" pin=22"/></net>

<net id="740"><net_src comp="58" pin="0"/><net_sink comp="649" pin=23"/></net>

<net id="741"><net_src comp="60" pin="0"/><net_sink comp="649" pin=24"/></net>

<net id="742"><net_src comp="62" pin="0"/><net_sink comp="649" pin=25"/></net>

<net id="743"><net_src comp="64" pin="0"/><net_sink comp="649" pin=26"/></net>

<net id="744"><net_src comp="66" pin="0"/><net_sink comp="649" pin=27"/></net>

<net id="745"><net_src comp="68" pin="0"/><net_sink comp="649" pin=28"/></net>

<net id="746"><net_src comp="70" pin="0"/><net_sink comp="649" pin=29"/></net>

<net id="747"><net_src comp="72" pin="0"/><net_sink comp="649" pin=30"/></net>

<net id="748"><net_src comp="74" pin="0"/><net_sink comp="649" pin=31"/></net>

<net id="749"><net_src comp="76" pin="0"/><net_sink comp="649" pin=32"/></net>

<net id="750"><net_src comp="78" pin="0"/><net_sink comp="649" pin=33"/></net>

<net id="751"><net_src comp="80" pin="0"/><net_sink comp="649" pin=34"/></net>

<net id="752"><net_src comp="82" pin="0"/><net_sink comp="649" pin=35"/></net>

<net id="753"><net_src comp="84" pin="0"/><net_sink comp="649" pin=36"/></net>

<net id="754"><net_src comp="86" pin="0"/><net_sink comp="649" pin=37"/></net>

<net id="755"><net_src comp="88" pin="0"/><net_sink comp="649" pin=38"/></net>

<net id="756"><net_src comp="90" pin="0"/><net_sink comp="649" pin=39"/></net>

<net id="757"><net_src comp="92" pin="0"/><net_sink comp="649" pin=40"/></net>

<net id="758"><net_src comp="94" pin="0"/><net_sink comp="649" pin=41"/></net>

<net id="759"><net_src comp="96" pin="0"/><net_sink comp="649" pin=42"/></net>

<net id="760"><net_src comp="98" pin="0"/><net_sink comp="649" pin=43"/></net>

<net id="761"><net_src comp="100" pin="0"/><net_sink comp="649" pin=44"/></net>

<net id="762"><net_src comp="102" pin="0"/><net_sink comp="649" pin=45"/></net>

<net id="763"><net_src comp="104" pin="0"/><net_sink comp="649" pin=46"/></net>

<net id="764"><net_src comp="106" pin="0"/><net_sink comp="649" pin=47"/></net>

<net id="765"><net_src comp="108" pin="0"/><net_sink comp="649" pin=48"/></net>

<net id="766"><net_src comp="110" pin="0"/><net_sink comp="649" pin=49"/></net>

<net id="767"><net_src comp="112" pin="0"/><net_sink comp="649" pin=50"/></net>

<net id="768"><net_src comp="114" pin="0"/><net_sink comp="649" pin=51"/></net>

<net id="769"><net_src comp="116" pin="0"/><net_sink comp="649" pin=52"/></net>

<net id="770"><net_src comp="118" pin="0"/><net_sink comp="649" pin=53"/></net>

<net id="771"><net_src comp="120" pin="0"/><net_sink comp="649" pin=54"/></net>

<net id="772"><net_src comp="122" pin="0"/><net_sink comp="649" pin=55"/></net>

<net id="773"><net_src comp="124" pin="0"/><net_sink comp="649" pin=56"/></net>

<net id="774"><net_src comp="126" pin="0"/><net_sink comp="649" pin=57"/></net>

<net id="775"><net_src comp="128" pin="0"/><net_sink comp="649" pin=58"/></net>

<net id="776"><net_src comp="130" pin="0"/><net_sink comp="649" pin=59"/></net>

<net id="777"><net_src comp="132" pin="0"/><net_sink comp="649" pin=60"/></net>

<net id="778"><net_src comp="134" pin="0"/><net_sink comp="649" pin=61"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="649" pin=62"/></net>

<net id="780"><net_src comp="138" pin="0"/><net_sink comp="649" pin=63"/></net>

<net id="781"><net_src comp="140" pin="0"/><net_sink comp="649" pin=64"/></net>

<net id="782"><net_src comp="142" pin="0"/><net_sink comp="649" pin=65"/></net>

<net id="783"><net_src comp="144" pin="0"/><net_sink comp="649" pin=66"/></net>

<net id="915"><net_src comp="214" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="916"><net_src comp="18" pin="0"/><net_sink comp="784" pin=65"/></net>

<net id="917"><net_src comp="20" pin="0"/><net_sink comp="784" pin=66"/></net>

<net id="918"><net_src comp="22" pin="0"/><net_sink comp="784" pin=67"/></net>

<net id="919"><net_src comp="24" pin="0"/><net_sink comp="784" pin=68"/></net>

<net id="920"><net_src comp="26" pin="0"/><net_sink comp="784" pin=69"/></net>

<net id="921"><net_src comp="28" pin="0"/><net_sink comp="784" pin=70"/></net>

<net id="922"><net_src comp="30" pin="0"/><net_sink comp="784" pin=71"/></net>

<net id="923"><net_src comp="32" pin="0"/><net_sink comp="784" pin=72"/></net>

<net id="924"><net_src comp="34" pin="0"/><net_sink comp="784" pin=73"/></net>

<net id="925"><net_src comp="36" pin="0"/><net_sink comp="784" pin=74"/></net>

<net id="926"><net_src comp="38" pin="0"/><net_sink comp="784" pin=75"/></net>

<net id="927"><net_src comp="40" pin="0"/><net_sink comp="784" pin=76"/></net>

<net id="928"><net_src comp="42" pin="0"/><net_sink comp="784" pin=77"/></net>

<net id="929"><net_src comp="44" pin="0"/><net_sink comp="784" pin=78"/></net>

<net id="930"><net_src comp="46" pin="0"/><net_sink comp="784" pin=79"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="784" pin=80"/></net>

<net id="932"><net_src comp="50" pin="0"/><net_sink comp="784" pin=81"/></net>

<net id="933"><net_src comp="52" pin="0"/><net_sink comp="784" pin=82"/></net>

<net id="934"><net_src comp="54" pin="0"/><net_sink comp="784" pin=83"/></net>

<net id="935"><net_src comp="56" pin="0"/><net_sink comp="784" pin=84"/></net>

<net id="936"><net_src comp="58" pin="0"/><net_sink comp="784" pin=85"/></net>

<net id="937"><net_src comp="60" pin="0"/><net_sink comp="784" pin=86"/></net>

<net id="938"><net_src comp="62" pin="0"/><net_sink comp="784" pin=87"/></net>

<net id="939"><net_src comp="64" pin="0"/><net_sink comp="784" pin=88"/></net>

<net id="940"><net_src comp="66" pin="0"/><net_sink comp="784" pin=89"/></net>

<net id="941"><net_src comp="68" pin="0"/><net_sink comp="784" pin=90"/></net>

<net id="942"><net_src comp="70" pin="0"/><net_sink comp="784" pin=91"/></net>

<net id="943"><net_src comp="72" pin="0"/><net_sink comp="784" pin=92"/></net>

<net id="944"><net_src comp="74" pin="0"/><net_sink comp="784" pin=93"/></net>

<net id="945"><net_src comp="76" pin="0"/><net_sink comp="784" pin=94"/></net>

<net id="946"><net_src comp="78" pin="0"/><net_sink comp="784" pin=95"/></net>

<net id="947"><net_src comp="80" pin="0"/><net_sink comp="784" pin=96"/></net>

<net id="948"><net_src comp="82" pin="0"/><net_sink comp="784" pin=97"/></net>

<net id="949"><net_src comp="84" pin="0"/><net_sink comp="784" pin=98"/></net>

<net id="950"><net_src comp="86" pin="0"/><net_sink comp="784" pin=99"/></net>

<net id="951"><net_src comp="88" pin="0"/><net_sink comp="784" pin=100"/></net>

<net id="952"><net_src comp="90" pin="0"/><net_sink comp="784" pin=101"/></net>

<net id="953"><net_src comp="92" pin="0"/><net_sink comp="784" pin=102"/></net>

<net id="954"><net_src comp="94" pin="0"/><net_sink comp="784" pin=103"/></net>

<net id="955"><net_src comp="96" pin="0"/><net_sink comp="784" pin=104"/></net>

<net id="956"><net_src comp="98" pin="0"/><net_sink comp="784" pin=105"/></net>

<net id="957"><net_src comp="100" pin="0"/><net_sink comp="784" pin=106"/></net>

<net id="958"><net_src comp="102" pin="0"/><net_sink comp="784" pin=107"/></net>

<net id="959"><net_src comp="104" pin="0"/><net_sink comp="784" pin=108"/></net>

<net id="960"><net_src comp="106" pin="0"/><net_sink comp="784" pin=109"/></net>

<net id="961"><net_src comp="108" pin="0"/><net_sink comp="784" pin=110"/></net>

<net id="962"><net_src comp="110" pin="0"/><net_sink comp="784" pin=111"/></net>

<net id="963"><net_src comp="112" pin="0"/><net_sink comp="784" pin=112"/></net>

<net id="964"><net_src comp="114" pin="0"/><net_sink comp="784" pin=113"/></net>

<net id="965"><net_src comp="116" pin="0"/><net_sink comp="784" pin=114"/></net>

<net id="966"><net_src comp="118" pin="0"/><net_sink comp="784" pin=115"/></net>

<net id="967"><net_src comp="120" pin="0"/><net_sink comp="784" pin=116"/></net>

<net id="968"><net_src comp="122" pin="0"/><net_sink comp="784" pin=117"/></net>

<net id="969"><net_src comp="124" pin="0"/><net_sink comp="784" pin=118"/></net>

<net id="970"><net_src comp="126" pin="0"/><net_sink comp="784" pin=119"/></net>

<net id="971"><net_src comp="128" pin="0"/><net_sink comp="784" pin=120"/></net>

<net id="972"><net_src comp="130" pin="0"/><net_sink comp="784" pin=121"/></net>

<net id="973"><net_src comp="132" pin="0"/><net_sink comp="784" pin=122"/></net>

<net id="974"><net_src comp="134" pin="0"/><net_sink comp="784" pin=123"/></net>

<net id="975"><net_src comp="136" pin="0"/><net_sink comp="784" pin=124"/></net>

<net id="976"><net_src comp="138" pin="0"/><net_sink comp="784" pin=125"/></net>

<net id="977"><net_src comp="140" pin="0"/><net_sink comp="784" pin=126"/></net>

<net id="978"><net_src comp="142" pin="0"/><net_sink comp="784" pin=127"/></net>

<net id="979"><net_src comp="144" pin="0"/><net_sink comp="784" pin=128"/></net>

<net id="986"><net_src comp="218" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="0" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="16" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="995"><net_src comp="202" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="488" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="198" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="998"><net_src comp="204" pin="0"/><net_sink comp="989" pin=3"/></net>

<net id="1003"><net_src comp="476" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="154" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1011"><net_src comp="202" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="494" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1013"><net_src comp="198" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1014"><net_src comp="204" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1022"><net_src comp="4" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1024"><net_src comp="1018" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="1032"><net_src comp="0" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1034"><net_src comp="1028" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="1038"><net_src comp="482" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="989" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1048"><net_src comp="999" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1005" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="1058"><net_src comp="1018" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1063"><net_src comp="1028" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="508" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {20 21 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63 | {11 12 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {13 14 15 16 17 18 19 20 21 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63 | {3 4 }
  - Chain level:
	State 1
		br_ln1094 : 1
		call_ln1095 : 1
	State 2
		gmem2_addr : 1
		empty_384 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		gmem0_addr : 1
		empty : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 grp_bf16_to_float_fu_515                 |    0    |    0    |  0.427  |    87   |   137   |    0    |
|   call   | grp_activation_accelerator_Pipeline_stage_2_store_fu_649 |    0    |    0    |  27.328 |   738   |   977   |    0    |
|          |          grp_float_safe_softmax3_64_768_s_fu_784         |   128   |   368   | 222.768 |  54656  |  69428  |    0    |
|          | grp_activation_accelerator_Pipeline_stage_0_load0_fu_980 |    0    |    0    |    0    |    65   |    36   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln1094_fu_999                    |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 config_r_read_read_fu_476                |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                  stage_read_read_fu_482                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  out_r_read_read_fu_488                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   in0_read_read_fu_494                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_500                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_508                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                     trunc_ln1_fu_989                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_1005                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                    sext_ln1131_fu_1015                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1075_fu_1025                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                          |   128   |   368   | 250.523 |  55546  |  70598  |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    1   |    0   |    0   |    0   |
|                                    buf0                                   |   46   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62               |    1   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63               |    1   |    0   |    0   |    0   |
|                                     x                                     |    2   |    0   |    0   |    0   |
|                                    x_1                                    |    2   |    0   |    0   |    0   |
|                                    x_10                                   |    2   |    0   |    0   |    0   |
|                                    x_11                                   |    2   |    0   |    0   |    0   |
|                                    x_12                                   |    2   |    0   |    0   |    0   |
|                                    x_13                                   |    2   |    0   |    0   |    0   |
|                                    x_14                                   |    2   |    0   |    0   |    0   |
|                                    x_15                                   |    2   |    0   |    0   |    0   |
|                                    x_16                                   |    2   |    0   |    0   |    0   |
|                                    x_17                                   |    2   |    0   |    0   |    0   |
|                                    x_18                                   |    2   |    0   |    0   |    0   |
|                                    x_19                                   |    2   |    0   |    0   |    0   |
|                                    x_2                                    |    2   |    0   |    0   |    0   |
|                                    x_20                                   |    2   |    0   |    0   |    0   |
|                                    x_21                                   |    2   |    0   |    0   |    0   |
|                                    x_22                                   |    2   |    0   |    0   |    0   |
|                                    x_23                                   |    2   |    0   |    0   |    0   |
|                                    x_24                                   |    2   |    0   |    0   |    0   |
|                                    x_25                                   |    2   |    0   |    0   |    0   |
|                                    x_26                                   |    2   |    0   |    0   |    0   |
|                                    x_27                                   |    2   |    0   |    0   |    0   |
|                                    x_28                                   |    2   |    0   |    0   |    0   |
|                                    x_29                                   |    2   |    0   |    0   |    0   |
|                                    x_3                                    |    2   |    0   |    0   |    0   |
|                                    x_30                                   |    2   |    0   |    0   |    0   |
|                                    x_31                                   |    2   |    0   |    0   |    0   |
|                                    x_32                                   |    2   |    0   |    0   |    0   |
|                                    x_33                                   |    2   |    0   |    0   |    0   |
|                                    x_34                                   |    2   |    0   |    0   |    0   |
|                                    x_35                                   |    2   |    0   |    0   |    0   |
|                                    x_36                                   |    2   |    0   |    0   |    0   |
|                                    x_37                                   |    2   |    0   |    0   |    0   |
|                                    x_38                                   |    2   |    0   |    0   |    0   |
|                                    x_39                                   |    2   |    0   |    0   |    0   |
|                                    x_4                                    |    2   |    0   |    0   |    0   |
|                                    x_40                                   |    2   |    0   |    0   |    0   |
|                                    x_41                                   |    2   |    0   |    0   |    0   |
|                                    x_42                                   |    2   |    0   |    0   |    0   |
|                                    x_43                                   |    2   |    0   |    0   |    0   |
|                                    x_44                                   |    2   |    0   |    0   |    0   |
|                                    x_45                                   |    2   |    0   |    0   |    0   |
|                                    x_46                                   |    2   |    0   |    0   |    0   |
|                                    x_47                                   |    2   |    0   |    0   |    0   |
|                                    x_48                                   |    2   |    0   |    0   |    0   |
|                                    x_49                                   |    2   |    0   |    0   |    0   |
|                                    x_5                                    |    2   |    0   |    0   |    0   |
|                                    x_50                                   |    2   |    0   |    0   |    0   |
|                                    x_51                                   |    2   |    0   |    0   |    0   |
|                                    x_52                                   |    2   |    0   |    0   |    0   |
|                                    x_53                                   |    2   |    0   |    0   |    0   |
|                                    x_54                                   |    2   |    0   |    0   |    0   |
|                                    x_55                                   |    2   |    0   |    0   |    0   |
|                                    x_56                                   |    2   |    0   |    0   |    0   |
|                                    x_57                                   |    2   |    0   |    0   |    0   |
|                                    x_58                                   |    2   |    0   |    0   |    0   |
|                                    x_59                                   |    2   |    0   |    0   |    0   |
|                                    x_6                                    |    2   |    0   |    0   |    0   |
|                                    x_60                                   |    2   |    0   |    0   |    0   |
|                                    x_61                                   |    2   |    0   |    0   |    0   |
|                                    x_62                                   |    2   |    0   |    0   |    0   |
|                                    x_63                                   |    2   |    0   |    0   |    0   |
|                                    x_7                                    |    2   |    0   |    0   |    0   |
|                                    x_8                                    |    2   |    0   |    0   |    0   |
|                                    x_9                                    |    2   |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                   Total                                   |   238  |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gmem0_addr_reg_1060|   16   |
| gmem2_addr_reg_1055|   16   |
|icmp_ln1094_reg_1045|    1   |
| stage_read_reg_1035|   32   |
| trunc_ln1_reg_1039 |   63   |
|  trunc_ln_reg_1049 |   63   |
+--------------------+--------+
|        Total       |   191  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_500 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_500 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_508  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  1.281  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   128  |   368  |   250  |  55546 |  70598 |    0   |
|   Memory  |   238  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   191  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   366  |   368  |   251  |  55737 |  70616 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
