//===-- VideoCore4RegisterInfo.cpp - VideoCore4 Register Information ----------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the VideoCore4 implementation of the TargetRegisterInfo
// class.
//
//===----------------------------------------------------------------------===//

#include "VideoCore4RegisterInfo.h"
#include "VideoCore4FrameLowering.h"
#include "VideoCore4.h"
#include "VideoCore4MachineFunctionInfo.h"
#include "VideoCore4TargetMachine.h"
#include "VideoCore4Subtarget.h"
#include "llvm/IR/Function.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetOptions.h"
#include "llvm/ADT/BitVector.h"
#include "llvm/Support/ErrorHandling.h"

#define DEBUG_TYPE "openrisc-reg-info"

#define GET_REGINFO_TARGET_DESC
#include "VideoCore4GenRegisterInfo.inc"

using namespace llvm;

VideoCore4RegisterInfo::VideoCore4RegisterInfo()
  : VideoCore4GenRegisterInfo(VideoCore4::PC) {
}

const uint16_t*
VideoCore4RegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {
  return CSR_SaveList;
}


BitVector
VideoCore4RegisterInfo::getReservedRegs(const MachineFunction &MF) const {
  BitVector Reserved(getNumRegs());

  Reserved.set(VideoCore4::TMP);
  Reserved.set(VideoCore4::PC);
  Reserved.set(VideoCore4::SR);
  Reserved.set(VideoCore4::ESP);

  return Reserved;
}

const TargetRegisterClass*
VideoCore4RegisterInfo::getPointerRegClass(const MachineFunction &MF,
					   unsigned               Kind) const {
  return &VideoCore4::GR32RegClass;
}

bool
VideoCore4RegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
					    int                         SPAdj,
					    unsigned                    FIOperandNum,
					    RegScavenger               *RS) const {
  MachineInstr    &MI = *II;
  MachineFunction &MF = *MI.getParent()->getParent();

  int      frameIndex = MI.getOperand(FIOperandNum).getIndex();
  uint64_t stackSize  = MF.getFrameInfo().getStackSize();
  int64_t  spOffset   = MF.getFrameInfo().getObjectOffset(frameIndex);
  Register reg        = getFrameRegister(MF);
  int64_t  offset     = spOffset + (int64_t)stackSize;

  MI.getOperand(FIOperandNum).ChangeToRegister(reg,
					       false,
					       false,
					       true);
  MI.getOperand(FIOperandNum + 1).ChangeToImmediate(offset);

  const MachineFrameInfo &MFI = MF.getFrameInfo();
  if (MF.getTarget().Options.DisableFramePointerElim(MF) && MFI.adjustsStack())
    return true;
  return MFI.hasVarSizedObjects() || MFI.isFrameAddressTaken();
}

Register
VideoCore4RegisterInfo::getFrameRegister(const MachineFunction &MF) const {
  return VideoCore4::SP;
}

unsigned
VideoCore4RegisterInfo::getRegPressureLimit(const TargetRegisterClass *RC,
					    MachineFunction           &MF) const {
  switch (RC->getID()) {
  default:
    {
      return 0;
    }
  case VideoCore4::GR32RegClassID:
    {
      return 30;
    }
  case VideoCore4::FR32RegClassID:
    {
      return 16;
    }
  case VideoCore4::IR32RegClassID:
    {
      return 3;
    }
  case VideoCore4::PUSHPOP_START_REGSRegClassID:
    {
      return 4;
    }
  }
}
