Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 15:23:08 2020
| Host         : DESKTOP-8SDEMCC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0                  748        0.097        0.000                      0                  748        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.207        0.000                      0                  748        0.097        0.000                      0                  748        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 6.528ns (68.708%)  route 2.973ns (31.292%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    12.163 r  p_0_out/P[7]
                         net (fo=3, routed)           0.691    12.854    vs0/P[7]
    SLICE_X55Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.978 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=1, routed)           0.447    13.425    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.549 r  vs0/pixel_addr[11]_i_9/O
                         net (fo=1, routed)           0.000    13.549    vs0/pixel_addr[11]_i_9_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.062 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.062    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.399 r  vs0/pixel_addr_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.193    14.592    sram_addr[13]
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.426    14.797    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[13]_rep/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.222    14.799    pixel_addr_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 6.447ns (68.443%)  route 2.973ns (31.557%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    12.163 r  p_0_out/P[7]
                         net (fo=3, routed)           0.691    12.854    vs0/P[7]
    SLICE_X55Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.978 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=1, routed)           0.447    13.425    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.549 r  vs0/pixel_addr[11]_i_9/O
                         net (fo=1, routed)           0.000    13.549    vs0/pixel_addr[11]_i_9_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.062 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.062    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.318 r  vs0/pixel_addr_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.193    14.511    sram_addr[14]
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.426    14.797    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[14]_rep/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.224    14.797    pixel_addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 6.423ns (68.362%)  route 2.973ns (31.638%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    12.163 r  p_0_out/P[7]
                         net (fo=3, routed)           0.691    12.854    vs0/P[7]
    SLICE_X55Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.978 r  vs0/pixel_addr[11]_i_11/O
                         net (fo=1, routed)           0.447    13.425    vs0/pixel_addr[11]_i_11_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.549 r  vs0/pixel_addr[11]_i_9/O
                         net (fo=1, routed)           0.000    13.549    vs0/pixel_addr[11]_i_9_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.062 r  vs0/pixel_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.062    vs0/pixel_addr_reg[11]_i_1_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.294 r  vs0/pixel_addr_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.193    14.487    sram_addr[12]
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.426    14.797    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[12]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.214    14.807    pixel_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 6.385ns (68.215%)  route 2.975ns (31.785%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.841    12.163 f  p_0_out/P[6]
                         net (fo=3, routed)           0.688    12.851    vs0/P[6]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.975 r  vs0/pixel_addr[7]_i_13/O
                         net (fo=1, routed)           0.453    13.427    vs0/pixel_addr[7]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.551 r  vs0/pixel_addr[7]_i_6/O
                         net (fo=1, routed)           0.000    13.551    vs0/pixel_addr[7]_i_6_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.258 r  vs0/pixel_addr_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.193    14.452    sram_addr[11]
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.428    14.799    clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[11]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.245    14.778    pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 6.391ns (68.233%)  route 2.975ns (31.767%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.841    12.163 f  p_0_out/P[6]
                         net (fo=3, routed)           0.688    12.851    vs0/P[6]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.975 r  vs0/pixel_addr[7]_i_13/O
                         net (fo=1, routed)           0.453    13.427    vs0/pixel_addr[7]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.551 r  vs0/pixel_addr[7]_i_6/O
                         net (fo=1, routed)           0.000    13.551    vs0/pixel_addr[7]_i_6_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.264 r  vs0/pixel_addr_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.193    14.458    sram_addr[9]
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.428    14.799    clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[9]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.222    14.801    pixel_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 6.310ns (67.960%)  route 2.975ns (32.040%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.841    12.163 f  p_0_out/P[6]
                         net (fo=3, routed)           0.688    12.851    vs0/P[6]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.975 r  vs0/pixel_addr[7]_i_13/O
                         net (fo=1, routed)           0.453    13.427    vs0/pixel_addr[7]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.551 r  vs0/pixel_addr[7]_i_6/O
                         net (fo=1, routed)           0.000    13.551    vs0/pixel_addr[7]_i_6_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.183 r  vs0/pixel_addr_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.193    14.376    sram_addr[10]
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.428    14.799    clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[10]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.224    14.799    pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 6.286ns (67.877%)  route 2.975ns (32.123%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[6])
                                                      3.841    12.163 f  p_0_out/P[6]
                         net (fo=3, routed)           0.688    12.851    vs0/P[6]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.975 r  vs0/pixel_addr[7]_i_13/O
                         net (fo=1, routed)           0.453    13.427    vs0/pixel_addr[7]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.551 r  vs0/pixel_addr[7]_i_6/O
                         net (fo=1, routed)           0.000    13.551    vs0/pixel_addr[7]_i_6_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.927 r  vs0/pixel_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    vs0/pixel_addr_reg[7]_i_1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.159 r  vs0/pixel_addr_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.193    14.352    sram_addr[8]
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.428    14.799    clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  pixel_addr_reg[8]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.214    14.809    pixel_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 6.281ns (68.733%)  route 2.857ns (31.267%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    12.163 r  p_0_out/P[2]
                         net (fo=3, routed)           0.692    12.855    vs0/P[2]
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  vs0/pixel_addr[3]_i_2/O
                         net (fo=1, routed)           0.331    13.309    vs0/pixel_addr[3]_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.705 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.036 r  vs0/pixel_addr_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.193    14.230    sram_addr[7]
    SLICE_X57Y70         FDRE                                         r  pixel_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  pixel_addr_reg[7]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y70         FDRE (Setup_fdre_C_D)       -0.245    14.779    pixel_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 6.287ns (68.751%)  route 2.858ns (31.249%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    12.163 r  p_0_out/P[2]
                         net (fo=3, routed)           0.692    12.855    vs0/P[2]
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  vs0/pixel_addr[3]_i_2/O
                         net (fo=1, routed)           0.331    13.309    vs0/pixel_addr[3]_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.705 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.042 r  vs0/pixel_addr_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.193    14.236    sram_addr[5]
    SLICE_X57Y70         FDRE                                         r  pixel_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  pixel_addr_reg[5]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y70         FDRE (Setup_fdre_C_D)       -0.222    14.802    pixel_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 fish_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 6.206ns (68.476%)  route 2.857ns (31.524%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.540     5.091    clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  fish_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  fish_clock_reg[23]/Q
                         net (fo=11, routed)          0.618     6.166    vs0/p_0_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.290 r  vs0/p_0_out_i_23/O
                         net (fo=1, routed)           0.190     6.479    vs0/p_0_out_i_23_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.999 r  vs0/p_0_out_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.999    vs0/p_0_out_i_11_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.156 f  vs0/p_0_out_i_7/CO[1]
                         net (fo=10, routed)          0.434     7.590    vs0/p_0_out_i_7_n_2
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.332     7.922 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.399     8.322    A[6]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    12.163 r  p_0_out/P[2]
                         net (fo=3, routed)           0.692    12.855    vs0/P[2]
    SLICE_X57Y70         LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  vs0/pixel_addr[3]_i_2/O
                         net (fo=1, routed)           0.331    13.309    vs0/pixel_addr[3]_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.705 r  vs0/pixel_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    vs0/pixel_addr_reg[3]_i_1_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.961 r  vs0/pixel_addr_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.193    14.154    sram_addr[6]
    SLICE_X57Y70         FDRE                                         r  pixel_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  pixel_addr_reg[6]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y70         FDRE (Setup_fdre_C_D)       -0.224    14.800    pixel_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pixel_addr_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_9__0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.200%)  route 0.169ns (50.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  pixel_addr_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[10]_rep/Q
                         net (fo=12, routed)          0.169     1.801    ram0/addr[10]
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     2.018    ram0/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/CLKARDCLK
                         clock pessimism             -0.497     1.521    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.704    ram0/RAM_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pixel_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_9__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.773%)  route 0.172ns (51.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  pixel_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[8]_rep/Q
                         net (fo=12, routed)          0.172     1.804    ram0/addr[8]
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     2.018    ram0/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/CLKARDCLK
                         clock pessimism             -0.497     1.521    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.704    ram0/RAM_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixel_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_8__0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  pixel_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixel_addr_reg[0]_rep/Q
                         net (fo=12, routed)          0.238     1.849    ram0/addr[0]
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_1_8__0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.024    ram0/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_1_8__0/CLKARDCLK
                         clock pessimism             -0.497     1.527    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.710    ram0/RAM_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pixel_addr_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_9__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.733%)  route 0.220ns (57.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  pixel_addr_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[12]_rep/Q
                         net (fo=12, routed)          0.220     1.851    ram0/addr[12]
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     2.018    ram0/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/CLKARDCLK
                         clock pessimism             -0.497     1.521    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.704    ram0/RAM_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_9__0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.352%)  route 0.223ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  pixel_addr_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[9]_rep/Q
                         net (fo=12, routed)          0.223     1.855    ram0/addr[9]
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     2.018    ram0/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/CLKARDCLK
                         clock pessimism             -0.497     1.521    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.704    ram0/RAM_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pixel_addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_9__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.226%)  route 0.224ns (57.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  pixel_addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[11]_rep/Q
                         net (fo=12, routed)          0.224     1.856    ram0/addr[11]
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     2.018    ram0/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/CLKARDCLK
                         clock pessimism             -0.497     1.521    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.704    ram0/RAM_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pixel_addr_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_9__0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.187%)  route 0.236ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  pixel_addr_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  pixel_addr_reg[14]_rep/Q
                         net (fo=12, routed)          0.236     1.831    ram0/addr[14]
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     2.018    ram0/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  ram0/RAM_reg_1_9__0/CLKARDCLK
                         clock pessimism             -0.497     1.521    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.129     1.650    ram0/RAM_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pixel_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_11__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.083%)  route 0.278ns (62.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  pixel_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[8]_rep/Q
                         net (fo=12, routed)          0.278     1.910    ram0/addr[8]
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_1_11__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     2.021    ram0/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_1_11__0/CLKARDCLK
                         clock pessimism             -0.478     1.543    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.726    ram0/RAM_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pixel_addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_9/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.554     1.467    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  pixel_addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pixel_addr_reg[11]_rep/Q
                         net (fo=12, routed)          0.277     1.908    ram0/addr[11]
    RAMB36_X1Y14         RAMB36E1                                     r  ram0/RAM_reg_0_9/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.017    ram0/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  ram0/RAM_reg_0_9/CLKARDCLK
                         clock pessimism             -0.478     1.539    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.722    ram0/RAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ram0/RAM_reg_mux_sel__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.394%)  route 0.388ns (67.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.550     1.463    ram0/clk_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  ram0/RAM_reg_mux_sel__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     1.604 f  ram0/RAM_reg_mux_sel__22/Q
                         net (fo=12, routed)          0.388     1.993    ram0/RAM_reg_mux_sel__22_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I1_O)        0.045     2.038 r  ram0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.038    data_o[4]
    SLICE_X8Y70          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.821     1.979    clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.120     1.849    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/RAM_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  ram0/RAM_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram0/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   ram0/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  ram0/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  ram0/RAM_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/RAM_reg_0_1/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  fish_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y69  pixel_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69  pixel_addr_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y69  pixel_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69  pixel_addr_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69  pixel_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y69  pixel_addr_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  fish_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  fish_clock_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  fish_clock_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y64  fish_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y69  pixel_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69  pixel_addr_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71  pixel_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y71  pixel_addr_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71  pixel_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y71  pixel_addr_reg[11]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y69  pixel_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69  pixel_addr_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69  pixel_addr_reg[2]/C



