v 20070626 1
T 45200 45600 9 10 1 0 0 0 1
1
T 46700 45600 9 10 1 0 0 0 1
1
C 44500 45500 1 0 0 cvstitleblock-1.sym
{
T 45200 45900 5 10 1 1 0 0 1
date=2007-10-31
T 49000 45900 5 10 1 1 0 0 1
rev=1
T 49100 45600 5 10 1 1 0 0 1
auth=Andrew Wedgbury
T 45100 46200 5 10 1 1 0 0 1
fname=$Id: ioport.sch 45 2008-02-27 10:13:26Z  $
T 48300 46600 5 14 1 1 0 4 1
title=Lettuce v1.0 LIN PIC16F688 Board
}
C 42700 53800 1 90 0 resistor-1.sym
{
T 42300 54100 5 10 0 0 90 0 1
device=RESISTOR
T 42800 54500 5 10 1 1 270 0 1
refdes=R1
T 42700 53800 5 10 0 0 270 0 1
footprint=SMD_SIMPLE 80 50
T 42800 54200 5 10 1 1 270 0 1
value=5K
}
C 51300 48300 1 0 0 gnd-1.sym
C 43100 49000 1 0 0 MAX13021-1.sym
{
T 45700 48075 5 10 0 0 0 0 1
device=MSP430x44x
T 45750 51050 5 10 1 1 0 6 1
refdes=U2
T 45700 47650 5 10 0 0 0 0 1
footprint=SO8
}
N 46000 50600 47400 50600 4
C 46000 49900 1 0 0 gnd-1.sym
N 46000 50200 46100 50200 4
N 46000 49400 52400 49400 4
C 43700 52000 1 0 0 PIC16F688-1.sym
{
T 44000 54650 5 10 0 0 0 0 1
device=PIC16F688
T 46700 54400 5 10 1 1 0 6 1
refdes=U1
T 44000 54850 5 10 0 0 0 0 1
footprint=SO14
}
N 43700 52500 42800 52500 4
N 42800 52500 42800 50600 4
N 42800 50600 43100 50600 4
N 43700 52800 42600 52800 4
N 42600 50200 43100 50200 4
C 47000 53700 1 0 0 gnd-1.sym
N 47000 54000 47100 54000 4
C 52400 48400 1 0 0 header3-1.sym
{
T 53400 49050 5 10 0 0 0 0 1
device=HEADER3
T 52800 49700 5 10 1 1 0 0 1
refdes=J2
T 52400 48400 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 51700 48400 1 0 0 header3-1.sym
{
T 52700 49050 5 10 0 0 0 0 1
device=HEADER3
T 52100 49700 5 10 1 1 0 0 1
refdes=J1
T 51700 48400 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 49500 52000 1 0 0 ICSP_Header-1.sym
{
T 49550 50150 5 10 0 1 0 0 1
device=HEADER16
T 49900 54500 5 10 1 1 0 0 1
refdes=J4
T 49500 52000 5 10 0 0 0 0 1
footprint=JUMPER5
}
N 47000 53700 49000 53700 4
N 47000 53400 48800 53400 4
N 48400 54200 49500 54200 4
N 42000 53100 43700 53100 4
C 49300 53100 1 0 0 gnd-1.sym
N 49500 53400 49400 53400 4
C 49200 53800 1 0 0 vdd-1.sym
N 49400 53800 49500 53800 4
C 43400 54000 1 0 0 vdd-1.sym
N 43600 54000 43700 54000 4
N 51400 48600 52400 48600 4
C 43400 48300 1 0 0 vdd-1.sym
N 47400 49000 52400 49000 4
C 42400 54700 1 0 0 vdd-1.sym
N 42600 50200 42600 53800 4
C 50400 48800 1 270 0 capacitor-1.sym
{
T 51100 48600 5 10 0 0 270 0 1
device=CAPACITOR
T 50700 48700 5 10 1 1 270 0 1
refdes=C2
T 51300 48600 5 10 0 0 270 0 1
symversion=0.1
T 50400 48800 5 10 0 0 0 0 1
footprint=SMD_SIMPLE 80 50
}
C 50500 47600 1 0 0 gnd-1.sym
C 47200 49900 1 180 0 resistor-1.sym
{
T 46900 49500 5 10 0 0 180 0 1
device=RESISTOR
T 46500 49500 5 10 1 1 0 0 1
refdes=R2
T 47200 49900 5 10 0 0 0 0 1
footprint=SMD_SIMPLE 80 50
T 46900 49500 5 10 1 1 0 0 1
value=5K
}
N 46000 49800 46300 49800 4
N 43100 49800 42200 49800 4
N 42200 49800 42200 53700 4
N 43100 49400 42400 49400 4
N 42400 49400 42400 53400 4
N 42400 53400 43700 53400 4
N 42000 51600 48400 51600 4
N 48400 51200 48400 54200 4
N 49000 53000 49500 53000 4
N 48800 52600 49500 52600 4
N 42200 53700 43700 53700 4
N 43700 52200 43200 52200 4
N 43200 52200 43200 51400 4
N 43200 51400 47600 51400 4
N 47000 53100 48600 53100 4
N 48600 53100 48600 51400 4
N 47000 52800 48200 52800 4
N 48200 52800 48200 51000 4
N 47000 52500 48000 52500 4
N 48000 52500 48000 50800 4
N 47000 52200 47800 52200 4
N 47800 52200 47800 50600 4
N 47600 51400 47600 50400 4
N 42000 51600 42000 53100 4
N 48800 51600 48800 53400 4
N 48800 51600 53800 51600 4
N 49000 51800 49000 53700 4
N 49000 51800 50800 51800 4
T 53300 49300 9 10 1 0 270 0 1
LINBus
T 50400 53400 9 10 1 0 270 0 1
ICSP
C 51600 52400 1 0 0 PORT_Header_8bit-1.sym
{
T 51600 54400 5 10 0 1 0 0 1
device=HEADER10
T 52200 54500 5 10 1 1 0 0 1
refdes=J3
T 51600 52400 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 53000 53900 1 0 0 gnd-1.sym
C 51300 54200 1 0 0 vdd-1.sym
N 51500 54200 51600 54200 4
N 53000 54200 53100 54200 4
N 50800 51800 50800 53800 4
N 50800 53800 51600 53800 4
N 53800 51600 53800 53800 4
N 53800 53800 53000 53800 4
N 48600 51400 51000 51400 4
N 51000 51400 51000 53400 4
N 51000 53400 51600 53400 4
N 48400 51200 53600 51200 4
N 53600 51200 53600 53400 4
N 53600 53400 53000 53400 4
N 48200 51000 51200 51000 4
N 51200 51000 51200 53000 4
N 51200 53000 51600 53000 4
N 48000 50800 53400 50800 4
N 53400 50800 53400 53000 4
N 53400 53000 53000 53000 4
N 47800 50600 51400 50600 4
N 51400 50600 51400 52600 4
N 51400 52600 51600 52600 4
N 47600 50400 53200 50400 4
N 53200 50400 53200 52600 4
N 53200 52600 53000 52600 4
C 45800 47700 1 0 1 lm7805-1.sym
{
T 44200 49000 5 10 0 0 0 6 1
device=7805
T 45300 47800 5 10 1 1 0 0 1
refdes=U3
T 45800 47700 5 10 0 0 0 0 1
footprint=TO92X
}
C 44900 47400 1 0 0 gnd-1.sym
N 43600 48300 44200 48300 4
C 43600 48300 1 270 0 capacitor-1.sym
{
T 44300 48100 5 10 0 0 270 0 1
device=CAPACITOR
T 43900 48200 5 10 1 1 270 0 1
refdes=C1
T 44500 48100 5 10 0 0 270 0 1
symversion=0.1
T 43600 48300 5 10 0 0 0 0 1
footprint=SMD_SIMPLE 80 50
}
C 45900 48300 1 270 0 capacitor-1.sym
{
T 46600 48100 5 10 0 0 270 0 1
device=CAPACITOR
T 46200 48200 5 10 1 1 270 0 1
refdes=C3
T 46800 48100 5 10 0 0 270 0 1
symversion=0.1
T 45900 48300 5 10 0 0 0 0 1
footprint=SMD_SIMPLE 80 50
}
C 46000 47100 1 0 0 gnd-1.sym
C 43700 47100 1 0 0 gnd-1.sym
N 47400 49800 47200 49800 4
N 47400 48300 47400 50600 4
N 50600 48800 50600 49400 4
N 47400 48300 45800 48300 4
