
../repos/stcorp-coda-3a25f25/CMakeFiles/coda.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	mov	ip, sp
   4:	sub	sp, sp, #16
   8:	str	ip, [sp]
   c:	str	lr, [sp, #4]
  10:	str	r4, [sp, #8]
  14:	lsr	r3, r0, #16
  18:	bic	ip, r3, #16711680	; 0xff0000
  1c:	bic	ip, ip, #-16777216	; 0xff000000
  20:	bic	r0, r0, #16711680	; 0xff0000
  24:	bic	r0, r0, #-16777216	; 0xff000000
  28:	cmp	r2, #1
  2c:	bne	74 <coda_adler32+0x74>
  30:	ldrb	r3, [r1]
  34:	add	r3, r0, r3
  38:	sub	r0, r3, #241	; 0xf1
  3c:	sub	r0, r0, #65280	; 0xff00
  40:	movw	lr, #65521	; 0xfff1
  44:	cmp	r3, lr
  48:	movcs	r3, r0
  4c:	movcc	r3, r3
  50:	add	r0, ip, r3
  54:	sub	r1, r0, #241	; 0xf1
  58:	sub	r1, r1, #65280	; 0xff00
  5c:	movw	lr, #65521	; 0xfff1
  60:	cmp	r0, lr
  64:	movcs	r0, r1
  68:	movcc	r0, r0
  6c:	orr	r0, r3, r0, lsl #16
  70:	b	354 <coda_adler32+0x354>
  74:	cmp	r1, #0
  78:	bne	84 <coda_adler32+0x84>
  7c:	mov	r0, #1
  80:	b	354 <coda_adler32+0x354>
  84:	cmp	r2, #16
  88:	bcs	f0 <coda_adler32+0xf0>
  8c:	mov	r3, r2
  90:	sub	r2, r3, #1
  94:	cmp	r3, #0
  98:	beq	b4 <coda_adler32+0xb4>
  9c:	mov	r3, r1
  a0:	add	r1, r3, #1
  a4:	ldrb	r3, [r3]
  a8:	add	r0, r0, r3
  ac:	add	ip, ip, r0
  b0:	b	8c <coda_adler32+0x8c>
  b4:	sub	r2, r0, #241	; 0xf1
  b8:	sub	r2, r2, #65280	; 0xff00
  bc:	movw	lr, #65521	; 0xfff1
  c0:	cmp	r0, lr
  c4:	movcs	r4, r2
  c8:	movcc	r4, r0
  cc:	movw	r1, #65521	; 0xfff1
  d0:	movw	r3, #32881	; 0x8071
  d4:	movt	r3, #32775	; 0x8007
  d8:	umull	lr, r2, ip, r3
  dc:	lsr	r0, r2, #15
  e0:	mul	r0, r0, r1
  e4:	sub	r1, ip, r0
  e8:	orr	r0, r4, r1, lsl #16
  ec:	b	354 <coda_adler32+0x354>
  f0:	movw	lr, #5552	; 0x15b0
  f4:	cmp	r2, lr
  f8:	bcc	214 <coda_adler32+0x214>
  fc:	sub	r2, r2, #1456	; 0x5b0
 100:	sub	r2, r2, #4096	; 0x1000
 104:	movw	r3, #347	; 0x15b
 108:	ldrb	r4, [r1]
 10c:	add	r4, r0, r4
 110:	add	r0, ip, r4
 114:	ldrb	ip, [r1, #1]
 118:	add	r4, r4, ip
 11c:	add	ip, r0, r4
 120:	ldrb	r0, [r1, #2]
 124:	add	r4, r4, r0
 128:	add	ip, ip, r4
 12c:	ldrb	r0, [r1, #3]
 130:	add	r4, r4, r0
 134:	add	r0, ip, r4
 138:	ldrb	ip, [r1, #4]
 13c:	add	ip, r4, ip
 140:	add	r0, r0, ip
 144:	ldrb	r4, [r1, #5]
 148:	add	r4, ip, r4
 14c:	add	ip, r0, r4
 150:	ldrb	r0, [r1, #6]
 154:	add	r4, r4, r0
 158:	add	ip, ip, r4
 15c:	ldrb	r0, [r1, #7]
 160:	add	r4, r4, r0
 164:	add	r0, ip, r4
 168:	ldrb	ip, [r1, #8]
 16c:	add	r4, r4, ip
 170:	add	ip, r0, r4
 174:	ldrb	r0, [r1, #9]
 178:	add	r4, r4, r0
 17c:	add	r0, ip, r4
 180:	ldrb	ip, [r1, #10]
 184:	add	ip, r4, ip
 188:	add	r4, r0, ip
 18c:	ldrb	r0, [r1, #11]
 190:	add	r0, ip, r0
 194:	add	r4, r4, r0
 198:	ldrb	ip, [r1, #12]
 19c:	add	r0, r0, ip
 1a0:	add	ip, r4, r0
 1a4:	ldrb	r4, [r1, #13]
 1a8:	add	r0, r0, r4
 1ac:	add	ip, ip, r0
 1b0:	ldrb	r4, [r1, #14]
 1b4:	add	r0, r0, r4
 1b8:	add	r4, ip, r0
 1bc:	ldrb	ip, [r1, #15]
 1c0:	add	r0, r0, ip
 1c4:	add	ip, r4, r0
 1c8:	add	r1, r1, #16
 1cc:	sub	r3, r3, #1
 1d0:	cmp	r3, #0
 1d4:	bne	108 <coda_adler32+0x108>
 1d8:	movw	r4, #65521	; 0xfff1
 1dc:	movw	r3, #32881	; 0x8071
 1e0:	movt	r3, #32775	; 0x8007
 1e4:	umull	lr, r3, r0, r3
 1e8:	lsr	r3, r3, #15
 1ec:	mul	r3, r3, r4
 1f0:	sub	r0, r0, r3
 1f4:	movw	r4, #65521	; 0xfff1
 1f8:	movw	r3, #32881	; 0x8071
 1fc:	movt	r3, #32775	; 0x8007
 200:	umull	lr, r3, ip, r3
 204:	lsr	r3, r3, #15
 208:	mul	r3, r3, r4
 20c:	sub	ip, ip, r3
 210:	b	f0 <coda_adler32+0xf0>
 214:	cmp	r2, #0
 218:	beq	350 <coda_adler32+0x350>
 21c:	cmp	r2, #16
 220:	bcc	2f0 <coda_adler32+0x2f0>
 224:	sub	r2, r2, #16
 228:	ldrb	r3, [r1]
 22c:	add	r0, r0, r3
 230:	add	ip, ip, r0
 234:	ldrb	r3, [r1, #1]
 238:	add	r3, r0, r3
 23c:	add	ip, ip, r3
 240:	ldrb	r0, [r1, #2]
 244:	add	r3, r3, r0
 248:	add	ip, ip, r3
 24c:	ldrb	r0, [r1, #3]
 250:	add	r3, r3, r0
 254:	add	r0, ip, r3
 258:	ldrb	ip, [r1, #4]
 25c:	add	r4, r3, ip
 260:	add	ip, r0, r4
 264:	ldrb	r3, [r1, #5]
 268:	add	r0, r4, r3
 26c:	add	r3, ip, r0
 270:	ldrb	ip, [r1, #6]
 274:	add	ip, r0, ip
 278:	add	r0, r3, ip
 27c:	ldrb	r3, [r1, #7]
 280:	add	ip, ip, r3
 284:	add	r0, r0, ip
 288:	ldrb	r3, [r1, #8]
 28c:	add	r3, ip, r3
 290:	add	ip, r0, r3
 294:	ldrb	r0, [r1, #9]
 298:	add	r3, r3, r0
 29c:	add	ip, ip, r3
 2a0:	ldrb	r0, [r1, #10]
 2a4:	add	r3, r3, r0
 2a8:	add	ip, ip, r3
 2ac:	ldrb	r0, [r1, #11]
 2b0:	add	r3, r3, r0
 2b4:	add	ip, ip, r3
 2b8:	ldrb	r0, [r1, #12]
 2bc:	add	r0, r3, r0
 2c0:	add	ip, ip, r0
 2c4:	ldrb	r3, [r1, #13]
 2c8:	add	r0, r0, r3
 2cc:	add	r3, ip, r0
 2d0:	ldrb	ip, [r1, #14]
 2d4:	add	ip, r0, ip
 2d8:	add	r3, r3, ip
 2dc:	ldrb	r0, [r1, #15]
 2e0:	add	r0, ip, r0
 2e4:	add	ip, r3, r0
 2e8:	add	r1, r1, #16
 2ec:	b	21c <coda_adler32+0x21c>
 2f0:	mov	r3, r2
 2f4:	sub	r2, r3, #1
 2f8:	cmp	r3, #0
 2fc:	beq	318 <coda_adler32+0x318>
 300:	mov	r3, r1
 304:	add	r1, r3, #1
 308:	ldrb	r3, [r3]
 30c:	add	r0, r0, r3
 310:	add	ip, ip, r0
 314:	b	2f0 <coda_adler32+0x2f0>
 318:	movw	r2, #65521	; 0xfff1
 31c:	movw	r3, #32881	; 0x8071
 320:	movt	r3, #32775	; 0x8007
 324:	umull	lr, r3, r0, r3
 328:	lsr	r1, r3, #15
 32c:	mul	r1, r1, r2
 330:	sub	r0, r0, r1
 334:	movw	r2, #65521	; 0xfff1
 338:	movw	r1, #32881	; 0x8071
 33c:	movt	r1, #32775	; 0x8007
 340:	umull	lr, r1, ip, r1
 344:	lsr	r1, r1, #15
 348:	mul	r1, r1, r2
 34c:	sub	ip, ip, r1
 350:	orr	r0, r0, ip, lsl #16
 354:	ldr	r4, [sp, #8]
 358:	ldr	lr, [sp, #4]
 35c:	add	sp, sp, #16
 360:	bx	lr

00000364 <adler32_combine_>:
 364:	mov	ip, sp
 368:	sub	sp, sp, #24
 36c:	str	ip, [sp]
 370:	str	lr, [sp, #4]
 374:	str	r4, [sp, #8]
 378:	str	r5, [sp, #12]
 37c:	str	r6, [sp, #16]
 380:	cmp	r2, #0
 384:	bge	390 <adler32_combine_+0x2c>
 388:	mvn	r0, #0
 38c:	b	480 <adler32_combine_+0x11c>
 390:	movw	r3, #65521	; 0xfff1
 394:	lsr	r4, r2, #31
 398:	movw	ip, #32881	; 0x8071
 39c:	movt	ip, #32775	; 0x8007
 3a0:	smull	lr, ip, r2, ip
 3a4:	add	ip, ip, r2
 3a8:	add	ip, r4, ip, asr #15
 3ac:	mul	ip, ip, r3
 3b0:	sub	r3, r2, ip
 3b4:	bic	r5, r0, #16711680	; 0xff0000
 3b8:	bic	r5, r5, #-16777216	; 0xff000000
 3bc:	mul	r2, r3, r5
 3c0:	movw	ip, #65521	; 0xfff1
 3c4:	movw	r4, #32881	; 0x8071
 3c8:	movt	r4, #32775	; 0x8007
 3cc:	umull	lr, r4, r2, r4
 3d0:	lsr	r4, r4, #15
 3d4:	mul	ip, r4, ip
 3d8:	sub	r4, r2, ip
 3dc:	bic	r2, r1, #16711680	; 0xff0000
 3e0:	bic	r2, r2, #-16777216	; 0xff000000
 3e4:	add	r6, r5, r2
 3e8:	add	r5, r6, #4080	; 0xff0
 3ec:	add	r5, r5, #61440	; 0xf000
 3f0:	lsr	r0, r0, #16
 3f4:	bic	r0, r0, #16711680	; 0xff0000
 3f8:	bic	r0, r0, #-16777216	; 0xff000000
 3fc:	lsr	r2, r1, #16
 400:	bic	ip, r2, #16711680	; 0xff0000
 404:	bic	ip, ip, #-16777216	; 0xff000000
 408:	add	r2, r0, ip
 40c:	sub	r2, r2, r3
 410:	add	ip, r4, r2
 414:	add	r2, ip, #241	; 0xf1
 418:	add	r2, r2, #65280	; 0xff00
 41c:	sub	r3, r6, #1
 420:	movw	lr, #65521	; 0xfff1
 424:	cmp	r5, lr
 428:	movcs	r0, r3
 42c:	movcc	r0, r5
 430:	sub	r3, r0, #241	; 0xf1
 434:	sub	r3, r3, #65280	; 0xff00
 438:	movw	lr, #65521	; 0xfff1
 43c:	cmp	r0, lr
 440:	movcs	r3, r3
 444:	movcc	r3, r0
 448:	sub	r1, ip, #241	; 0xf1
 44c:	sub	r1, r1, #65280	; 0xff00
 450:	movw	lr, #65506	; 0xffe2
 454:	movt	lr, #1
 458:	cmp	r2, lr
 45c:	movcs	r0, r1
 460:	movcc	r0, r2
 464:	sub	ip, r0, #241	; 0xf1
 468:	sub	ip, ip, #65280	; 0xff00
 46c:	movw	lr, #65521	; 0xfff1
 470:	cmp	r0, lr
 474:	movcs	r1, ip
 478:	movcc	r1, r0
 47c:	orr	r0, r3, r1, lsl #16
 480:	ldr	r4, [sp, #8]
 484:	ldr	r5, [sp, #12]
 488:	ldr	r6, [sp, #16]
 48c:	ldr	lr, [sp, #4]
 490:	add	sp, sp, #24
 494:	bx	lr

00000498 <coda_adler32_combine>:
 498:	mov	ip, sp
 49c:	sub	sp, sp, #8
 4a0:	str	ip, [sp]
 4a4:	str	lr, [sp, #4]
 4a8:	ldr	lr, [sp, #4]
 4ac:	add	sp, sp, #8
 4b0:	b	364 <adler32_combine_>

000004b4 <coda_adler32_combine64>:
 4b4:	mov	ip, sp
 4b8:	sub	sp, sp, #8
 4bc:	str	ip, [sp]
 4c0:	str	lr, [sp, #4]
 4c4:	ldr	lr, [sp, #4]
 4c8:	add	sp, sp, #8
 4cc:	b	364 <adler32_combine_>
