verilog work "simple_gemac/miim/eth_shiftreg.v"
verilog work "simple_gemac/miim/eth_outputcontrol.v"
verilog work "simple_gemac/miim/eth_clockgen.v"
verilog work "simple_gemac/fifo_xlnx_64x36_2clk.v"
verilog work "simple_gemac/delay_line.v"
verilog work "simple_gemac/crc.v"
verilog work "simple_gemac/address_filter.v"
verilog work "coregen/fifo_xlnx_512x36_2clk.v"
verilog work "simple_gemac/simple_gemac_tx.v"
verilog work "simple_gemac/simple_gemac_rx.v"
verilog work "simple_gemac/reset_sync.v"
verilog work "simple_gemac/oneshot_2clk.v"
verilog work "simple_gemac/miim/fifo_2clock.v"
verilog work "simple_gemac/miim/eth_miim.v"
verilog work "simple_gemac/flow_ctrl_tx.v"
verilog work "simple_gemac/fifo_short.v"
verilog work "simple_gemac/simple_gemac_wb.v"
verilog work "simple_gemac/simple_gemac.v"
verilog work "simple_gemac/rxmac_to_ll8.v"
verilog work "simple_gemac/ll8_to_txmac.v"
verilog work "simple_gemac/ll8_to_fifo36.v"
verilog work "simple_gemac/ll8_shortfifo.v"
verilog work "simple_gemac/flow_ctrl_rx.v"
verilog work "simple_gemac/fifo_2clock_cascade.v"
verilog work "simple_gemac/fifo36_to_ll8.v"
verilog work "simple_gemac/simple_gemac_wrapper.v"
verilog work "ipcore_dir/clk_125_tx.v"
verilog work "ipcore_dir/cg_ila2.v"
verilog work "ipcore_dir/cg_ila1.v"
verilog work "ipcore_dir/cg_icon.v"
verilog work "edge_detect.v"
verilog work "ethernet_test_top.v"
