The MIPS architecture was planned with separate instruction and data caches, so it can <SPAN class=cloze>[...]</SPAN>