
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.2 (64-bit)
  **** SW Build 6049644 on Mar  5 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Fri Mar 28 22:41:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'asen74' on host 'ece-rschsrv.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Fri Mar 28 22:41:10 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1'.
INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.80.bin 
INFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.80.bin 
INFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.80.bin 
INFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.80.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution4 
INFO: [HLS 200-10] Creating and opening solution '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: create_clock -period 0.5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 0.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 642.918 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.48 seconds. CPU system time: 1.69 seconds. Elapsed time: 28.42 seconds; current allocated memory: 648.570 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,594 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,536 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,536 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,182 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,117 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,248 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,260 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,132 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,132 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,131 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,131 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,344 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,301 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_back_j' is marked as complete unroll implied by the pipeline pragma (top.cpp:112:16)
INFO: [HLS 214-291] Loop 'init_loop_j' is marked as complete unroll implied by the pipeline pragma (top.cpp:95:15)
INFO: [HLS 214-291] Loop 'b_chunk_loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:63:27)
INFO: [HLS 214-291] Loop 'b_vec_loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:66:14)
INFO: [HLS 214-291] Loop 'load_nz_loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:33:23)
INFO: [HLS 214-186] Unrolling loop 'write_back_j' (top.cpp:112:16) in function 'accumulate' completely with a factor of 64 (top.cpp:88:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'write_back_j' (top.cpp:112:16) in function 'accumulate' has been removed because the loop is unrolled completely (top.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'init_loop_j' (top.cpp:95:15) in function 'accumulate' completely with a factor of 64 (top.cpp:88:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'init_loop_j' (top.cpp:95:15) in function 'accumulate' has been removed because the loop is unrolled completely (top.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'b_vec_loop' (top.cpp:66:14) in function 'compute_AxB' completely with a factor of 64 (top.cpp:50:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'b_vec_loop' (top.cpp:66:14) in function 'compute_AxB' has been removed because the loop is unrolled completely (top.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'tile_C': Complete partitioning on dimension 2. (top.cpp:89:12)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'a_stream' with compact=bit mode in 80-bits (top.cpp:144:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'mult_stream' with compact=bit mode in 80-bits (top.cpp:145:28)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'load_row_loop'. (top.cpp:29:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'compute_loop'. (top.cpp:52:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:31:14)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_nz_loop'(top.cpp:33:23) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:33:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'load_nz_loop'(top.cpp:33:23) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:33:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:57:27)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 16 in loop 'write_back_i'(top.cpp:110:19) has been inferred on bundle 'mem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:110:19)
WARNING: [HLS 214-187] Cannot unroll loop 'b_chunk_loop' (top.cpp:63:27) in function 'compute_AxB' as it has a variable trip count (top.cpp:63:27)
WARNING: [HLS 214-187] Cannot unroll loop 'load_nz_loop' (top.cpp:33:23) in function 'load_A' as it has a variable trip count (top.cpp:33:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.78 seconds. CPU system time: 0.62 seconds. Elapsed time: 10.62 seconds; current allocated memory: 660.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 660.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 663.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 667.168 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'sparse_matrix_multiply_HLS' (top.cpp:123:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_A'
	 'compute_AxB'
	 'accumulate'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 694.426 MB.
WARNING: [HLS 200-1449] Process compute_AxB has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 780.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 788.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 789.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_load_nz_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.074ns)  of 'icmp' operation 1 bit ('icmp_ln33', top.cpp:33) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_A_Pipeline_load_nz_loop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'load_nz_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln33', top.cpp:33)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln33', top.cpp:33)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation 64 bit ('add_ln33', top.cpp:33) (combination delay: 1.685 ns) to honor II constraint (II=1) in region 'loop 'load_nz_loop''.
Resolution: For help on HLS 200-886 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-886.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'load_nz_loop'
WARNING: [HLS 200-871] Estimated clock period (2.174 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_load_nz_loop' consists of the following:
	'add' operation 64 bit ('add_ln33', top.cpp:33) [38]  (1.685 ns)
	'store' operation 0 bit ('idx_write_ln33', top.cpp:33) of variable 'add_ln33', top.cpp:33 on local variable 'idx', top.cpp:33 [39]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 789.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 789.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.106ns)  of 'icmp' operation 1 bit ('icmp_ln33', top.cpp:33) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'load_row_loop': contains subfunction 'load_A_Pipeline_load_nz_loop' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (1.563 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_A' consists of the following:
	'call' operation 0 bit ('_ln31', top.cpp:31) to 'load_A_Pipeline_load_nz_loop' [57]  (1.563 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 790.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 790.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_AxB_Pipeline_b_chunk_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.106ns)  of 'icmp' operation 1 bit ('icmp_ln63', top.cpp:63) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_AxB_Pipeline_b_chunk_loop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'b_chunk_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln63', top.cpp:63)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_AxB_Pipeline_b_chunk_loop' (loop 'b_chunk_loop'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77) and fifo write operation ('mult_stream_write_ln77', top.cpp:77) on port 'mult_stream' (top.cpp:77).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 84, loop 'b_chunk_loop'
WARNING: [HLS 200-871] Estimated clock period (1.106 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_AxB_Pipeline_b_chunk_loop' consists of the following:
	'load' operation 32 bit ('b', top.cpp:63) on local variable 'b', top.cpp:63 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln63', top.cpp:63) [27]  (1.106 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.89 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_AxB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.106ns)  of 'icmp' operation 1 bit ('icmp_ln63', top.cpp:63) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'compute_loop': contains subfunction 'compute_AxB_Pipeline_b_chunk_loop' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (1.106 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_AxB' consists of the following:
	'icmp' operation 1 bit ('icmp_ln63', top.cpp:63) [47]  (1.106 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulate_Pipeline_init_loop_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.048ns)  of 'icmp' operation 1 bit ('icmp_ln93', top.cpp:93) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'init_loop_i'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln93', top.cpp:93)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'init_loop_i'
WARNING: [HLS 200-871] Estimated clock period (1.537 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'accumulate_Pipeline_init_loop_i' consists of the following:
	'store' operation 0 bit ('i_write_ln93', top.cpp:93) of constant 0 on local variable 'i', top.cpp:93 [66]  (0.489 ns)
	'load' operation 7 bit ('i', top.cpp:93) on local variable 'i', top.cpp:93 [69]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', top.cpp:93) [70]  (1.048 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulate_Pipeline_accumulate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.071ns)  of 'icmp' operation 1 bit ('icmp_ln105', top.cpp:105) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'accumulate_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln101', top.cpp:101)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_accumulate_loop' (loop 'accumulate_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('tile_C_addr_write_ln105', top.cpp:105) of constant 0 on array 'tile_C' and 'load' operation 16 bit ('tile_C_load', top.cpp:105) on array 'tile_C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_accumulate_loop' (loop 'accumulate_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('tile_C_addr_write_ln105', top.cpp:105) of constant 0 on array 'tile_C' and 'load' operation 16 bit ('tile_C_load', top.cpp:105) on array 'tile_C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_accumulate_loop' (loop 'accumulate_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('tile_C_addr_write_ln105', top.cpp:105) of constant 0 on array 'tile_C' and 'load' operation 16 bit ('tile_C_load', top.cpp:105) on array 'tile_C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_accumulate_loop' (loop 'accumulate_loop'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('tile_C_addr_write_ln105', top.cpp:105) of variable 'add_ln105', top.cpp:105 on array 'tile_C' and 'load' operation 16 bit ('tile_C_load', top.cpp:105) on array 'tile_C'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 9, loop 'accumulate_loop'
WARNING: [HLS 200-871] Estimated clock period (2.672 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'accumulate_Pipeline_accumulate_loop' consists of the following:
	'load' operation 16 bit ('tile_C_load', top.cpp:105) on array 'tile_C' [151]  (0.623 ns)
	'sparsemux' operation 16 bit ('tmp_s', top.cpp:105) [215]  (0.978 ns)
	'icmp' operation 1 bit ('icmp_ln105', top.cpp:105) [220]  (1.071 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulate_Pipeline_write_back_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.048ns)  of 'icmp' operation 1 bit ('icmp_ln110', top.cpp:110) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
INFO: [SCHED 204-61] Pipelining loop 'write_back_i'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln110', top.cpp:110)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'accumulate_Pipeline_write_back_i' (loop 'write_back_i'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110) and bus write operation ('mem7_addr_write_ln110', top.cpp:110) on port 'mem7' (top.cpp:110).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 70, loop 'write_back_i'
WARNING: [HLS 200-871] Estimated clock period (1.048 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'accumulate_Pipeline_write_back_i' consists of the following:
	'load' operation 7 bit ('i', top.cpp:110) on local variable 'i', top.cpp:110 [74]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln110', top.cpp:110) [75]  (1.048 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (1.413 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'accumulate' consists of the following:
	'call' operation 0 bit ('_ln0') to 'accumulate_Pipeline_init_loop_i' [73]  (1.413 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.000ns)  of s_axi read operation ('C_read', top.cpp:142) on port 'C' (top.cpp:142) exceeds the target cycle time (target cycle time: 0.500ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [HLS 200-871] Estimated clock period (1.183 ns) exceeds the target (target clock period: 0.500 ns, clock uncertainty: 0.135 ns, effective delay budget: 0.365 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'sparse_matrix_multiply_HLS' consists of the following:
	s_axi read operation ('C_read', top.cpp:142) on port 'C' (top.cpp:142) [15]  (1.000 ns)
	'call' operation 0 bit ('_ln142', top.cpp:142) to 'entry_proc' [62]  (0.183 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_accumulate_U0 (from entry_proc_U0 to accumulate_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 840.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_load_nz_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_load_nz_loop' pipeline 'load_nz_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem2_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_load_nz_loop/m_axi_mem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_64s_64s_1_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_load_nz_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_64s_64ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_32s_32s_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_7ns_7ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_33s_33s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_AxB_Pipeline_b_chunk_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_AxB_Pipeline_b_chunk_loop' pipeline 'b_chunk_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_33ns_33ns_33_1_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_33ns_33s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_35s_35ns_35_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36s_36ns_36_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_64s_64ns_64_3_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_31ns_31ns_1_2_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_27_5_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_AxB_Pipeline_b_chunk_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 874.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_AxB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_64s_64ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_13ns_13ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_AxB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.33 seconds; current allocated memory: 931.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulate_Pipeline_init_loop_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accumulate_Pipeline_init_loop_i' pipeline 'init_loop_i' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_7ns_7ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulate_Pipeline_init_loop_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 931.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulate_Pipeline_accumulate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accumulate_Pipeline_accumulate_loop' pipeline 'accumulate_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_13ns_13ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_17ns_17ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulate_Pipeline_accumulate_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 931.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulate_Pipeline_write_back_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accumulate_Pipeline_write_back_i' pipeline 'write_back_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'accumulate_Pipeline_write_back_i/m_axi_mem7_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_7ns_7ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulate_Pipeline_write_back_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 940.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulate'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_accumulate_tile_C_RAM_AUTO_3R2W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 949.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(sparse_matrix_multiply_HLS_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_stream_U(sparse_matrix_multiply_HLS_fifo_w80_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mult_stream_U(sparse_matrix_multiply_HLS_fifo_w80_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_accumulate_U0_U(sparse_matrix_multiply_HLS_start_for_accumulate_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 956.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.57 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.4 seconds; current allocated memory: 959.973 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.09 seconds; current allocated memory: 978.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 374.21 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:06; Allocated memory: 336.762 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_sparse_matrix_multiply_HLS.cpp
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
WARNING [HLS SIM]: hls::stream 'Mult_stream' contains leftover data, which may result in RTL simulation hanging.
MSE: 4.26644564
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 167013
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS 
Multi-threading is on. Using 86 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_master_mem7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_load_A_Pipeline_load_nz_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_A_Pipeline_load_nz_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_load_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_compute_AxB_Pipeline_b_chunk_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_compute_AxB_Pipeline_b_chunk_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_compute_AxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_compute_AxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_accumulate_Pipeline_init_loop_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_accumulate_Pipeline_init_loop_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_accumulate_Pipeline_accumulate_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_accumulate_Pipeline_accumulate_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_accumulate_Pipeline_write_back_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_accumulate_Pipeline_write_back_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_accumulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_accumulate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_64ns_64ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_64ns_64ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_7ns_7ns_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_7ns_7ns_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_64ns_64ns_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_64ns_64ns_64_3_1
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_64ns_64ns_64_3_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_64s_64ns_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_64s_64ns_64_3_1
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_64s_64ns_64_3_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_sub_33s_33s_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sub_33s_33s_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_33ns_33s_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_33ns_33s_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_32ns_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_32ns_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_36s_36ns_36_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_36s_36ns_36_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_35s_35ns_35_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_35s_35ns_35_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_33ns_33ns_33_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_33ns_33ns_33_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mul_16s_16s_27_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mul_16s_16s_27_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_13ns_13ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_13ns_13ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_sub_32ns_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sub_32ns_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_sub_17ns_17s_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sub_17ns_17s_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_add_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_add_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_accumulate_tile_C_RAM_AUTO_3R2W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_accumulate_tile_C_RAM_AUTO_3R2W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_fifo_w80_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w80_d64_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_start_for_accumulate_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_accumulate_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_accumulate_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem4_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem5_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem5_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem6_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem6_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_mem7_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem7_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem4_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem5_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem6_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem7_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_entry...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_7...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_6...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_sub_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mul_1...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_compu...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_1...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_sub_3...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_compu...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_accum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_accum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_sub_1...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_icmp_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_add_1...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_accum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_accum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_accum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_start...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_start...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS
Compiling module xil_defaultlib.AESL_axi_master_mem1
Compiling module xil_defaultlib.AESL_axi_master_mem2
Compiling module xil_defaultlib.AESL_axi_master_mem3
Compiling module xil_defaultlib.AESL_axi_master_mem4
Compiling module xil_defaultlib.AESL_axi_master_mem5
Compiling module xil_defaultlib.AESL_axi_master_mem6
Compiling module xil_defaultlib.AESL_axi_master_mem7
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=31)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=24)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=64)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...
Compiling module work.glbl
Built simulation snapshot sparse_matrix_multiply_HLS

****** xsim v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Fri Mar 28 22:43:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl
# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}
Time resolution is 1 ps
source sparse_matrix_multiply_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "101000"
// RTL Simulation : 1 / 1 [n/a] @ "14569000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 14572250 ps : File "/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" Line 1353
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.867 ; gain = 0.000 ; free physical = 185821 ; free virtual = 278132
## quit
INFO: xsimkernel Simulation Memory Usage: 502136 KB (Peak: 554904 KB), Simulation CPU Usage: 9030 ms
INFO: [Common 17-206] Exiting xsim at Fri Mar 28 22:44:06 2025...
INFO: [COSIM 212-316] Starting C post checking ...
MSE: 4.26644564
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:45; Allocated memory: 10.668 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Fri Mar 28 22:44:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/solution4_data.json outdir=/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip srcdir=/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/misc
INFO: Copied 56 verilog file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/hdl/verilog
INFO: Copied 53 vhdl file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1787.160 ; gain = 146.898 ; free physical = 178988 ; free virtual = 271301
INFO: Import ports from HDL: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_mem1
INFO: Add axi4full interface m_axi_mem2
INFO: Add axi4full interface m_axi_mem3
INFO: Add axi4full interface m_axi_mem4
INFO: Add axi4full interface m_axi_mem5
INFO: Add axi4full interface m_axi_mem6
INFO: Add axi4full interface m_axi_mem7
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/component.xml
INFO: Created IP archive /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 22:44:56 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Fri Mar 28 22:45:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module sparse_matrix_multiply_HLS
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "0.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution solution4
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "sparse_matrix_multiply_HLS"
# dict set report_options funcmodules {sparse_matrix_multiply_HLS_entry_proc sparse_matrix_multiply_HLS_load_A_Pipeline_load_nz_loop sparse_matrix_multiply_HLS_load_A sparse_matrix_multiply_HLS_compute_AxB_Pipeline_b_chunk_loop sparse_matrix_multiply_HLS_compute_AxB sparse_matrix_multiply_HLS_accumulate_Pipeline_init_loop_i sparse_matrix_multiply_HLS_accumulate_Pipeline_accumulate_loop sparse_matrix_multiply_HLS_accumulate_Pipeline_write_back_i sparse_matrix_multiply_HLS_accumulate}
# dict set report_options bindmodules {sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1 sparse_matrix_multiply_HLS_icmp_64s_64s_1_3_1_sub sparse_matrix_multiply_HLS_add_64ns_64ns_64_1_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1 sparse_matrix_multiply_HLS_icmp_7ns_7ns_1_2_1_sub sparse_matrix_multiply_HLS_add_7ns_7ns_7_1_1 sparse_matrix_multiply_HLS_add_64ns_64ns_64_3_1 sparse_matrix_multiply_HLS_add_64s_64ns_64_3_1 sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1 sparse_matrix_multiply_HLS_icmp_32s_32s_1_2_1_sub sparse_matrix_multiply_HLS_sub_33s_33s_33_1_1 sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1 sparse_matrix_multiply_HLS_icmp_32ns_32ns_1_2_1_sub sparse_matrix_multiply_HLS_add_33ns_33s_33_1_1 sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1 sparse_matrix_multiply_HLS_icmp_31ns_31ns_1_2_1_sub sparse_matrix_multiply_HLS_add_32ns_32ns_32_1_1 sparse_matrix_multiply_HLS_add_36s_36ns_36_1_1 sparse_matrix_multiply_HLS_add_35s_35ns_35_1_1 sparse_matrix_multiply_HLS_add_33ns_33ns_33_1_1 sparse_matrix_multiply_HLS_mul_16s_16s_27_5_1 sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1 sparse_matrix_multiply_HLS_icmp_13ns_13ns_1_2_1_sub sparse_matrix_multiply_HLS_add_13ns_13ns_13_1_1 sparse_matrix_multiply_HLS_sub_32ns_32ns_32_1_1 sparse_matrix_multiply_HLS_sub_17ns_17s_17_1_1 sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1 sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1 sparse_matrix_multiply_HLS_icmp_17ns_17ns_1_2_1_sub sparse_matrix_multiply_HLS_add_16s_16s_16_1_1 sparse_matrix_multiply_HLS_accumulate_tile_C_RAM_AUTO_3R2W sparse_matrix_multiply_HLS_fifo_w64_d4_S sparse_matrix_multiply_HLS_fifo_w80_d64_A sparse_matrix_multiply_HLS_start_for_accumulate_U0 sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_mem4_m_axi sparse_matrix_multiply_HLS_mem5_m_axi sparse_matrix_multiply_HLS_mem6_m_axi sparse_matrix_multiply_HLS_mem7_m_axi sparse_matrix_multiply_HLS_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.660 ; gain = 48.836 ; free physical = 175138 ; free virtual = 267463
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem4/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem4' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem5/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem5' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem6/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem6' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem7/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem7' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1980.238 ; gain = 88.043 ; free physical = 174993 ; free virtual = 267330
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-28 22:45:39 EDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Mar 28 22:45:39 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Mar 28 22:45:39 2025] Launched synth_1...
Run output will be captured here: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/synth_1/runme.log
[Fri Mar 28 22:45:39 2025] Waiting for synth_1 to finish...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Fri Mar 28 22:52:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1744.602 ; gain = 79.875 ; free physical = 174152 ; free virtual = 266631
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3628782
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.758 ; gain = 121.578 ; free physical = 172915 ; free virtual = 265408
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/synth_1/.Xil/Vivado-3624893-ece-rschsrv.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/synth_1/.Xil/Vivado-3624893-ece-rschsrv.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2905.727 ; gain = 202.547 ; free physical = 172836 ; free virtual = 265331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2905.727 ; gain = 202.547 ; free physical = 172827 ; free virtual = 265321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2905.727 ; gain = 202.547 ; free physical = 172827 ; free virtual = 265321
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2909.727 ; gain = 0.000 ; free physical = 172816 ; free virtual = 265310
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/sparse_matrix_multiply_HLS.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2957.379 ; gain = 0.000 ; free physical = 172800 ; free virtual = 265285
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/sparse_matrix_multiply_HLS.xdc]
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.379 ; gain = 0.000 ; free physical = 172800 ; free virtual = 265285
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2957.379 ; gain = 0.000 ; free physical = 172817 ; free virtual = 265297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2957.379 ; gain = 254.199 ; free physical = 172837 ; free virtual = 265317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2965.383 ; gain = 262.203 ; free physical = 172838 ; free virtual = 265318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2965.383 ; gain = 262.203 ; free physical = 172838 ; free virtual = 265318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2965.383 ; gain = 262.203 ; free physical = 172835 ; free virtual = 265317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2965.383 ; gain = 262.203 ; free physical = 172806 ; free virtual = 265287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3588.168 ; gain = 884.988 ; free physical = 172256 ; free virtual = 264739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3589.168 ; gain = 885.988 ; free physical = 172255 ; free virtual = 264738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3599.184 ; gain = 896.004 ; free physical = 172245 ; free virtual = 264728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172123 ; free virtual = 264611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172121 ; free virtual = 264609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172121 ; free virtual = 264609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172121 ; free virtual = 264609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172121 ; free virtual = 264609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172121 ; free virtual = 264609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172121 ; free virtual = 264609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3759.996 ; gain = 1005.164 ; free physical = 172119 ; free virtual = 264608
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3759.996 ; gain = 1056.816 ; free physical = 172119 ; free virtual = 264608
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3759.996 ; gain = 0.000 ; free physical = 172283 ; free virtual = 264772
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3759.996 ; gain = 0.000 ; free physical = 172282 ; free virtual = 264772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 46eaf791
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 3759.996 ; gain = 1968.973 ; free physical = 172282 ; free virtual = 264772
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2802.845; main = 2660.150; forked = 273.788
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5199.473; main = 3686.168; forked = 1553.285
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 22:53:45 2025...
[Fri Mar 28 22:53:55 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:08:19 ; elapsed = 00:08:16 . Memory (MB): peak = 1986.379 ; gain = 0.000 ; free physical = 174713 ; free virtual = 267202
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-28 22:53:55 EDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2817.352 ; gain = 0.000 ; free physical = 173855 ; free virtual = 266352
INFO: [Netlist 29-17] Analyzing 3047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/sparse_matrix_multiply_HLS.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.363 ; gain = 0.000 ; free physical = 173803 ; free virtual = 266308
Finished Parsing XDC File [/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/sparse_matrix_multiply_HLS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3219.637 ; gain = 0.000 ; free physical = 173399 ; free virtual = 265905
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1182 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 144 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1024 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3219.637 ; gain = 1233.258 ; free physical = 173392 ; free virtual = 265899
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-28 22:54:33 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 4601.336 ; gain = 1380.699 ; free physical = 171276 ; free virtual = 263596
INFO: HLS-REPORT: Running report: report_power -file ./report/sparse_matrix_multiply_HLS_power_synth.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Command: report_power -file ./report/sparse_matrix_multiply_HLS_power_synth.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4752.707 ; gain = 151.371 ; free physical = 171338 ; free virtual = 263659
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 2 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 5 seconds
 -I- average fanout metrics completed in 12 seconds (0 modules)
 -I- non-FD high fanout nets completed in 3 seconds
 -I- path budgeting metrics completed in 32 seconds
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/synth.timing_budget_LUT.rpt
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/synth.timing_budget_LUT.csv
 -I- Generated interactive report /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/synth.timing_budget_LUT.rpx
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/synth.timing_budget_Net.rpt
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/synth.timing_budget_Net.csv
 -I- Generated interactive report /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/synth.timing_budget_Net.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 36.31% | OK     |
#  | FD                                                        | 50%       | 28.90% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 6.87%  | OK     |
#  | CARRY8                                                    | 25%       | 18.93% | OK     |
#  | MUXF7                                                     | 15%       | 0.37%  | OK     |
#  | DSP                                                       | 80%       | 40.00% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.62%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 20.81% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 655    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.46   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 100    | REVIEW |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 100    | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 59 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-28 22:56:16 EDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-28 22:56:16 EDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-28 22:56:17 EDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-28 22:56:18 EDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-28 22:56:18 EDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-28 22:56:18 EDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-28 22:56:18 EDT
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 25622 40784 144 7 0 847 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 25622 AVAIL_FF 141120 FF 40784 AVAIL_DSP 360 DSP 144 AVAIL_BRAM 432 BRAM 7 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 847 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.2
Project:             project_1
Solution:            solution4
Device target:       xczu3eg-sbva484-1-e
Report date:         Fri Mar 28 22:56:18 EDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          25622
FF:           40784
DSP:            144
BRAM:             7
URAM:             0
LATCH:            0
SRL:            847
CLB:              0

#=== Final timing ===
CP required:                     0.500
CP achieved post-synthesis:      3.235
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-03-28 22:56:18 EDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 169329 ; free virtual = 261660
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Mar 28 22:56:22 2025] Launched impl_1...
Run output will be captured here: /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/runme.log
[Fri Mar 28 22:56:22 2025] Waiting for impl_1 to finish...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Fri Mar 28 22:56:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2664.125 ; gain = 0.000 ; free physical = 169401 ; free virtual = 261693
INFO: [Netlist 29-17] Analyzing 3047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2672.016 ; gain = 0.000 ; free physical = 169394 ; free virtual = 261686
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3537.441 ; gain = 0.000 ; free physical = 168649 ; free virtual = 260951
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1182 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 144 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1024 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2.2 (64-bit) build 6060944
open_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3537.441 ; gain = 1871.746 ; free physical = 168649 ; free virtual = 260951
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3703.973 ; gain = 162.562 ; free physical = 168469 ; free virtual = 260771

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9bc07e38

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3703.973 ; gain = 0.000 ; free physical = 168454 ; free virtual = 260756

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 9bc07e38

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3949.957 ; gain = 0.000 ; free physical = 168199 ; free virtual = 260502

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 9bc07e38

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3949.957 ; gain = 0.000 ; free physical = 168199 ; free virtual = 260501
Phase 1 Initialization | Checksum: 9bc07e38

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3949.957 ; gain = 0.000 ; free physical = 168199 ; free virtual = 260501

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 9bc07e38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3949.957 ; gain = 0.000 ; free physical = 168207 ; free virtual = 260509

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 9bc07e38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3949.957 ; gain = 0.000 ; free physical = 168190 ; free virtual = 260493
Phase 2 Timer Update And Timing Data Collection | Checksum: 9bc07e38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3949.957 ; gain = 0.000 ; free physical = 168181 ; free virtual = 260484

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5187 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a36e8864

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4005.984 ; gain = 56.027 ; free physical = 168138 ; free virtual = 260441
Retarget | Checksum: a36e8864
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 10d0ed57c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4005.984 ; gain = 56.027 ; free physical = 168101 ; free virtual = 260404
Constant propagation | Checksum: 10d0ed57c
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 403 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4005.984 ; gain = 0.000 ; free physical = 168075 ; free virtual = 260378
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4005.984 ; gain = 0.000 ; free physical = 168070 ; free virtual = 260373
Phase 5 Sweep | Checksum: b5ee9a45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4005.984 ; gain = 56.027 ; free physical = 168069 ; free virtual = 260372
Sweep | Checksum: b5ee9a45
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: b5ee9a45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 168064 ; free virtual = 260367
BUFG optimization | Checksum: b5ee9a45
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b5ee9a45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 168064 ; free virtual = 260367
Shift Register Optimization | Checksum: b5ee9a45
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: b5ee9a45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 168097 ; free virtual = 260400
Post Processing Netlist | Checksum: b5ee9a45
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17b4f7527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 167757 ; free virtual = 260042

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4038.000 ; gain = 0.000 ; free physical = 167757 ; free virtual = 260041
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17b4f7527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 167757 ; free virtual = 260041
Phase 9 Finalization | Checksum: 17b4f7527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 167757 ; free virtual = 260041
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               4  |             403  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17b4f7527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4038.000 ; gain = 88.043 ; free physical = 167757 ; free virtual = 260041

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 17b4f7527

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4102.000 ; gain = 64.000 ; free physical = 167777 ; free virtual = 260062

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17b4f7527

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167777 ; free virtual = 260062

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167777 ; free virtual = 260062
Ending Netlist Obfuscation Task | Checksum: 17b4f7527

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167777 ; free virtual = 260062
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 4102.000 ; gain = 564.559 ; free physical = 167777 ; free virtual = 260062
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167617 ; free virtual = 259903
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167617 ; free virtual = 259903
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167534 ; free virtual = 259828
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4102.000 ; gain = 0.000 ; free physical = 167362 ; free virtual = 259660
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4177.141 ; gain = 0.000 ; free physical = 167048 ; free virtual = 259353
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d4f6c12d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4177.141 ; gain = 0.000 ; free physical = 167048 ; free virtual = 259353
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4177.141 ; gain = 0.000 ; free physical = 167048 ; free virtual = 259353

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f7cfef9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4849.227 ; gain = 672.086 ; free physical = 181780 ; free virtual = 274095

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1162c587f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 4888.270 ; gain = 711.129 ; free physical = 181363 ; free virtual = 273686

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1162c587f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 4888.270 ; gain = 711.129 ; free physical = 181357 ; free virtual = 273680
Phase 1 Placer Initialization | Checksum: 1162c587f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 4888.270 ; gain = 711.129 ; free physical = 181333 ; free virtual = 273656

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1184ea2d4

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 4888.270 ; gain = 711.129 ; free physical = 183481 ; free virtual = 275796

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1184ea2d4

Time (s): cpu = 00:01:45 ; elapsed = 00:00:55 . Memory (MB): peak = 4888.270 ; gain = 711.129 ; free physical = 183409 ; free virtual = 275723

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1184ea2d4

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 5182.254 ; gain = 1005.113 ; free physical = 182676 ; free virtual = 274990

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16d715560

Time (s): cpu = 00:02:02 ; elapsed = 00:01:01 . Memory (MB): peak = 5214.270 ; gain = 1037.129 ; free physical = 182470 ; free virtual = 274784

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16d715560

Time (s): cpu = 00:02:02 ; elapsed = 00:01:01 . Memory (MB): peak = 5214.270 ; gain = 1037.129 ; free physical = 182468 ; free virtual = 274782
Phase 2.1.1 Partition Driven Placement | Checksum: 16d715560

Time (s): cpu = 00:02:02 ; elapsed = 00:01:01 . Memory (MB): peak = 5214.270 ; gain = 1037.129 ; free physical = 182428 ; free virtual = 274742
Phase 2.1 Floorplanning | Checksum: 13e18bb61

Time (s): cpu = 00:02:02 ; elapsed = 00:01:01 . Memory (MB): peak = 5214.270 ; gain = 1037.129 ; free physical = 182424 ; free virtual = 274738

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13e18bb61

Time (s): cpu = 00:02:02 ; elapsed = 00:01:01 . Memory (MB): peak = 5214.270 ; gain = 1037.129 ; free physical = 182421 ; free virtual = 274736

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a41519a6

Time (s): cpu = 00:02:02 ; elapsed = 00:01:01 . Memory (MB): peak = 5214.270 ; gain = 1037.129 ; free physical = 182382 ; free virtual = 274697

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1dac0439f

Time (s): cpu = 00:05:09 ; elapsed = 00:02:05 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 180058 ; free virtual = 272406

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e762c069

Time (s): cpu = 00:05:18 ; elapsed = 00:02:07 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 179743 ; free virtual = 272091

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 142 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 141, total 142, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 142 nets or LUTs. Breaked 142 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 8 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 179518 ; free virtual = 271867
INFO: [Physopt 32-1408] Pass 1. Identified 6 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/tile_C_63_U/address0_t1[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/tile_C_63_U/address0_t1[2]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/tile_C_63_U/address0_t1[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/tile_C_63_U/address0_t1[5]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/tile_C_63_U/address0_t1[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/tile_C_63_U/address0_t1[4]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 30 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 30 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 179235 ; free virtual = 271583
INFO: [Physopt 32-76] Pass 1. Identified 20 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/accumulate_U0/grp_accumulate_Pipeline_accumulate_loop_fu_458/ap_CS_fsm_pp0_stage0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[15]_rep__1_n_6. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[13]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[2]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[9]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[14]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[5]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[10]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[12]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[6]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[7]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[11]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986[3]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 17 nets. Created 85 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 85 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 178704 ; free virtual = 271059
INFO: [Physopt 32-46] Identified 15 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[13]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[8]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[2]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[9]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[14]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[5]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[6]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[12]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[7]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[0]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[1]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[4]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[10]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[11]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/sext_ln76_cast_reg_9986_reg[3]_rep_n_6. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 45 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 45 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 178404 ; free virtual = 270759
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 100 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 282 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 178326 ; free virtual = 270681
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 178361 ; free virtual = 270716
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 178343 ; free virtual = 270698

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          142  |              0  |                   142  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           30  |              0  |                     6  |           0  |           1  |  00:00:02  |
|  Fanout                                           |           85  |              0  |                    17  |           0  |           1  |  00:00:04  |
|  Critical Cell                                    |           45  |              0  |                    15  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          282  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          584  |              0  |                   191  |           0  |          13  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 258c44d9b

Time (s): cpu = 00:05:36 ; elapsed = 00:02:22 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 177629 ; free virtual = 269984
Phase 2.5 Global Place Phase2 | Checksum: 271604eff

Time (s): cpu = 00:06:56 ; elapsed = 00:02:44 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 176456 ; free virtual = 268797
Phase 2 Global Placement | Checksum: 271604eff

Time (s): cpu = 00:06:57 ; elapsed = 00:02:44 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 176453 ; free virtual = 268794

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22e78467c

Time (s): cpu = 00:07:16 ; elapsed = 00:02:50 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 175856 ; free virtual = 268197

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14eefa57e

Time (s): cpu = 00:07:25 ; elapsed = 00:02:54 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 174924 ; free virtual = 267267

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 11cd22171

Time (s): cpu = 00:08:26 ; elapsed = 00:03:14 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 169566 ; free virtual = 261917

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1b9c313b2

Time (s): cpu = 00:08:34 ; elapsed = 00:03:21 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167241 ; free virtual = 259587
Phase 3.3.2 Slice Area Swap | Checksum: 1b9c313b2

Time (s): cpu = 00:08:35 ; elapsed = 00:03:22 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167155 ; free virtual = 259502
Phase 3.3 Small Shape DP | Checksum: aa35ef98

Time (s): cpu = 00:08:54 ; elapsed = 00:03:27 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167148 ; free virtual = 259499

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 182368402

Time (s): cpu = 00:08:57 ; elapsed = 00:03:30 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167107 ; free virtual = 259459

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: a630805f

Time (s): cpu = 00:08:58 ; elapsed = 00:03:30 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167106 ; free virtual = 259457

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19bcd9fec

Time (s): cpu = 00:10:14 ; elapsed = 00:04:20 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 165580 ; free virtual = 257934
Phase 3 Detail Placement | Checksum: 19bcd9fec

Time (s): cpu = 00:10:15 ; elapsed = 00:04:20 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 165581 ; free virtual = 257935

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a9f32da8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.090 | TNS=-83284.664 |
Phase 1 Physical Synthesis Initialization | Checksum: 14547b3a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.76 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 165517 ; free virtual = 257867
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13862ede1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 5300.270 ; gain = 0.000 ; free physical = 165516 ; free virtual = 257866
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a9f32da8

Time (s): cpu = 00:11:11 ; elapsed = 00:04:35 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 165518 ; free virtual = 257869

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.703. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c54c29e1

Time (s): cpu = 00:12:56 ; elapsed = 00:06:18 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167087 ; free virtual = 259452

Time (s): cpu = 00:12:56 ; elapsed = 00:06:18 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167087 ; free virtual = 259452
Phase 4.1 Post Commit Optimization | Checksum: 1c54c29e1

Time (s): cpu = 00:12:56 ; elapsed = 00:06:18 . Memory (MB): peak = 5300.270 ; gain = 1123.129 ; free physical = 167087 ; free virtual = 259452

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c54c29e1

Time (s): cpu = 00:13:14 ; elapsed = 00:06:25 . Memory (MB): peak = 5347.254 ; gain = 1170.113 ; free physical = 166919 ; free virtual = 259285

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                8x8|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c54c29e1

Time (s): cpu = 00:13:15 ; elapsed = 00:06:25 . Memory (MB): peak = 5347.254 ; gain = 1170.113 ; free physical = 166908 ; free virtual = 259274
Phase 4.3 Placer Reporting | Checksum: 1c54c29e1

Time (s): cpu = 00:13:15 ; elapsed = 00:06:25 . Memory (MB): peak = 5347.254 ; gain = 1170.113 ; free physical = 166911 ; free virtual = 259277

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166911 ; free virtual = 259277

Time (s): cpu = 00:13:15 ; elapsed = 00:06:25 . Memory (MB): peak = 5347.254 ; gain = 1170.113 ; free physical = 166911 ; free virtual = 259277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c97e766

Time (s): cpu = 00:13:16 ; elapsed = 00:06:25 . Memory (MB): peak = 5347.254 ; gain = 1170.113 ; free physical = 166911 ; free virtual = 259277
Ending Placer Task | Checksum: 144159bf6

Time (s): cpu = 00:13:16 ; elapsed = 00:06:25 . Memory (MB): peak = 5347.254 ; gain = 1170.113 ; free physical = 166910 ; free virtual = 259277
130 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:34 ; elapsed = 00:06:33 . Memory (MB): peak = 5347.254 ; gain = 1245.254 ; free physical = 166911 ; free virtual = 259278
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166895 ; free virtual = 259262
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166903 ; free virtual = 259269
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166925 ; free virtual = 259300
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166852 ; free virtual = 259293
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166853 ; free virtual = 259295
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166856 ; free virtual = 259297
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166849 ; free virtual = 259297
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166849 ; free virtual = 259299
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166849 ; free virtual = 259300
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166878 ; free virtual = 259269
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166905 ; free virtual = 259297
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 25.48s |  WALL: 7.46s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5347.254 ; gain = 0.000 ; free physical = 166905 ; free virtual = 259297

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.703 | TNS=-84086.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 103944409

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5379.270 ; gain = 32.016 ; free physical = 166894 ; free virtual = 259292
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.703 | TNS=-84086.816 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 103944409

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5379.270 ; gain = 32.016 ; free physical = 166868 ; free virtual = 259271

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.703 | TNS=-84086.816 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg_n_6_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_enable_reg_pp0_iter0_reg_reg_0. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_enable_reg_pp0_iter0_reg_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.701 | TNS=-84058.353 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_14_reg_10569. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_14_reg_10569. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.701 | TNS=-84060.652 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/burst_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_3_reg_10525. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_3_reg_10525. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.693 | TNS=-84044.579 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[32]_0[10].  Re-placed instance bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[10]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[32]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.693 | TNS=-84044.783 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[32]_0[13].  Re-placed instance bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[13]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[32]_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.693 | TNS=-84045.001 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[32]_0[14].  Re-placed instance bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[14]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rs_tmp_rdata/data_p1_reg[32]_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.690 | TNS=-84045.212 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mem4_0_ARREADY. Replicated 6 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mem4_0_ARREADY. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.690 | TNS=-84044.463 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep__5_n_6. Replicated 7 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep__5_n_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.689 | TNS=-84054.671 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_enable_reg_pp0_iter1. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_enable_reg_pp0_iter1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.674 | TNS=-84061.925 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep_n_6. Replicated 6 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep_n_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.673 | TNS=-84070.009 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage52. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage52. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.671 | TNS=-84081.905 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage7. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.671 | TNS=-84119.900 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/mem5_0_ARREADY. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/mem5_0_ARREADY. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.668 | TNS=-84126.994 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/i_3_reg_290_reg/DSP_C_DATA.C_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_enable_reg_pp0_iter0_reg_reg_0_repN_1. Replicated 9 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_enable_reg_pp0_iter0_reg_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.666 | TNS=-84126.463 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_6_reg_10537. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_6_reg_10537. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.666 | TNS=-84127.925 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_3.  Re-placed instance bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_3
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.661 | TNS=-84127.969 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_49_reg_10709. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_49_reg_10709. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.659 | TNS=-84129.300 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mult_stream_U/U_sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram/mem_reg_0_63_63_69/DOE. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage12. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.658 | TNS=-84132.218 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep_0. Replicated 6 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-84148.269 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/burst_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_60_reg_10753_pp0_iter1_reg.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_60_reg_10753_pp0_iter1_reg_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_60_reg_10753_pp0_iter1_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-84148.051 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/mOutPtr_reg_n_6_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage40.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_reg[40]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage40. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-84171.705 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_53.  Re-placed instance bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_53
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_53. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-84171.610 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_21_reg_10597.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_21_reg_10597_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_21_reg_10597. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.649 | TNS=-84171.617 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mult_stream_U/U_sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram/mem_reg_0_63_77_79/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_39_reg_10669.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_39_reg_10669_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_39_reg_10669. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.648 | TNS=-84171.479 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/i_3_reg_290_reg/DSP_C_DATA.C_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mem4_0_ARREADY.  Re-placed instance bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/full_n_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mem4_0_ARREADY. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.647 | TNS=-84161.089 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/buff_rdata/mem5_0_RVALID.  Re-placed instance bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/buff_rdata/mem5_0_RVALID. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.647 | TNS=-84158.324 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_7_reg_10541.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_7_reg_10541_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_7_reg_10541. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.644 | TNS=-84160.667 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mult_stream_U/U_sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram/mem_reg_0_63_70_76/DOG. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage58.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_reg[58]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage58. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.643 | TNS=-84160.551 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep__0_n_6.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep__0
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]_rep__0_n_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.642 | TNS=-84160.849 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.642 | TNS=-84160.849 |
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181587 ; free virtual = 273996
Phase 3 Critical Path Optimization | Checksum: 1bc5da18d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 5379.270 ; gain = 32.016 ; free physical = 181587 ; free virtual = 273996

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.642 | TNS=-84160.849 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_4_reg_10529. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_4_reg_10529. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.640 | TNS=-84162.733 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_20_reg_10593. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_20_reg_10593. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.640 | TNS=-84165.084 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/mOutPtr_reg_n_6_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage49_subdone_grp188_done_reg.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage49_subdone_grp188_done_reg_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage49_subdone_grp188_done_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.638 | TNS=-84163.781 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_60_reg_10753.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_60_reg_10753_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_60_reg_10753. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.637 | TNS=-84160.922 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_4.  Re-placed instance bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_4
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.635 | TNS=-84160.711 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/burst_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage21. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.635 | TNS=-84162.435 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_1.  Re-placed instance bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_1
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.634 | TNS=-84162.457 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage11_subdone_grp307_done_reg.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage11_subdone_grp307_done_reg_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage11_subdone_grp307_done_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.633 | TNS=-84162.661 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_24_reg_10609. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_24_reg_10609. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.632 | TNS=-84166.073 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage38. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage38. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.632 | TNS=-84167.499 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage45_subdone_grp169_done_reg.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage45_subdone_grp169_done_reg_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_block_pp0_stage45_subdone_grp169_done_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.631 | TNS=-84167.557 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mult_stream_U/U_sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram/mem_reg_0_63_63_69/DOD. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_33_reg_10645.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_33_reg_10645_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_33_reg_10645. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.631 | TNS=-84164.509 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage29.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_reg[29]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/ap_CS_fsm_pp0_stage29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.629 | TNS=-84181.956 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mult_stream_U/U_sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram/mem_reg_0_63_63_69/DOE. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mult_stream_U/full_n_reg_rep__0_0.  Re-placed instance bd_0_i/hls_inst/inst/mult_stream_U/full_n_reg_rep__0
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mult_stream_U/full_n_reg_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.629 | TNS=-84181.884 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg_n_6_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mem4_0_ARREADY_repN_2.  Re-placed instance bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_replica_2
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem4_m_axi_U/load_unit_0/fifo_rreq/mem4_0_ARREADY_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.629 | TNS=-84181.775 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_26_reg_10617.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_26_reg_10617_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_26_reg_10617. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.629 | TNS=-84179.286 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_10.  Re-placed instance bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_10
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.629 | TNS=-84179.257 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/mem_reg[5][34]_srl6_i_6_n_6.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/mem_reg[5][34]_srl6_i_6
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/mem_reg[5][34]_srl6_i_6_n_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-84179.163 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mem7_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/dout[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/accumulate_U0/grp_accumulate_Pipeline_write_back_i_fu_528/ap_enable_reg_pp0_iter0_reg.  Re-placed instance bd_0_i/hls_inst/inst/accumulate_U0/grp_accumulate_Pipeline_write_back_i_fu_528/ap_enable_reg_pp0_iter0_reg_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/accumulate_U0/grp_accumulate_Pipeline_write_back_i_fu_528/ap_enable_reg_pp0_iter0_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-84179.730 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/mult_stream_U/U_sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram/mem_reg_0_63_70_76/DOG. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087.  Re-placed instance bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln63_reg_10087. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.625 | TNS=-84180.298 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.625 | TNS=-84180.298 |
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180902 ; free virtual = 273313
Phase 4 Critical Path Optimization | Checksum: 28b0b2cb2

Time (s): cpu = 00:01:40 ; elapsed = 00:01:06 . Memory (MB): peak = 5379.270 ; gain = 32.016 ; free physical = 180897 ; free virtual = 273309
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180896 ; free virtual = 273307
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.625 | TNS=-84180.298 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.078  |        -93.481  |           76  |              0  |                    49  |           0  |           2  |  00:00:58  |
|  Total          |          0.078  |        -93.481  |           76  |              0  |                    49  |           0  |           3  |  00:00:58  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180863 ; free virtual = 273274
Ending Physical Synthesis Task | Checksum: 19f27fda0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:06 . Memory (MB): peak = 5379.270 ; gain = 32.016 ; free physical = 180844 ; free virtual = 273255
INFO: [Common 17-83] Releasing license: Implementation
328 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:14 . Memory (MB): peak = 5379.270 ; gain = 32.016 ; free physical = 180825 ; free virtual = 273237
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180752 ; free virtual = 273165
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180975 ; free virtual = 273455
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180966 ; free virtual = 273447
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180908 ; free virtual = 273391
Wrote Netlist Cache: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180945 ; free virtual = 273433
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180940 ; free virtual = 273431
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180937 ; free virtual = 273428
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180738 ; free virtual = 273174
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 250887f3 ConstDB: 0 ShapeSum: 75d0dd11 RouteDB: 1f9277be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180387 ; free virtual = 272823
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem7_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem7_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem7_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem7_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem7_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem7_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem3_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem3_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem5_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem5_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_mem4_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_mem4_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 53126b76 | NumContArr: 6a9186b2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 242f5e762

Time (s): cpu = 00:00:34 ; elapsed = 00:00:06 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180349 ; free virtual = 272780

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 242f5e762

Time (s): cpu = 00:00:35 ; elapsed = 00:00:06 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180335 ; free virtual = 272766

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 242f5e762

Time (s): cpu = 00:00:35 ; elapsed = 00:00:07 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180329 ; free virtual = 272760

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 242f5e762

Time (s): cpu = 00:00:38 ; elapsed = 00:00:07 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180278 ; free virtual = 272711

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b4281ab6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:10 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180338 ; free virtual = 272777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.526 | TNS=-75649.307| WHS=-0.006 | THS=-0.051 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 56623
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46011
  Number of Partially Routed Nets     = 10612
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2728e2ceb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180022 ; free virtual = 272462

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2728e2ceb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180015 ; free virtual = 272455

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 35bc9520d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:28 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180074 ; free virtual = 272517
Phase 4 Initial Routing | Checksum: 2a117e843

Time (s): cpu = 00:01:52 ; elapsed = 00:00:28 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180051 ; free virtual = 272494

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      5.81|   32x32|      9.63|   16x16|      4.23|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.72|     4x4|      2.68|     4x4|      1.31|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.20|     2x2|      0.25|     4x4|      2.02|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.82|     4x4|      1.67|     4x4|      2.07|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X5Y42->INT_X20Y73 (CLEL_L_X5Y42->CLEL_R_X20Y73)
	INT_X5Y52->INT_X20Y67 (CLEL_L_X5Y52->CLEL_R_X20Y67)
	INT_X5Y51->INT_X20Y66 (CLEL_L_X5Y51->CLEL_R_X20Y66)
	INT_X5Y50->INT_X20Y65 (CLEL_L_X5Y50->CLEL_R_X20Y65)
	INT_X5Y49->INT_X20Y64 (CLEL_L_X5Y49->CLEL_R_X20Y64)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X3Y40->INT_X26Y95 (CLEM_X3Y40->DSP_X26Y95)
	INT_X3Y51->INT_X18Y66 (CLEM_X3Y51->DSP_X18Y65)
	INT_X4Y52->INT_X19Y67 (CLEM_X4Y52->CLEL_R_X19Y67)
	INT_X4Y51->INT_X19Y66 (CLEM_X4Y51->CLEL_R_X19Y66)
	INT_X4Y50->INT_X19Y65 (CLEM_X4Y50->CLEL_R_X19Y65)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X15Y35->INT_X22Y66 (CLEL_L_X15Y35->CLEL_R_X22Y66)
	INT_X16Y52->INT_X23Y59 (CLEM_X16Y52->CLEL_R_X23Y59)
	INT_X16Y44->INT_X23Y51 (CLEM_X16Y44->CLEL_R_X23Y51)
	INT_X16Y51->INT_X23Y58 (CLEM_X16Y51->CLEL_R_X23Y58)
	INT_X16Y43->INT_X23Y50 (CLEM_X16Y43->CLEL_R_X23Y50)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                       |
+====================+===================+===========================================================================+
| ap_clk             | ap_clk            | bd_0_i/hls_inst/inst/accumulate_U0/tile_C_5_U/ram_reg_0_63_8_8/SP/ADR5    |
| ap_clk             | ap_clk            | bd_0_i/hls_inst/inst/accumulate_U0/tile_C_5_U/ram_reg_0_63_7_7/SP/ADR5    |
| ap_clk             | ap_clk            | bd_0_i/hls_inst/inst/accumulate_U0/tile_C_5_U/ram_reg_0_63_5_5/SP/ADR5    |
| ap_clk             | ap_clk            | bd_0_i/hls_inst/inst/accumulate_U0/tile_C_5_U/ram_reg_0_63_6_6/SP/ADR5    |
| ap_clk             | ap_clk            | bd_0_i/hls_inst/inst/accumulate_U0/tile_C_50_U/ram_reg_0_63_11_11/SP/ADR5 |
+--------------------+-------------------+---------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 11380
 Number of Nodes with overlaps = 1772
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.922 | TNS=-113467.104| WHS=0.018  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 238b757cc

Time (s): cpu = 00:06:04 ; elapsed = 00:02:09 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181742 ; free virtual = 274209

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.714 | TNS=-113369.390| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 222333de4

Time (s): cpu = 00:06:56 ; elapsed = 00:02:45 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181850 ; free virtual = 274306

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.767 | TNS=-113133.051| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 3035f9026

Time (s): cpu = 00:07:38 ; elapsed = 00:03:19 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181260 ; free virtual = 273740
Phase 5 Rip-up And Reroute | Checksum: 3035f9026

Time (s): cpu = 00:07:38 ; elapsed = 00:03:19 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181260 ; free virtual = 273740

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.714 | TNS=-113369.390| WHS=0.018  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.714 | TNS=-113369.390| WHS=0.018  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1f12f74a8

Time (s): cpu = 00:08:11 ; elapsed = 00:03:27 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181733 ; free virtual = 274214

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f12f74a8

Time (s): cpu = 00:08:11 ; elapsed = 00:03:27 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181727 ; free virtual = 274208
Phase 6 Delay and Skew Optimization | Checksum: 1f12f74a8

Time (s): cpu = 00:08:11 ; elapsed = 00:03:27 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181724 ; free virtual = 274206

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.714 | TNS=-113370.087| WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fd4c404f

Time (s): cpu = 00:08:22 ; elapsed = 00:03:30 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181412 ; free virtual = 273902
Phase 7 Post Hold Fix | Checksum: 1fd4c404f

Time (s): cpu = 00:08:22 ; elapsed = 00:03:30 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181412 ; free virtual = 273901

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.9594 %
  Global Horizontal Routing Utilization  = 18.8541 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 93.4272%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X6Y88 -> INT_X6Y88
   INT_X5Y85 -> INT_X5Y85
   INT_X6Y83 -> INT_X6Y83
   INT_X20Y60 -> INT_X20Y60
   INT_X19Y58 -> INT_X19Y58
South Dir 1x1 Area, Max Cong = 79.6209%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 81.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.6923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1fd4c404f

Time (s): cpu = 00:08:24 ; elapsed = 00:03:30 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181405 ; free virtual = 273894

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fd4c404f

Time (s): cpu = 00:08:24 ; elapsed = 00:03:30 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181404 ; free virtual = 273893

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1fd4c404f

Time (s): cpu = 00:08:30 ; elapsed = 00:03:34 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181485 ; free virtual = 273857

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1fd4c404f

Time (s): cpu = 00:08:30 ; elapsed = 00:03:34 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181485 ; free virtual = 273856

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1fd4c404f

Time (s): cpu = 00:08:32 ; elapsed = 00:03:34 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181485 ; free virtual = 273856

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.714 | TNS=-113370.087| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 1fd4c404f

Time (s): cpu = 00:08:32 ; elapsed = 00:03:34 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181481 ; free virtual = 273853
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.697 | TNS=-110896.472 | WHS=0.018 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 1fd4c404f

Time (s): cpu = 00:09:13 ; elapsed = 00:03:51 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181309 ; free virtual = 273689
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.697 | TNS=-110896.472 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/mem5_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/srlopt_ff_n_36.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/icmp_ln69_30_reg_10633.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/compute_AxB_U0/grp_compute_AxB_Pipeline_b_chunk_loop_fu_140/mem_reg[5][3]_srl6_i_4_n_6.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.697 | TNS=-110896.472 | WHS=0.018 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181290 ; free virtual = 273672
Phase 14.2 Critical Path Optimization | Checksum: 22068e667

Time (s): cpu = 00:09:21 ; elapsed = 00:03:53 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181288 ; free virtual = 273670
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181264 ; free virtual = 273646
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.697 | TNS=-110896.472 | WHS=0.018 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 22068e667

Time (s): cpu = 00:09:23 ; elapsed = 00:03:55 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181264 ; free virtual = 273645
Total Elapsed time in route_design: 234.51 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 182a14261

Time (s): cpu = 00:09:23 ; elapsed = 00:03:55 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181262 ; free virtual = 273644
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 182a14261

Time (s): cpu = 00:09:25 ; elapsed = 00:03:55 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181259 ; free virtual = 273641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
356 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:35 ; elapsed = 00:03:57 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 181280 ; free virtual = 273662
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180777 ; free virtual = 273165
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180776 ; free virtual = 273170
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 5379.270 ; gain = 0.000 ; free physical = 180683 ; free virtual = 273078
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
376 Infos, 111 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5459.582 ; gain = 80.312 ; free physical = 179511 ; free virtual = 271923
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:02:00 ; elapsed = 00:00:38 . Memory (MB): peak = 5459.582 ; gain = 80.312 ; free physical = 179346 ; free virtual = 271759
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179331 ; free virtual = 271745
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179159 ; free virtual = 271652
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179158 ; free virtual = 271654
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179187 ; free virtual = 271680
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179181 ; free virtual = 271680
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179179 ; free virtual = 271681
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179178 ; free virtual = 271680
INFO: [Common 17-1381] The checkpoint '/nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5459.582 ; gain = 0.000 ; free physical = 179217 ; free virtual = 271658
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 23:10:35 2025...
[Fri Mar 28 23:10:50 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:14:28 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183256 ; free virtual = 275679
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-03-28 23:10:51 EDT
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183253 ; free virtual = 275678
INFO: [Netlist 29-17] Analyzing 3047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183247 ; free virtual = 275676
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183197 ; free virtual = 275633
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183196 ; free virtual = 275632
Read PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183196 ; free virtual = 275633
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5165.566 ; gain = 0.000 ; free physical = 183196 ; free virtual = 275633
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5170.566 ; gain = 5.000 ; free physical = 183192 ; free virtual = 275628
Read Physdb Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5170.566 ; gain = 5.000 ; free physical = 183191 ; free virtual = 275627
Restored from archive | CPU: 4.160000 secs | Memory: 78.354347 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5170.566 ; gain = 5.000 ; free physical = 183191 ; free virtual = 275627
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5170.566 ; gain = 0.000 ; free physical = 183189 ; free virtual = 275626
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1182 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 144 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1024 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 5170.566 ; gain = 5.000 ; free physical = 183190 ; free virtual = 275627
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-03-28 23:11:11 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5323.246 ; gain = 152.680 ; free physical = 182996 ; free virtual = 275431
INFO: HLS-REPORT: Running report: report_power -file ./report/sparse_matrix_multiply_HLS_power_routed.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Command: report_power -file ./report/sparse_matrix_multiply_HLS_power_routed.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5470.359 ; gain = 147.113 ; free physical = 182741 ; free virtual = 275177
INFO: HLS-REPORT: Running report: report_route_status -file ./report/sparse_matrix_multiply_HLS_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/sparse_matrix_multiply_HLS_failfast_routed.rpt
 -I- design metrics completed in 3 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 3 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 5 seconds
 -I- average fanout metrics completed in 12 seconds (0 modules)
 -I- non-FD high fanout nets completed in 3 seconds
 -I- path budgeting metrics completed in 32 seconds
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/impl.timing_budget_LUT.rpt
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/impl.timing_budget_LUT.csv
 -I- Generated interactive report /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/impl.timing_budget_LUT.rpx
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/impl.timing_budget_Net.rpt
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/impl.timing_budget_Net.csv
 -I- Generated interactive report /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/impl.timing_budget_Net.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 35.62% | OK     |
#  | FD                                                        | 50%       | 29.07% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 5.26%  | OK     |
#  | CARRY8                                                    | 25%       | 18.93% | OK     |
#  | MUXF7                                                     | 15%       | 0.37%  | OK     |
#  | DSP                                                       | 80%       | 40.00% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.62%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 20.81% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 658    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.42   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 100    | REVIEW |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 100    | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_routed.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 60 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-03-28 23:12:42 EDT
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-03-28 23:12:42 EDT
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-03-28 23:12:43 EDT
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-03-28 23:12:44 EDT
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-03-28 23:12:44 EDT
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-03-28 23:12:44 EDT
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-03-28 23:12:44 EDT
HLS EXTRACTION: impl area_totals:  0 70560 141120 360 432 8820 0
HLS EXTRACTION: impl area_current: 0 25132 41022 144 7 0 383 5765 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 70560 LUT 25132 AVAIL_FF 141120 FF 41022 AVAIL_DSP 360 DSP 144 AVAIL_BRAM 432 BRAM 7 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 383 AVAIL_CLB 8820 CLB 5765
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /nethome/asen74/FPGA_ECE8893/2025_Spring/lab31/project_1/solution4/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.2
Project:             project_1
Solution:            solution4
Device target:       xczu3eg-sbva484-1-e
Report date:         Fri Mar 28 23:12:44 EDT 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          25132
FF:           41022
DSP:            144
BRAM:             7
URAM:             0
LATCH:            0
SRL:            383
CLB:           5765

#=== Final timing ===
CP required:                     0.500
CP achieved post-synthesis:      3.235
CP achieved post-implementation: 3.197
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2025-03-28 23:12:44 EDT
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-2.697338, worst hold slack (WHS)=0.018488, total pulse width slack(TPWS)=-3308.587158, number of unrouted nets=0
Vivado implementation timing failed: WNS (-2.697338) is less than 0
Vivado implementation timing failed: TPWS (-3308.587158) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-03-28 23:12:44 EDT
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 23:12:44 2025...
INFO: [HLS 200-802] Generated output file project_1/solution4/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:29:00; Allocated memory: 17.270 MB.
INFO: [HLS 200-112] Total CPU user time: 1172.2 seconds. Total CPU system time: 105.15 seconds. Total elapsed time: 1920.31 seconds; peak allocated memory: 1006.617 MB.
