// Seed: 3003116445
module module_0 (
    output wor id_0,
    output wor id_1,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    output tri1 id_8
);
endmodule
module module_1 (
    output uwire   id_0,
    id_3,
    input  supply0 id_1
);
  assign id_0 = id_1 == "";
  uwire id_5 = -1, id_6;
  wire  id_7;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always if (id_6) wait (1'd0 & id_3) if (-1'b0) $display(-1, 1, id_9, id_10);
  id_14(
      id_12, id_3 | id_12, -1, -1'b0, id_8, -1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      @(posedge 1 & id_2) id_3 = id_4;
      id_1 = 1;
      if (id_7) id_5 = id_6;
      begin : LABEL_0
        disable id_13;
        id_8 <= -1;
      end
      id_4 = -1;
    end
  end
  module_2 modCall_1 (
      id_1,
      id_12,
      id_10,
      id_7,
      id_2,
      id_13,
      id_7,
      id_13,
      id_4,
      id_12,
      id_10,
      id_1,
      id_2
  );
  always id_8 = -1'b0;
  assign id_9 = 1;
  assign id_9 = 1;
  id_14(
      .id_0(1'b0 + -1), .id_1(id_8), .id_2(1'h0)
  );
  assign id_4 = id_2;
  always begin : LABEL_0
    begin : LABEL_0
      @(negedge 1) id_1 = 1;
      id_9 = -1;
    end
    id_5 <= 1;
  end
  wire id_15, id_16;
endmodule
