
---------- Begin Simulation Statistics ----------
final_tick                               100575027849001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 809659                       # Simulator instruction rate (inst/s)
host_mem_usage                                1725388                       # Number of bytes of host memory used
host_op_rate                                   975826                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8315.78                       # Real time elapsed on the host
host_tick_rate                              131245533                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6732946968                       # Number of instructions simulated
sim_ops                                    8114754420                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.091409                       # Number of seconds simulated
sim_ticks                                1091409389001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       425984                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          104                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          104                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            9                      
system.ruby.DMA_Controller.I.allocI_store |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         6656                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        5641    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         5641                      
system.ruby.DMA_Controller.M.allocTBE    |        5689    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         5689                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         6656                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       82195    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        82195                      
system.ruby.DMA_Controller.S.SloadSEvent |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           16                      
system.ruby.DMA_Controller.S.allocTBE    |          68    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total           68                      
system.ruby.DMA_Controller.S.deallocTBE  |         115    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          115                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            9                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |         557    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total          557                      
system.ruby.DMA_Controller.SloadSEvent   |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           16                      
system.ruby.DMA_Controller.Stallmandatory_in |       82752    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        82752                      
system.ruby.DMA_Controller.allocI_load   |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            9                      
system.ruby.DMA_Controller.allocI_store  |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         6656                      
system.ruby.DMA_Controller.allocTBE      |        5757    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         5757                      
system.ruby.DMA_Controller.deallocTBE    |         115    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          115                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        5641    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         5641                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            9                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         6656                      
system.ruby.Directory_Controller.I.allocTBE |     2797437     24.72%     24.72% |     2895350     25.59%     50.31% |     2812233     24.85%     75.17% |     2809984     24.83%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     11315004                      
system.ruby.Directory_Controller.I.deallocTBE |     2796505     24.72%     24.72% |     2894403     25.59%     50.31% |     2811301     24.85%     75.17% |     2809047     24.83%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     11311256                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |          75     15.37%     15.37% |         305     62.50%     77.87% |          47      9.63%     87.50% |          61     12.50%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total          488                      
system.ruby.Directory_Controller.M.allocTBE |     1699033     24.97%     24.97% |     1702667     25.03%     50.00% |     1695764     24.93%     74.93% |     1705776     25.07%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      6803240                      
system.ruby.Directory_Controller.M.deallocTBE |     1699416     24.97%     24.97% |     1703058     25.03%     50.00% |     1696146     24.93%     74.93% |     1706160     25.07%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      6804780                      
system.ruby.Directory_Controller.M_GetM.Progress |         398     22.20%     22.20% |         537     29.95%     52.15% |         700     39.04%     91.19% |         158      8.81%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         1793                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.M_GetS.Progress |        2080     27.59%     27.59% |        1943     25.77%     53.36% |        2035     26.99%     80.34% |        1482     19.66%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         7540                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           3     25.00%     25.00% |           7     58.33%     83.33% |           2     16.67%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           12                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |         166     34.58%     34.58% |          68     14.17%     48.75% |         168     35.00%     83.75% |          78     16.25%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          480                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.Progress |        4796     31.96%     31.96% |        3668     24.44%     56.40% |        3826     25.49%     81.89% |        2718     18.11%    100.00%
system.ruby.Directory_Controller.Progress::total        15008                      
system.ruby.Directory_Controller.S.allocTBE |     2203869     24.37%     24.37% |     2422295     26.78%     51.15% |     2218420     24.53%     75.68% |     2199133     24.32%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      9043717                      
system.ruby.Directory_Controller.S.deallocTBE |     2204418     24.37%     24.37% |     2422851     26.78%     51.15% |     2218970     24.53%     75.68% |     2199686     24.32%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      9045925                      
system.ruby.Directory_Controller.S_GetM.Progress |        2318     40.85%     40.85% |        1188     20.93%     61.78% |        1091     19.22%     81.00% |        1078     19.00%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total         5675                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           4     21.05%     21.05% |           3     15.79%     36.84% |           8     42.11%     78.95% |           4     21.05%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           19                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        3500     32.51%     32.51% |        2574     23.91%     56.41% |        2637     24.49%     80.90% |        2056     19.10%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        10767                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        3500     32.51%     32.51% |        2574     23.91%     56.41% |        2637     24.49%     80.90% |        2056     19.10%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        10767                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         314     24.23%     24.23% |         501     38.66%     62.89% |         243     18.75%     81.64% |         238     18.36%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         1296                      
system.ruby.Directory_Controller.Stallreqto_in |         570     24.66%     24.66% |         880     38.08%     62.74% |         474     20.51%     83.25% |         387     16.75%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         2311                      
system.ruby.Directory_Controller.allocTBE |     6703839     24.67%     24.67% |     7022886     25.85%     50.52% |     6729054     24.76%     75.28% |     6716949     24.72%    100.00%
system.ruby.Directory_Controller.allocTBE::total     27172728                      
system.ruby.Directory_Controller.deallocTBE |     6703839     24.67%     24.67% |     7022886     25.85%     50.52% |     6729054     24.76%     75.28% |     6716949     24.72%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     27172728                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2619664415                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2619664415    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2619664415                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2621880887                      
system.ruby.IFETCH.latency_hist_seqr     |  2621880887    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2621880887                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2216472                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2216472    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2216472                      
system.ruby.L1Cache_Controller.I.allocI_load |     1580635     21.56%     21.56% |     2109560     28.78%     50.34% |     1517736     20.71%     71.05% |     2122090     28.95%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      7330021                      
system.ruby.L1Cache_Controller.I.allocI_store |     1481326     25.93%     25.93% |     1420876     24.87%     50.79% |     1059329     18.54%     69.33% |     1752219     30.67%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      5713750                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     3060956     23.47%     23.47% |     3529421     27.07%     50.54% |     2576081     19.76%     70.30% |     3873285     29.70%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     13039743                      
system.ruby.L1Cache_Controller.I_store.Progress |        5187     95.03%     95.03% |          67      1.23%     96.26% |          62      1.14%     97.40% |         142      2.60%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         5458                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           3     60.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            5                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   108019717     29.51%     29.51% |    82921174     22.65%     52.17% |    95986568     26.22%     78.39% |    79104962     21.61%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    366032421                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    30719078     26.29%     26.29% |    29501706     25.25%     51.55% |    26590647     22.76%     74.31% |    30015137     25.69%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    116826568                      
system.ruby.L1Cache_Controller.M.allocTBE |     1681118     24.73%     24.73% |     1734078     25.51%     50.24% |     1302764     19.17%     69.41% |     2079588     30.59%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      6797548                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1681271     24.73%     24.73% |     1734199     25.51%     50.24% |     1302895     19.17%     69.41% |     2079756     30.59%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      6798121                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         292     16.91%     16.91% |         419     24.26%     41.17% |         383     22.18%     63.35% |         633     36.65%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         1727                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.MloadMEvent |   108019717     29.51%     29.51% |    82921174     22.65%     52.17% |    95986568     26.22%     78.39% |    79104962     21.61%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    366032421                      
system.ruby.L1Cache_Controller.MstoreMEvent |    30719078     26.29%     26.29% |    29501706     25.25%     51.55% |    26590647     22.76%     74.31% |    30015137     25.69%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    116826568                      
system.ruby.L1Cache_Controller.Progress  |      211858     19.25%     19.25% |      314741     28.59%     47.84% |      244872     22.24%     70.08% |      329347     29.92%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1100818                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   739407275     26.46%     26.46% |   630123305     22.55%     49.00% |   798464163     28.57%     77.57% |   626864140     22.43%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2794858883                      
system.ruby.L1Cache_Controller.S.allocTBE |     1582473     21.58%     21.58% |     2110241     28.77%     50.35% |     1518153     20.70%     71.05% |     2123124     28.95%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      7333991                      
system.ruby.L1Cache_Controller.S.deallocTBE |        2690     36.23%     36.23% |        1575     21.21%     57.44% |        1270     17.10%     74.55% |        1890     25.45%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         7425                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1580635     21.56%     21.56% |     2109560     28.78%     50.34% |     1517736     20.71%     71.05% |     2122090     28.95%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      7330021                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         225     20.93%     20.93% |         265     24.65%     45.58% |         241     22.42%     68.00% |         344     32.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         1075                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            2                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            6                      
system.ruby.L1Cache_Controller.S_store.Progress |      206671     18.87%     18.87% |      314672     28.73%     47.60% |      244809     22.35%     69.95% |      329205     30.05%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1095357                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            5                      
system.ruby.L1Cache_Controller.SloadSEvent |   739407275     26.46%     26.46% |   630123305     22.55%     49.00% |   798464163     28.57%     77.57% |   626864140     22.43%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2794858883                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           8     80.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           10                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         517     18.39%     18.39% |         690     24.55%     42.94% |         627     22.31%     65.24% |         977     34.76%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         2811                      
system.ruby.L1Cache_Controller.allocI_load |     1580635     21.56%     21.56% |     2109560     28.78%     50.34% |     1517736     20.71%     71.05% |     2122090     28.95%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      7330021                      
system.ruby.L1Cache_Controller.allocI_store |     1481326     25.93%     25.93% |     1420876     24.87%     50.79% |     1059329     18.54%     69.33% |     1752219     30.67%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      5713750                      
system.ruby.L1Cache_Controller.allocTBE  |     3263591     23.09%     23.09% |     3844319     27.20%     50.30% |     2820917     19.96%     70.26% |     4202712     29.74%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     14131539                      
system.ruby.L1Cache_Controller.deallocTBE |        2690     36.23%     36.23% |        1575     21.21%     57.44% |        1270     17.10%     74.55% |        1890     25.45%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         7425                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     3060956     23.47%     23.47% |     3529421     27.07%     50.54% |     2576081     19.76%     70.30% |     3873285     29.70%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     13039743                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1580635     21.56%     21.56% |     2109560     28.78%     50.34% |     1517736     20.71%     71.05% |     2122090     28.95%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      7330021                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1681271     24.73%     24.73% |     1734199     25.51%     50.24% |     1302895     19.17%     69.41% |     2079756     30.59%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      6798121                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    541226889                      
system.ruby.LD.hit_latency_hist_seqr     |   541226889    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    541226889                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    546340438                      
system.ruby.LD.latency_hist_seqr         |   546340438    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     546340438                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5113549                      
system.ruby.LD.miss_latency_hist_seqr    |     5113549    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5113549                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        76975                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       76975    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        76975                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       106056                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      106056    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       106056                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        29081                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       29081    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        29081                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       106056                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      106056    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       106056                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       106056                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      106056    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       106056                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2693845                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2693845    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2693845                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2755978                      
system.ruby.RMW_Read.latency_hist_seqr   |     2755978    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2755978                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        62133                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       62133    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        62133                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    113949692                      
system.ruby.ST.hit_latency_hist_seqr     |   113949692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    113949692                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    120656599                      
system.ruby.ST.latency_hist_seqr         |   120656599    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     120656599                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      6706907                      
system.ruby.ST.miss_latency_hist_seqr    |     6706907    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      6706907                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008844                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.989135                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.003072                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5191.087799                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002375                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.009595                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.517793                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  6230.406302                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002379                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999959                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.009279                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.951861                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.003220                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5246.480734                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002451                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999948                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.010037                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.535874                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  6570.384561                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002455                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999910                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008881                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.959871                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.003084                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5400.920942                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002379                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999850                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.009647                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3001.193681                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  6287.001803                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002383                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999811                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008860                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.993081                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.003078                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5396.397632                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002382                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.009643                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3001.368078                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  5902.045403                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002386                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999959                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        15346                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6559.276538                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000467                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 167829.947170                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000745                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  9993.416937                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 108939.080529                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   998.947081                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3277717872                      
system.ruby.hit_latency_hist_seqr        |  3277717872    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3277717872                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.620061                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6480.741465                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.449066                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2531.747537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002897                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.026395                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001500                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16526.609514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.960894                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.999785                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6533.220150                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.392259                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2776.136612                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.003376                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.015079                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001762                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16557.945253                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.867283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.966973                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6561.891962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.460333                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2141.979604                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002471                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.858366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001293                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16563.615824                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.675261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.001775                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6581.812588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.395745                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2995.604028                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.003698                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.013175                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001926                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16489.743652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.812680                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3291846014                      
system.ruby.latency_hist_seqr            |  3291846014    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3291846014                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     14128142                      
system.ruby.miss_latency_hist_seqr       |    14128142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     14128142                      
system.ruby.network.average_flit_latency    16.661836                      
system.ruby.network.average_flit_network_latency    12.592368                      
system.ruby.network.average_flit_queueing_latency     4.069469                      
system.ruby.network.average_flit_vnet_latency |   15.019329                       |    4.997300                       |   11.256994                      
system.ruby.network.average_flit_vqueue_latency |    6.006848                       |    6.000000                       |    1.083290                      
system.ruby.network.average_hops             0.998985                      
system.ruby.network.average_packet_latency    16.238672                      
system.ruby.network.average_packet_network_latency    12.706199                      
system.ruby.network.average_packet_queueing_latency     3.532474                      
system.ruby.network.average_packet_vnet_latency |   24.983758                       |    4.997300                       |   10.002582                      
system.ruby.network.average_packet_vqueue_latency |    5.998079                       |    6.000000                       |    1.059773                      
system.ruby.network.avg_link_utilization     0.189787                      
system.ruby.network.avg_vc_load          |    0.072657     38.28%     38.28% |    0.008299      4.37%     42.66% |    0.008112      4.27%     46.93% |    0.008108      4.27%     51.20% |    0.013436      7.08%     58.28% |    0.001500      0.79%     59.07% |    0.001495      0.79%     59.86% |    0.001495      0.79%     60.65% |    0.055442     29.21%     89.86% |    0.006793      3.58%     93.44% |    0.006220      3.28%     96.72% |    0.006231      3.28%    100.00%
system.ruby.network.avg_vc_load::total       0.189787                      
system.ruby.network.ext_in_link_utilization    138136922                      
system.ruby.network.ext_out_link_utilization    138136922                      
system.ruby.network.flit_network_latency |  1062563657                       |    65229405                       |   611677831                      
system.ruby.network.flit_queueing_latency |   424962927                       |    78317575                       |    58863361                      
system.ruby.network.flits_injected       |    70746412     51.21%     51.21% |    13052929      9.45%     60.66% |    54337581     39.34%    100.00%
system.ruby.network.flits_injected::total    138136922                      
system.ruby.network.flits_received       |    70746412     51.21%     51.21% |    13052929      9.45%     60.66% |    54337581     39.34%    100.00%
system.ruby.network.flits_received::total    138136922                      
system.ruby.network.int_link_utilization    137996702                      
system.ruby.network.packet_network_latency |   354195332                       |    65229405                       |   271689734                      
system.ruby.network.packet_queueing_latency |    85034915                       |    78317575                       |    28785509                      
system.ruby.network.packets_injected     |    14177024     26.06%     26.06% |    13052929     24.00%     50.06% |    27161961     49.94%    100.00%
system.ruby.network.packets_injected::total     54391914                      
system.ruby.network.packets_received     |    14177024     26.06%     26.06% |    13052929     24.00%     50.06% |    27161961     49.94%    100.00%
system.ruby.network.packets_received::total     54391914                      
system.ruby.network.routers0.buffer_reads     66224307                      
system.ruby.network.routers0.buffer_writes     66224307                      
system.ruby.network.routers0.crossbar_activity     66224307                      
system.ruby.network.routers0.sw_input_arbiter_activity     66307377                      
system.ruby.network.routers0.sw_output_arbiter_activity     66224307                      
system.ruby.network.routers1.buffer_reads     72077117                      
system.ruby.network.routers1.buffer_writes     72077117                      
system.ruby.network.routers1.crossbar_activity     72077117                      
system.ruby.network.routers1.sw_input_arbiter_activity     72153562                      
system.ruby.network.routers1.sw_output_arbiter_activity     72077117                      
system.ruby.network.routers2.buffer_reads     63952666                      
system.ruby.network.routers2.buffer_writes     63952666                      
system.ruby.network.routers2.crossbar_activity     63952666                      
system.ruby.network.routers2.sw_input_arbiter_activity     64020636                      
system.ruby.network.routers2.sw_output_arbiter_activity     63952666                      
system.ruby.network.routers3.buffer_reads     73879534                      
system.ruby.network.routers3.buffer_writes     73879534                      
system.ruby.network.routers3.crossbar_activity     73879534                      
system.ruby.network.routers3.sw_input_arbiter_activity     73954844                      
system.ruby.network.routers3.sw_output_arbiter_activity     73879534                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3291846014                      
system.ruby.outstanding_req_hist_seqr::mean     1.001178                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000817                      
system.ruby.outstanding_req_hist_seqr::stdev     0.034307                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3287966947     99.88%     99.88% |     3879067      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3291846014                      
system.switch_cpus0.Branches                 90027797                       # Number of branches fetched
system.switch_cpus0.committedInsts          491759032                       # Number of instructions committed
system.switch_cpus0.committedOps            865239037                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          153706999                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               154138                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           31424616                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                35388                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.018010                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          695683833                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                13959                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.981990                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2181791357                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2142496545.201208                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    462201580                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    258984697                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     77500369                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     210363881                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            210363881                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    289902167                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    175138444                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2146607                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      39294811.798792                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    729446166                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           729446166                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1503450451                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    550583877                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          152364568                       # Number of load instructions
system.switch_cpus0.num_mem_refs            183736690                       # number of memory refs
system.switch_cpus0.num_store_insts          31372122                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       786617      0.09%      0.09% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        549778196     63.54%     63.63% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          298347      0.03%     63.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            66891      0.01%     63.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       21834538      2.52%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           2128      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd            8118      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        29637332      3.43%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             738      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        2717680      0.31%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult           6048      0.00%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift         10314      0.00%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     35744529      4.13%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        83634      0.01%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     31567658      3.65%     77.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       385707      0.04%     77.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      8143917      0.94%     78.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       432624      0.05%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.76% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        96305468     11.13%     89.90% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       14430634      1.67%     91.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     56059100      6.48%     98.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     16941488      1.96%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         865241706                       # Class of executed instruction
system.switch_cpus1.Branches                 72618241                       # Number of branches fetched
system.switch_cpus1.committedInsts          415669902                       # Number of instructions committed
system.switch_cpus1.committedOps            727982469                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          126381897                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               255907                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           30206126                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                34692                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.111807                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          588908104                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                13949                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.888193                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2182597087                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1938567013.636863                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    372573646                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    211505999                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     61710841                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     191239940                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            191239940                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    261700197                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    159908530                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            2487454                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      244030073.363137                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    603211357                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           603211357                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1245022419                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    450355666                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          125133802                       # Number of load instructions
system.switch_cpus1.num_mem_refs            155284971                       # number of memory refs
system.switch_cpus1.num_store_insts          30151169                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       652633      0.09%      0.09% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        455688730     62.60%     62.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          267347      0.04%     62.72% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            79521      0.01%     62.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       23107162      3.17%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           2576      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd           20240      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        23601958      3.24%     69.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            4704      0.00%     69.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        2761510      0.38%     69.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult          21952      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift         32848      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     31530959      4.33%     73.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        59839      0.01%     73.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     24335753      3.34%     77.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       519015      0.07%     77.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      9515093      1.31%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       497925      0.07%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     78.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        76131772     10.46%     89.13% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       14418238      1.98%     91.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     49002030      6.73%     97.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     15732931      2.16%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         727984736                       # Class of executed instruction
system.switch_cpus2.Branches                 83840925                       # Number of branches fetched
system.switch_cpus2.committedInsts          526591410                       # Number of instructions committed
system.switch_cpus2.committedOps            917165567                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          145003699                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               114833                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           27577415                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                24859                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.005996                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          750833046                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                15005                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.994004                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2182707695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2169621089.001414                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    449595301                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    260390573                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     72525668                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     270064140                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            270064140                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    431144444                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    238731186                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1614479                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      13086605.998586                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    720821532                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           720821532                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1466960437                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    554172868                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          144056572                       # Number of load instructions
system.switch_cpus2.num_mem_refs            171592175                       # number of memory refs
system.switch_cpus2.num_store_insts          27535603                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       902557      0.10%      0.10% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        547873767     59.74%     59.83% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1856561      0.20%     60.04% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv          2139333      0.23%     60.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       24289185      2.65%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            480      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd            2634      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        48893218      5.33%     68.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             652      0.00%     68.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc       12746878      1.39%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           364      0.00%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     69.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     46043226      5.02%     74.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        73803      0.01%     74.67% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     41148354      4.49%     79.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       762358      0.08%     79.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     79.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     18503467      2.02%     81.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     81.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       338555      0.04%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     81.29% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        92976063     10.14%     91.43% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       16460797      1.79%     93.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     51080509      5.57%     98.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     11074806      1.21%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         917167567                       # Class of executed instruction
system.switch_cpus3.Branches                 72264418                       # Number of branches fetched
system.switch_cpus3.committedInsts          412782658                       # Number of instructions committed
system.switch_cpus3.committedOps            718223381                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          121346551                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               170023                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           31691250                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                36160                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.101064                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          586510343                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                11526                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.898936                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2182818535                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1962214695.554897                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    370877574                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    209346773                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     61437173                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     186461275                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            186461275                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    261730090                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    153683662                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1781147                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      220603839.445103                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    596398135                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           596398135                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1226091662                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    445706945                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          120401757                       # Number of load instructions
system.switch_cpus3.num_mem_refs            152029721                       # number of memory refs
system.switch_cpus3.num_store_insts          31627964                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       706953      0.10%      0.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        453805718     63.18%     63.28% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           63219      0.01%     63.29% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            59587      0.01%     63.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       19918357      2.77%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1920      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             194      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.07% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        24385110      3.40%     69.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     69.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             388      0.00%     69.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        2812094      0.39%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            85      0.00%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     69.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     30530624      4.25%     74.11% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.11% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        71986      0.01%     74.12% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     24163357      3.36%     77.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       580157      0.08%     77.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult      8642201      1.20%     78.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       453551      0.06%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.83% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        74707667     10.40%     89.23% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       14410254      2.01%     91.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     45694090      6.36%     97.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     17217710      2.40%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         718225222                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           21                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 620358750.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 441435401.262777                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     34206500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    990135500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1084865752999                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   6203587502                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99483958508500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          263                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          131                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 841999480.931298                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 328628831.211074                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          131    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      2876500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    992787500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          131                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 976804227499                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 110301932002                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99487921689500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           60                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           30                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 655221933.366667                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 366594883.468295                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     20284500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    991019500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           30                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1071589187000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  19656658001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99483782004000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          283                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          141                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 865431500.042553                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 278514182.970990                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     12051000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    992901500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          141                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 969381958995                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 122025841506                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99483620048500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1091409389001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1091409389001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1091409389001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1091409389001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3723200                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3723200                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        58175                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              58175                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3411369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3411369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3411369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3411369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     58175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             396612                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      58175                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    58175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3644                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3600                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3775                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3653                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3829                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3858                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3633                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3729                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3797                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3700                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3589                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3627                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3411                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3405                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3421                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3504                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   500085498                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 290875000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1590866748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8596.23                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27346.23                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   39750                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                68.33                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                58175                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  56677                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    379                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    109                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    105                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    104                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    116                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    173                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    191                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    228                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     56                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        18424                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   202.077290                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   120.887128                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   244.612932                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        11220     60.90%     60.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2694     14.62%     75.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          994      5.40%     80.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          811      4.40%     85.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          710      3.85%     89.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          656      3.56%     92.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          632      3.43%     96.16% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          602      3.27%     99.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          105      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        18424                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3723200                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3723200                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1091408147000                       # Total gap between requests
system.mem_ctrls2.avgGap                  18760776.06                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3723200                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3411368.857114155777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        58175                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1590866748                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27346.23                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   68.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      5135099                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      5135099                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      5135099                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      5135099                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        58175                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        58175                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        58175                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        58175                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   4573191825                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   4573191825                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   4573191825                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   4573191825                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      5193274                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      5193274                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      5193274                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      5193274                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.011202                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.011202                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.011202                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.011202                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78610.946713                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78610.946713                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78610.946713                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78610.946713                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        58175                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        58175                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        58175                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        58175                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   3390433577                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   3390433577                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   3390433577                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   3390433577                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.011202                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.011202                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.011202                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.011202                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58279.906781                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58279.906781                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58279.906781                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58279.906781                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      3440035                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      3440035                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        58175                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        58175                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   4573191825                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   4573191825                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      3498210                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      3498210                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016630                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016630                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78610.946713                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78610.946713                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        58175                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        58175                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   3390433577                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   3390433577                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016630                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016630                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58279.906781                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58279.906781                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1695064                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1695064                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1695064                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1695064                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     52732.254804                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99483618850500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 52732.254804                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.201158                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.201158                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        58175                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        58084                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.221920                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      83150559                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      5193274                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            63431760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            33710985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          203161560                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     30240756630                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    393635093760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      510330858135                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.588847                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1023074475750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  31890453251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            68122740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            36208095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          212207940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     30969804300                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    393021240480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      510462286995                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.709269                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1021470801751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  33494127250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3726528                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3726528                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        58227                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              58227                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3414418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3414418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3414418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3414418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     58227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             396697                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      58227                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    58227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3648                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3608                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3762                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3641                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3826                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3850                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3631                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3740                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3808                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3707                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3591                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3641                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3423                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3413                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3425                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3513                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   511325248                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 291135000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1603081498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8781.58                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27531.58                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   39845                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                68.43                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                58227                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  56679                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    358                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    113                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    106                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    112                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    157                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    171                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    187                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    234                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     65                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        18381                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   202.734563                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   121.373037                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   244.731264                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        11125     60.52%     60.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2750     14.96%     75.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          964      5.24%     80.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          839      4.56%     85.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          715      3.89%     89.18% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          656      3.57%     92.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          629      3.42%     96.18% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          600      3.26%     99.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          103      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        18381                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3726528                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3726528                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1091407856000                       # Total gap between requests
system.mem_ctrls3.avgGap                  18744016.62                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3726528                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3414418.125366324559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        58227                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1603081498                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27531.58                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   68.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      5141023                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      5141023                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      5141023                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      5141023                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        58227                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        58227                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        58227                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        58227                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   4588116773                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   4588116773                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   4588116773                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   4588116773                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      5199250                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      5199250                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      5199250                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      5199250                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.011199                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.011199                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.011199                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.011199                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78797.066189                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78797.066189                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78797.066189                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78797.066189                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        58227                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        58227                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        58227                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        58227                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   3404309275                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   3404309275                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   3404309275                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   3404309275                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.011199                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.011199                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.011199                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.011199                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58466.163034                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58466.163034                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58466.163034                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58466.163034                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      3435405                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      3435405                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        58227                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        58227                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   4588116773                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   4588116773                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      3493632                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      3493632                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.016667                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.016667                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78797.066189                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78797.066189                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        58227                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        58227                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   3404309275                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   3404309275                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.016667                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58466.163034                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58466.163034                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1705618                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1705618                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1705618                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1705618                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     52780.049751                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99483618529500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 52780.049751                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.201340                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.201340                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        58227                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        58133                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.222118                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      83246227                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      5199250                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            63567420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            33786885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          203639940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     30340386360                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    393551400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      510347484045                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.604081                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1022855840501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  32109088500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            67680060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            35969010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          212100840                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     30889922220                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    393088550880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      510448926450                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.697027                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1021646397751                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  33318531250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3726528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3726528                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        58227                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              58227                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3414418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3414418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3414418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3414418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     58227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000612750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             396713                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      58227                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    58227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3651                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3755                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3859                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3813                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3698                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3637                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3391                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3507                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   512429742                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 291135000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1604185992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8800.55                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27550.55                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   39820                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.39                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                58227                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  56729                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    359                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    114                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    107                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    109                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    176                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    191                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    234                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        18406                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   202.459198                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.188161                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   244.813529                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11157     60.62%     60.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2736     14.86%     75.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          994      5.40%     80.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          817      4.44%     85.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          707      3.84%     89.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          642      3.49%     92.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          640      3.48%     96.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          610      3.31%     99.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          103      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        18406                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3726528                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3726528                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1091409281000                       # Total gap between requests
system.mem_ctrls0.avgGap                  18744041.10                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3726528                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3414418.125366324559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        58227                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1604185992                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27550.55                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   68.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      5126702                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      5126702                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      5126702                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      5126702                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        58227                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        58227                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        58227                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        58227                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   4589152273                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   4589152273                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   4589152273                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   4589152273                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      5184929                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      5184929                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      5184929                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      5184929                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.011230                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.011230                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.011230                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.011230                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78814.850035                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78814.850035                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78814.850035                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78814.850035                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        58227                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        58227                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        58227                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        58227                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   3405322273                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   3405322273                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   3405322273                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   3405322273                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.011230                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.011230                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.011230                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.011230                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58483.560427                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58483.560427                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58483.560427                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58483.560427                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      3428069                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      3428069                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        58227                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        58227                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   4589152273                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   4589152273                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      3486296                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      3486296                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016702                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016702                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78814.850035                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78814.850035                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        58227                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        58227                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   3405322273                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   3405322273                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016702                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016702                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58483.560427                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58483.560427                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1698633                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1698633                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1698633                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1698633                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     52788.094711                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99483618529500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 52788.094711                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.201371                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.201371                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        58227                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        58125                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.222118                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      83017091                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      5184929                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            63167580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            33574365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          203168700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     30354724710                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    393539284320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      510348623115                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.605124                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1022824334501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  32140594500                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            68258400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            36276405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          212572080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     30947252250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    393040355040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      510459417615                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.706639                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1021519794750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  33445134251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3720576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3720576                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        58134                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              58134                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3408965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3408965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3408965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3408965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     58134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             396535                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      58134                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    58134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3617                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3825                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3841                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3621                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3682                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3633                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3407                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3409                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3493                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   511964997                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 290670000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1601977497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8806.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27556.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   39756                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.39                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                58134                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  56638                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    361                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    112                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    104                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    188                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        18376                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   202.462342                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   120.934026                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   245.267227                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11212     61.01%     61.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2664     14.50%     75.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          987      5.37%     80.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          807      4.39%     85.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          713      3.88%     89.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          632      3.44%     92.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          655      3.56%     96.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          601      3.27%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          105      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        18376                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3720576                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3720576                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1091409048000                       # Total gap between requests
system.mem_ctrls1.avgGap                  18774022.91                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3720576                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3408964.626376868226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        58134                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1601977497                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27556.64                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   68.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      5291331                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      5291331                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      5291331                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      5291331                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        58134                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        58134                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        58134                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        58134                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   4582154866                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   4582154866                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   4582154866                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   4582154866                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      5349465                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      5349465                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      5349465                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      5349465                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.010867                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.010867                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.010867                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.010867                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78820.567413                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78820.567413                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78820.567413                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78820.567413                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        58134                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        58134                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        58134                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        58134                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   3400232366                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   3400232366                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   3400232366                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   3400232366                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.010867                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.010867                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.010867                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.010867                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58489.564902                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58489.564902                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58489.564902                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58489.564902                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      3589202                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      3589202                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        58134                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        58134                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   4582154866                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   4582154866                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      3647336                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      3647336                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.015939                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.015939                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78820.567413                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78820.567413                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        58134                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        58134                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   3400232366                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   3400232366                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.015939                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.015939                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58489.564902                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58489.564902                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1702129                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1702129                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1702129                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1702129                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     52713.867497                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99483618636500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 52713.867497                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.201087                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.201087                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        58134                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        58039                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.221764                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      85649574                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      5349465                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            63296100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            33638880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          203111580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     30370224150                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    393526149600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      510351123750                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.607416                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1022790160000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  32174769001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            67922820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            36098040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          211965180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    86154703440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     30988852560                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    393005281920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      510464823960                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.711593                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1021429247750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  36444460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  33535681251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  967                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 967                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6616                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6616                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   15166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         5792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         6212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          862                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6244                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         5772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         6196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         5700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    27416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               190000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 100575027849001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             3761604                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             3817228                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             1128000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4404760                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2405000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4061000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2424000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              318495                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2346000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3621801                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
