Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Nov 29 02:34:04 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 hcount_ray_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            calculating_ray/rayDirY_recip/bu_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.816ns  (logic 8.114ns (63.311%)  route 4.702ns (36.689%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 11.849 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1294, estimated)     1.566    -1.024    clk_pixel
    SLICE_X55Y15         FDRE                                         r  hcount_ray_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.605 r  hcount_ray_in_reg[1]/Q
                         net (fo=12, estimated)       0.787     0.182    calculating_ray/Q[1]
    SLICE_X54Y14         LUT4 (Prop_lut4_I2_O)        0.296     0.478 r  calculating_ray/stepX2_i_25/O
                         net (fo=1, routed)           0.000     0.478    calculating_ray/stepX2_i_25_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.011 r  calculating_ray/stepX2_i_4/CO[3]
                         net (fo=1, estimated)        0.000     1.011    calculating_ray/stepX2_i_4_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.128 r  calculating_ray/stepX2_i_3/CO[3]
                         net (fo=1, estimated)        0.000     1.128    calculating_ray/stepX2_i_3_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.451 f  calculating_ray/stepX2_i_8/O[1]
                         net (fo=2, estimated)        0.461     1.912    calculating_ray/cameraXMultiply0__0[23]
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.306     2.218 r  calculating_ray/stepX2_i_11/O
                         net (fo=1, routed)           0.000     2.218    calculating_ray/stepX2_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.751 r  calculating_ray/stepX2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.751    calculating_ray/stepX2_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.970 r  calculating_ray/stepX2_i_1/O[0]
                         net (fo=2, estimated)        0.684     3.654    calculating_ray/B[11]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[11]_P[11])
                                                      3.827     7.481 r  calculating_ray/stepY2/P[11]
                         net (fo=1, estimated)        0.768     8.249    calculating_ray/rayDirY_recip/P[3]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.905 r  calculating_ray/rayDirY_recip/xpm_fifo_axis_inst_i_8/CO[3]
                         net (fo=1, estimated)        0.000     8.905    calculating_ray/rayDirY_recip/xpm_fifo_axis_inst_i_8_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.239 r  calculating_ray/rayDirY_recip/xpm_fifo_axis_inst_i_7/O[1]
                         net (fo=3, estimated)        0.629     9.868    calculating_ray/rayDirY_recip/rayDirY[5]
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.303    10.171 f  calculating_ray/rayDirY_recip/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, estimated)        0.641    10.812    calculating_ray/rayDirY_recip/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.936 f  calculating_ray/rayDirY_recip/FSM_sequential_state[0]_i_2__0/O
                         net (fo=3, estimated)        0.182    11.118    calculating_ray/rayDirY_recip/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.124    11.242 r  calculating_ray/rayDirY_recip/bu[14]_i_1__0/O
                         net (fo=16, estimated)       0.550    11.792    calculating_ray/rayDirY_recip/sig_diff
    SLICE_X55Y19         FDRE                                         r  calculating_ray/rayDirY_recip/bu_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1294, estimated)     1.444    11.849    calculating_ray/rayDirY_recip/clk_pixel
    SLICE_X55Y19         FDRE                                         r  calculating_ray/rayDirY_recip/bu_reg[12]/C
                         clock pessimism              0.567    12.415    
                         clock uncertainty           -0.168    12.247    
    SLICE_X55Y19         FDRE (Setup_fdre_C_CE)      -0.205    12.042    calculating_ray/rayDirY_recip/bu_reg[12]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.250    




