Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 13:53:00 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 46) to (Rev. 48)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 13:29:46 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 45) to (Rev. 46)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 09:06:24 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 44) to (Rev. 45)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 08:59:54 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 08:37:50 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 42) to (Rev. 43)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 08:33:44 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 41) to (Rev. 42)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgrade has added port 'high_score'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 05:53:07 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 05:33:53 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 04:52:19 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 04:31:23 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 02:28:22 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 16:03:43 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0 (Rev. 36)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 14:50:56 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 14:43:03 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 40) to (Rev. 35)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 16 differs from original width 32

-Upgraded port 'axi_awaddr' width 16 differs from original width 32


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '16' to '32' has been ignored for IP 'mb_block_hdmi_text_controller_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_1
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {32} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {32} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_1} \
  CONFIG.hdmi_clk_n.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_n.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_n.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_n.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_n.INSERT_VIP {0} \
  CONFIG.hdmi_clk_n.PHASE {0.0} \
  CONFIG.hdmi_clk_p.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_p.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_p.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_p.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_p.INSERT_VIP {0} \
  CONFIG.hdmi_clk_p.PHASE {0.0} " [get_ips mb_block_hdmi_text_controller_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 13:30:18 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 39) to (Rev. 40)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgrade has added port 'score'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 12:41:39 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 38) to (Rev. 39)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 32 differs from original width 17

-Upgraded port 'axi_awaddr' width 32 differs from original width 17


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '32' to '17' has been ignored for IP 'mb_block_hdmi_text_controller_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_1
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {17} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {17} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_1} \
  CONFIG.hdmi_clk_n.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_n.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_n.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_n.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_n.INSERT_VIP {0} \
  CONFIG.hdmi_clk_n.PHASE {0.0} \
  CONFIG.hdmi_clk_p.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_p.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_p.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_p.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_p.INSERT_VIP {0} \
  CONFIG.hdmi_clk_p.PHASE {0.0} " [get_ips mb_block_hdmi_text_controller_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 10:37:30 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 05:09:19 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0 (Rev. 37)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 03:04:19 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0 (Rev. 37)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 03:02:49 2025
| Host         : TommyGs-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May  3 15:23:42 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 15:09:11 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 14:57:25 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 14:52:42 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 14:45:28 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 28) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 30 22:59:22 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 27) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_0'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 16 differs from original width 17

-Upgraded port 'axi_awaddr' width 16 differs from original width 17


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '16' to '17' has been ignored for IP 'mb_block_hdmi_text_controller_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_0
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {17} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {17} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_0} \
  CONFIG.hdmi_clk_n.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_n.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_n.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_n.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_n.INSERT_VIP {0} \
  CONFIG.hdmi_clk_n.PHASE {0.0} \
  CONFIG.hdmi_clk_p.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_p.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_p.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_p.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_p.INSERT_VIP {0} \
  CONFIG.hdmi_clk_p.PHASE {0.0} " [get_ips mb_block_hdmi_text_controller_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 30 20:57:16 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 30 19:37:35 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 30 19:34:41 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 28 17:21:33 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 28 17:05:52 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 28 17:00:31 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 28 16:47:53 2025
| Host         : Zephyrus running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_0 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_0'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 17 differs from original width 14

-Upgraded port 'axi_awaddr' width 17 differs from original width 14


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '17' to '14' has been ignored for IP 'mb_block_hdmi_text_controller_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_0
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {14} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {14} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_0} \
  CONFIG.hdmi_clk_n.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_n.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_n.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_n.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_n.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_n.INSERT_VIP {0} \
  CONFIG.hdmi_clk_n.PHASE {0.0} \
  CONFIG.hdmi_clk_p.ASSOCIATED_BUSIF {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_PORT {} \
  CONFIG.hdmi_clk_p.ASSOCIATED_RESET {} \
  CONFIG.hdmi_clk_p.CLK_DOMAIN {} \
  CONFIG.hdmi_clk_p.FREQ_HZ {100000000} \
  CONFIG.hdmi_clk_p.FREQ_TOLERANCE_HZ {0} \
  CONFIG.hdmi_clk_p.INSERT_VIP {0} \
  CONFIG.hdmi_clk_p.PHASE {0.0} " [get_ips mb_block_hdmi_text_controller_0_0]


