

================================================================
== Vitis HLS Report for 'axis_gemv_fixed'
================================================================
* Date:           Thu Jun 12 12:56:13 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axis_gemv_fixed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       13|   262669|  0.130 us|  2.627 ms|   14|  262670|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 8 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.77>
ST_2 : Operation 10 [2/2] (3.77ns)   --->   "%targetBlock = call i1 @axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i9 %i_loc, i25 %localmem"   --->   Operation 10 'call' 'targetBlock' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 11 [1/2] (7.01ns)   --->   "%targetBlock = call i1 @axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i9 %i_loc, i25 %localmem"   --->   Operation 11 'call' 'targetBlock' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:6]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:6]   --->   Operation 13 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 0, i1 %strm_out_V_last_V, i1 0, i1 0, void @empty_2" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 25 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%i_loc_load = load i9 %i_loc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28]   --->   Operation 26 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %targetBlock, void %for.end.split.loop.exit, void %for.end"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i9 %i_loc_load" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28]   --->   Operation 29 'zext' 'zext_ln28' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!targetBlock)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i_0260 = phi i10 %zext_ln28, void %for.end.split.loop.exit, i10 512, void %entry" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28]   --->   Operation 31 'phi' 'i_0260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (3.31ns)   --->   "%call_ln28 = call void @axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i10 %i_0260, i25 %localmem, i59 %acc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28]   --->   Operation 33 'call' 'call_ln28' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.26>
ST_6 : Operation 34 [1/2] (6.26ns)   --->   "%call_ln28 = call void @axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i10 %i_0260, i25 %localmem, i59 %acc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28]   --->   Operation 34 'call' 'call_ln28' <Predicate = true> <Delay = 6.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:55]   --->   Operation 35 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.772ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock') to 'axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1' [27]  (3.772 ns)

 <State 3>: 7.013ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock') to 'axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1' [27]  (7.013 ns)

 <State 4>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('i_0260', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28) with incoming values : ('zext_ln28', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28) [35]  (1.588 ns)

 <State 5>: 3.319ns
The critical path consists of the following:
	'phi' operation 10 bit ('i_0260', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28) with incoming values : ('zext_ln28', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28) [35]  (0.000 ns)
	'call' operation 0 bit ('call_ln28', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28) to 'axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2' [37]  (3.319 ns)

 <State 6>: 6.269ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln28', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28) to 'axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2' [37]  (6.269 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
