--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml parking_meter.twx parking_meter.ncd -o parking_meter.twr
parking_meter.pcf

Design file:              parking_meter.ncd
Physical constraint file: parking_meter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
add1        |    7.116(R)|      SLOW  |   -0.147(R)|      SLOW  |clk_BUFGP         |   0.000|
add2        |    7.861(R)|      SLOW  |   -1.096(R)|      SLOW  |clk_BUFGP         |   0.000|
add3        |    6.444(R)|      SLOW  |   -0.520(R)|      SLOW  |clk_BUFGP         |   0.000|
add4        |    6.230(R)|      SLOW  |   -0.141(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.630(R)|      SLOW  |   -0.232(R)|      SLOW  |clk_BUFGP         |   0.000|
rst1        |    3.569(R)|      SLOW  |   -0.348(R)|      SLOW  |clk_BUFGP         |   0.000|
rst2        |    5.676(R)|      SLOW  |   -0.286(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a1          |         6.707(R)|      SLOW  |         3.416(R)|      FAST  |clk_BUFGP         |   0.000|
a2          |         6.824(R)|      SLOW  |         3.535(R)|      FAST  |clk_BUFGP         |   0.000|
a3          |         7.068(R)|      SLOW  |         3.726(R)|      FAST  |clk_BUFGP         |   0.000|
a4          |         6.597(R)|      SLOW  |         3.370(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<0>  |         7.483(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<1>  |         7.435(R)|      SLOW  |         3.891(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<2>  |         7.526(R)|      SLOW  |         3.988(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<3>  |         7.229(R)|      SLOW  |         3.728(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<4>  |         7.581(R)|      SLOW  |         4.010(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<5>  |         7.148(R)|      SLOW  |         3.691(R)|      FAST  |clk_BUFGP         |   0.000|
led_seg<6>  |         7.198(R)|      SLOW  |         3.764(R)|      FAST  |clk_BUFGP         |   0.000|
val1<0>     |         7.800(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
val1<1>     |        23.653(R)|      SLOW  |         5.468(R)|      FAST  |clk_BUFGP         |   0.000|
val1<2>     |        23.844(R)|      SLOW  |         5.655(R)|      FAST  |clk_BUFGP         |   0.000|
val1<3>     |        23.991(R)|      SLOW  |         5.749(R)|      FAST  |clk_BUFGP         |   0.000|
val2<0>     |        20.634(R)|      SLOW  |         5.887(R)|      FAST  |clk_BUFGP         |   0.000|
val2<1>     |        24.775(R)|      SLOW  |         6.811(R)|      FAST  |clk_BUFGP         |   0.000|
val2<2>     |        24.552(R)|      SLOW  |         6.742(R)|      FAST  |clk_BUFGP         |   0.000|
val2<3>     |        24.864(R)|      SLOW  |         7.089(R)|      FAST  |clk_BUFGP         |   0.000|
val3<0>     |        19.982(R)|      SLOW  |         5.515(R)|      FAST  |clk_BUFGP         |   0.000|
val3<1>     |        22.786(R)|      SLOW  |         5.435(R)|      FAST  |clk_BUFGP         |   0.000|
val3<2>     |        23.137(R)|      SLOW  |         6.162(R)|      FAST  |clk_BUFGP         |   0.000|
val3<3>     |        23.438(R)|      SLOW  |         6.412(R)|      FAST  |clk_BUFGP         |   0.000|
val4<0>     |        17.350(R)|      SLOW  |         5.364(R)|      FAST  |clk_BUFGP         |   0.000|
val4<1>     |        17.800(R)|      SLOW  |         5.219(R)|      FAST  |clk_BUFGP         |   0.000|
val4<2>     |        18.326(R)|      SLOW  |         5.357(R)|      FAST  |clk_BUFGP         |   0.000|
val4<3>     |        17.320(R)|      SLOW  |         5.511(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.254|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 14 15:46:18 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



