
F4_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005394  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005534  08005534  00006534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055d4  080055d4  0000708c  2**0
                  CONTENTS
  4 .ARM          00000008  080055d4  080055d4  000065d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055dc  080055dc  0000708c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055dc  080055dc  000065dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055e0  080055e0  000065e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  080055e4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  2000008c  08005670  0000708c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08005670  0000725c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aebe  00000000  00000000  000070bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000236b  00000000  00000000  00011f7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  000142e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000785  00000000  00000000  00014cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c3c  00000000  00000000  0001545d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c83b  00000000  00000000  0002c099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087a2b  00000000  00000000  000388d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c02ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002efc  00000000  00000000  000c0344  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000c3240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000008c 	.word	0x2000008c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800551c 	.word	0x0800551c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000090 	.word	0x20000090
 80001dc:	0800551c 	.word	0x0800551c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <processBootloaderCommand>:

extern uint32_t gotoAddress;
extern uint8_t gotoAddressFlag;
extern uint8_t counterTest;

void processBootloaderCommand(void) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
	uint8_t command = messageBuffer[2];
 8000586:	4b47      	ldr	r3, [pc, #284]	@ (80006a4 <processBootloaderCommand+0x124>)
 8000588:	789b      	ldrb	r3, [r3, #2]
 800058a:	71fb      	strb	r3, [r7, #7]

	switch (command) {
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	2b89      	cmp	r3, #137	@ 0x89
 8000590:	d078      	beq.n	8000684 <processBootloaderCommand+0x104>
 8000592:	2b89      	cmp	r3, #137	@ 0x89
 8000594:	dc79      	bgt.n	800068a <processBootloaderCommand+0x10a>
 8000596:	2b82      	cmp	r3, #130	@ 0x82
 8000598:	d071      	beq.n	800067e <processBootloaderCommand+0xfe>
 800059a:	2b82      	cmp	r3, #130	@ 0x82
 800059c:	dc75      	bgt.n	800068a <processBootloaderCommand+0x10a>
 800059e:	2b63      	cmp	r3, #99	@ 0x63
 80005a0:	d06a      	beq.n	8000678 <processBootloaderCommand+0xf8>
 80005a2:	2b63      	cmp	r3, #99	@ 0x63
 80005a4:	dc71      	bgt.n	800068a <processBootloaderCommand+0x10a>
 80005a6:	2b43      	cmp	r3, #67	@ 0x43
 80005a8:	d063      	beq.n	8000672 <processBootloaderCommand+0xf2>
 80005aa:	2b43      	cmp	r3, #67	@ 0x43
 80005ac:	dc6d      	bgt.n	800068a <processBootloaderCommand+0x10a>
 80005ae:	2b21      	cmp	r3, #33	@ 0x21
 80005b0:	dc4a      	bgt.n	8000648 <processBootloaderCommand+0xc8>
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	db69      	blt.n	800068a <processBootloaderCommand+0x10a>
 80005b6:	2b21      	cmp	r3, #33	@ 0x21
 80005b8:	d867      	bhi.n	800068a <processBootloaderCommand+0x10a>
 80005ba:	a201      	add	r2, pc, #4	@ (adr r2, 80005c0 <processBootloaderCommand+0x40>)
 80005bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005c0:	08000655 	.word	0x08000655
 80005c4:	0800064f 	.word	0x0800064f
 80005c8:	0800065b 	.word	0x0800065b
 80005cc:	0800068b 	.word	0x0800068b
 80005d0:	0800068b 	.word	0x0800068b
 80005d4:	0800068b 	.word	0x0800068b
 80005d8:	0800068b 	.word	0x0800068b
 80005dc:	0800068b 	.word	0x0800068b
 80005e0:	0800068b 	.word	0x0800068b
 80005e4:	0800068b 	.word	0x0800068b
 80005e8:	0800068b 	.word	0x0800068b
 80005ec:	0800068b 	.word	0x0800068b
 80005f0:	0800068b 	.word	0x0800068b
 80005f4:	0800068b 	.word	0x0800068b
 80005f8:	0800068b 	.word	0x0800068b
 80005fc:	0800068b 	.word	0x0800068b
 8000600:	0800068b 	.word	0x0800068b
 8000604:	08000661 	.word	0x08000661
 8000608:	0800068b 	.word	0x0800068b
 800060c:	0800068b 	.word	0x0800068b
 8000610:	0800068b 	.word	0x0800068b
 8000614:	0800068b 	.word	0x0800068b
 8000618:	0800068b 	.word	0x0800068b
 800061c:	0800068b 	.word	0x0800068b
 8000620:	0800068b 	.word	0x0800068b
 8000624:	0800068b 	.word	0x0800068b
 8000628:	0800068b 	.word	0x0800068b
 800062c:	0800068b 	.word	0x0800068b
 8000630:	0800068b 	.word	0x0800068b
 8000634:	0800068b 	.word	0x0800068b
 8000638:	0800068b 	.word	0x0800068b
 800063c:	0800068b 	.word	0x0800068b
 8000640:	0800068b 	.word	0x0800068b
 8000644:	08000667 	.word	0x08000667
 8000648:	2b31      	cmp	r3, #49	@ 0x31
 800064a:	d00f      	beq.n	800066c <processBootloaderCommand+0xec>
		break;
	case RESET:
		handleResetOperation();
		break;
	default:
		break;
 800064c:	e01d      	b.n	800068a <processBootloaderCommand+0x10a>
		handleGetVersion();
 800064e:	f000 f82d 	bl	80006ac <handleGetVersion>
		break;
 8000652:	e01b      	b.n	800068c <processBootloaderCommand+0x10c>
		handleGetHelp();
 8000654:	f000 f846 	bl	80006e4 <handleGetHelp>
		break;
 8000658:	e018      	b.n	800068c <processBootloaderCommand+0x10c>
		handleGetID();
 800065a:	f000 f873 	bl	8000744 <handleGetID>
		break;
 800065e:	e015      	b.n	800068c <processBootloaderCommand+0x10c>
		handleReadMemory();
 8000660:	f000 f892 	bl	8000788 <handleReadMemory>
		break;
 8000664:	e012      	b.n	800068c <processBootloaderCommand+0x10c>
		handleGoToAddress();
 8000666:	f000 f947 	bl	80008f8 <handleGoToAddress>
		break;
 800066a:	e00f      	b.n	800068c <processBootloaderCommand+0x10c>
		handleWriteData2Memory();
 800066c:	f000 f9b6 	bl	80009dc <handleWriteData2Memory>
		break;
 8000670:	e00c      	b.n	800068c <processBootloaderCommand+0x10c>
		handleErase();
 8000672:	f000 fb09 	bl	8000c88 <handleErase>
		break;
 8000676:	e009      	b.n	800068c <processBootloaderCommand+0x10c>
		handleWrite_Protect_Unprotect();
 8000678:	f000 fbee 	bl	8000e58 <handleWrite_Protect_Unprotect>
		break;
 800067c:	e006      	b.n	800068c <processBootloaderCommand+0x10c>
		handleReadOut_Protect_Unprotect();
 800067e:	f000 fc69 	bl	8000f54 <handleReadOut_Protect_Unprotect>
		break;
 8000682:	e003      	b.n	800068c <processBootloaderCommand+0x10c>
		handleResetOperation();
 8000684:	f000 fd14 	bl	80010b0 <handleResetOperation>
		break;
 8000688:	e000      	b.n	800068c <processBootloaderCommand+0x10c>
		break;
 800068a:	bf00      	nop
	}
	bufferIndex = 0;
 800068c:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <processBootloaderCommand+0x128>)
 800068e:	2200      	movs	r2, #0
 8000690:	701a      	strb	r2, [r3, #0]
	memset(messageBuffer, 0, BUFFER_SIZE);
 8000692:	2210      	movs	r2, #16
 8000694:	2100      	movs	r1, #0
 8000696:	4803      	ldr	r0, [pc, #12]	@ (80006a4 <processBootloaderCommand+0x124>)
 8000698:	f004 f9ae 	bl	80049f8 <memset>

}
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	200000f4 	.word	0x200000f4
 80006a8:	20000104 	.word	0x20000104

080006ac <handleGetVersion>:
void handleGetVersion(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
	uint8_t response[2] = { 0 };
 80006b2:	2300      	movs	r3, #0
 80006b4:	80bb      	strh	r3, [r7, #4]
	if (BOOTLOADER_VERSION > 0 && BOOTLOADER_VERSION <= 255) {
		response[0] = ACK;
 80006b6:	2379      	movs	r3, #121	@ 0x79
 80006b8:	713b      	strb	r3, [r7, #4]
		response[1] = BOOTLOADER_VERSION;
 80006ba:	2310      	movs	r3, #16
 80006bc:	717b      	strb	r3, [r7, #5]
	} else {
		response[0] = NACK;
		response[1] = UNKNOWN;
	}
#ifdef PRINT_DEBUG
	printf("bootloader version -> 0x%x \r\n", BOOTLOADER_VERSION);
 80006be:	2110      	movs	r1, #16
 80006c0:	4806      	ldr	r0, [pc, #24]	@ (80006dc <handleGetVersion+0x30>)
 80006c2:	f004 f851 	bl	8004768 <iprintf>
#endif
	HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 80006c6:	1d39      	adds	r1, r7, #4
 80006c8:	f04f 33ff 	mov.w	r3, #4294967295
 80006cc:	2202      	movs	r2, #2
 80006ce:	4804      	ldr	r0, [pc, #16]	@ (80006e0 <handleGetVersion+0x34>)
 80006d0:	f002 fed4 	bl	800347c <HAL_UART_Transmit>

}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	08005534 	.word	0x08005534
 80006e0:	200000a8 	.word	0x200000a8

080006e4 <handleGetHelp>:

void handleGetHelp(void) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b088      	sub	sp, #32
 80006e8:	af00      	add	r7, sp, #0
	uint8_t commands[] = {
 80006ea:	4a14      	ldr	r2, [pc, #80]	@ (800073c <handleGetHelp+0x58>)
 80006ec:	f107 0314 	add.w	r3, r7, #20
 80006f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80006f2:	c303      	stmia	r3!, {r0, r1}
 80006f4:	801a      	strh	r2, [r3, #0]
			ERASE,						//						0x43
			WRITE_PROTECT_UNPROTECT,	//		0x63
			READOUT_PROTECT_UNPROTECT,	//	0x82
			GET_CHECKSUM,				//				0xA1
			};
	uint8_t totalCommands = sizeof(commands) / sizeof(commands[0]);
 80006f6:	230a      	movs	r3, #10
 80006f8:	77fb      	strb	r3, [r7, #31]

	uint8_t response[1 + 1 + 1 + sizeof(commands)] = { 0 };
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	f107 0308 	add.w	r3, r7, #8
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	721a      	strb	r2, [r3, #8]
	response[0] = ACK;
 800070a:	2379      	movs	r3, #121	@ 0x79
 800070c:	713b      	strb	r3, [r7, #4]
	response[1] = totalCommands;
 800070e:	7ffb      	ldrb	r3, [r7, #31]
 8000710:	717b      	strb	r3, [r7, #5]
	response[2] = BOOTLOADER_VERSION;
 8000712:	2310      	movs	r3, #16
 8000714:	71bb      	strb	r3, [r7, #6]
	memcpy(&response[3], commands, totalCommands);
 8000716:	7ffa      	ldrb	r2, [r7, #31]
 8000718:	f107 0114 	add.w	r1, r7, #20
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	3303      	adds	r3, #3
 8000720:	4618      	mov	r0, r3
 8000722:	f004 f9e4 	bl	8004aee <memcpy>

	HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000726:	1d39      	adds	r1, r7, #4
 8000728:	f04f 33ff 	mov.w	r3, #4294967295
 800072c:	220d      	movs	r2, #13
 800072e:	4804      	ldr	r0, [pc, #16]	@ (8000740 <handleGetHelp+0x5c>)
 8000730:	f002 fea4 	bl	800347c <HAL_UART_Transmit>

}
 8000734:	bf00      	nop
 8000736:	3720      	adds	r7, #32
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	08005554 	.word	0x08005554
 8000740:	200000a8 	.word	0x200000a8

08000744 <handleGetID>:

void handleGetID(void) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
	uint8_t response[4] = { 0 };
 800074a:	2300      	movs	r3, #0
 800074c:	607b      	str	r3, [r7, #4]
	uint32_t IDCode = DBGMCU->IDCODE;
 800074e:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <handleGetID+0x3c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	60fb      	str	r3, [r7, #12]
	uint8_t PIDLSB = IDCode & 0xFF;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	72fb      	strb	r3, [r7, #11]

	response[0] = ACK;
 8000758:	2379      	movs	r3, #121	@ 0x79
 800075a:	713b      	strb	r3, [r7, #4]
	response[1] = 0x01;
 800075c:	2301      	movs	r3, #1
 800075e:	717b      	strb	r3, [r7, #5]
	response[2] = 0x04;
 8000760:	2304      	movs	r3, #4
 8000762:	71bb      	strb	r3, [r7, #6]
	response[3] = PIDLSB;
 8000764:	7afb      	ldrb	r3, [r7, #11]
 8000766:	71fb      	strb	r3, [r7, #7]

	HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000768:	1d39      	adds	r1, r7, #4
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
 800076e:	2204      	movs	r2, #4
 8000770:	4804      	ldr	r0, [pc, #16]	@ (8000784 <handleGetID+0x40>)
 8000772:	f002 fe83 	bl	800347c <HAL_UART_Transmit>
}
 8000776:	bf00      	nop
 8000778:	3710      	adds	r7, #16
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	e0042000 	.word	0xe0042000
 8000784:	200000a8 	.word	0x200000a8

08000788 <handleReadMemory>:

void handleReadMemory(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b0c4      	sub	sp, #272	@ 0x110
 800078c:	af00      	add	r7, sp, #0

	uint8_t response[1] = { 0 };
 800078e:	2300      	movs	r3, #0
 8000790:	f887 3100 	strb.w	r3, [r7, #256]	@ 0x100
	uint8_t offset = 3;
 8000794:	2303      	movs	r3, #3
 8000796:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

	uint32_t address = (messageBuffer[offset] << 24)
 800079a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800079e:	4a54      	ldr	r2, [pc, #336]	@ (80008f0 <handleReadMemory+0x168>)
 80007a0:	5cd3      	ldrb	r3, [r2, r3]
 80007a2:	061a      	lsls	r2, r3, #24
			| (messageBuffer[offset + 1] << 16)
 80007a4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007a8:	3301      	adds	r3, #1
 80007aa:	4951      	ldr	r1, [pc, #324]	@ (80008f0 <handleReadMemory+0x168>)
 80007ac:	5ccb      	ldrb	r3, [r1, r3]
 80007ae:	041b      	lsls	r3, r3, #16
 80007b0:	431a      	orrs	r2, r3
			| (messageBuffer[offset + 2] << 8) | (messageBuffer[offset + 3]);
 80007b2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007b6:	3302      	adds	r3, #2
 80007b8:	494d      	ldr	r1, [pc, #308]	@ (80008f0 <handleReadMemory+0x168>)
 80007ba:	5ccb      	ldrb	r3, [r1, r3]
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	4313      	orrs	r3, r2
 80007c0:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80007c4:	3203      	adds	r2, #3
 80007c6:	494a      	ldr	r1, [pc, #296]	@ (80008f0 <handleReadMemory+0x168>)
 80007c8:	5c8a      	ldrb	r2, [r1, r2]
 80007ca:	4313      	orrs	r3, r2
	uint32_t address = (messageBuffer[offset] << 24)
 80007cc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	uint8_t addressCheckSum = messageBuffer[offset + 4];
 80007d0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007d4:	3304      	adds	r3, #4
 80007d6:	4a46      	ldr	r2, [pc, #280]	@ (80008f0 <handleReadMemory+0x168>)
 80007d8:	5cd3      	ldrb	r3, [r2, r3]
 80007da:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 80007de:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007e2:	4a43      	ldr	r2, [pc, #268]	@ (80008f0 <handleReadMemory+0x168>)
 80007e4:	5cd2      	ldrb	r2, [r2, r3]
			^ (messageBuffer[offset + 1]) ^ (messageBuffer[offset + 2])
 80007e6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007ea:	3301      	adds	r3, #1
 80007ec:	4940      	ldr	r1, [pc, #256]	@ (80008f0 <handleReadMemory+0x168>)
 80007ee:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 80007f0:	4053      	eors	r3, r2
 80007f2:	b2da      	uxtb	r2, r3
			^ (messageBuffer[offset + 1]) ^ (messageBuffer[offset + 2])
 80007f4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007f8:	3302      	adds	r3, #2
 80007fa:	493d      	ldr	r1, [pc, #244]	@ (80008f0 <handleReadMemory+0x168>)
 80007fc:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 80007fe:	4053      	eors	r3, r2
 8000800:	b2da      	uxtb	r2, r3
			^ (messageBuffer[offset + 3]);
 8000802:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000806:	3303      	adds	r3, #3
 8000808:	4939      	ldr	r1, [pc, #228]	@ (80008f0 <handleReadMemory+0x168>)
 800080a:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 800080c:	4053      	eors	r3, r2
 800080e:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106
	if (addressCheckSum != calculatedCheckSum) {
 8000812:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8000816:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800081a:	429a      	cmp	r2, r3
 800081c:	d00b      	beq.n	8000836 <handleReadMemory+0xae>
		response[0] = NACK;
 800081e:	231f      	movs	r3, #31
 8000820:	f887 3100 	strb.w	r3, [r7, #256]	@ 0x100
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000824:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	2201      	movs	r2, #1
 800082e:	4831      	ldr	r0, [pc, #196]	@ (80008f4 <handleReadMemory+0x16c>)
 8000830:	f002 fe24 	bl	800347c <HAL_UART_Transmit>
		return;
 8000834:	e058      	b.n	80008e8 <handleReadMemory+0x160>
	}

	uint8_t N = messageBuffer[offset + 5];
 8000836:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800083a:	3305      	adds	r3, #5
 800083c:	4a2c      	ldr	r2, [pc, #176]	@ (80008f0 <handleReadMemory+0x168>)
 800083e:	5cd3      	ldrb	r3, [r2, r3]
 8000840:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
	uint8_t Ncomplement = messageBuffer[offset + 6];
 8000844:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000848:	3306      	adds	r3, #6
 800084a:	4a29      	ldr	r2, [pc, #164]	@ (80008f0 <handleReadMemory+0x168>)
 800084c:	5cd3      	ldrb	r3, [r2, r3]
 800084e:	f887 3104 	strb.w	r3, [r7, #260]	@ 0x104

	if ((uint8_t) (N ^ Ncomplement) != 0XFF) {
 8000852:	f897 2105 	ldrb.w	r2, [r7, #261]	@ 0x105
 8000856:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 800085a:	4053      	eors	r3, r2
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2bff      	cmp	r3, #255	@ 0xff
 8000860:	d00b      	beq.n	800087a <handleReadMemory+0xf2>
		response[0] = NACK;
 8000862:	231f      	movs	r3, #31
 8000864:	f887 3100 	strb.w	r3, [r7, #256]	@ 0x100
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000868:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 800086c:	f04f 33ff 	mov.w	r3, #4294967295
 8000870:	2201      	movs	r2, #1
 8000872:	4820      	ldr	r0, [pc, #128]	@ (80008f4 <handleReadMemory+0x16c>)
 8000874:	f002 fe02 	bl	800347c <HAL_UART_Transmit>
		return;
 8000878:	e036      	b.n	80008e8 <handleReadMemory+0x160>
	}

	uint8_t addressIsValid = verifyAddress(address);
 800087a:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 800087e:	f000 fbf5 	bl	800106c <verifyAddress>
 8000882:	4603      	mov	r3, r0
 8000884:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103

	if (!addressIsValid) {
 8000888:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 800088c:	2b00      	cmp	r3, #0
 800088e:	d10b      	bne.n	80008a8 <handleReadMemory+0x120>
		response[0] = NACK;
 8000890:	231f      	movs	r3, #31
 8000892:	f887 3100 	strb.w	r3, [r7, #256]	@ 0x100
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000896:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 800089a:	f04f 33ff 	mov.w	r3, #4294967295
 800089e:	2201      	movs	r2, #1
 80008a0:	4814      	ldr	r0, [pc, #80]	@ (80008f4 <handleReadMemory+0x16c>)
 80008a2:	f002 fdeb 	bl	800347c <HAL_UART_Transmit>
		return;
 80008a6:	e01f      	b.n	80008e8 <handleReadMemory+0x160>
	}

	response[0] = ACK;
 80008a8:	2379      	movs	r3, #121	@ 0x79
 80008aa:	f887 3100 	strb.w	r3, [r7, #256]	@ 0x100
	HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 80008ae:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295
 80008b6:	2201      	movs	r2, #1
 80008b8:	480e      	ldr	r0, [pc, #56]	@ (80008f4 <handleReadMemory+0x16c>)
 80008ba:	f002 fddf 	bl	800347c <HAL_UART_Transmit>

	uint8_t numberOfBytes = N;
 80008be:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 80008c2:	f887 3102 	strb.w	r3, [r7, #258]	@ 0x102
	uint8_t buffer[256];
	memcpy(buffer, (uint8_t*) address, numberOfBytes);
 80008c6:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 80008ca:	f897 2102 	ldrb.w	r2, [r7, #258]	@ 0x102
 80008ce:	463b      	mov	r3, r7
 80008d0:	4618      	mov	r0, r3
 80008d2:	f004 f90c 	bl	8004aee <memcpy>
	HAL_UART_Transmit(UART_PORT, buffer, numberOfBytes, HAL_MAX_DELAY);
 80008d6:	f897 3102 	ldrb.w	r3, [r7, #258]	@ 0x102
 80008da:	b29a      	uxth	r2, r3
 80008dc:	4639      	mov	r1, r7
 80008de:	f04f 33ff 	mov.w	r3, #4294967295
 80008e2:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <handleReadMemory+0x16c>)
 80008e4:	f002 fdca 	bl	800347c <HAL_UART_Transmit>

}
 80008e8:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200000f4 	.word	0x200000f4
 80008f4:	200000a8 	.word	0x200000a8

080008f8 <handleGoToAddress>:

void handleGoToAddress(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
	uint8_t response[1] = { 0 };
 80008fe:	2300      	movs	r3, #0
 8000900:	713b      	strb	r3, [r7, #4]
	uint8_t offset = 3;
 8000902:	2303      	movs	r3, #3
 8000904:	73fb      	strb	r3, [r7, #15]

	uint32_t address = (messageBuffer[offset] << 24)
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	4a30      	ldr	r2, [pc, #192]	@ (80009cc <handleGoToAddress+0xd4>)
 800090a:	5cd3      	ldrb	r3, [r2, r3]
 800090c:	061a      	lsls	r2, r3, #24
			| (messageBuffer[offset + 1] << 16)
 800090e:	7bfb      	ldrb	r3, [r7, #15]
 8000910:	3301      	adds	r3, #1
 8000912:	492e      	ldr	r1, [pc, #184]	@ (80009cc <handleGoToAddress+0xd4>)
 8000914:	5ccb      	ldrb	r3, [r1, r3]
 8000916:	041b      	lsls	r3, r3, #16
 8000918:	431a      	orrs	r2, r3
			| (messageBuffer[offset + 2] << 8) | (messageBuffer[offset + 3]);
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	3302      	adds	r3, #2
 800091e:	492b      	ldr	r1, [pc, #172]	@ (80009cc <handleGoToAddress+0xd4>)
 8000920:	5ccb      	ldrb	r3, [r1, r3]
 8000922:	021b      	lsls	r3, r3, #8
 8000924:	4313      	orrs	r3, r2
 8000926:	7bfa      	ldrb	r2, [r7, #15]
 8000928:	3203      	adds	r2, #3
 800092a:	4928      	ldr	r1, [pc, #160]	@ (80009cc <handleGoToAddress+0xd4>)
 800092c:	5c8a      	ldrb	r2, [r1, r2]
 800092e:	4313      	orrs	r3, r2
	uint32_t address = (messageBuffer[offset] << 24)
 8000930:	60bb      	str	r3, [r7, #8]

	uint8_t addressCheckSum = messageBuffer[offset + 4];
 8000932:	7bfb      	ldrb	r3, [r7, #15]
 8000934:	3304      	adds	r3, #4
 8000936:	4a25      	ldr	r2, [pc, #148]	@ (80009cc <handleGoToAddress+0xd4>)
 8000938:	5cd3      	ldrb	r3, [r2, r3]
 800093a:	71fb      	strb	r3, [r7, #7]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 800093c:	7bfb      	ldrb	r3, [r7, #15]
 800093e:	4a23      	ldr	r2, [pc, #140]	@ (80009cc <handleGoToAddress+0xd4>)
 8000940:	5cd2      	ldrb	r2, [r2, r3]
			^ (messageBuffer[offset + 1]) ^ (messageBuffer[offset + 2])
 8000942:	7bfb      	ldrb	r3, [r7, #15]
 8000944:	3301      	adds	r3, #1
 8000946:	4921      	ldr	r1, [pc, #132]	@ (80009cc <handleGoToAddress+0xd4>)
 8000948:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 800094a:	4053      	eors	r3, r2
 800094c:	b2da      	uxtb	r2, r3
			^ (messageBuffer[offset + 1]) ^ (messageBuffer[offset + 2])
 800094e:	7bfb      	ldrb	r3, [r7, #15]
 8000950:	3302      	adds	r3, #2
 8000952:	491e      	ldr	r1, [pc, #120]	@ (80009cc <handleGoToAddress+0xd4>)
 8000954:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 8000956:	4053      	eors	r3, r2
 8000958:	b2da      	uxtb	r2, r3
			^ (messageBuffer[offset + 3]);
 800095a:	7bfb      	ldrb	r3, [r7, #15]
 800095c:	3303      	adds	r3, #3
 800095e:	491b      	ldr	r1, [pc, #108]	@ (80009cc <handleGoToAddress+0xd4>)
 8000960:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 8000962:	4053      	eors	r3, r2
 8000964:	71bb      	strb	r3, [r7, #6]

	if (addressCheckSum != calculatedCheckSum) {
 8000966:	79fa      	ldrb	r2, [r7, #7]
 8000968:	79bb      	ldrb	r3, [r7, #6]
 800096a:	429a      	cmp	r2, r3
 800096c:	d009      	beq.n	8000982 <handleGoToAddress+0x8a>
		response[0] = NACK;
 800096e:	231f      	movs	r3, #31
 8000970:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000972:	1d39      	adds	r1, r7, #4
 8000974:	f04f 33ff 	mov.w	r3, #4294967295
 8000978:	2201      	movs	r2, #1
 800097a:	4815      	ldr	r0, [pc, #84]	@ (80009d0 <handleGoToAddress+0xd8>)
 800097c:	f002 fd7e 	bl	800347c <HAL_UART_Transmit>
		return;
 8000980:	e020      	b.n	80009c4 <handleGoToAddress+0xcc>
	}

	uint8_t addressIsValid = verifyAddress(address);
 8000982:	68b8      	ldr	r0, [r7, #8]
 8000984:	f000 fb72 	bl	800106c <verifyAddress>
 8000988:	4603      	mov	r3, r0
 800098a:	717b      	strb	r3, [r7, #5]
	if (!addressIsValid) {
 800098c:	797b      	ldrb	r3, [r7, #5]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d109      	bne.n	80009a6 <handleGoToAddress+0xae>
		response[0] = NACK;
 8000992:	231f      	movs	r3, #31
 8000994:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000996:	1d39      	adds	r1, r7, #4
 8000998:	f04f 33ff 	mov.w	r3, #4294967295
 800099c:	2201      	movs	r2, #1
 800099e:	480c      	ldr	r0, [pc, #48]	@ (80009d0 <handleGoToAddress+0xd8>)
 80009a0:	f002 fd6c 	bl	800347c <HAL_UART_Transmit>
		return;
 80009a4:	e00e      	b.n	80009c4 <handleGoToAddress+0xcc>
	}

	response[0] = ACK;
 80009a6:	2379      	movs	r3, #121	@ 0x79
 80009a8:	713b      	strb	r3, [r7, #4]
	HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 80009aa:	1d39      	adds	r1, r7, #4
 80009ac:	f04f 33ff 	mov.w	r3, #4294967295
 80009b0:	2201      	movs	r2, #1
 80009b2:	4807      	ldr	r0, [pc, #28]	@ (80009d0 <handleGoToAddress+0xd8>)
 80009b4:	f002 fd62 	bl	800347c <HAL_UART_Transmit>

	gotoAddress = address;
 80009b8:	4a06      	ldr	r2, [pc, #24]	@ (80009d4 <handleGoToAddress+0xdc>)
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	6013      	str	r3, [r2, #0]
	gotoAddressFlag = 1;
 80009be:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <handleGoToAddress+0xe0>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	701a      	strb	r2, [r3, #0]

	 __set_MSP(sp);

	 Function_Pointer app_start = (Function_Pointer) pc;
	 app_start();*/
}
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200000f4 	.word	0x200000f4
 80009d0:	200000a8 	.word	0x200000a8
 80009d4:	20000000 	.word	0x20000000
 80009d8:	20000106 	.word	0x20000106

080009dc <handleWriteData2Memory>:

void handleWriteData2Memory(void) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b0ca      	sub	sp, #296	@ 0x128
 80009e0:	af00      	add	r7, sp, #0

	uint8_t response[1] = { 0 };
 80009e2:	2300      	movs	r3, #0
 80009e4:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
	uint8_t offset = 3;
 80009e8:	2303      	movs	r3, #3
 80009ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint32_t address = (messageBuffer[offset] << 24)
 80009ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80009f2:	4aa2      	ldr	r2, [pc, #648]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 80009f4:	5cd3      	ldrb	r3, [r2, r3]
 80009f6:	061a      	lsls	r2, r3, #24
			| (messageBuffer[offset + 1] << 16)
 80009f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80009fc:	3301      	adds	r3, #1
 80009fe:	499f      	ldr	r1, [pc, #636]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a00:	5ccb      	ldrb	r3, [r1, r3]
 8000a02:	041b      	lsls	r3, r3, #16
 8000a04:	431a      	orrs	r2, r3
			| (messageBuffer[offset + 2] << 8) | (messageBuffer[offset + 3]);
 8000a06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000a0a:	3302      	adds	r3, #2
 8000a0c:	499b      	ldr	r1, [pc, #620]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a0e:	5ccb      	ldrb	r3, [r1, r3]
 8000a10:	021b      	lsls	r3, r3, #8
 8000a12:	4313      	orrs	r3, r2
 8000a14:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 8000a18:	3203      	adds	r2, #3
 8000a1a:	4998      	ldr	r1, [pc, #608]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a1c:	5c8a      	ldrb	r2, [r1, r2]
 8000a1e:	4313      	orrs	r3, r2
	uint32_t address = (messageBuffer[offset] << 24)
 8000a20:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

	uint8_t addressCheckSum = messageBuffer[offset + 4];
 8000a24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000a28:	3304      	adds	r3, #4
 8000a2a:	4a94      	ldr	r2, [pc, #592]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a2c:	5cd3      	ldrb	r3, [r2, r3]
 8000a2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 8000a32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000a36:	4a91      	ldr	r2, [pc, #580]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a38:	5cd2      	ldrb	r2, [r2, r3]
			^ (messageBuffer[offset + 1]) ^ (messageBuffer[offset + 2])
 8000a3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000a3e:	3301      	adds	r3, #1
 8000a40:	498e      	ldr	r1, [pc, #568]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a42:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 8000a44:	4053      	eors	r3, r2
 8000a46:	b2da      	uxtb	r2, r3
			^ (messageBuffer[offset + 1]) ^ (messageBuffer[offset + 2])
 8000a48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000a4c:	3302      	adds	r3, #2
 8000a4e:	498b      	ldr	r1, [pc, #556]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a50:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 8000a52:	4053      	eors	r3, r2
 8000a54:	b2da      	uxtb	r2, r3
			^ (messageBuffer[offset + 3]);
 8000a56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000a5a:	3303      	adds	r3, #3
 8000a5c:	4987      	ldr	r1, [pc, #540]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000a5e:	5ccb      	ldrb	r3, [r1, r3]
	uint8_t calculatedCheckSum = (messageBuffer[offset])
 8000a60:	4053      	eors	r3, r2
 8000a62:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115

	// DEBUG: Adres kontrolü
	if (addressCheckSum != calculatedCheckSum) {
 8000a66:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8000a6a:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d00b      	beq.n	8000a8a <handleWriteData2Memory+0xae>
		response[0] = NACK;
 8000a72:	231f      	movs	r3, #31
 8000a74:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000a78:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a80:	2201      	movs	r2, #1
 8000a82:	487f      	ldr	r0, [pc, #508]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000a84:	f002 fcfa 	bl	800347c <HAL_UART_Transmit>
		return; // BURADAN ÇIKIYOR MU?
 8000a88:	e0f3      	b.n	8000c72 <handleWriteData2Memory+0x296>
	}

	uint8_t addressIsValid = verifyAddress(address);
 8000a8a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000a8e:	f000 faed 	bl	800106c <verifyAddress>
 8000a92:	4603      	mov	r3, r0
 8000a94:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
	if (!addressIsValid) {
 8000a98:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d10b      	bne.n	8000ab8 <handleWriteData2Memory+0xdc>
		response[0] = NACK;
 8000aa0:	231f      	movs	r3, #31
 8000aa2:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
		HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000aa6:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4873      	ldr	r0, [pc, #460]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000ab2:	f002 fce3 	bl	800347c <HAL_UART_Transmit>
		return; // YOKSA BURADAN MI?
 8000ab6:	e0dc      	b.n	8000c72 <handleWriteData2Memory+0x296>
	}

	uint32_t totalLength = (messageBuffer[offset + 5] << 24)
 8000ab8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000abc:	3305      	adds	r3, #5
 8000abe:	4a6f      	ldr	r2, [pc, #444]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000ac0:	5cd3      	ldrb	r3, [r2, r3]
 8000ac2:	061a      	lsls	r2, r3, #24
			| (messageBuffer[offset + 6] << 16)
 8000ac4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000ac8:	3306      	adds	r3, #6
 8000aca:	496c      	ldr	r1, [pc, #432]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000acc:	5ccb      	ldrb	r3, [r1, r3]
 8000ace:	041b      	lsls	r3, r3, #16
 8000ad0:	431a      	orrs	r2, r3
			| (messageBuffer[offset + 7] << 8) | (messageBuffer[offset + 8]);
 8000ad2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000ad6:	3307      	adds	r3, #7
 8000ad8:	4968      	ldr	r1, [pc, #416]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000ada:	5ccb      	ldrb	r3, [r1, r3]
 8000adc:	021b      	lsls	r3, r3, #8
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 8000ae4:	3208      	adds	r2, #8
 8000ae6:	4965      	ldr	r1, [pc, #404]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000ae8:	5c8a      	ldrb	r2, [r1, r2]
 8000aea:	4313      	orrs	r3, r2
	uint32_t totalLength = (messageBuffer[offset + 5] << 24)
 8000aec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	// İLK ACK GÖNDER - BU ÇOK ÖNEMLİ!
	response[0] = ACK;
 8000af0:	2379      	movs	r3, #121	@ 0x79
 8000af2:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
	HAL_UART_Transmit(UART_PORT, response, sizeof(response), HAL_MAX_DELAY);
 8000af6:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000afa:	f04f 33ff 	mov.w	r3, #4294967295
 8000afe:	2201      	movs	r2, #1
 8000b00:	485f      	ldr	r0, [pc, #380]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000b02:	f002 fcbb 	bl	800347c <HAL_UART_Transmit>

	bufferIndex = 0;
 8000b06:	4b5f      	ldr	r3, [pc, #380]	@ (8000c84 <handleWriteData2Memory+0x2a8>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	701a      	strb	r2, [r3, #0]
	memset(messageBuffer, 0, BUFFER_SIZE);
 8000b0c:	2210      	movs	r2, #16
 8000b0e:	2100      	movs	r1, #0
 8000b10:	485a      	ldr	r0, [pc, #360]	@ (8000c7c <handleWriteData2Memory+0x2a0>)
 8000b12:	f003 ff71 	bl	80049f8 <memset>

	uint32_t offsetData = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	while (offsetData < totalLength) {
 8000b1c:	e0a2      	b.n	8000c64 <handleWriteData2Memory+0x288>
		uint8_t N;

		if (HAL_UART_Receive(UART_PORT, &N, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000b1e:	f207 1107 	addw	r1, r7, #263	@ 0x107
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295
 8000b26:	2201      	movs	r2, #1
 8000b28:	4855      	ldr	r0, [pc, #340]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000b2a:	f002 fd32 	bl	8003592 <HAL_UART_Receive>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d00b      	beq.n	8000b4c <handleWriteData2Memory+0x170>
			response[0] = NACK;
 8000b34:	231f      	movs	r3, #31
 8000b36:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
			HAL_UART_Transmit(UART_PORT, response, 1, HAL_MAX_DELAY);
 8000b3a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	2201      	movs	r2, #1
 8000b44:	484e      	ldr	r0, [pc, #312]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000b46:	f002 fc99 	bl	800347c <HAL_UART_Transmit>
			return;
 8000b4a:	e092      	b.n	8000c72 <handleWriteData2Memory+0x296>
		}

		uint32_t dataLength = N + 1;
 8000b4c:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000b50:	3301      	adds	r3, #1
 8000b52:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		uint8_t buffer[258]; // 256 + 1 idi 256 + 2 yaptım

		if (HAL_UART_Receive(UART_PORT, buffer, dataLength + 1, HAL_MAX_DELAY)
 8000b56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	b29a      	uxth	r2, r3
 8000b60:	1d39      	adds	r1, r7, #4
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
 8000b66:	4846      	ldr	r0, [pc, #280]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000b68:	f002 fd13 	bl	8003592 <HAL_UART_Receive>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d00b      	beq.n	8000b8a <handleWriteData2Memory+0x1ae>
				!= HAL_OK) {
			response[0] = NACK;
 8000b72:	231f      	movs	r3, #31
 8000b74:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
			HAL_UART_Transmit(UART_PORT, response, 1, HAL_MAX_DELAY);
 8000b78:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b80:	2201      	movs	r2, #1
 8000b82:	483f      	ldr	r0, [pc, #252]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000b84:	f002 fc7a 	bl	800347c <HAL_UART_Transmit>
			return;
 8000b88:	e073      	b.n	8000c72 <handleWriteData2Memory+0x296>
		}

		uint8_t calculatedCheckSum = N;
 8000b8a:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000b8e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
		for (uint32_t i = 0; i < dataLength; i++) {
 8000b92:	2300      	movs	r3, #0
 8000b94:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000b98:	e011      	b.n	8000bbe <handleWriteData2Memory+0x1e2>
			calculatedCheckSum ^= buffer[i];
 8000b9a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000b9e:	f5a3 7292 	sub.w	r2, r3, #292	@ 0x124
 8000ba2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000ba6:	4413      	add	r3, r2
 8000ba8:	781a      	ldrb	r2, [r3, #0]
 8000baa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8000bae:	4053      	eors	r3, r2
 8000bb0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
		for (uint32_t i = 0; i < dataLength; i++) {
 8000bb4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000bb8:	3301      	adds	r3, #1
 8000bba:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000bbe:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000bc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d3e7      	bcc.n	8000b9a <handleWriteData2Memory+0x1be>
		}

		uint8_t receivedChecksum = buffer[dataLength];
 8000bca:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000bce:	f5a3 7292 	sub.w	r2, r3, #292	@ 0x124
 8000bd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000bd6:	4413      	add	r3, r2
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
		if (receivedChecksum != calculatedCheckSum) {
 8000bde:	f897 210b 	ldrb.w	r2, [r7, #267]	@ 0x10b
 8000be2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d00b      	beq.n	8000c02 <handleWriteData2Memory+0x226>
			response[0] = NACK;
 8000bea:	231f      	movs	r3, #31
 8000bec:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
			HAL_UART_Transmit(UART_PORT, response, 1, HAL_MAX_DELAY);
 8000bf0:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	4821      	ldr	r0, [pc, #132]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000bfc:	f002 fc3e 	bl	800347c <HAL_UART_Transmit>
			return;
 8000c00:	e037      	b.n	8000c72 <handleWriteData2Memory+0x296>
		}

		if (flashWrite(address, buffer, dataLength) == HAL_OK) {
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000c08:	4619      	mov	r1, r3
 8000c0a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000c0e:	f000 f9fd 	bl	800100c <flashWrite>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d119      	bne.n	8000c4c <handleWriteData2Memory+0x270>
			address += dataLength;
 8000c18:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000c1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000c20:	4413      	add	r3, r2
 8000c22:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
			offsetData += dataLength;
 8000c26:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000c2e:	4413      	add	r3, r2
 8000c30:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
			response[0] = ACK;
 8000c34:	2379      	movs	r3, #121	@ 0x79
 8000c36:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
			HAL_UART_Transmit(UART_PORT, response, 1, HAL_MAX_DELAY);
 8000c3a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	2201      	movs	r2, #1
 8000c44:	480e      	ldr	r0, [pc, #56]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000c46:	f002 fc19 	bl	800347c <HAL_UART_Transmit>
 8000c4a:	e00b      	b.n	8000c64 <handleWriteData2Memory+0x288>
		} else {
			response[0] = NACK;
 8000c4c:	231f      	movs	r3, #31
 8000c4e:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
			HAL_UART_Transmit(UART_PORT, response, 1, HAL_MAX_DELAY);
 8000c52:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	4808      	ldr	r0, [pc, #32]	@ (8000c80 <handleWriteData2Memory+0x2a4>)
 8000c5e:	f002 fc0d 	bl	800347c <HAL_UART_Transmit>
			return;
 8000c62:	e006      	b.n	8000c72 <handleWriteData2Memory+0x296>
	while (offsetData < totalLength) {
 8000c64:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000c68:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	f4ff af56 	bcc.w	8000b1e <handleWriteData2Memory+0x142>
		}
	}
}
 8000c72:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200000f4 	.word	0x200000f4
 8000c80:	200000a8 	.word	0x200000a8
 8000c84:	20000104 	.word	0x20000104

08000c88 <handleErase>:

void handleErase(void) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b092      	sub	sp, #72	@ 0x48
 8000c8c:	af00      	add	r7, sp, #0
	uint8_t response[1] = { 0 };
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	uint8_t offset = 3;
 8000c94:	2303      	movs	r3, #3
 8000c96:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t N = messageBuffer[offset];
 8000c9a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000c9e:	4a6c      	ldr	r2, [pc, #432]	@ (8000e50 <handleErase+0x1c8>)
 8000ca0:	5cd3      	ldrb	r3, [r2, r3]
 8000ca2:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint8_t receivedCheckSum = N;
 8000ca6:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000caa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	uint8_t calculatedCheckSum = N;
 8000cae:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000cb2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (N == 0xFF) {
 8000cb6:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000cba:	2bff      	cmp	r3, #255	@ 0xff
 8000cbc:	d148      	bne.n	8000d50 <handleErase+0xc8>
		receivedCheckSum = messageBuffer[offset + 1];
 8000cbe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	4a62      	ldr	r2, [pc, #392]	@ (8000e50 <handleErase+0x1c8>)
 8000cc6:	5cd3      	ldrb	r3, [r2, r3]
 8000cc8:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
		calculatedCheckSum = 0xFF ^ 0x00;
 8000ccc:	23ff      	movs	r3, #255	@ 0xff
 8000cce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		if (receivedCheckSum != calculatedCheckSum) {
 8000cd2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8000cd6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d00b      	beq.n	8000cf6 <handleErase+0x6e>
			response[0] = NACK;
 8000cde:	231f      	movs	r3, #31
 8000ce0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000ce4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cec:	2201      	movs	r2, #1
 8000cee:	4859      	ldr	r0, [pc, #356]	@ (8000e54 <handleErase+0x1cc>)
 8000cf0:	f002 fbc4 	bl	800347c <HAL_UART_Transmit>
			HAL_MAX_DELAY);
			return;
 8000cf4:	e0a9      	b.n	8000e4a <handleErase+0x1c2>
		}
		HAL_FLASH_Unlock();
 8000cf6:	f000 fffd 	bl	8001cf4 <HAL_FLASH_Unlock>

		FLASH_EraseInitTypeDef eraseInit;
		uint32_t sectorError;

		eraseInit.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	60bb      	str	r3, [r7, #8]
		eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61bb      	str	r3, [r7, #24]
		eraseInit.Sector = FLASH_SECTOR_0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
		eraseInit.NbSectors = 8;
 8000d06:	2308      	movs	r3, #8
 8000d08:	617b      	str	r3, [r7, #20]

		response[0] = ACK;
 8000d0a:	2379      	movs	r3, #121	@ 0x79
 8000d0c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
		HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000d10:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000d14:	f04f 33ff 	mov.w	r3, #4294967295
 8000d18:	2201      	movs	r2, #1
 8000d1a:	484e      	ldr	r0, [pc, #312]	@ (8000e54 <handleErase+0x1cc>)
 8000d1c:	f002 fbae 	bl	800347c <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		if (HAL_FLASHEx_Erase(&eraseInit, &sectorError) != HAL_OK) {
 8000d20:	1d3a      	adds	r2, r7, #4
 8000d22:	f107 0308 	add.w	r3, r7, #8
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f001 f995 	bl	8002058 <HAL_FLASHEx_Erase>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d00a      	beq.n	8000d4a <handleErase+0xc2>
			response[0] = NACK;
 8000d34:	231f      	movs	r3, #31
 8000d36:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000d3a:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d42:	2201      	movs	r2, #1
 8000d44:	4843      	ldr	r0, [pc, #268]	@ (8000e54 <handleErase+0x1cc>)
 8000d46:	f002 fb99 	bl	800347c <HAL_UART_Transmit>
			HAL_MAX_DELAY);
		}

		HAL_FLASH_Lock();
 8000d4a:	f000 fff5 	bl	8001d38 <HAL_FLASH_Lock>
		return;
 8000d4e:	e07c      	b.n	8000e4a <handleErase+0x1c2>
	}

	for (int i = 1; i <= N + 1; i++) {
 8000d50:	2301      	movs	r3, #1
 8000d52:	643b      	str	r3, [r7, #64]	@ 0x40
 8000d54:	e00d      	b.n	8000d72 <handleErase+0xea>
		calculatedCheckSum ^= messageBuffer[i + offset];
 8000d56:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000d5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d5c:	4413      	add	r3, r2
 8000d5e:	4a3c      	ldr	r2, [pc, #240]	@ (8000e50 <handleErase+0x1c8>)
 8000d60:	5cd2      	ldrb	r2, [r2, r3]
 8000d62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d66:	4053      	eors	r3, r2
 8000d68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	for (int i = 1; i <= N + 1; i++) {
 8000d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d6e:	3301      	adds	r3, #1
 8000d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8000d72:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000d76:	3301      	adds	r3, #1
 8000d78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	ddeb      	ble.n	8000d56 <handleErase+0xce>
	}
	receivedCheckSum = messageBuffer[N + 2 + offset];
 8000d7e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000d82:	1c9a      	adds	r2, r3, #2
 8000d84:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000d88:	4413      	add	r3, r2
 8000d8a:	4a31      	ldr	r2, [pc, #196]	@ (8000e50 <handleErase+0x1c8>)
 8000d8c:	5cd3      	ldrb	r3, [r2, r3]
 8000d8e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

	if (calculatedCheckSum != receivedCheckSum) {
 8000d92:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000d96:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d00b      	beq.n	8000db6 <handleErase+0x12e>
		response[0] = NACK;
 8000d9e:	231f      	movs	r3, #31
 8000da0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
		HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000da4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000da8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dac:	2201      	movs	r2, #1
 8000dae:	4829      	ldr	r0, [pc, #164]	@ (8000e54 <handleErase+0x1cc>)
 8000db0:	f002 fb64 	bl	800347c <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		return;
 8000db4:	e049      	b.n	8000e4a <handleErase+0x1c2>
	}

	HAL_FLASH_Unlock();
 8000db6:	f000 ff9d 	bl	8001cf4 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef eraseInit;
	uint32_t sectorError;

	eraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
	eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	633b      	str	r3, [r7, #48]	@ 0x30
	eraseInit.NbSectors = 1;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	for (int i = 1; i <= N + 1; i++) {
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000dca:	e02b      	b.n	8000e24 <handleErase+0x19c>
		uint8_t sectorNumber = messageBuffer[i + offset];
 8000dcc:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e50 <handleErase+0x1c8>)
 8000dd6:	5cd3      	ldrb	r3, [r2, r3]
 8000dd8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38

		if (sectorNumber > F401RE_NUMBEROFSECTOR)
 8000ddc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000de0:	2b07      	cmp	r3, #7
 8000de2:	d81b      	bhi.n	8000e1c <handleErase+0x194>
			continue;

		eraseInit.Sector = sectorNumber;
 8000de4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000de8:	62bb      	str	r3, [r7, #40]	@ 0x28

		if (HAL_FLASHEx_Erase(&eraseInit, &sectorError) != HAL_OK) {
 8000dea:	f107 021c 	add.w	r2, r7, #28
 8000dee:	f107 0320 	add.w	r3, r7, #32
 8000df2:	4611      	mov	r1, r2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f001 f92f 	bl	8002058 <HAL_FLASHEx_Erase>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00e      	beq.n	8000e1e <handleErase+0x196>
			response[0] = NACK;
 8000e00:	231f      	movs	r3, #31
 8000e02:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000e06:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4810      	ldr	r0, [pc, #64]	@ (8000e54 <handleErase+0x1cc>)
 8000e12:	f002 fb33 	bl	800347c <HAL_UART_Transmit>
			HAL_MAX_DELAY);
			HAL_FLASH_Lock();
 8000e16:	f000 ff8f 	bl	8001d38 <HAL_FLASH_Lock>
			return;
 8000e1a:	e016      	b.n	8000e4a <handleErase+0x1c2>
			continue;
 8000e1c:	bf00      	nop
	for (int i = 1; i <= N + 1; i++) {
 8000e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e20:	3301      	adds	r3, #1
 8000e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e24:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000e28:	3301      	adds	r3, #1
 8000e2a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	ddcd      	ble.n	8000dcc <handleErase+0x144>
		}
	}

	HAL_FLASH_Lock();
 8000e30:	f000 ff82 	bl	8001d38 <HAL_FLASH_Lock>

	response[0] = ACK;
 8000e34:	2379      	movs	r3, #121	@ 0x79
 8000e36:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000e3a:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e42:	2201      	movs	r2, #1
 8000e44:	4803      	ldr	r0, [pc, #12]	@ (8000e54 <handleErase+0x1cc>)
 8000e46:	f002 fb19 	bl	800347c <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 8000e4a:	3748      	adds	r7, #72	@ 0x48
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	200000f4 	.word	0x200000f4
 8000e54:	200000a8 	.word	0x200000a8

08000e58 <handleWrite_Protect_Unprotect>:

void handleWrite_Protect_Unprotect(void){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08a      	sub	sp, #40	@ 0x28
 8000e5c:	af00      	add	r7, sp, #0
	uint8_t response[1] = { 0 };
 8000e5e:	2300      	movs	r3, #0
 8000e60:	773b      	strb	r3, [r7, #28]
	uint8_t offset = 3;
 8000e62:	2303      	movs	r3, #3
 8000e64:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t numSectors = messageBuffer[offset] + 1;
 8000e68:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e6c:	4a37      	ldr	r2, [pc, #220]	@ (8000f4c <handleWrite_Protect_Unprotect+0xf4>)
 8000e6e:	5cd3      	ldrb	r3, [r2, r3]
 8000e70:	3301      	adds	r3, #1
 8000e72:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t *sectorCodes = (uint8_t*) &messageBuffer[offset + 1];
 8000e76:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	4a33      	ldr	r2, [pc, #204]	@ (8000f4c <handleWrite_Protect_Unprotect+0xf4>)
 8000e7e:	4413      	add	r3, r2
 8000e80:	623b      	str	r3, [r7, #32]

	HAL_FLASH_OB_Unlock();
 8000e82:	f000 ff69 	bl	8001d58 <HAL_FLASH_OB_Unlock>

	FLASH_OBProgramInitTypeDef obInit;
	HAL_FLASHEx_OBGetConfig(&obInit);
 8000e86:	463b      	mov	r3, r7
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f001 f9c1 	bl	8002210 <HAL_FLASHEx_OBGetConfig>

	obInit.OptionType = OPTIONBYTE_WRP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	603b      	str	r3, [r7, #0]
	obInit.WRPSector = 0xFF;  // All sector unprotect
 8000e92:	23ff      	movs	r3, #255	@ 0xff
 8000e94:	60bb      	str	r3, [r7, #8]
	obInit.WRPState = OB_WRPSTATE_DISABLE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	607b      	str	r3, [r7, #4]
	HAL_FLASHEx_OBProgram(&obInit);
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f001 f949 	bl	8002134 <HAL_FLASHEx_OBProgram>

	uint8_t wrpMask = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	for (uint8_t i = 0; i < numSectors; i++) {
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000eae:	e018      	b.n	8000ee2 <handleWrite_Protect_Unprotect+0x8a>
		uint8_t sector = sectorCodes[i];
 8000eb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000eb4:	6a3a      	ldr	r2, [r7, #32]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	77fb      	strb	r3, [r7, #31]
		if (sector < 8) {
 8000ebc:	7ffb      	ldrb	r3, [r7, #31]
 8000ebe:	2b07      	cmp	r3, #7
 8000ec0:	d80a      	bhi.n	8000ed8 <handleWrite_Protect_Unprotect+0x80>
			wrpMask |= (1 << sector);
 8000ec2:	7ffb      	ldrb	r3, [r7, #31]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	b25a      	sxtb	r2, r3
 8000ecc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	b25b      	sxtb	r3, r3
 8000ed4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	for (uint8_t i = 0; i < numSectors; i++) {
 8000ed8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000edc:	3301      	adds	r3, #1
 8000ede:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000ee2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000ee6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d3e0      	bcc.n	8000eb0 <handleWrite_Protect_Unprotect+0x58>
		}
	}

	if (wrpMask > 0) {
 8000eee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d01a      	beq.n	8000f2c <handleWrite_Protect_Unprotect+0xd4>
		obInit.OptionType = OPTIONBYTE_WRP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	603b      	str	r3, [r7, #0]
		obInit.WRPSector = wrpMask;
 8000efa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000efe:	60bb      	str	r3, [r7, #8]
		obInit.WRPState = OB_WRPSTATE_ENABLE;
 8000f00:	2301      	movs	r3, #1
 8000f02:	607b      	str	r3, [r7, #4]

		if (HAL_FLASHEx_OBProgram(&obInit) != HAL_OK) {
 8000f04:	463b      	mov	r3, r7
 8000f06:	4618      	mov	r0, r3
 8000f08:	f001 f914 	bl	8002134 <HAL_FLASHEx_OBProgram>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d00c      	beq.n	8000f2c <handleWrite_Protect_Unprotect+0xd4>
			response[0] = NACK;
 8000f12:	231f      	movs	r3, #31
 8000f14:	773b      	strb	r3, [r7, #28]
			HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000f16:	f107 011c 	add.w	r1, r7, #28
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	2201      	movs	r2, #1
 8000f20:	480b      	ldr	r0, [pc, #44]	@ (8000f50 <handleWrite_Protect_Unprotect+0xf8>)
 8000f22:	f002 faab 	bl	800347c <HAL_UART_Transmit>
			HAL_MAX_DELAY);
			HAL_FLASH_OB_Lock();
 8000f26:	f000 ff33 	bl	8001d90 <HAL_FLASH_OB_Lock>
 8000f2a:	e00b      	b.n	8000f44 <handleWrite_Protect_Unprotect+0xec>
			return;
		}
	}

	response[0] = ACK;
 8000f2c:	2379      	movs	r3, #121	@ 0x79
 8000f2e:	773b      	strb	r3, [r7, #28]
	HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000f30:	f107 011c 	add.w	r1, r7, #28
 8000f34:	f04f 33ff 	mov.w	r3, #4294967295
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <handleWrite_Protect_Unprotect+0xf8>)
 8000f3c:	f002 fa9e 	bl	800347c <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	HAL_FLASH_OB_Launch();
 8000f40:	f000 ff36 	bl	8001db0 <HAL_FLASH_OB_Launch>

}
 8000f44:	3728      	adds	r7, #40	@ 0x28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200000f4 	.word	0x200000f4
 8000f50:	200000a8 	.word	0x200000a8

08000f54 <handleReadOut_Protect_Unprotect>:

void handleReadOut_Protect_Unprotect(void){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
	uint8_t response[1] = { 0 };
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	773b      	strb	r3, [r7, #28]
	uint8_t offset = 3;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	77bb      	strb	r3, [r7, #30]
	uint8_t rdpLevel = 0xAA;
 8000f62:	23aa      	movs	r3, #170	@ 0xaa
 8000f64:	77fb      	strb	r3, [r7, #31]
	rdpLevel = messageBuffer[offset];
 8000f66:	7fbb      	ldrb	r3, [r7, #30]
 8000f68:	4a26      	ldr	r2, [pc, #152]	@ (8001004 <handleReadOut_Protect_Unprotect+0xb0>)
 8000f6a:	5cd3      	ldrb	r3, [r2, r3]
 8000f6c:	77fb      	strb	r3, [r7, #31]

	// CC gelmesini istemiyoruz. CC gelirse kartlar birdaha kullanılamıyor
	if (rdpLevel == 0xCC) {
 8000f6e:	7ffb      	ldrb	r3, [r7, #31]
 8000f70:	2bcc      	cmp	r3, #204	@ 0xcc
 8000f72:	d101      	bne.n	8000f78 <handleReadOut_Protect_Unprotect+0x24>
		rdpLevel = 0xAA;
 8000f74:	23aa      	movs	r3, #170	@ 0xaa
 8000f76:	77fb      	strb	r3, [r7, #31]
	}

	HAL_FLASH_OB_Unlock();
 8000f78:	f000 feee 	bl	8001d58 <HAL_FLASH_OB_Unlock>
	FLASH_OBProgramInitTypeDef obInit;
	HAL_FLASHEx_OBGetConfig(&obInit);
 8000f7c:	463b      	mov	r3, r7
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 f946 	bl	8002210 <HAL_FLASHEx_OBGetConfig>

	if (rdpLevel == 0xAA) {
 8000f84:	7ffb      	ldrb	r3, [r7, #31]
 8000f86:	2baa      	cmp	r3, #170	@ 0xaa
 8000f88:	d102      	bne.n	8000f90 <handleReadOut_Protect_Unprotect+0x3c>
		obInit.RDPLevel = OB_RDP_LEVEL0;
 8000f8a:	23aa      	movs	r3, #170	@ 0xaa
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	e016      	b.n	8000fbe <handleReadOut_Protect_Unprotect+0x6a>
	} else if (rdpLevel == 0xBB) {
 8000f90:	7ffb      	ldrb	r3, [r7, #31]
 8000f92:	2bbb      	cmp	r3, #187	@ 0xbb
 8000f94:	d102      	bne.n	8000f9c <handleReadOut_Protect_Unprotect+0x48>
		obInit.RDPLevel = OB_RDP_LEVEL1;
 8000f96:	2355      	movs	r3, #85	@ 0x55
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	e010      	b.n	8000fbe <handleReadOut_Protect_Unprotect+0x6a>
	} else if (rdpLevel == 0xCC) {
 8000f9c:	7ffb      	ldrb	r3, [r7, #31]
 8000f9e:	2bcc      	cmp	r3, #204	@ 0xcc
 8000fa0:	d102      	bne.n	8000fa8 <handleReadOut_Protect_Unprotect+0x54>
		obInit.RDPLevel = OB_RDP_LEVEL2;
 8000fa2:	23cc      	movs	r3, #204	@ 0xcc
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	e00a      	b.n	8000fbe <handleReadOut_Protect_Unprotect+0x6a>
	} else {
		response[0] = NACK;
 8000fa8:	231f      	movs	r3, #31
 8000faa:	773b      	strb	r3, [r7, #28]
		HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000fac:	f107 011c 	add.w	r1, r7, #28
 8000fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4814      	ldr	r0, [pc, #80]	@ (8001008 <handleReadOut_Protect_Unprotect+0xb4>)
 8000fb8:	f002 fa60 	bl	800347c <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		return;
 8000fbc:	e01f      	b.n	8000ffe <handleReadOut_Protect_Unprotect+0xaa>
	}

	if (HAL_FLASHEx_OBProgram(&obInit) != HAL_OK) {
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f8b7 	bl	8002134 <HAL_FLASHEx_OBProgram>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d00c      	beq.n	8000fe6 <handleReadOut_Protect_Unprotect+0x92>
		response[0] = NACK;
 8000fcc:	231f      	movs	r3, #31
 8000fce:	773b      	strb	r3, [r7, #28]
		HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000fd0:	f107 011c 	add.w	r1, r7, #28
 8000fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd8:	2201      	movs	r2, #1
 8000fda:	480b      	ldr	r0, [pc, #44]	@ (8001008 <handleReadOut_Protect_Unprotect+0xb4>)
 8000fdc:	f002 fa4e 	bl	800347c <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		HAL_FLASH_OB_Lock();
 8000fe0:	f000 fed6 	bl	8001d90 <HAL_FLASH_OB_Lock>
		return;
 8000fe4:	e00b      	b.n	8000ffe <handleReadOut_Protect_Unprotect+0xaa>
	}

	response[0] = ACK;
 8000fe6:	2379      	movs	r3, #121	@ 0x79
 8000fe8:	773b      	strb	r3, [r7, #28]
	HAL_UART_Transmit(UART_PORT, response, sizeof(response),
 8000fea:	f107 011c 	add.w	r1, r7, #28
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	4804      	ldr	r0, [pc, #16]	@ (8001008 <handleReadOut_Protect_Unprotect+0xb4>)
 8000ff6:	f002 fa41 	bl	800347c <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	HAL_FLASH_OB_Launch();
 8000ffa:	f000 fed9 	bl	8001db0 <HAL_FLASH_OB_Launch>

}
 8000ffe:	3720      	adds	r7, #32
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000f4 	.word	0x200000f4
 8001008:	200000a8 	.word	0x200000a8

0800100c <flashWrite>:

HAL_StatusTypeDef flashWrite(uint32_t address, uint8_t *data,
		uint32_t dataLength) {
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]


/* BYTE YAZMA İŞLEMİ */
	HAL_FLASH_Unlock();
 8001018:	f000 fe6c 	bl	8001cf4 <HAL_FLASH_Unlock>

	for (uint32_t i = 0; i < dataLength; i++) {
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e019      	b.n	8001056 <flashWrite+0x4a>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address + i, data[i])
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	18d1      	adds	r1, r2, r3
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2200      	movs	r2, #0
 8001034:	461c      	mov	r4, r3
 8001036:	4615      	mov	r5, r2
 8001038:	4622      	mov	r2, r4
 800103a:	462b      	mov	r3, r5
 800103c:	2000      	movs	r0, #0
 800103e:	f000 fe07 	bl	8001c50 <HAL_FLASH_Program>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d003      	beq.n	8001050 <flashWrite+0x44>
				!= HAL_OK) {
			HAL_FLASH_Lock();
 8001048:	f000 fe76 	bl	8001d38 <HAL_FLASH_Lock>
			return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e009      	b.n	8001064 <flashWrite+0x58>
	for (uint32_t i = 0; i < dataLength; i++) {
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	3301      	adds	r3, #1
 8001054:	617b      	str	r3, [r7, #20]
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	429a      	cmp	r2, r3
 800105c:	d3e1      	bcc.n	8001022 <flashWrite+0x16>
		}
	}
	HAL_FLASH_Lock();
 800105e:	f000 fe6b 	bl	8001d38 <HAL_FLASH_Lock>
	return HAL_OK;
 8001062:	2300      	movs	r3, #0
		}
	}

	HAL_FLASH_Lock();
	return status;    */
}
 8001064:	4618      	mov	r0, r3
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bdb0      	pop	{r4, r5, r7, pc}

0800106c <verifyAddress>:

uint8_t verifyAddress(uint32_t address) {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	if ((address >= FLASH_BASE && address <= FLASH_END)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800107a:	d303      	bcc.n	8001084 <verifyAddress+0x18>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <verifyAddress+0x3c>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d907      	bls.n	8001094 <verifyAddress+0x28>
			|| (address >= SRAM1_BASE && address <= SRAM1_END)) {
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800108a:	d305      	bcc.n	8001098 <verifyAddress+0x2c>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a07      	ldr	r2, [pc, #28]	@ (80010ac <verifyAddress+0x40>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d201      	bcs.n	8001098 <verifyAddress+0x2c>
		return 1;
 8001094:	2301      	movs	r3, #1
 8001096:	e000      	b.n	800109a <verifyAddress+0x2e>
	}

	return 0;
 8001098:	2300      	movs	r3, #0

}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	0807ffff 	.word	0x0807ffff
 80010ac:	2001c000 	.word	0x2001c000

080010b0 <handleResetOperation>:

void handleResetOperation(void) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	counterTest++;
 80010b4:	4b04      	ldr	r3, [pc, #16]	@ (80010c8 <handleResetOperation+0x18>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	3301      	adds	r3, #1
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	4b02      	ldr	r3, [pc, #8]	@ (80010c8 <handleResetOperation+0x18>)
 80010be:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_SystemReset();
 80010c0:	f000 fd23 	bl	8001b0a <HAL_NVIC_SystemReset>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000105 	.word	0x20000105

080010cc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80010d8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d013      	beq.n	800110c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80010e4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80010e8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80010ec:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00b      	beq.n	800110c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80010f4:	e000      	b.n	80010f8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80010f6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010f8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d0f9      	beq.n	80010f6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001102:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800110c:	687b      	ldr	r3, [r7, #4]
}
 800110e:	4618      	mov	r0, r3
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <_write>:
int _write(int file, char *ptr, int len);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 800111a:	b580      	push	{r7, lr}
 800111c:	b086      	sub	sp, #24
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
	int i=0;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
	for(i = 0; i<len; i++)
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	e009      	b.n	8001144 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	60ba      	str	r2, [r7, #8]
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ffc7 	bl	80010cc <ITM_SendChar>
	for(i = 0; i<len; i++)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	3301      	adds	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	429a      	cmp	r2, r3
 800114a:	dbf1      	blt.n	8001130 <_write+0x16>
	return len;
 800114c:	687b      	ldr	r3, [r7, #4]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <JumpToApp>:

void JumpToApp(uint32_t startAddress){
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]

	uint32_t APP_STACK_POINTER = *(__IO uint32_t*) startAddress;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	617b      	str	r3, [r7, #20]
	uint32_t APP_RESET_HANDLER = *(__IO uint32_t*) (startAddress + 4);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3304      	adds	r3, #4
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800116c:	b672      	cpsid	i
}
 800116e:	bf00      	nop

	__disable_irq();
	HAL_RCC_DeInit();
 8001170:	f002 f866 	bl	8003240 <HAL_RCC_DeInit>
	HAL_DeInit();
 8001174:	f000 fb28 	bl	80017c8 <HAL_DeInit>
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	f383 8808 	msr	MSP, r3
}
 8001182:	bf00      	nop
	__set_MSP(APP_STACK_POINTER);
	void (*AppResetHandler)(void);

	AppResetHandler = (void (*)(void)) APP_RESET_HANDLER;
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001188:	b662      	cpsie	i
}
 800118a:	bf00      	nop
	__enable_irq();
	AppResetHandler();
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4798      	blx	r3
	void (*AppResetHandler)(void);

	AppResetHandler = (void (*)(void))APP_RESET_HANDLER;
	AppResetHandler();
	*/
}
 8001190:	bf00      	nop
 8001192:	3718      	adds	r7, #24
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <uartSend>:

void uartSend(char *message){
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(UART_PORT, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff f81d 	bl	80001e0 <strlen>
 80011a6:	4603      	mov	r3, r0
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	4803      	ldr	r0, [pc, #12]	@ (80011c0 <uartSend+0x28>)
 80011b2:	f002 f963 	bl	800347c <HAL_UART_Transmit>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200000a8 	.word	0x200000a8

080011c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011c8:	f000 fadc 	bl	8001784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011cc:	f000 f834 	bl	8001238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d0:	f000 f8c8 	bl	8001364 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011d4:	f000 f89c 	bl	8001310 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rxChar, 1);
 80011d8:	2201      	movs	r2, #1
 80011da:	4910      	ldr	r1, [pc, #64]	@ (800121c <main+0x58>)
 80011dc:	4810      	ldr	r0, [pc, #64]	@ (8001220 <main+0x5c>)
 80011de:	f002 fa6f 	bl	80036c0 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(!HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin)){
 80011e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011e6:	480f      	ldr	r0, [pc, #60]	@ (8001224 <main+0x60>)
 80011e8:	f001 fb60 	bl	80028ac <HAL_GPIO_ReadPin>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d10a      	bne.n	8001208 <main+0x44>
		uartSend("going to app...\r\n");
 80011f2:	480d      	ldr	r0, [pc, #52]	@ (8001228 <main+0x64>)
 80011f4:	f7ff ffd0 	bl	8001198 <uartSend>
#ifdef PRINT_DEBUG
		printf("going to app...\r\n");
 80011f8:	480c      	ldr	r0, [pc, #48]	@ (800122c <main+0x68>)
 80011fa:	f003 fb1d 	bl	8004838 <puts>
#endif
		JumpToApp(gotoAddress);
 80011fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <main+0x6c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ffa7 	bl	8001156 <JumpToApp>
	}
	if(gotoAddressFlag){
 8001208:	4b0a      	ldr	r3, [pc, #40]	@ (8001234 <main+0x70>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0e8      	beq.n	80011e2 <main+0x1e>
		JumpToApp(gotoAddress);
 8001210:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <main+0x6c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ff9e 	bl	8001156 <JumpToApp>
	if(!HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin)){
 800121a:	e7e2      	b.n	80011e2 <main+0x1e>
 800121c:	200000f0 	.word	0x200000f0
 8001220:	200000a8 	.word	0x200000a8
 8001224:	40020800 	.word	0x40020800
 8001228:	08005560 	.word	0x08005560
 800122c:	08005574 	.word	0x08005574
 8001230:	20000000 	.word	0x20000000
 8001234:	20000106 	.word	0x20000106

08001238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b094      	sub	sp, #80	@ 0x50
 800123c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123e:	f107 0320 	add.w	r3, r7, #32
 8001242:	2230      	movs	r2, #48	@ 0x30
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f003 fbd6 	bl	80049f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	4b29      	ldr	r3, [pc, #164]	@ (8001308 <SystemClock_Config+0xd0>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001264:	4a28      	ldr	r2, [pc, #160]	@ (8001308 <SystemClock_Config+0xd0>)
 8001266:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800126a:	6413      	str	r3, [r2, #64]	@ 0x40
 800126c:	4b26      	ldr	r3, [pc, #152]	@ (8001308 <SystemClock_Config+0xd0>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001278:	2300      	movs	r3, #0
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	4b23      	ldr	r3, [pc, #140]	@ (800130c <SystemClock_Config+0xd4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001284:	4a21      	ldr	r2, [pc, #132]	@ (800130c <SystemClock_Config+0xd4>)
 8001286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <SystemClock_Config+0xd4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001298:	2302      	movs	r3, #2
 800129a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800129c:	2301      	movs	r3, #1
 800129e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012a0:	2310      	movs	r3, #16
 80012a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a4:	2302      	movs	r3, #2
 80012a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012a8:	2300      	movs	r3, #0
 80012aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012ac:	2310      	movs	r3, #16
 80012ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012b0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80012b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012b6:	2304      	movs	r3, #4
 80012b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012ba:	2307      	movs	r3, #7
 80012bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012be:	f107 0320 	add.w	r3, r7, #32
 80012c2:	4618      	mov	r0, r3
 80012c4:	f001 fb24 	bl	8002910 <HAL_RCC_OscConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012ce:	f000 f8dd 	bl	800148c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d2:	230f      	movs	r3, #15
 80012d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012d6:	2302      	movs	r3, #2
 80012d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012e8:	f107 030c 	add.w	r3, r7, #12
 80012ec:	2102      	movs	r1, #2
 80012ee:	4618      	mov	r0, r3
 80012f0:	f001 fd86 	bl	8002e00 <HAL_RCC_ClockConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012fa:	f000 f8c7 	bl	800148c <Error_Handler>
  }
}
 80012fe:	bf00      	nop
 8001300:	3750      	adds	r7, #80	@ 0x50
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40023800 	.word	0x40023800
 800130c:	40007000 	.word	0x40007000

08001310 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001316:	4a12      	ldr	r2, [pc, #72]	@ (8001360 <MX_USART2_UART_Init+0x50>)
 8001318:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800131a:	4b10      	ldr	r3, [pc, #64]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 800131c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001320:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800132e:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001334:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001336:	220c      	movs	r2, #12
 8001338:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001342:	2200      	movs	r2, #0
 8001344:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001348:	f002 f848 	bl	80033dc <HAL_UART_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001352:	f000 f89b 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200000a8 	.word	0x200000a8
 8001360:	40004400 	.word	0x40004400

08001364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <MX_GPIO_Init+0x98>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a1e      	ldr	r2, [pc, #120]	@ (80013fc <MX_GPIO_Init+0x98>)
 8001384:	f043 0304 	orr.w	r3, r3, #4
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <MX_GPIO_Init+0x98>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
 800139a:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <MX_GPIO_Init+0x98>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	4a17      	ldr	r2, [pc, #92]	@ (80013fc <MX_GPIO_Init+0x98>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a6:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <MX_GPIO_Init+0x98>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2120      	movs	r1, #32
 80013b6:	4812      	ldr	r0, [pc, #72]	@ (8001400 <MX_GPIO_Init+0x9c>)
 80013b8:	f001 fa90 	bl	80028dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 80013bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	4619      	mov	r1, r3
 80013d0:	480c      	ldr	r0, [pc, #48]	@ (8001404 <MX_GPIO_Init+0xa0>)
 80013d2:	f001 f8e7 	bl	80025a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80013d6:	2320      	movs	r3, #32
 80013d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e2:	2302      	movs	r3, #2
 80013e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	4619      	mov	r1, r3
 80013ec:	4804      	ldr	r0, [pc, #16]	@ (8001400 <MX_GPIO_Init+0x9c>)
 80013ee:	f001 f8d9 	bl	80025a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013f2:	bf00      	nop
 80013f4:	3720      	adds	r7, #32
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020000 	.word	0x40020000
 8001404:	40020800 	.word	0x40020800

08001408 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a18      	ldr	r2, [pc, #96]	@ (8001478 <HAL_UART_RxCpltCallback+0x70>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d124      	bne.n	8001464 <HAL_UART_RxCpltCallback+0x5c>
		if(bufferIndex < BUFFER_SIZE -1){
 800141a:	4b18      	ldr	r3, [pc, #96]	@ (800147c <HAL_UART_RxCpltCallback+0x74>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b0e      	cmp	r3, #14
 8001420:	d810      	bhi.n	8001444 <HAL_UART_RxCpltCallback+0x3c>
			messageBuffer[bufferIndex++] = rxChar;
 8001422:	4b16      	ldr	r3, [pc, #88]	@ (800147c <HAL_UART_RxCpltCallback+0x74>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	1c5a      	adds	r2, r3, #1
 8001428:	b2d1      	uxtb	r1, r2
 800142a:	4a14      	ldr	r2, [pc, #80]	@ (800147c <HAL_UART_RxCpltCallback+0x74>)
 800142c:	7011      	strb	r1, [r2, #0]
 800142e:	461a      	mov	r2, r3
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_UART_RxCpltCallback+0x78>)
 8001432:	7819      	ldrb	r1, [r3, #0]
 8001434:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <HAL_UART_RxCpltCallback+0x7c>)
 8001436:	5499      	strb	r1, [r3, r2]
			messageBuffer[bufferIndex] = '\0';
 8001438:	4b10      	ldr	r3, [pc, #64]	@ (800147c <HAL_UART_RxCpltCallback+0x74>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <HAL_UART_RxCpltCallback+0x7c>)
 8001440:	2100      	movs	r1, #0
 8001442:	5499      	strb	r1, [r3, r2]
		}
		if((messageBuffer[bufferIndex -2] == '\r') && (messageBuffer[bufferIndex -1] == '\n')){
 8001444:	4b0d      	ldr	r3, [pc, #52]	@ (800147c <HAL_UART_RxCpltCallback+0x74>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	3b02      	subs	r3, #2
 800144a:	4a0e      	ldr	r2, [pc, #56]	@ (8001484 <HAL_UART_RxCpltCallback+0x7c>)
 800144c:	5cd3      	ldrb	r3, [r2, r3]
 800144e:	2b0d      	cmp	r3, #13
 8001450:	d108      	bne.n	8001464 <HAL_UART_RxCpltCallback+0x5c>
 8001452:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <HAL_UART_RxCpltCallback+0x74>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3b01      	subs	r3, #1
 8001458:	4a0a      	ldr	r2, [pc, #40]	@ (8001484 <HAL_UART_RxCpltCallback+0x7c>)
 800145a:	5cd3      	ldrb	r3, [r2, r3]
 800145c:	2b0a      	cmp	r3, #10
 800145e:	d101      	bne.n	8001464 <HAL_UART_RxCpltCallback+0x5c>
			processBootloaderCommand();
 8001460:	f7ff f88e 	bl	8000580 <processBootloaderCommand>
		}
	}

	HAL_UART_Receive_IT(&huart2, &rxChar, 1);
 8001464:	2201      	movs	r2, #1
 8001466:	4906      	ldr	r1, [pc, #24]	@ (8001480 <HAL_UART_RxCpltCallback+0x78>)
 8001468:	4807      	ldr	r0, [pc, #28]	@ (8001488 <HAL_UART_RxCpltCallback+0x80>)
 800146a:	f002 f929 	bl	80036c0 <HAL_UART_Receive_IT>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40004400 	.word	0x40004400
 800147c:	20000104 	.word	0x20000104
 8001480:	200000f0 	.word	0x200000f0
 8001484:	200000f4 	.word	0x200000f4
 8001488:	200000a8 	.word	0x200000a8

0800148c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001490:	b672      	cpsid	i
}
 8001492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <Error_Handler+0x8>

08001498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <HAL_MspInit+0x4c>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a6:	4a0f      	ldr	r2, [pc, #60]	@ (80014e4 <HAL_MspInit+0x4c>)
 80014a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ae:	4b0d      	ldr	r3, [pc, #52]	@ (80014e4 <HAL_MspInit+0x4c>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	603b      	str	r3, [r7, #0]
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <HAL_MspInit+0x4c>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	4a08      	ldr	r2, [pc, #32]	@ (80014e4 <HAL_MspInit+0x4c>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_MspInit+0x4c>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014d6:	2007      	movs	r0, #7
 80014d8:	f000 fae2 	bl	8001aa0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40023800 	.word	0x40023800

080014e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08a      	sub	sp, #40	@ 0x28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a1d      	ldr	r2, [pc, #116]	@ (800157c <HAL_UART_MspInit+0x94>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d133      	bne.n	8001572 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <HAL_UART_MspInit+0x98>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	4a1b      	ldr	r2, [pc, #108]	@ (8001580 <HAL_UART_MspInit+0x98>)
 8001514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001518:	6413      	str	r3, [r2, #64]	@ 0x40
 800151a:	4b19      	ldr	r3, [pc, #100]	@ (8001580 <HAL_UART_MspInit+0x98>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_UART_MspInit+0x98>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	4a14      	ldr	r2, [pc, #80]	@ (8001580 <HAL_UART_MspInit+0x98>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6313      	str	r3, [r2, #48]	@ 0x30
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <HAL_UART_MspInit+0x98>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001542:	230c      	movs	r3, #12
 8001544:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001546:	2302      	movs	r3, #2
 8001548:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154e:	2303      	movs	r3, #3
 8001550:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001552:	2307      	movs	r3, #7
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4619      	mov	r1, r3
 800155c:	4809      	ldr	r0, [pc, #36]	@ (8001584 <HAL_UART_MspInit+0x9c>)
 800155e:	f001 f821 	bl	80025a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001562:	2200      	movs	r2, #0
 8001564:	2100      	movs	r1, #0
 8001566:	2026      	movs	r0, #38	@ 0x26
 8001568:	f000 faa5 	bl	8001ab6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800156c:	2026      	movs	r0, #38	@ 0x26
 800156e:	f000 fabe 	bl	8001aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001572:	bf00      	nop
 8001574:	3728      	adds	r7, #40	@ 0x28
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40004400 	.word	0x40004400
 8001580:	40023800 	.word	0x40023800
 8001584:	40020000 	.word	0x40020000

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <NMI_Handler+0x4>

08001590 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <MemManage_Handler+0x4>

080015a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <BusFault_Handler+0x4>

080015a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <UsageFault_Handler+0x4>

080015b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015de:	f000 f959 	bl	8001894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015ec:	4802      	ldr	r0, [pc, #8]	@ (80015f8 <USART2_IRQHandler+0x10>)
 80015ee:	f002 f88d 	bl	800370c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200000a8 	.word	0x200000a8

080015fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]
 800160c:	e00a      	b.n	8001624 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800160e:	f3af 8000 	nop.w
 8001612:	4601      	mov	r1, r0
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	1c5a      	adds	r2, r3, #1
 8001618:	60ba      	str	r2, [r7, #8]
 800161a:	b2ca      	uxtb	r2, r1
 800161c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	3301      	adds	r3, #1
 8001622:	617b      	str	r3, [r7, #20]
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	429a      	cmp	r2, r3
 800162a:	dbf0      	blt.n	800160e <_read+0x12>
  }

  return len;
 800162c:	687b      	ldr	r3, [r7, #4]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800165e:	605a      	str	r2, [r3, #4]
  return 0;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_isatty>:

int _isatty(int file)
{
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001676:	2301      	movs	r3, #1
}
 8001678:	4618      	mov	r0, r3
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a8:	4a14      	ldr	r2, [pc, #80]	@ (80016fc <_sbrk+0x5c>)
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <_sbrk+0x60>)
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b4:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d102      	bne.n	80016c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016bc:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <_sbrk+0x64>)
 80016be:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <_sbrk+0x68>)
 80016c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d207      	bcs.n	80016e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d0:	f003 f9e0 	bl	8004a94 <__errno>
 80016d4:	4603      	mov	r3, r0
 80016d6:	220c      	movs	r2, #12
 80016d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016da:	f04f 33ff 	mov.w	r3, #4294967295
 80016de:	e009      	b.n	80016f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e6:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <_sbrk+0x64>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	4a05      	ldr	r2, [pc, #20]	@ (8001704 <_sbrk+0x64>)
 80016f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20018000 	.word	0x20018000
 8001700:	00000400 	.word	0x00000400
 8001704:	20000108 	.word	0x20000108
 8001708:	20000260 	.word	0x20000260

0800170c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <SystemInit+0x20>)
 8001712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001716:	4a05      	ldr	r2, [pc, #20]	@ (800172c <SystemInit+0x20>)
 8001718:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800171c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001730:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001768 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001734:	f7ff ffea 	bl	800170c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001738:	480c      	ldr	r0, [pc, #48]	@ (800176c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800173a:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800173c:	4a0d      	ldr	r2, [pc, #52]	@ (8001774 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001750:	4c0a      	ldr	r4, [pc, #40]	@ (800177c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800175e:	f003 f99f 	bl	8004aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001762:	f7ff fd2f 	bl	80011c4 <main>
  bx  lr    
 8001766:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001768:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800176c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001770:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001774:	080055e4 	.word	0x080055e4
  ldr r2, =_sbss
 8001778:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800177c:	2000025c 	.word	0x2000025c

08001780 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001780:	e7fe      	b.n	8001780 <ADC_IRQHandler>
	...

08001784 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001788:	4b0e      	ldr	r3, [pc, #56]	@ (80017c4 <HAL_Init+0x40>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a0d      	ldr	r2, [pc, #52]	@ (80017c4 <HAL_Init+0x40>)
 800178e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001792:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001794:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_Init+0x40>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <HAL_Init+0x40>)
 800179a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800179e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a0:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <HAL_Init+0x40>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a07      	ldr	r2, [pc, #28]	@ (80017c4 <HAL_Init+0x40>)
 80017a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ac:	2003      	movs	r0, #3
 80017ae:	f000 f977 	bl	8001aa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 f83e 	bl	8001834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b8:	f7ff fe6e 	bl	8001498 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40023c00 	.word	0x40023c00

080017c8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80017cc:	4b11      	ldr	r3, [pc, #68]	@ (8001814 <HAL_DeInit+0x4c>)
 80017ce:	4a12      	ldr	r2, [pc, #72]	@ (8001818 <HAL_DeInit+0x50>)
 80017d0:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80017d2:	4b10      	ldr	r3, [pc, #64]	@ (8001814 <HAL_DeInit+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <HAL_DeInit+0x4c>)
 80017da:	4a10      	ldr	r2, [pc, #64]	@ (800181c <HAL_DeInit+0x54>)
 80017dc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <HAL_DeInit+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <HAL_DeInit+0x4c>)
 80017e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001820 <HAL_DeInit+0x58>)
 80017e8:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80017ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001814 <HAL_DeInit+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_DeInit+0x4c>)
 80017f2:	2280      	movs	r2, #128	@ 0x80
 80017f4:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80017f6:	4b07      	ldr	r3, [pc, #28]	@ (8001814 <HAL_DeInit+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80017fc:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <HAL_DeInit+0x4c>)
 80017fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001802:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001804:	4b03      	ldr	r3, [pc, #12]	@ (8001814 <HAL_DeInit+0x4c>)
 8001806:	2200      	movs	r2, #0
 8001808:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800180a:	f000 f80b 	bl	8001824 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40023800 	.word	0x40023800
 8001818:	10e2c80f 	.word	0x10e2c80f
 800181c:	00077931 	.word	0x00077931
 8001820:	0060109f 	.word	0x0060109f

08001824 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800183c:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <HAL_InitTick+0x54>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <HAL_InitTick+0x58>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4619      	mov	r1, r3
 8001846:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800184a:	fbb3 f3f1 	udiv	r3, r3, r1
 800184e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f95d 	bl	8001b12 <HAL_SYSTICK_Config>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e00e      	b.n	8001880 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b0f      	cmp	r3, #15
 8001866:	d80a      	bhi.n	800187e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001868:	2200      	movs	r2, #0
 800186a:	6879      	ldr	r1, [r7, #4]
 800186c:	f04f 30ff 	mov.w	r0, #4294967295
 8001870:	f000 f921 	bl	8001ab6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001874:	4a06      	ldr	r2, [pc, #24]	@ (8001890 <HAL_InitTick+0x5c>)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800187a:	2300      	movs	r3, #0
 800187c:	e000      	b.n	8001880 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000004 	.word	0x20000004
 800188c:	2000000c 	.word	0x2000000c
 8001890:	20000008 	.word	0x20000008

08001894 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <HAL_IncTick+0x20>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	461a      	mov	r2, r3
 800189e:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <HAL_IncTick+0x24>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <HAL_IncTick+0x24>)
 80018a6:	6013      	str	r3, [r2, #0]
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	2000000c 	.word	0x2000000c
 80018b8:	2000010c 	.word	0x2000010c

080018bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  return uwTick;
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <HAL_GetTick+0x14>)
 80018c2:	681b      	ldr	r3, [r3, #0]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	2000010c 	.word	0x2000010c

080018d4 <__NVIC_SetPriorityGrouping>:
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <__NVIC_SetPriorityGrouping+0x44>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018f0:	4013      	ands	r3, r2
 80018f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001906:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <__NVIC_SetPriorityGrouping+0x44>)
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	60d3      	str	r3, [r2, #12]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_GetPriorityGrouping>:
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001920:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <__NVIC_GetPriorityGrouping+0x18>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	0a1b      	lsrs	r3, r3, #8
 8001926:	f003 0307 	and.w	r3, r3, #7
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_EnableIRQ>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	2b00      	cmp	r3, #0
 8001948:	db0b      	blt.n	8001962 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	f003 021f 	and.w	r2, r3, #31
 8001950:	4907      	ldr	r1, [pc, #28]	@ (8001970 <__NVIC_EnableIRQ+0x38>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	095b      	lsrs	r3, r3, #5
 8001958:	2001      	movs	r0, #1
 800195a:	fa00 f202 	lsl.w	r2, r0, r2
 800195e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	e000e100 	.word	0xe000e100

08001974 <__NVIC_SetPriority>:
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	6039      	str	r1, [r7, #0]
 800197e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	2b00      	cmp	r3, #0
 8001986:	db0a      	blt.n	800199e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	490c      	ldr	r1, [pc, #48]	@ (80019c0 <__NVIC_SetPriority+0x4c>)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	0112      	lsls	r2, r2, #4
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	440b      	add	r3, r1
 8001998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800199c:	e00a      	b.n	80019b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4908      	ldr	r1, [pc, #32]	@ (80019c4 <__NVIC_SetPriority+0x50>)
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	f003 030f 	and.w	r3, r3, #15
 80019aa:	3b04      	subs	r3, #4
 80019ac:	0112      	lsls	r2, r2, #4
 80019ae:	b2d2      	uxtb	r2, r2
 80019b0:	440b      	add	r3, r1
 80019b2:	761a      	strb	r2, [r3, #24]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000e100 	.word	0xe000e100
 80019c4:	e000ed00 	.word	0xe000ed00

080019c8 <NVIC_EncodePriority>:
{
 80019c8:	b480      	push	{r7}
 80019ca:	b089      	sub	sp, #36	@ 0x24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	f1c3 0307 	rsb	r3, r3, #7
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	bf28      	it	cs
 80019e6:	2304      	movcs	r3, #4
 80019e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3304      	adds	r3, #4
 80019ee:	2b06      	cmp	r3, #6
 80019f0:	d902      	bls.n	80019f8 <NVIC_EncodePriority+0x30>
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	3b03      	subs	r3, #3
 80019f6:	e000      	b.n	80019fa <NVIC_EncodePriority+0x32>
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43da      	mvns	r2, r3
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	401a      	ands	r2, r3
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a10:	f04f 31ff 	mov.w	r1, #4294967295
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1a:	43d9      	mvns	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a20:	4313      	orrs	r3, r2
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3724      	adds	r7, #36	@ 0x24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
	...

08001a30 <__NVIC_SystemReset>:
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001a34:	f3bf 8f4f 	dsb	sy
}
 8001a38:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a3a:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <__NVIC_SystemReset+0x24>)
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a42:	4904      	ldr	r1, [pc, #16]	@ (8001a54 <__NVIC_SystemReset+0x24>)
 8001a44:	4b04      	ldr	r3, [pc, #16]	@ (8001a58 <__NVIC_SystemReset+0x28>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a4a:	f3bf 8f4f 	dsb	sy
}
 8001a4e:	bf00      	nop
    __NOP();
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <__NVIC_SystemReset+0x20>
 8001a54:	e000ed00 	.word	0xe000ed00
 8001a58:	05fa0004 	.word	0x05fa0004

08001a5c <SysTick_Config>:
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a6c:	d301      	bcc.n	8001a72 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e00f      	b.n	8001a92 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a72:	4a0a      	ldr	r2, [pc, #40]	@ (8001a9c <SysTick_Config+0x40>)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a80:	f7ff ff78 	bl	8001974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a84:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <SysTick_Config+0x40>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8a:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <SysTick_Config+0x40>)
 8001a8c:	2207      	movs	r2, #7
 8001a8e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	e000e010 	.word	0xe000e010

08001aa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ff13 	bl	80018d4 <__NVIC_SetPriorityGrouping>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4603      	mov	r3, r0
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac8:	f7ff ff28 	bl	800191c <__NVIC_GetPriorityGrouping>
 8001acc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	68b9      	ldr	r1, [r7, #8]
 8001ad2:	6978      	ldr	r0, [r7, #20]
 8001ad4:	f7ff ff78 	bl	80019c8 <NVIC_EncodePriority>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff47 	bl	8001974 <__NVIC_SetPriority>
}
 8001ae6:	bf00      	nop
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	4603      	mov	r3, r0
 8001af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff1b 	bl	8001938 <__NVIC_EnableIRQ>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001b0e:	f7ff ff8f 	bl	8001a30 <__NVIC_SystemReset>

08001b12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff ff9e 	bl	8001a5c <SysTick_Config>
 8001b20:	4603      	mov	r3, r0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b084      	sub	sp, #16
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b36:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b38:	f7ff fec0 	bl	80018bc <HAL_GetTick>
 8001b3c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d008      	beq.n	8001b5c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2280      	movs	r2, #128	@ 0x80
 8001b4e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e052      	b.n	8001c02 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0216 	bic.w	r2, r2, #22
 8001b6a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	695a      	ldr	r2, [r3, #20]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b7a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d103      	bne.n	8001b8c <HAL_DMA_Abort+0x62>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d007      	beq.n	8001b9c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0208 	bic.w	r2, r2, #8
 8001b9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f022 0201 	bic.w	r2, r2, #1
 8001baa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bac:	e013      	b.n	8001bd6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bae:	f7ff fe85 	bl	80018bc <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b05      	cmp	r3, #5
 8001bba:	d90c      	bls.n	8001bd6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e015      	b.n	8001c02 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1e4      	bne.n	8001bae <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be8:	223f      	movs	r2, #63	@ 0x3f
 8001bea:	409a      	lsls	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d004      	beq.n	8001c28 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2280      	movs	r2, #128	@ 0x80
 8001c22:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e00c      	b.n	8001c42 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2205      	movs	r2, #5
 8001c2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 0201 	bic.w	r2, r2, #1
 8001c3e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c5e:	4b23      	ldr	r3, [pc, #140]	@ (8001cec <HAL_FLASH_Program+0x9c>)
 8001c60:	7e1b      	ldrb	r3, [r3, #24]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d101      	bne.n	8001c6a <HAL_FLASH_Program+0x1a>
 8001c66:	2302      	movs	r3, #2
 8001c68:	e03b      	b.n	8001ce2 <HAL_FLASH_Program+0x92>
 8001c6a:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <HAL_FLASH_Program+0x9c>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c70:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c74:	f000 f8b0 	bl	8001dd8 <FLASH_WaitForLastOperation>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001c7c:	7dfb      	ldrb	r3, [r7, #23]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d12b      	bne.n	8001cda <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d105      	bne.n	8001c94 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001c88:	783b      	ldrb	r3, [r7, #0]
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	68b8      	ldr	r0, [r7, #8]
 8001c8e:	f000 f95b 	bl	8001f48 <FLASH_Program_Byte>
 8001c92:	e016      	b.n	8001cc2 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d105      	bne.n	8001ca6 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001c9a:	883b      	ldrh	r3, [r7, #0]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	68b8      	ldr	r0, [r7, #8]
 8001ca0:	f000 f92e 	bl	8001f00 <FLASH_Program_HalfWord>
 8001ca4:	e00d      	b.n	8001cc2 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d105      	bne.n	8001cb8 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	68b8      	ldr	r0, [r7, #8]
 8001cb2:	f000 f903 	bl	8001ebc <FLASH_Program_Word>
 8001cb6:	e004      	b.n	8001cc2 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001cb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cbc:	68b8      	ldr	r0, [r7, #8]
 8001cbe:	f000 f8cb 	bl	8001e58 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001cc2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001cc6:	f000 f887 	bl	8001dd8 <FLASH_WaitForLastOperation>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001cce:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <HAL_FLASH_Program+0xa0>)
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	4a07      	ldr	r2, [pc, #28]	@ (8001cf0 <HAL_FLASH_Program+0xa0>)
 8001cd4:	f023 0301 	bic.w	r3, r3, #1
 8001cd8:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001cda:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <HAL_FLASH_Program+0x9c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	761a      	strb	r2, [r3, #24]

  return status;
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000010 	.word	0x20000010
 8001cf0:	40023c00 	.word	0x40023c00

08001cf4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001d2c <HAL_FLASH_Unlock+0x38>)
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	da0b      	bge.n	8001d1e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001d06:	4b09      	ldr	r3, [pc, #36]	@ (8001d2c <HAL_FLASH_Unlock+0x38>)
 8001d08:	4a09      	ldr	r2, [pc, #36]	@ (8001d30 <HAL_FLASH_Unlock+0x3c>)
 8001d0a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001d0c:	4b07      	ldr	r3, [pc, #28]	@ (8001d2c <HAL_FLASH_Unlock+0x38>)
 8001d0e:	4a09      	ldr	r2, [pc, #36]	@ (8001d34 <HAL_FLASH_Unlock+0x40>)
 8001d10:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_FLASH_Unlock+0x38>)
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	da01      	bge.n	8001d1e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	40023c00 	.word	0x40023c00
 8001d30:	45670123 	.word	0x45670123
 8001d34:	cdef89ab 	.word	0xcdef89ab

08001d38 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001d3c:	4b05      	ldr	r3, [pc, #20]	@ (8001d54 <HAL_FLASH_Lock+0x1c>)
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <HAL_FLASH_Lock+0x1c>)
 8001d42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001d46:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	40023c00 	.word	0x40023c00

08001d58 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001d5c:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <HAL_FLASH_OB_Unlock+0x2c>)
 8001d5e:	695b      	ldr	r3, [r3, #20]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d007      	beq.n	8001d78 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001d68:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <HAL_FLASH_OB_Unlock+0x2c>)
 8001d6a:	4a07      	ldr	r2, [pc, #28]	@ (8001d88 <HAL_FLASH_OB_Unlock+0x30>)
 8001d6c:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001d6e:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <HAL_FLASH_OB_Unlock+0x2c>)
 8001d70:	4a06      	ldr	r2, [pc, #24]	@ (8001d8c <HAL_FLASH_OB_Unlock+0x34>)
 8001d72:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	e000      	b.n	8001d7a <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	40023c00 	.word	0x40023c00
 8001d88:	08192a3b 	.word	0x08192a3b
 8001d8c:	4c5d6e7f 	.word	0x4c5d6e7f

08001d90 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001d94:	4b05      	ldr	r3, [pc, #20]	@ (8001dac <HAL_FLASH_OB_Lock+0x1c>)
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	4a04      	ldr	r2, [pc, #16]	@ (8001dac <HAL_FLASH_OB_Lock+0x1c>)
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	40023c00 	.word	0x40023c00

08001db0 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8001db4:	4b07      	ldr	r3, [pc, #28]	@ (8001dd4 <HAL_FLASH_OB_Launch+0x24>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	4a06      	ldr	r2, [pc, #24]	@ (8001dd4 <HAL_FLASH_OB_Launch+0x24>)
 8001dbc:	f043 0302 	orr.w	r3, r3, #2
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 8001dc4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001dc8:	f000 f806 	bl	8001dd8 <FLASH_WaitForLastOperation>
 8001dcc:	4603      	mov	r3, r0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40023c14 	.word	0x40023c14

08001dd8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001de4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e50 <FLASH_WaitForLastOperation+0x78>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001dea:	f7ff fd67 	bl	80018bc <HAL_GetTick>
 8001dee:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001df0:	e010      	b.n	8001e14 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df8:	d00c      	beq.n	8001e14 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d007      	beq.n	8001e10 <FLASH_WaitForLastOperation+0x38>
 8001e00:	f7ff fd5c 	bl	80018bc <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d201      	bcs.n	8001e14 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e019      	b.n	8001e48 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001e14:	4b0f      	ldr	r3, [pc, #60]	@ (8001e54 <FLASH_WaitForLastOperation+0x7c>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1e8      	bne.n	8001df2 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001e20:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <FLASH_WaitForLastOperation+0x7c>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e2c:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <FLASH_WaitForLastOperation+0x7c>)
 8001e2e:	2201      	movs	r2, #1
 8001e30:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001e32:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <FLASH_WaitForLastOperation+0x7c>)
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001e3e:	f000 f8a5 	bl	8001f8c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e000      	b.n	8001e48 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001e46:	2300      	movs	r3, #0

}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20000010 	.word	0x20000010
 8001e54:	40023c00 	.word	0x40023c00

08001e58 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e64:	4b14      	ldr	r3, [pc, #80]	@ (8001eb8 <FLASH_Program_DoubleWord+0x60>)
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	4a13      	ldr	r2, [pc, #76]	@ (8001eb8 <FLASH_Program_DoubleWord+0x60>)
 8001e6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001e70:	4b11      	ldr	r3, [pc, #68]	@ (8001eb8 <FLASH_Program_DoubleWord+0x60>)
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	4a10      	ldr	r2, [pc, #64]	@ (8001eb8 <FLASH_Program_DoubleWord+0x60>)
 8001e76:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001e7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb8 <FLASH_Program_DoubleWord+0x60>)
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb8 <FLASH_Program_DoubleWord+0x60>)
 8001e82:	f043 0301 	orr.w	r3, r3, #1
 8001e86:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001e8e:	f3bf 8f6f 	isb	sy
}
 8001e92:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001e94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e98:	f04f 0200 	mov.w	r2, #0
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	000a      	movs	r2, r1
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	68f9      	ldr	r1, [r7, #12]
 8001ea6:	3104      	adds	r1, #4
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
}
 8001eac:	bf00      	nop
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	40023c00 	.word	0x40023c00

08001ebc <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <FLASH_Program_Word+0x40>)
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	4a0c      	ldr	r2, [pc, #48]	@ (8001efc <FLASH_Program_Word+0x40>)
 8001ecc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ed0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <FLASH_Program_Word+0x40>)
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	4a09      	ldr	r2, [pc, #36]	@ (8001efc <FLASH_Program_Word+0x40>)
 8001ed8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001edc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ede:	4b07      	ldr	r3, [pc, #28]	@ (8001efc <FLASH_Program_Word+0x40>)
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	4a06      	ldr	r2, [pc, #24]	@ (8001efc <FLASH_Program_Word+0x40>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	601a      	str	r2, [r3, #0]
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	40023c00 	.word	0x40023c00

08001f00 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f44 <FLASH_Program_HalfWord+0x44>)
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	4a0c      	ldr	r2, [pc, #48]	@ (8001f44 <FLASH_Program_HalfWord+0x44>)
 8001f12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001f18:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <FLASH_Program_HalfWord+0x44>)
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	4a09      	ldr	r2, [pc, #36]	@ (8001f44 <FLASH_Program_HalfWord+0x44>)
 8001f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f24:	4b07      	ldr	r3, [pc, #28]	@ (8001f44 <FLASH_Program_HalfWord+0x44>)
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	4a06      	ldr	r2, [pc, #24]	@ (8001f44 <FLASH_Program_HalfWord+0x44>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	887a      	ldrh	r2, [r7, #2]
 8001f34:	801a      	strh	r2, [r3, #0]
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40023c00 	.word	0x40023c00

08001f48 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <FLASH_Program_Byte+0x40>)
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	4a0b      	ldr	r2, [pc, #44]	@ (8001f88 <FLASH_Program_Byte+0x40>)
 8001f5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001f60:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <FLASH_Program_Byte+0x40>)
 8001f62:	4a09      	ldr	r2, [pc, #36]	@ (8001f88 <FLASH_Program_Byte+0x40>)
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <FLASH_Program_Byte+0x40>)
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	4a06      	ldr	r2, [pc, #24]	@ (8001f88 <FLASH_Program_Byte+0x40>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	78fa      	ldrb	r2, [r7, #3]
 8001f78:	701a      	strb	r2, [r3, #0]
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40023c00 	.word	0x40023c00

08001f8c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001f90:	4b2f      	ldr	r3, [pc, #188]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	f003 0310 	and.w	r3, r3, #16
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d008      	beq.n	8001fae <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001f9e:	69db      	ldr	r3, [r3, #28]
 8001fa0:	f043 0310 	orr.w	r3, r3, #16
 8001fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001fa6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001fa8:	4b29      	ldr	r3, [pc, #164]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001faa:	2210      	movs	r2, #16
 8001fac:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001fae:	4b28      	ldr	r3, [pc, #160]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	f003 0320 	and.w	r3, r3, #32
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d008      	beq.n	8001fcc <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001fba:	4b26      	ldr	r3, [pc, #152]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f043 0308 	orr.w	r3, r3, #8
 8001fc2:	4a24      	ldr	r2, [pc, #144]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001fc4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001fc6:	4b22      	ldr	r3, [pc, #136]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001fc8:	2220      	movs	r2, #32
 8001fca:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001fcc:	4b20      	ldr	r3, [pc, #128]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d008      	beq.n	8001fea <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	f043 0304 	orr.w	r3, r3, #4
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001fe2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001fe6:	2240      	movs	r2, #64	@ 0x40
 8001fe8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001fea:	4b19      	ldr	r3, [pc, #100]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d008      	beq.n	8002008 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001ff6:	4b17      	ldr	r3, [pc, #92]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	f043 0302 	orr.w	r3, r3, #2
 8001ffe:	4a15      	ldr	r2, [pc, #84]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8002000:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002002:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8002004:	2280      	movs	r2, #128	@ 0x80
 8002006:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002008:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d009      	beq.n	8002028 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002014:	4b0f      	ldr	r3, [pc, #60]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	4a0d      	ldr	r2, [pc, #52]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 800201e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002020:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8002022:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002026:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002028:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d008      	beq.n	8002046 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002034:	4b07      	ldr	r3, [pc, #28]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	f043 0320 	orr.w	r3, r3, #32
 800203c:	4a05      	ldr	r2, [pc, #20]	@ (8002054 <FLASH_SetErrorCode+0xc8>)
 800203e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <FLASH_SetErrorCode+0xc4>)
 8002042:	2202      	movs	r2, #2
 8002044:	60da      	str	r2, [r3, #12]
  }
}
 8002046:	bf00      	nop
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	40023c00 	.word	0x40023c00
 8002054:	20000010 	.word	0x20000010

08002058 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8002062:	2300      	movs	r3, #0
 8002064:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002066:	4b31      	ldr	r3, [pc, #196]	@ (800212c <HAL_FLASHEx_Erase+0xd4>)
 8002068:	7e1b      	ldrb	r3, [r3, #24]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d101      	bne.n	8002072 <HAL_FLASHEx_Erase+0x1a>
 800206e:	2302      	movs	r3, #2
 8002070:	e058      	b.n	8002124 <HAL_FLASHEx_Erase+0xcc>
 8002072:	4b2e      	ldr	r3, [pc, #184]	@ (800212c <HAL_FLASHEx_Erase+0xd4>)
 8002074:	2201      	movs	r2, #1
 8002076:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002078:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800207c:	f7ff feac 	bl	8001dd8 <FLASH_WaitForLastOperation>
 8002080:	4603      	mov	r3, r0
 8002082:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d148      	bne.n	800211c <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	f04f 32ff 	mov.w	r2, #4294967295
 8002090:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d115      	bne.n	80020c6 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4619      	mov	r1, r3
 80020a6:	4610      	mov	r0, r2
 80020a8:	f000 f8d6 	bl	8002258 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020ac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020b0:	f7ff fe92 	bl	8001dd8 <FLASH_WaitForLastOperation>
 80020b4:	4603      	mov	r3, r0
 80020b6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80020b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002130 <HAL_FLASHEx_Erase+0xd8>)
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002130 <HAL_FLASHEx_Erase+0xd8>)
 80020be:	f023 0304 	bic.w	r3, r3, #4
 80020c2:	6113      	str	r3, [r2, #16]
 80020c4:	e028      	b.n	8002118 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	e01c      	b.n	8002108 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	4619      	mov	r1, r3
 80020d6:	68b8      	ldr	r0, [r7, #8]
 80020d8:	f000 f8e2 	bl	80022a0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020dc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020e0:	f7ff fe7a 	bl	8001dd8 <FLASH_WaitForLastOperation>
 80020e4:	4603      	mov	r3, r0
 80020e6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <HAL_FLASHEx_Erase+0xd8>)
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	4a10      	ldr	r2, [pc, #64]	@ (8002130 <HAL_FLASHEx_Erase+0xd8>)
 80020ee:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80020f2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68ba      	ldr	r2, [r7, #8]
 80020fe:	601a      	str	r2, [r3, #0]
          break;
 8002100:	e00a      	b.n	8002118 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	3301      	adds	r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	68da      	ldr	r2, [r3, #12]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4413      	add	r3, r2
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	429a      	cmp	r2, r3
 8002116:	d3da      	bcc.n	80020ce <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002118:	f000 f9fe 	bl	8002518 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800211c:	4b03      	ldr	r3, [pc, #12]	@ (800212c <HAL_FLASHEx_Erase+0xd4>)
 800211e:	2200      	movs	r2, #0
 8002120:	761a      	strb	r2, [r3, #24]

  return status;
 8002122:	7bfb      	ldrb	r3, [r7, #15]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000010 	.word	0x20000010
 8002130:	40023c00 	.word	0x40023c00

08002134 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002140:	4b32      	ldr	r3, [pc, #200]	@ (800220c <HAL_FLASHEx_OBProgram+0xd8>)
 8002142:	7e1b      	ldrb	r3, [r3, #24]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <HAL_FLASHEx_OBProgram+0x18>
 8002148:	2302      	movs	r3, #2
 800214a:	e05b      	b.n	8002204 <HAL_FLASHEx_OBProgram+0xd0>
 800214c:	4b2f      	ldr	r3, [pc, #188]	@ (800220c <HAL_FLASHEx_OBProgram+0xd8>)
 800214e:	2201      	movs	r2, #1
 8002150:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	2b00      	cmp	r3, #0
 800215c:	d018      	beq.n	8002190 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d10a      	bne.n	800217c <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	4619      	mov	r1, r3
 8002170:	4610      	mov	r0, r2
 8002172:	f000 f8dd 	bl	8002330 <FLASH_OB_EnableWRP>
 8002176:	4603      	mov	r3, r0
 8002178:	73fb      	strb	r3, [r7, #15]
 800217a:	e009      	b.n	8002190 <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	4619      	mov	r1, r3
 8002186:	4610      	mov	r0, r2
 8002188:	f000 f8f4 	bl	8002374 <FLASH_OB_DisableWRP>
 800218c:	4603      	mov	r3, r0
 800218e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d007      	beq.n	80021ac <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 f906 	bl	80023b4 <FLASH_OB_RDP_LevelConfig>
 80021a8:	4603      	mov	r3, r0
 80021aa:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d013      	beq.n	80021e0 <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	7e1b      	ldrb	r3, [r3, #24]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NO_RST,
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 80021c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021ca:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 80021d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	461a      	mov	r2, r3
 80021d8:	f000 f906 	bl	80023e8 <FLASH_OB_UserConfig>
 80021dc:	4603      	mov	r3, r0
 80021de:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d007      	beq.n	80021fc <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	4618      	mov	r0, r3
 80021f4:	f000 f926 	bl	8002444 <FLASH_OB_BOR_LevelConfig>
 80021f8:	4603      	mov	r3, r0
 80021fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021fc:	4b03      	ldr	r3, [pc, #12]	@ (800220c <HAL_FLASHEx_OBProgram+0xd8>)
 80021fe:	2200      	movs	r2, #0
 8002200:	761a      	strb	r2, [r3, #24]

  return status;
 8002202:	7bfb      	ldrb	r3, [r7, #15]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000010 	.word	0x20000010

08002210 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	220f      	movs	r2, #15
 800221c:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800221e:	f000 f93f 	bl	80024a0 <FLASH_OB_GetWRP>
 8002222:	4603      	mov	r3, r0
 8002224:	461a      	mov	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 800222a:	f000 f945 	bl	80024b8 <FLASH_OB_GetRDP>
 800222e:	4603      	mov	r3, r0
 8002230:	461a      	mov	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8002236:	f000 f923 	bl	8002480 <FLASH_OB_GetUser>
 800223a:	4603      	mov	r3, r0
 800223c:	461a      	mov	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8002242:	f000 f959 	bl	80024f8 <FLASH_OB_GetBOR>
 8002246:	4603      	mov	r3, r0
 8002248:	461a      	mov	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	615a      	str	r2, [r3, #20]
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	6039      	str	r1, [r7, #0]
 8002262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002264:	4b0d      	ldr	r3, [pc, #52]	@ (800229c <FLASH_MassErase+0x44>)
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	4a0c      	ldr	r2, [pc, #48]	@ (800229c <FLASH_MassErase+0x44>)
 800226a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800226e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002270:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <FLASH_MassErase+0x44>)
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	4a09      	ldr	r2, [pc, #36]	@ (800229c <FLASH_MassErase+0x44>)
 8002276:	f043 0304 	orr.w	r3, r3, #4
 800227a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800227c:	4b07      	ldr	r3, [pc, #28]	@ (800229c <FLASH_MassErase+0x44>)
 800227e:	691a      	ldr	r2, [r3, #16]
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	021b      	lsls	r3, r3, #8
 8002284:	4313      	orrs	r3, r2
 8002286:	4a05      	ldr	r2, [pc, #20]	@ (800229c <FLASH_MassErase+0x44>)
 8002288:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800228c:	6113      	str	r3, [r2, #16]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40023c00 	.word	0x40023c00

080022a0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d102      	bne.n	80022bc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	e010      	b.n	80022de <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80022bc:	78fb      	ldrb	r3, [r7, #3]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d103      	bne.n	80022ca <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80022c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	e009      	b.n	80022de <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80022ca:	78fb      	ldrb	r3, [r7, #3]
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d103      	bne.n	80022d8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80022d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	e002      	b.n	80022de <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80022d8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022dc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022de:	4b13      	ldr	r3, [pc, #76]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	4a12      	ldr	r2, [pc, #72]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 80022e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80022ea:	4b10      	ldr	r3, [pc, #64]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 80022ec:	691a      	ldr	r2, [r3, #16]
 80022ee:	490f      	ldr	r1, [pc, #60]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80022f6:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	4a0c      	ldr	r2, [pc, #48]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 80022fc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002300:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 8002304:	691a      	ldr	r2, [r3, #16]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	4313      	orrs	r3, r2
 800230c:	4a07      	ldr	r2, [pc, #28]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 800230e:	f043 0302 	orr.w	r3, r3, #2
 8002312:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002314:	4b05      	ldr	r3, [pc, #20]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	4a04      	ldr	r2, [pc, #16]	@ (800232c <FLASH_Erase_Sector+0x8c>)
 800231a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231e:	6113      	str	r3, [r2, #16]
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	40023c00 	.word	0x40023c00

08002330 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800233a:	2300      	movs	r3, #0
 800233c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800233e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002342:	f7ff fd49 	bl	8001dd8 <FLASH_WaitForLastOperation>
 8002346:	4603      	mov	r3, r0
 8002348:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10a      	bne.n	8002366 <FLASH_OB_EnableWRP+0x36>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
 8002350:	4b07      	ldr	r3, [pc, #28]	@ (8002370 <FLASH_OB_EnableWRP+0x40>)
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	b29a      	uxth	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	b29b      	uxth	r3, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	b29b      	uxth	r3, r3
 800235e:	4904      	ldr	r1, [pc, #16]	@ (8002370 <FLASH_OB_EnableWRP+0x40>)
 8002360:	4013      	ands	r3, r2
 8002362:	b29b      	uxth	r3, r3
 8002364:	800b      	strh	r3, [r1, #0]
  }

  return status;
 8002366:	7bfb      	ldrb	r3, [r7, #15]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40023c16 	.word	0x40023c16

08002374 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002382:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002386:	f7ff fd27 	bl	8001dd8 <FLASH_WaitForLastOperation>
 800238a:	4603      	mov	r3, r0
 800238c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d108      	bne.n	80023a6 <FLASH_OB_DisableWRP+0x32>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
 8002394:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <FLASH_OB_DisableWRP+0x3c>)
 8002396:	881b      	ldrh	r3, [r3, #0]
 8002398:	b29a      	uxth	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	b29b      	uxth	r3, r3
 800239e:	4904      	ldr	r1, [pc, #16]	@ (80023b0 <FLASH_OB_DisableWRP+0x3c>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	800b      	strh	r3, [r1, #0]
  }

  return status;
 80023a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40023c16 	.word	0x40023c16

080023b4 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80023c2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80023c6:	f7ff fd07 	bl	8001dd8 <FLASH_WaitForLastOperation>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d102      	bne.n	80023da <FLASH_OB_RDP_LevelConfig+0x26>
  {
    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
 80023d4:	4a03      	ldr	r2, [pc, #12]	@ (80023e4 <FLASH_OB_RDP_LevelConfig+0x30>)
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	7013      	strb	r3, [r2, #0]
  }

  return status;
 80023da:	7bfb      	ldrb	r3, [r7, #15]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40023c15 	.word	0x40023c15

080023e8 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	71fb      	strb	r3, [r7, #7]
 80023f2:	460b      	mov	r3, r1
 80023f4:	71bb      	strb	r3, [r7, #6]
 80023f6:	4613      	mov	r3, r2
 80023f8:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp;
  HAL_StatusTypeDef status = HAL_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80023fe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002402:	f7ff fce9 	bl	8001dd8 <FLASH_WaitForLastOperation>
 8002406:	4603      	mov	r3, r0
 8002408:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d111      	bne.n	8002434 <FLASH_OB_UserConfig+0x4c>
  {
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8002410:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <FLASH_OB_UserConfig+0x58>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	b2db      	uxtb	r3, r3
 8002416:	f003 031f 	and.w	r3, r3, #31
 800241a:	73bb      	strb	r3, [r7, #14]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
 800241c:	79ba      	ldrb	r2, [r7, #6]
 800241e:	7bbb      	ldrb	r3, [r7, #14]
 8002420:	4313      	orrs	r3, r2
 8002422:	b2da      	uxtb	r2, r3
 8002424:	797b      	ldrb	r3, [r7, #5]
 8002426:	4313      	orrs	r3, r2
 8002428:	b2da      	uxtb	r2, r3
 800242a:	4905      	ldr	r1, [pc, #20]	@ (8002440 <FLASH_OB_UserConfig+0x58>)
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	4313      	orrs	r3, r2
 8002430:	b2db      	uxtb	r3, r3
 8002432:	700b      	strb	r3, [r1, #0]
  }

  return status;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40023c14 	.word	0x40023c14

08002444 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 800244e:	4b0b      	ldr	r3, [pc, #44]	@ (800247c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	4a09      	ldr	r2, [pc, #36]	@ (800247c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002456:	f023 030c 	bic.w	r3, r3, #12
 800245a:	b2db      	uxtb	r3, r3
 800245c:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 800245e:	4b07      	ldr	r3, [pc, #28]	@ (800247c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b2da      	uxtb	r2, r3
 8002464:	4905      	ldr	r1, [pc, #20]	@ (800247c <FLASH_OB_BOR_LevelConfig+0x38>)
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	4313      	orrs	r3, r2
 800246a:	b2db      	uxtb	r3, r3
 800246c:	700b      	strb	r3, [r1, #0]

  return HAL_OK;
 800246e:	2300      	movs	r3, #0

}
 8002470:	4618      	mov	r0, r3
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40023c14 	.word	0x40023c14

08002480 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8002484:	4b05      	ldr	r3, [pc, #20]	@ (800249c <FLASH_OB_GetUser+0x1c>)
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	f023 031f 	bic.w	r3, r3, #31
 800248e:	b2db      	uxtb	r3, r3
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40023c00 	.word	0x40023c00

080024a0 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80024a4:	4b03      	ldr	r3, [pc, #12]	@ (80024b4 <FLASH_OB_GetWRP+0x14>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	b29b      	uxth	r3, r3
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	40023c16 	.word	0x40023c16

080024b8 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 80024be:	23aa      	movs	r3, #170	@ 0xaa
 80024c0:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <FLASH_OB_GetRDP+0x3c>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2bcc      	cmp	r3, #204	@ 0xcc
 80024ca:	d102      	bne.n	80024d2 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 80024cc:	23cc      	movs	r3, #204	@ 0xcc
 80024ce:	71fb      	strb	r3, [r7, #7]
 80024d0:	e009      	b.n	80024e6 <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 80024d2:	4b08      	ldr	r3, [pc, #32]	@ (80024f4 <FLASH_OB_GetRDP+0x3c>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2baa      	cmp	r3, #170	@ 0xaa
 80024da:	d102      	bne.n	80024e2 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 80024dc:	23aa      	movs	r3, #170	@ 0xaa
 80024de:	71fb      	strb	r3, [r7, #7]
 80024e0:	e001      	b.n	80024e6 <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 80024e2:	2355      	movs	r3, #85	@ 0x55
 80024e4:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 80024e6:	79fb      	ldrb	r3, [r7, #7]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	40023c15 	.word	0x40023c15

080024f8 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 80024fc:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <FLASH_OB_GetBOR+0x1c>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	b2db      	uxtb	r3, r3
 8002502:	f003 030c 	and.w	r3, r3, #12
 8002506:	b2db      	uxtb	r3, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	40023c14 	.word	0x40023c14

08002518 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800251c:	4b20      	ldr	r3, [pc, #128]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002524:	2b00      	cmp	r3, #0
 8002526:	d017      	beq.n	8002558 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002528:	4b1d      	ldr	r3, [pc, #116]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a1c      	ldr	r2, [pc, #112]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800252e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002532:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002534:	4b1a      	ldr	r3, [pc, #104]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a19      	ldr	r2, [pc, #100]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800253a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	4b17      	ldr	r3, [pc, #92]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a16      	ldr	r2, [pc, #88]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002546:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800254a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800254c:	4b14      	ldr	r3, [pc, #80]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a13      	ldr	r2, [pc, #76]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002556:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002558:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002560:	2b00      	cmp	r3, #0
 8002562:	d017      	beq.n	8002594 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002564:	4b0e      	ldr	r3, [pc, #56]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800256a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800256e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0a      	ldr	r2, [pc, #40]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002576:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a07      	ldr	r2, [pc, #28]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 8002582:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002586:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002588:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a04      	ldr	r2, [pc, #16]	@ (80025a0 <FLASH_FlushCaches+0x88>)
 800258e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002592:	6013      	str	r3, [r2, #0]
  }
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40023c00 	.word	0x40023c00

080025a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b089      	sub	sp, #36	@ 0x24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	e159      	b.n	8002874 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025c0:	2201      	movs	r2, #1
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	4013      	ands	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	429a      	cmp	r2, r3
 80025da:	f040 8148 	bne.w	800286e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d005      	beq.n	80025f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d130      	bne.n	8002658 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2203      	movs	r2, #3
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800262c:	2201      	movs	r2, #1
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 0201 	and.w	r2, r3, #1
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4313      	orrs	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	2b03      	cmp	r3, #3
 8002662:	d017      	beq.n	8002694 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	2203      	movs	r2, #3
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d123      	bne.n	80026e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	08da      	lsrs	r2, r3, #3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3208      	adds	r2, #8
 80026a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	220f      	movs	r2, #15
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	08da      	lsrs	r2, r3, #3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	3208      	adds	r2, #8
 80026e2:	69b9      	ldr	r1, [r7, #24]
 80026e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	2203      	movs	r2, #3
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 0203 	and.w	r2, r3, #3
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80a2 	beq.w	800286e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]
 800272e:	4b57      	ldr	r3, [pc, #348]	@ (800288c <HAL_GPIO_Init+0x2e8>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002732:	4a56      	ldr	r2, [pc, #344]	@ (800288c <HAL_GPIO_Init+0x2e8>)
 8002734:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002738:	6453      	str	r3, [r2, #68]	@ 0x44
 800273a:	4b54      	ldr	r3, [pc, #336]	@ (800288c <HAL_GPIO_Init+0x2e8>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002746:	4a52      	ldr	r2, [pc, #328]	@ (8002890 <HAL_GPIO_Init+0x2ec>)
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	089b      	lsrs	r3, r3, #2
 800274c:	3302      	adds	r3, #2
 800274e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002752:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	220f      	movs	r2, #15
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4013      	ands	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a49      	ldr	r2, [pc, #292]	@ (8002894 <HAL_GPIO_Init+0x2f0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d019      	beq.n	80027a6 <HAL_GPIO_Init+0x202>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a48      	ldr	r2, [pc, #288]	@ (8002898 <HAL_GPIO_Init+0x2f4>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d013      	beq.n	80027a2 <HAL_GPIO_Init+0x1fe>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a47      	ldr	r2, [pc, #284]	@ (800289c <HAL_GPIO_Init+0x2f8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d00d      	beq.n	800279e <HAL_GPIO_Init+0x1fa>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a46      	ldr	r2, [pc, #280]	@ (80028a0 <HAL_GPIO_Init+0x2fc>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d007      	beq.n	800279a <HAL_GPIO_Init+0x1f6>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a45      	ldr	r2, [pc, #276]	@ (80028a4 <HAL_GPIO_Init+0x300>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d101      	bne.n	8002796 <HAL_GPIO_Init+0x1f2>
 8002792:	2304      	movs	r3, #4
 8002794:	e008      	b.n	80027a8 <HAL_GPIO_Init+0x204>
 8002796:	2307      	movs	r3, #7
 8002798:	e006      	b.n	80027a8 <HAL_GPIO_Init+0x204>
 800279a:	2303      	movs	r3, #3
 800279c:	e004      	b.n	80027a8 <HAL_GPIO_Init+0x204>
 800279e:	2302      	movs	r3, #2
 80027a0:	e002      	b.n	80027a8 <HAL_GPIO_Init+0x204>
 80027a2:	2301      	movs	r3, #1
 80027a4:	e000      	b.n	80027a8 <HAL_GPIO_Init+0x204>
 80027a6:	2300      	movs	r3, #0
 80027a8:	69fa      	ldr	r2, [r7, #28]
 80027aa:	f002 0203 	and.w	r2, r2, #3
 80027ae:	0092      	lsls	r2, r2, #2
 80027b0:	4093      	lsls	r3, r2
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027b8:	4935      	ldr	r1, [pc, #212]	@ (8002890 <HAL_GPIO_Init+0x2ec>)
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	089b      	lsrs	r3, r3, #2
 80027be:	3302      	adds	r3, #2
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027c6:	4b38      	ldr	r3, [pc, #224]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	43db      	mvns	r3, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	4013      	ands	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d003      	beq.n	80027ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027ea:	4a2f      	ldr	r2, [pc, #188]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027f0:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002814:	4a24      	ldr	r2, [pc, #144]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800281a:	4b23      	ldr	r3, [pc, #140]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	43db      	mvns	r3, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4013      	ands	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800283e:	4a1a      	ldr	r2, [pc, #104]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002844:	4b18      	ldr	r3, [pc, #96]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002868:	4a0f      	ldr	r2, [pc, #60]	@ (80028a8 <HAL_GPIO_Init+0x304>)
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3301      	adds	r3, #1
 8002872:	61fb      	str	r3, [r7, #28]
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	2b0f      	cmp	r3, #15
 8002878:	f67f aea2 	bls.w	80025c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	3724      	adds	r7, #36	@ 0x24
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800
 8002890:	40013800 	.word	0x40013800
 8002894:	40020000 	.word	0x40020000
 8002898:	40020400 	.word	0x40020400
 800289c:	40020800 	.word	0x40020800
 80028a0:	40020c00 	.word	0x40020c00
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40013c00 	.word	0x40013c00

080028ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	460b      	mov	r3, r1
 80028b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691a      	ldr	r2, [r3, #16]
 80028bc:	887b      	ldrh	r3, [r7, #2]
 80028be:	4013      	ands	r3, r2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d002      	beq.n	80028ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028c4:	2301      	movs	r3, #1
 80028c6:	73fb      	strb	r3, [r7, #15]
 80028c8:	e001      	b.n	80028ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ca:	2300      	movs	r3, #0
 80028cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	807b      	strh	r3, [r7, #2]
 80028e8:	4613      	mov	r3, r2
 80028ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028ec:	787b      	ldrb	r3, [r7, #1]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028f2:	887a      	ldrh	r2, [r7, #2]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028f8:	e003      	b.n	8002902 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028fa:	887b      	ldrh	r3, [r7, #2]
 80028fc:	041a      	lsls	r2, r3, #16
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	619a      	str	r2, [r3, #24]
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e267      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d075      	beq.n	8002a1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800292e:	4b88      	ldr	r3, [pc, #544]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	2b04      	cmp	r3, #4
 8002938:	d00c      	beq.n	8002954 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800293a:	4b85      	ldr	r3, [pc, #532]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002942:	2b08      	cmp	r3, #8
 8002944:	d112      	bne.n	800296c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002946:	4b82      	ldr	r3, [pc, #520]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800294e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002952:	d10b      	bne.n	800296c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002954:	4b7e      	ldr	r3, [pc, #504]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d05b      	beq.n	8002a18 <HAL_RCC_OscConfig+0x108>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d157      	bne.n	8002a18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e242      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002974:	d106      	bne.n	8002984 <HAL_RCC_OscConfig+0x74>
 8002976:	4b76      	ldr	r3, [pc, #472]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a75      	ldr	r2, [pc, #468]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 800297c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e01d      	b.n	80029c0 <HAL_RCC_OscConfig+0xb0>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800298c:	d10c      	bne.n	80029a8 <HAL_RCC_OscConfig+0x98>
 800298e:	4b70      	ldr	r3, [pc, #448]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a6f      	ldr	r2, [pc, #444]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002994:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	4b6d      	ldr	r3, [pc, #436]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a6c      	ldr	r2, [pc, #432]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e00b      	b.n	80029c0 <HAL_RCC_OscConfig+0xb0>
 80029a8:	4b69      	ldr	r3, [pc, #420]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a68      	ldr	r2, [pc, #416]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4b66      	ldr	r3, [pc, #408]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a65      	ldr	r2, [pc, #404]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d013      	beq.n	80029f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe ff78 	bl	80018bc <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7fe ff74 	bl	80018bc <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	@ 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e207      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCC_OscConfig+0xc0>
 80029ee:	e014      	b.n	8002a1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe ff64 	bl	80018bc <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f8:	f7fe ff60 	bl	80018bc <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b64      	cmp	r3, #100	@ 0x64
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e1f3      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0a:	4b51      	ldr	r3, [pc, #324]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0xe8>
 8002a16:	e000      	b.n	8002a1a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d063      	beq.n	8002aee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a26:	4b4a      	ldr	r3, [pc, #296]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a32:	4b47      	ldr	r3, [pc, #284]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d11c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a3e:	4b44      	ldr	r3, [pc, #272]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d116      	bne.n	8002a78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4a:	4b41      	ldr	r3, [pc, #260]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d005      	beq.n	8002a62 <HAL_RCC_OscConfig+0x152>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d001      	beq.n	8002a62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e1c7      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a62:	4b3b      	ldr	r3, [pc, #236]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4937      	ldr	r1, [pc, #220]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a76:	e03a      	b.n	8002aee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a80:	4b34      	ldr	r3, [pc, #208]	@ (8002b54 <HAL_RCC_OscConfig+0x244>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a86:	f7fe ff19 	bl	80018bc <HAL_GetTick>
 8002a8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a8e:	f7fe ff15 	bl	80018bc <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e1a8      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0f0      	beq.n	8002a8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aac:	4b28      	ldr	r3, [pc, #160]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4925      	ldr	r1, [pc, #148]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	600b      	str	r3, [r1, #0]
 8002ac0:	e015      	b.n	8002aee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ac2:	4b24      	ldr	r3, [pc, #144]	@ (8002b54 <HAL_RCC_OscConfig+0x244>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fef8 	bl	80018bc <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad0:	f7fe fef4 	bl	80018bc <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e187      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d036      	beq.n	8002b68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d016      	beq.n	8002b30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b02:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <HAL_RCC_OscConfig+0x248>)
 8002b04:	2201      	movs	r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b08:	f7fe fed8 	bl	80018bc <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b10:	f7fe fed4 	bl	80018bc <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e167      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <HAL_RCC_OscConfig+0x240>)
 8002b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0x200>
 8002b2e:	e01b      	b.n	8002b68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <HAL_RCC_OscConfig+0x248>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b36:	f7fe fec1 	bl	80018bc <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b3c:	e00e      	b.n	8002b5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b3e:	f7fe febd 	bl	80018bc <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d907      	bls.n	8002b5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e150      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
 8002b50:	40023800 	.word	0x40023800
 8002b54:	42470000 	.word	0x42470000
 8002b58:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b5c:	4b88      	ldr	r3, [pc, #544]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ea      	bne.n	8002b3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8097 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7a:	4b81      	ldr	r3, [pc, #516]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10f      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	4b7d      	ldr	r3, [pc, #500]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b96:	4b7a      	ldr	r3, [pc, #488]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba6:	4b77      	ldr	r3, [pc, #476]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d118      	bne.n	8002be4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb2:	4b74      	ldr	r3, [pc, #464]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a73      	ldr	r2, [pc, #460]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bbe:	f7fe fe7d 	bl	80018bc <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc6:	f7fe fe79 	bl	80018bc <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e10c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd8:	4b6a      	ldr	r3, [pc, #424]	@ (8002d84 <HAL_RCC_OscConfig+0x474>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d106      	bne.n	8002bfa <HAL_RCC_OscConfig+0x2ea>
 8002bec:	4b64      	ldr	r3, [pc, #400]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf0:	4a63      	ldr	r2, [pc, #396]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bf8:	e01c      	b.n	8002c34 <HAL_RCC_OscConfig+0x324>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x30c>
 8002c02:	4b5f      	ldr	r3, [pc, #380]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c06:	4a5e      	ldr	r2, [pc, #376]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c0e:	4b5c      	ldr	r3, [pc, #368]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c12:	4a5b      	ldr	r2, [pc, #364]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c1a:	e00b      	b.n	8002c34 <HAL_RCC_OscConfig+0x324>
 8002c1c:	4b58      	ldr	r3, [pc, #352]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c20:	4a57      	ldr	r2, [pc, #348]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c22:	f023 0301 	bic.w	r3, r3, #1
 8002c26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c28:	4b55      	ldr	r3, [pc, #340]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c2c:	4a54      	ldr	r2, [pc, #336]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c2e:	f023 0304 	bic.w	r3, r3, #4
 8002c32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d015      	beq.n	8002c68 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3c:	f7fe fe3e 	bl	80018bc <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c44:	f7fe fe3a 	bl	80018bc <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e0cb      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c5a:	4b49      	ldr	r3, [pc, #292]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0ee      	beq.n	8002c44 <HAL_RCC_OscConfig+0x334>
 8002c66:	e014      	b.n	8002c92 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c68:	f7fe fe28 	bl	80018bc <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c70:	f7fe fe24 	bl	80018bc <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e0b5      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c86:	4b3e      	ldr	r3, [pc, #248]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1ee      	bne.n	8002c70 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c92:	7dfb      	ldrb	r3, [r7, #23]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d105      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c98:	4b39      	ldr	r3, [pc, #228]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	4a38      	ldr	r2, [pc, #224]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002c9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 80a1 	beq.w	8002df0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cae:	4b34      	ldr	r3, [pc, #208]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d05c      	beq.n	8002d74 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d141      	bne.n	8002d46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc2:	4b31      	ldr	r3, [pc, #196]	@ (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fdf8 	bl	80018bc <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd0:	f7fe fdf4 	bl	80018bc <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e087      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ce2:	4b27      	ldr	r3, [pc, #156]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfc:	019b      	lsls	r3, r3, #6
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d04:	085b      	lsrs	r3, r3, #1
 8002d06:	3b01      	subs	r3, #1
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d10:	061b      	lsls	r3, r3, #24
 8002d12:	491b      	ldr	r1, [pc, #108]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d18:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1e:	f7fe fdcd 	bl	80018bc <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fe fdc9 	bl	80018bc <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e05c      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d38:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x416>
 8002d44:	e054      	b.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b10      	ldr	r3, [pc, #64]	@ (8002d88 <HAL_RCC_OscConfig+0x478>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe fdb6 	bl	80018bc <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d54:	f7fe fdb2 	bl	80018bc <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e045      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <HAL_RCC_OscConfig+0x470>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x444>
 8002d72:	e03d      	b.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d107      	bne.n	8002d8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e038      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40007000 	.word	0x40007000
 8002d88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dfc <HAL_RCC_OscConfig+0x4ec>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d028      	beq.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d121      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d11a      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d111      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd2:	085b      	lsrs	r3, r3, #1
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800

08002e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e0cc      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e14:	4b68      	ldr	r3, [pc, #416]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d90c      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e22:	4b65      	ldr	r3, [pc, #404]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	b2d2      	uxtb	r2, r2
 8002e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b63      	ldr	r3, [pc, #396]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0b8      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d020      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e54:	4b59      	ldr	r3, [pc, #356]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	4a58      	ldr	r2, [pc, #352]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d005      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e6c:	4b53      	ldr	r3, [pc, #332]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	4a52      	ldr	r2, [pc, #328]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e78:	4b50      	ldr	r3, [pc, #320]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	494d      	ldr	r1, [pc, #308]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d044      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	4b47      	ldr	r3, [pc, #284]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d119      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e07f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d003      	beq.n	8002ebe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d107      	bne.n	8002ece <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ebe:	4b3f      	ldr	r3, [pc, #252]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e06f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ece:	4b3b      	ldr	r3, [pc, #236]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e067      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ede:	4b37      	ldr	r3, [pc, #220]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f023 0203 	bic.w	r2, r3, #3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4934      	ldr	r1, [pc, #208]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ef0:	f7fe fce4 	bl	80018bc <HAL_GetTick>
 8002ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef6:	e00a      	b.n	8002f0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef8:	f7fe fce0 	bl	80018bc <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e04f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 020c 	and.w	r2, r3, #12
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d1eb      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f20:	4b25      	ldr	r3, [pc, #148]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d20c      	bcs.n	8002f48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b22      	ldr	r3, [pc, #136]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f36:	4b20      	ldr	r3, [pc, #128]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d001      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e032      	b.n	8002fae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f54:	4b19      	ldr	r3, [pc, #100]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4916      	ldr	r1, [pc, #88]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d009      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f72:	4b12      	ldr	r3, [pc, #72]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	490e      	ldr	r1, [pc, #56]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f86:	f000 f821 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	490a      	ldr	r1, [pc, #40]	@ (8002fc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f98:	5ccb      	ldrb	r3, [r1, r3]
 8002f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9e:	4a09      	ldr	r2, [pc, #36]	@ (8002fc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002fa2:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe fc44 	bl	8001834 <HAL_InitTick>

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023c00 	.word	0x40023c00
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	08005588 	.word	0x08005588
 8002fc4:	20000004 	.word	0x20000004
 8002fc8:	20000008 	.word	0x20000008

08002fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd0:	b094      	sub	sp, #80	@ 0x50
 8002fd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fe4:	4b79      	ldr	r3, [pc, #484]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d00d      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x40>
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	f200 80e1 	bhi.w	80031b8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x34>
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d003      	beq.n	8003006 <HAL_RCC_GetSysClockFreq+0x3a>
 8002ffe:	e0db      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003000:	4b73      	ldr	r3, [pc, #460]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003002:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003004:	e0db      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003006:	4b73      	ldr	r3, [pc, #460]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003008:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800300a:	e0d8      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800300c:	4b6f      	ldr	r3, [pc, #444]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003014:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003016:	4b6d      	ldr	r3, [pc, #436]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d063      	beq.n	80030ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003022:	4b6a      	ldr	r3, [pc, #424]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	099b      	lsrs	r3, r3, #6
 8003028:	2200      	movs	r2, #0
 800302a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800302c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800302e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003034:	633b      	str	r3, [r7, #48]	@ 0x30
 8003036:	2300      	movs	r3, #0
 8003038:	637b      	str	r3, [r7, #52]	@ 0x34
 800303a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800303e:	4622      	mov	r2, r4
 8003040:	462b      	mov	r3, r5
 8003042:	f04f 0000 	mov.w	r0, #0
 8003046:	f04f 0100 	mov.w	r1, #0
 800304a:	0159      	lsls	r1, r3, #5
 800304c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003050:	0150      	lsls	r0, r2, #5
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4621      	mov	r1, r4
 8003058:	1a51      	subs	r1, r2, r1
 800305a:	6139      	str	r1, [r7, #16]
 800305c:	4629      	mov	r1, r5
 800305e:	eb63 0301 	sbc.w	r3, r3, r1
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003070:	4659      	mov	r1, fp
 8003072:	018b      	lsls	r3, r1, #6
 8003074:	4651      	mov	r1, sl
 8003076:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800307a:	4651      	mov	r1, sl
 800307c:	018a      	lsls	r2, r1, #6
 800307e:	4651      	mov	r1, sl
 8003080:	ebb2 0801 	subs.w	r8, r2, r1
 8003084:	4659      	mov	r1, fp
 8003086:	eb63 0901 	sbc.w	r9, r3, r1
 800308a:	f04f 0200 	mov.w	r2, #0
 800308e:	f04f 0300 	mov.w	r3, #0
 8003092:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003096:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800309a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800309e:	4690      	mov	r8, r2
 80030a0:	4699      	mov	r9, r3
 80030a2:	4623      	mov	r3, r4
 80030a4:	eb18 0303 	adds.w	r3, r8, r3
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	462b      	mov	r3, r5
 80030ac:	eb49 0303 	adc.w	r3, r9, r3
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030be:	4629      	mov	r1, r5
 80030c0:	024b      	lsls	r3, r1, #9
 80030c2:	4621      	mov	r1, r4
 80030c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030c8:	4621      	mov	r1, r4
 80030ca:	024a      	lsls	r2, r1, #9
 80030cc:	4610      	mov	r0, r2
 80030ce:	4619      	mov	r1, r3
 80030d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030d2:	2200      	movs	r2, #0
 80030d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030dc:	f7fd f8d8 	bl	8000290 <__aeabi_uldivmod>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4613      	mov	r3, r2
 80030e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030e8:	e058      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030ea:	4b38      	ldr	r3, [pc, #224]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	099b      	lsrs	r3, r3, #6
 80030f0:	2200      	movs	r2, #0
 80030f2:	4618      	mov	r0, r3
 80030f4:	4611      	mov	r1, r2
 80030f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030fa:	623b      	str	r3, [r7, #32]
 80030fc:	2300      	movs	r3, #0
 80030fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003100:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003104:	4642      	mov	r2, r8
 8003106:	464b      	mov	r3, r9
 8003108:	f04f 0000 	mov.w	r0, #0
 800310c:	f04f 0100 	mov.w	r1, #0
 8003110:	0159      	lsls	r1, r3, #5
 8003112:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003116:	0150      	lsls	r0, r2, #5
 8003118:	4602      	mov	r2, r0
 800311a:	460b      	mov	r3, r1
 800311c:	4641      	mov	r1, r8
 800311e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003122:	4649      	mov	r1, r9
 8003124:	eb63 0b01 	sbc.w	fp, r3, r1
 8003128:	f04f 0200 	mov.w	r2, #0
 800312c:	f04f 0300 	mov.w	r3, #0
 8003130:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003134:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003138:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800313c:	ebb2 040a 	subs.w	r4, r2, sl
 8003140:	eb63 050b 	sbc.w	r5, r3, fp
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	00eb      	lsls	r3, r5, #3
 800314e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003152:	00e2      	lsls	r2, r4, #3
 8003154:	4614      	mov	r4, r2
 8003156:	461d      	mov	r5, r3
 8003158:	4643      	mov	r3, r8
 800315a:	18e3      	adds	r3, r4, r3
 800315c:	603b      	str	r3, [r7, #0]
 800315e:	464b      	mov	r3, r9
 8003160:	eb45 0303 	adc.w	r3, r5, r3
 8003164:	607b      	str	r3, [r7, #4]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	f04f 0300 	mov.w	r3, #0
 800316e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003172:	4629      	mov	r1, r5
 8003174:	028b      	lsls	r3, r1, #10
 8003176:	4621      	mov	r1, r4
 8003178:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800317c:	4621      	mov	r1, r4
 800317e:	028a      	lsls	r2, r1, #10
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003186:	2200      	movs	r2, #0
 8003188:	61bb      	str	r3, [r7, #24]
 800318a:	61fa      	str	r2, [r7, #28]
 800318c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003190:	f7fd f87e 	bl	8000290 <__aeabi_uldivmod>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4613      	mov	r3, r2
 800319a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x200>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	0c1b      	lsrs	r3, r3, #16
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80031ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031b6:	e002      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4b05      	ldr	r3, [pc, #20]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x204>)
 80031ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3750      	adds	r7, #80	@ 0x50
 80031c4:	46bd      	mov	sp, r7
 80031c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	007a1200 	.word	0x007a1200

080031d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031dc:	4b03      	ldr	r3, [pc, #12]	@ (80031ec <HAL_RCC_GetHCLKFreq+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	20000004 	.word	0x20000004

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031f4:	f7ff fff0 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b05      	ldr	r3, [pc, #20]	@ (8003210 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	0a9b      	lsrs	r3, r3, #10
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4903      	ldr	r1, [pc, #12]	@ (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40023800 	.word	0x40023800
 8003214:	08005598 	.word	0x08005598

08003218 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800321c:	f7ff ffdc 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b05      	ldr	r3, [pc, #20]	@ (8003238 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0b5b      	lsrs	r3, r3, #13
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4903      	ldr	r1, [pc, #12]	@ (800323c <HAL_RCC_GetPCLK2Freq+0x24>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	08005598 	.word	0x08005598

08003240 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003246:	f7fe fb39 	bl	80018bc <HAL_GetTick>
 800324a:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800324c:	4b5d      	ldr	r3, [pc, #372]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a5c      	ldr	r2, [pc, #368]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003258:	e008      	b.n	800326c <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325a:	f7fe fb2f 	bl	80018bc <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e0a7      	b.n	80033bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800326c:	4b55      	ldr	r3, [pc, #340]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0f0      	beq.n	800325a <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8003278:	4b52      	ldr	r3, [pc, #328]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a51      	ldr	r2, [pc, #324]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800327e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003282:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003284:	f7fe fb1a 	bl	80018bc <HAL_GetTick>
 8003288:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800328a:	4b4e      	ldr	r3, [pc, #312]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800328c:	2200      	movs	r2, #0
 800328e:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003292:	f7fe fb13 	bl	80018bc <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e089      	b.n	80033bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80032a8:	4b46      	ldr	r3, [pc, #280]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f003 030c 	and.w	r3, r3, #12
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1ee      	bne.n	8003292 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80032b4:	f7fe fb02 	bl	80018bc <HAL_GetTick>
 80032b8:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80032ba:	4b42      	ldr	r3, [pc, #264]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a41      	ldr	r2, [pc, #260]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 80032c0:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 80032c4:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032c8:	f7fe faf8 	bl	80018bc <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b64      	cmp	r3, #100	@ 0x64
 80032d4:	d901      	bls.n	80032da <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e070      	b.n	80033bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80032da:	4b3a      	ldr	r3, [pc, #232]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f0      	bne.n	80032c8 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80032e6:	f7fe fae9 	bl	80018bc <HAL_GetTick>
 80032ea:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80032ec:	4b35      	ldr	r3, [pc, #212]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a34      	ldr	r2, [pc, #208]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 80032f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032f6:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80032f8:	e008      	b.n	800330c <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fa:	f7fe fadf 	bl	80018bc <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e057      	b.n	80033bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800330c:	4b2d      	ldr	r3, [pc, #180]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1f0      	bne.n	80032fa <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003318:	f7fe fad0 	bl	80018bc <HAL_GetTick>
 800331c:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800331e:	4b29      	ldr	r3, [pc, #164]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a28      	ldr	r2, [pc, #160]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003324:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003328:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800332c:	f7fe fac6 	bl	80018bc <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e03e      	b.n	80033bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800333e:	4b21      	ldr	r3, [pc, #132]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f0      	bne.n	800332c <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800334a:	4b1e      	ldr	r3, [pc, #120]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800334c:	4a1e      	ldr	r2, [pc, #120]	@ (80033c8 <HAL_RCC_DeInit+0x188>)
 800334e:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8003350:	4b1c      	ldr	r3, [pc, #112]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003352:	4a1e      	ldr	r2, [pc, #120]	@ (80033cc <HAL_RCC_DeInit+0x18c>)
 8003354:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8003358:	4b1a      	ldr	r3, [pc, #104]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4a19      	ldr	r2, [pc, #100]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800335e:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8003362:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8003364:	4b17      	ldr	r3, [pc, #92]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4a16      	ldr	r2, [pc, #88]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800336a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800336e:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 8003370:	4b14      	ldr	r3, [pc, #80]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a13      	ldr	r2, [pc, #76]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003376:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 800337a:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800337c:	4b11      	ldr	r3, [pc, #68]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	4a10      	ldr	r2, [pc, #64]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003382:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003386:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003388:	4b0e      	ldr	r3, [pc, #56]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800338a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800338c:	4a0d      	ldr	r2, [pc, #52]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800338e:	f023 0301 	bic.w	r3, r3, #1
 8003392:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 8003396:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003398:	4a0a      	ldr	r2, [pc, #40]	@ (80033c4 <HAL_RCC_DeInit+0x184>)
 800339a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800339e:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80033a0:	4b0b      	ldr	r3, [pc, #44]	@ (80033d0 <HAL_RCC_DeInit+0x190>)
 80033a2:	4a0c      	ldr	r2, [pc, #48]	@ (80033d4 <HAL_RCC_DeInit+0x194>)
 80033a4:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033a6:	4b0c      	ldr	r3, [pc, #48]	@ (80033d8 <HAL_RCC_DeInit+0x198>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fe fa42 	bl	8001834 <HAL_InitTick>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e000      	b.n	80033bc <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 80033ba:	2300      	movs	r3, #0
  }
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40023800 	.word	0x40023800
 80033c8:	04003010 	.word	0x04003010
 80033cc:	20003000 	.word	0x20003000
 80033d0:	20000004 	.word	0x20000004
 80033d4:	00f42400 	.word	0x00f42400
 80033d8:	20000008 	.word	0x20000008

080033dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e042      	b.n	8003474 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d106      	bne.n	8003408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f7fe f870 	bl	80014e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2224      	movs	r2, #36	@ 0x24
 800340c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800341e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 fe6b 	bl	80040fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691a      	ldr	r2, [r3, #16]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695a      	ldr	r2, [r3, #20]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b08a      	sub	sp, #40	@ 0x28
 8003480:	af02      	add	r7, sp, #8
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	603b      	str	r3, [r7, #0]
 8003488:	4613      	mov	r3, r2
 800348a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b20      	cmp	r3, #32
 800349a:	d175      	bne.n	8003588 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d002      	beq.n	80034a8 <HAL_UART_Transmit+0x2c>
 80034a2:	88fb      	ldrh	r3, [r7, #6]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e06e      	b.n	800358a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2221      	movs	r2, #33	@ 0x21
 80034b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034ba:	f7fe f9ff 	bl	80018bc <HAL_GetTick>
 80034be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	88fa      	ldrh	r2, [r7, #6]
 80034c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	88fa      	ldrh	r2, [r7, #6]
 80034ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034d4:	d108      	bne.n	80034e8 <HAL_UART_Transmit+0x6c>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d104      	bne.n	80034e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80034de:	2300      	movs	r3, #0
 80034e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	61bb      	str	r3, [r7, #24]
 80034e6:	e003      	b.n	80034f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034f0:	e02e      	b.n	8003550 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2200      	movs	r2, #0
 80034fa:	2180      	movs	r1, #128	@ 0x80
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	f000 fbcf 	bl	8003ca0 <UART_WaitOnFlagUntilTimeout>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e03a      	b.n	800358a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10b      	bne.n	8003532 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003528:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	3302      	adds	r3, #2
 800352e:	61bb      	str	r3, [r7, #24]
 8003530:	e007      	b.n	8003542 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	781a      	ldrb	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	3301      	adds	r3, #1
 8003540:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003546:	b29b      	uxth	r3, r3
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1cb      	bne.n	80034f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2200      	movs	r2, #0
 8003562:	2140      	movs	r1, #64	@ 0x40
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f000 fb9b 	bl	8003ca0 <UART_WaitOnFlagUntilTimeout>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d005      	beq.n	800357c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e006      	b.n	800358a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003584:	2300      	movs	r3, #0
 8003586:	e000      	b.n	800358a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003588:	2302      	movs	r3, #2
  }
}
 800358a:	4618      	mov	r0, r3
 800358c:	3720      	adds	r7, #32
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b08a      	sub	sp, #40	@ 0x28
 8003596:	af02      	add	r7, sp, #8
 8003598:	60f8      	str	r0, [r7, #12]
 800359a:	60b9      	str	r1, [r7, #8]
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	4613      	mov	r3, r2
 80035a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b20      	cmp	r3, #32
 80035b0:	f040 8081 	bne.w	80036b6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d002      	beq.n	80035c0 <HAL_UART_Receive+0x2e>
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e079      	b.n	80036b8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2222      	movs	r2, #34	@ 0x22
 80035ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035d8:	f7fe f970 	bl	80018bc <HAL_GetTick>
 80035dc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	88fa      	ldrh	r2, [r7, #6]
 80035e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	88fa      	ldrh	r2, [r7, #6]
 80035e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035f2:	d108      	bne.n	8003606 <HAL_UART_Receive+0x74>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d104      	bne.n	8003606 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80035fc:	2300      	movs	r3, #0
 80035fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	61bb      	str	r3, [r7, #24]
 8003604:	e003      	b.n	800360e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800360a:	2300      	movs	r3, #0
 800360c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800360e:	e047      	b.n	80036a0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2200      	movs	r2, #0
 8003618:	2120      	movs	r1, #32
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fb40 	bl	8003ca0 <UART_WaitOnFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d005      	beq.n	8003632 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e042      	b.n	80036b8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10c      	bne.n	8003652 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	b29b      	uxth	r3, r3
 8003640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003644:	b29a      	uxth	r2, r3
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	3302      	adds	r3, #2
 800364e:	61bb      	str	r3, [r7, #24]
 8003650:	e01f      	b.n	8003692 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800365a:	d007      	beq.n	800366c <HAL_UART_Receive+0xda>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10a      	bne.n	800367a <HAL_UART_Receive+0xe8>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d106      	bne.n	800367a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	b2da      	uxtb	r2, r3
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	701a      	strb	r2, [r3, #0]
 8003678:	e008      	b.n	800368c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	b2db      	uxtb	r3, r3
 8003682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003686:	b2da      	uxtb	r2, r3
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	3301      	adds	r3, #1
 8003690:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003696:	b29b      	uxth	r3, r3
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1b2      	bne.n	8003610 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2220      	movs	r2, #32
 80036ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80036b2:	2300      	movs	r3, #0
 80036b4:	e000      	b.n	80036b8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80036b6:	2302      	movs	r3, #2
  }
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3720      	adds	r7, #32
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	4613      	mov	r3, r2
 80036cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b20      	cmp	r3, #32
 80036d8:	d112      	bne.n	8003700 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d002      	beq.n	80036e6 <HAL_UART_Receive_IT+0x26>
 80036e0:	88fb      	ldrh	r3, [r7, #6]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e00b      	b.n	8003702 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80036f0:	88fb      	ldrh	r3, [r7, #6]
 80036f2:	461a      	mov	r2, r3
 80036f4:	68b9      	ldr	r1, [r7, #8]
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 fb2b 	bl	8003d52 <UART_Start_Receive_IT>
 80036fc:	4603      	mov	r3, r0
 80036fe:	e000      	b.n	8003702 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
  }
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b0ba      	sub	sp, #232	@ 0xe8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003732:	2300      	movs	r3, #0
 8003734:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003738:	2300      	movs	r3, #0
 800373a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800373e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800374a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10f      	bne.n	8003772 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003756:	f003 0320 	and.w	r3, r3, #32
 800375a:	2b00      	cmp	r3, #0
 800375c:	d009      	beq.n	8003772 <HAL_UART_IRQHandler+0x66>
 800375e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003762:	f003 0320 	and.w	r3, r3, #32
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 fc07 	bl	8003f7e <UART_Receive_IT>
      return;
 8003770:	e273      	b.n	8003c5a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 80de 	beq.w	8003938 <HAL_UART_IRQHandler+0x22c>
 800377c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b00      	cmp	r3, #0
 8003786:	d106      	bne.n	8003796 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800378c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 80d1 	beq.w	8003938 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00b      	beq.n	80037ba <HAL_UART_IRQHandler+0xae>
 80037a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d005      	beq.n	80037ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b2:	f043 0201 	orr.w	r2, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00b      	beq.n	80037de <HAL_UART_IRQHandler+0xd2>
 80037c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	f043 0202 	orr.w	r2, r3, #2
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_UART_IRQHandler+0xf6>
 80037ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d005      	beq.n	8003802 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fa:	f043 0204 	orr.w	r2, r3, #4
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d011      	beq.n	8003832 <HAL_UART_IRQHandler+0x126>
 800380e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003812:	f003 0320 	and.w	r3, r3, #32
 8003816:	2b00      	cmp	r3, #0
 8003818:	d105      	bne.n	8003826 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800381a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d005      	beq.n	8003832 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382a:	f043 0208 	orr.w	r2, r3, #8
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003836:	2b00      	cmp	r3, #0
 8003838:	f000 820a 	beq.w	8003c50 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800383c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003840:	f003 0320 	and.w	r3, r3, #32
 8003844:	2b00      	cmp	r3, #0
 8003846:	d008      	beq.n	800385a <HAL_UART_IRQHandler+0x14e>
 8003848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800384c:	f003 0320 	and.w	r3, r3, #32
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 fb92 	bl	8003f7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003864:	2b40      	cmp	r3, #64	@ 0x40
 8003866:	bf0c      	ite	eq
 8003868:	2301      	moveq	r3, #1
 800386a:	2300      	movne	r3, #0
 800386c:	b2db      	uxtb	r3, r3
 800386e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d103      	bne.n	8003886 <HAL_UART_IRQHandler+0x17a>
 800387e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003882:	2b00      	cmp	r3, #0
 8003884:	d04f      	beq.n	8003926 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 fa9d 	bl	8003dc6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003896:	2b40      	cmp	r3, #64	@ 0x40
 8003898:	d141      	bne.n	800391e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	3314      	adds	r3, #20
 80038a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038a8:	e853 3f00 	ldrex	r3, [r3]
 80038ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80038b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	3314      	adds	r3, #20
 80038c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038d6:	e841 2300 	strex	r3, r2, [r1]
 80038da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1d9      	bne.n	800389a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d013      	beq.n	8003916 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f2:	4a8a      	ldr	r2, [pc, #552]	@ (8003b1c <HAL_UART_IRQHandler+0x410>)
 80038f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fe f985 	bl	8001c0a <HAL_DMA_Abort_IT>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d016      	beq.n	8003934 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800390a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003910:	4610      	mov	r0, r2
 8003912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003914:	e00e      	b.n	8003934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f9ac 	bl	8003c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800391c:	e00a      	b.n	8003934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f9a8 	bl	8003c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003924:	e006      	b.n	8003934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f9a4 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003932:	e18d      	b.n	8003c50 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003934:	bf00      	nop
    return;
 8003936:	e18b      	b.n	8003c50 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393c:	2b01      	cmp	r3, #1
 800393e:	f040 8167 	bne.w	8003c10 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003946:	f003 0310 	and.w	r3, r3, #16
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 8160 	beq.w	8003c10 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003954:	f003 0310 	and.w	r3, r3, #16
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 8159 	beq.w	8003c10 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	60bb      	str	r3, [r7, #8]
 8003972:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800397e:	2b40      	cmp	r3, #64	@ 0x40
 8003980:	f040 80ce 	bne.w	8003b20 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003990:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80a9 	beq.w	8003aec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800399e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039a2:	429a      	cmp	r2, r3
 80039a4:	f080 80a2 	bcs.w	8003aec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ba:	f000 8088 	beq.w	8003ace <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	330c      	adds	r3, #12
 80039c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039cc:	e853 3f00 	ldrex	r3, [r3]
 80039d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	330c      	adds	r3, #12
 80039e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80039ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039fa:	e841 2300 	strex	r3, r2, [r1]
 80039fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1d9      	bne.n	80039be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3314      	adds	r3, #20
 8003a10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a14:	e853 3f00 	ldrex	r3, [r3]
 8003a18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a1c:	f023 0301 	bic.w	r3, r3, #1
 8003a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	3314      	adds	r3, #20
 8003a2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a3a:	e841 2300 	strex	r3, r2, [r1]
 8003a3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1e1      	bne.n	8003a0a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3314      	adds	r3, #20
 8003a4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a50:	e853 3f00 	ldrex	r3, [r3]
 8003a54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3314      	adds	r3, #20
 8003a66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a72:	e841 2300 	strex	r3, r2, [r1]
 8003a76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1e3      	bne.n	8003a46 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2220      	movs	r2, #32
 8003a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	330c      	adds	r3, #12
 8003a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a96:	e853 3f00 	ldrex	r3, [r3]
 8003a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a9e:	f023 0310 	bic.w	r3, r3, #16
 8003aa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	330c      	adds	r3, #12
 8003aac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003ab0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003ab2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ab6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ab8:	e841 2300 	strex	r3, r2, [r1]
 8003abc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e3      	bne.n	8003a8c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fe f82e 	bl	8001b2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f8cf 	bl	8003c88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003aea:	e0b3      	b.n	8003c54 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003af0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003af4:	429a      	cmp	r2, r3
 8003af6:	f040 80ad 	bne.w	8003c54 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afe:	69db      	ldr	r3, [r3, #28]
 8003b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b04:	f040 80a6 	bne.w	8003c54 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b12:	4619      	mov	r1, r3
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f8b7 	bl	8003c88 <HAL_UARTEx_RxEventCallback>
      return;
 8003b1a:	e09b      	b.n	8003c54 <HAL_UART_IRQHandler+0x548>
 8003b1c:	08003e8d 	.word	0x08003e8d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 808e 	beq.w	8003c58 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003b3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 8089 	beq.w	8003c58 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	330c      	adds	r3, #12
 8003b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b50:	e853 3f00 	ldrex	r3, [r3]
 8003b54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	330c      	adds	r3, #12
 8003b66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b72:	e841 2300 	strex	r3, r2, [r1]
 8003b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1e3      	bne.n	8003b46 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3314      	adds	r3, #20
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	e853 3f00 	ldrex	r3, [r3]
 8003b8c:	623b      	str	r3, [r7, #32]
   return(result);
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	f023 0301 	bic.w	r3, r3, #1
 8003b94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	3314      	adds	r3, #20
 8003b9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003ba2:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e3      	bne.n	8003b7e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	330c      	adds	r3, #12
 8003bca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	e853 3f00 	ldrex	r3, [r3]
 8003bd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f023 0310 	bic.w	r3, r3, #16
 8003bda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	330c      	adds	r3, #12
 8003be4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003be8:	61fa      	str	r2, [r7, #28]
 8003bea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bec:	69b9      	ldr	r1, [r7, #24]
 8003bee:	69fa      	ldr	r2, [r7, #28]
 8003bf0:	e841 2300 	strex	r3, r2, [r1]
 8003bf4:	617b      	str	r3, [r7, #20]
   return(result);
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1e3      	bne.n	8003bc4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c06:	4619      	mov	r1, r3
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 f83d 	bl	8003c88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c0e:	e023      	b.n	8003c58 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d009      	beq.n	8003c30 <HAL_UART_IRQHandler+0x524>
 8003c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f940 	bl	8003eae <UART_Transmit_IT>
    return;
 8003c2e:	e014      	b.n	8003c5a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00e      	beq.n	8003c5a <HAL_UART_IRQHandler+0x54e>
 8003c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d008      	beq.n	8003c5a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f980 	bl	8003f4e <UART_EndTransmit_IT>
    return;
 8003c4e:	e004      	b.n	8003c5a <HAL_UART_IRQHandler+0x54e>
    return;
 8003c50:	bf00      	nop
 8003c52:	e002      	b.n	8003c5a <HAL_UART_IRQHandler+0x54e>
      return;
 8003c54:	bf00      	nop
 8003c56:	e000      	b.n	8003c5a <HAL_UART_IRQHandler+0x54e>
      return;
 8003c58:	bf00      	nop
  }
}
 8003c5a:	37e8      	adds	r7, #232	@ 0xe8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	4613      	mov	r3, r2
 8003cae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb0:	e03b      	b.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb8:	d037      	beq.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cba:	f7fd fdff 	bl	80018bc <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	6a3a      	ldr	r2, [r7, #32]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d302      	bcc.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d101      	bne.n	8003cd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e03a      	b.n	8003d4a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d023      	beq.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b80      	cmp	r3, #128	@ 0x80
 8003ce6:	d020      	beq.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	2b40      	cmp	r3, #64	@ 0x40
 8003cec:	d01d      	beq.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d116      	bne.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 f857 	bl	8003dc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2208      	movs	r2, #8
 8003d1c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e00f      	b.n	8003d4a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	4013      	ands	r3, r2
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	bf0c      	ite	eq
 8003d3a:	2301      	moveq	r3, #1
 8003d3c:	2300      	movne	r3, #0
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	461a      	mov	r2, r3
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d0b4      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b085      	sub	sp, #20
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	88fa      	ldrh	r2, [r7, #6]
 8003d6a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	88fa      	ldrh	r2, [r7, #6]
 8003d70:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2222      	movs	r2, #34	@ 0x22
 8003d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d96:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695a      	ldr	r2, [r3, #20]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
 8003da6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0220 	orr.w	r2, r2, #32
 8003db6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b095      	sub	sp, #84	@ 0x54
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	330c      	adds	r3, #12
 8003dd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	330c      	adds	r3, #12
 8003dec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dee:	643a      	str	r2, [r7, #64]	@ 0x40
 8003df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003df4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e5      	bne.n	8003dce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3314      	adds	r3, #20
 8003e08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	e853 3f00 	ldrex	r3, [r3]
 8003e10:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3314      	adds	r3, #20
 8003e20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e2a:	e841 2300 	strex	r3, r2, [r1]
 8003e2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1e5      	bne.n	8003e02 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d119      	bne.n	8003e72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f023 0310 	bic.w	r3, r3, #16
 8003e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	330c      	adds	r3, #12
 8003e5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e5e:	61ba      	str	r2, [r7, #24]
 8003e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e62:	6979      	ldr	r1, [r7, #20]
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	e841 2300 	strex	r3, r2, [r1]
 8003e6a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1e5      	bne.n	8003e3e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2220      	movs	r2, #32
 8003e76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e80:	bf00      	nop
 8003e82:	3754      	adds	r7, #84	@ 0x54
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff fee7 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b085      	sub	sp, #20
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b21      	cmp	r3, #33	@ 0x21
 8003ec0:	d13e      	bne.n	8003f40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eca:	d114      	bne.n	8003ef6 <UART_Transmit_IT+0x48>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d110      	bne.n	8003ef6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ee8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	1c9a      	adds	r2, r3, #2
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	621a      	str	r2, [r3, #32]
 8003ef4:	e008      	b.n	8003f08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	1c59      	adds	r1, r3, #1
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	6211      	str	r1, [r2, #32]
 8003f00:	781a      	ldrb	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	4619      	mov	r1, r3
 8003f16:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d10f      	bne.n	8003f3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68da      	ldr	r2, [r3, #12]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	e000      	b.n	8003f42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2220      	movs	r2, #32
 8003f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7ff fe76 	bl	8003c60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b08c      	sub	sp, #48	@ 0x30
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b22      	cmp	r3, #34	@ 0x22
 8003f98:	f040 80aa 	bne.w	80040f0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa4:	d115      	bne.n	8003fd2 <UART_Receive_IT+0x54>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d111      	bne.n	8003fd2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fca:	1c9a      	adds	r2, r3, #2
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fd0:	e024      	b.n	800401c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fe0:	d007      	beq.n	8003ff2 <UART_Receive_IT+0x74>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10a      	bne.n	8004000 <UART_Receive_IT+0x82>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffc:	701a      	strb	r2, [r3, #0]
 8003ffe:	e008      	b.n	8004012 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	b2db      	uxtb	r3, r3
 8004008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800400c:	b2da      	uxtb	r2, r3
 800400e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004010:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004020:	b29b      	uxth	r3, r3
 8004022:	3b01      	subs	r3, #1
 8004024:	b29b      	uxth	r3, r3
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	4619      	mov	r1, r3
 800402a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800402c:	2b00      	cmp	r3, #0
 800402e:	d15d      	bne.n	80040ec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68da      	ldr	r2, [r3, #12]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0220 	bic.w	r2, r2, #32
 800403e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68da      	ldr	r2, [r3, #12]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800404e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695a      	ldr	r2, [r3, #20]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0201 	bic.w	r2, r2, #1
 800405e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2220      	movs	r2, #32
 8004064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004072:	2b01      	cmp	r3, #1
 8004074:	d135      	bne.n	80040e2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	330c      	adds	r3, #12
 8004082:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	e853 3f00 	ldrex	r3, [r3]
 800408a:	613b      	str	r3, [r7, #16]
   return(result);
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f023 0310 	bic.w	r3, r3, #16
 8004092:	627b      	str	r3, [r7, #36]	@ 0x24
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	330c      	adds	r3, #12
 800409a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409c:	623a      	str	r2, [r7, #32]
 800409e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a0:	69f9      	ldr	r1, [r7, #28]
 80040a2:	6a3a      	ldr	r2, [r7, #32]
 80040a4:	e841 2300 	strex	r3, r2, [r1]
 80040a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1e5      	bne.n	800407c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0310 	and.w	r3, r3, #16
 80040ba:	2b10      	cmp	r3, #16
 80040bc:	d10a      	bne.n	80040d4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040d8:	4619      	mov	r1, r3
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff fdd4 	bl	8003c88 <HAL_UARTEx_RxEventCallback>
 80040e0:	e002      	b.n	80040e8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fd f990 	bl	8001408 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040e8:	2300      	movs	r3, #0
 80040ea:	e002      	b.n	80040f2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040ec:	2300      	movs	r3, #0
 80040ee:	e000      	b.n	80040f2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040f0:	2302      	movs	r3, #2
  }
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3730      	adds	r7, #48	@ 0x30
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
	...

080040fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004100:	b0c0      	sub	sp, #256	@ 0x100
 8004102:	af00      	add	r7, sp, #0
 8004104:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004118:	68d9      	ldr	r1, [r3, #12]
 800411a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	ea40 0301 	orr.w	r3, r0, r1
 8004124:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800412a:	689a      	ldr	r2, [r3, #8]
 800412c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	431a      	orrs	r2, r3
 8004134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	431a      	orrs	r2, r3
 800413c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004154:	f021 010c 	bic.w	r1, r1, #12
 8004158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004162:	430b      	orrs	r3, r1
 8004164:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004176:	6999      	ldr	r1, [r3, #24]
 8004178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	ea40 0301 	orr.w	r3, r0, r1
 8004182:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	4b8f      	ldr	r3, [pc, #572]	@ (80043c8 <UART_SetConfig+0x2cc>)
 800418c:	429a      	cmp	r2, r3
 800418e:	d005      	beq.n	800419c <UART_SetConfig+0xa0>
 8004190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	4b8d      	ldr	r3, [pc, #564]	@ (80043cc <UART_SetConfig+0x2d0>)
 8004198:	429a      	cmp	r2, r3
 800419a:	d104      	bne.n	80041a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800419c:	f7ff f83c 	bl	8003218 <HAL_RCC_GetPCLK2Freq>
 80041a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80041a4:	e003      	b.n	80041ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80041a6:	f7ff f823 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80041aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041b8:	f040 810c 	bne.w	80043d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041c0:	2200      	movs	r2, #0
 80041c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80041c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80041ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80041ce:	4622      	mov	r2, r4
 80041d0:	462b      	mov	r3, r5
 80041d2:	1891      	adds	r1, r2, r2
 80041d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80041d6:	415b      	adcs	r3, r3
 80041d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80041de:	4621      	mov	r1, r4
 80041e0:	eb12 0801 	adds.w	r8, r2, r1
 80041e4:	4629      	mov	r1, r5
 80041e6:	eb43 0901 	adc.w	r9, r3, r1
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	f04f 0300 	mov.w	r3, #0
 80041f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041fe:	4690      	mov	r8, r2
 8004200:	4699      	mov	r9, r3
 8004202:	4623      	mov	r3, r4
 8004204:	eb18 0303 	adds.w	r3, r8, r3
 8004208:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800420c:	462b      	mov	r3, r5
 800420e:	eb49 0303 	adc.w	r3, r9, r3
 8004212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004222:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004226:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800422a:	460b      	mov	r3, r1
 800422c:	18db      	adds	r3, r3, r3
 800422e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004230:	4613      	mov	r3, r2
 8004232:	eb42 0303 	adc.w	r3, r2, r3
 8004236:	657b      	str	r3, [r7, #84]	@ 0x54
 8004238:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800423c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004240:	f7fc f826 	bl	8000290 <__aeabi_uldivmod>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4b61      	ldr	r3, [pc, #388]	@ (80043d0 <UART_SetConfig+0x2d4>)
 800424a:	fba3 2302 	umull	r2, r3, r3, r2
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	011c      	lsls	r4, r3, #4
 8004252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004256:	2200      	movs	r2, #0
 8004258:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800425c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004260:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004264:	4642      	mov	r2, r8
 8004266:	464b      	mov	r3, r9
 8004268:	1891      	adds	r1, r2, r2
 800426a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800426c:	415b      	adcs	r3, r3
 800426e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004270:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004274:	4641      	mov	r1, r8
 8004276:	eb12 0a01 	adds.w	sl, r2, r1
 800427a:	4649      	mov	r1, r9
 800427c:	eb43 0b01 	adc.w	fp, r3, r1
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800428c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004290:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004294:	4692      	mov	sl, r2
 8004296:	469b      	mov	fp, r3
 8004298:	4643      	mov	r3, r8
 800429a:	eb1a 0303 	adds.w	r3, sl, r3
 800429e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042a2:	464b      	mov	r3, r9
 80042a4:	eb4b 0303 	adc.w	r3, fp, r3
 80042a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80042bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80042c0:	460b      	mov	r3, r1
 80042c2:	18db      	adds	r3, r3, r3
 80042c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80042c6:	4613      	mov	r3, r2
 80042c8:	eb42 0303 	adc.w	r3, r2, r3
 80042cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80042d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80042d6:	f7fb ffdb 	bl	8000290 <__aeabi_uldivmod>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4611      	mov	r1, r2
 80042e0:	4b3b      	ldr	r3, [pc, #236]	@ (80043d0 <UART_SetConfig+0x2d4>)
 80042e2:	fba3 2301 	umull	r2, r3, r3, r1
 80042e6:	095b      	lsrs	r3, r3, #5
 80042e8:	2264      	movs	r2, #100	@ 0x64
 80042ea:	fb02 f303 	mul.w	r3, r2, r3
 80042ee:	1acb      	subs	r3, r1, r3
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80042f6:	4b36      	ldr	r3, [pc, #216]	@ (80043d0 <UART_SetConfig+0x2d4>)
 80042f8:	fba3 2302 	umull	r2, r3, r3, r2
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004304:	441c      	add	r4, r3
 8004306:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800430a:	2200      	movs	r2, #0
 800430c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004310:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004314:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004318:	4642      	mov	r2, r8
 800431a:	464b      	mov	r3, r9
 800431c:	1891      	adds	r1, r2, r2
 800431e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004320:	415b      	adcs	r3, r3
 8004322:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004324:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004328:	4641      	mov	r1, r8
 800432a:	1851      	adds	r1, r2, r1
 800432c:	6339      	str	r1, [r7, #48]	@ 0x30
 800432e:	4649      	mov	r1, r9
 8004330:	414b      	adcs	r3, r1
 8004332:	637b      	str	r3, [r7, #52]	@ 0x34
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004340:	4659      	mov	r1, fp
 8004342:	00cb      	lsls	r3, r1, #3
 8004344:	4651      	mov	r1, sl
 8004346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800434a:	4651      	mov	r1, sl
 800434c:	00ca      	lsls	r2, r1, #3
 800434e:	4610      	mov	r0, r2
 8004350:	4619      	mov	r1, r3
 8004352:	4603      	mov	r3, r0
 8004354:	4642      	mov	r2, r8
 8004356:	189b      	adds	r3, r3, r2
 8004358:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800435c:	464b      	mov	r3, r9
 800435e:	460a      	mov	r2, r1
 8004360:	eb42 0303 	adc.w	r3, r2, r3
 8004364:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004374:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004378:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800437c:	460b      	mov	r3, r1
 800437e:	18db      	adds	r3, r3, r3
 8004380:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004382:	4613      	mov	r3, r2
 8004384:	eb42 0303 	adc.w	r3, r2, r3
 8004388:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800438a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800438e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004392:	f7fb ff7d 	bl	8000290 <__aeabi_uldivmod>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4b0d      	ldr	r3, [pc, #52]	@ (80043d0 <UART_SetConfig+0x2d4>)
 800439c:	fba3 1302 	umull	r1, r3, r3, r2
 80043a0:	095b      	lsrs	r3, r3, #5
 80043a2:	2164      	movs	r1, #100	@ 0x64
 80043a4:	fb01 f303 	mul.w	r3, r1, r3
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	3332      	adds	r3, #50	@ 0x32
 80043ae:	4a08      	ldr	r2, [pc, #32]	@ (80043d0 <UART_SetConfig+0x2d4>)
 80043b0:	fba2 2303 	umull	r2, r3, r2, r3
 80043b4:	095b      	lsrs	r3, r3, #5
 80043b6:	f003 0207 	and.w	r2, r3, #7
 80043ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4422      	add	r2, r4
 80043c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80043c4:	e106      	b.n	80045d4 <UART_SetConfig+0x4d8>
 80043c6:	bf00      	nop
 80043c8:	40011000 	.word	0x40011000
 80043cc:	40011400 	.word	0x40011400
 80043d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043d8:	2200      	movs	r2, #0
 80043da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80043e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80043e6:	4642      	mov	r2, r8
 80043e8:	464b      	mov	r3, r9
 80043ea:	1891      	adds	r1, r2, r2
 80043ec:	6239      	str	r1, [r7, #32]
 80043ee:	415b      	adcs	r3, r3
 80043f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043f6:	4641      	mov	r1, r8
 80043f8:	1854      	adds	r4, r2, r1
 80043fa:	4649      	mov	r1, r9
 80043fc:	eb43 0501 	adc.w	r5, r3, r1
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	00eb      	lsls	r3, r5, #3
 800440a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800440e:	00e2      	lsls	r2, r4, #3
 8004410:	4614      	mov	r4, r2
 8004412:	461d      	mov	r5, r3
 8004414:	4643      	mov	r3, r8
 8004416:	18e3      	adds	r3, r4, r3
 8004418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800441c:	464b      	mov	r3, r9
 800441e:	eb45 0303 	adc.w	r3, r5, r3
 8004422:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004432:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004436:	f04f 0200 	mov.w	r2, #0
 800443a:	f04f 0300 	mov.w	r3, #0
 800443e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004442:	4629      	mov	r1, r5
 8004444:	008b      	lsls	r3, r1, #2
 8004446:	4621      	mov	r1, r4
 8004448:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800444c:	4621      	mov	r1, r4
 800444e:	008a      	lsls	r2, r1, #2
 8004450:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004454:	f7fb ff1c 	bl	8000290 <__aeabi_uldivmod>
 8004458:	4602      	mov	r2, r0
 800445a:	460b      	mov	r3, r1
 800445c:	4b60      	ldr	r3, [pc, #384]	@ (80045e0 <UART_SetConfig+0x4e4>)
 800445e:	fba3 2302 	umull	r2, r3, r3, r2
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	011c      	lsls	r4, r3, #4
 8004466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800446a:	2200      	movs	r2, #0
 800446c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004470:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004474:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004478:	4642      	mov	r2, r8
 800447a:	464b      	mov	r3, r9
 800447c:	1891      	adds	r1, r2, r2
 800447e:	61b9      	str	r1, [r7, #24]
 8004480:	415b      	adcs	r3, r3
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004488:	4641      	mov	r1, r8
 800448a:	1851      	adds	r1, r2, r1
 800448c:	6139      	str	r1, [r7, #16]
 800448e:	4649      	mov	r1, r9
 8004490:	414b      	adcs	r3, r1
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	f04f 0200 	mov.w	r2, #0
 8004498:	f04f 0300 	mov.w	r3, #0
 800449c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044a0:	4659      	mov	r1, fp
 80044a2:	00cb      	lsls	r3, r1, #3
 80044a4:	4651      	mov	r1, sl
 80044a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044aa:	4651      	mov	r1, sl
 80044ac:	00ca      	lsls	r2, r1, #3
 80044ae:	4610      	mov	r0, r2
 80044b0:	4619      	mov	r1, r3
 80044b2:	4603      	mov	r3, r0
 80044b4:	4642      	mov	r2, r8
 80044b6:	189b      	adds	r3, r3, r2
 80044b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044bc:	464b      	mov	r3, r9
 80044be:	460a      	mov	r2, r1
 80044c0:	eb42 0303 	adc.w	r3, r2, r3
 80044c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80044c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80044e0:	4649      	mov	r1, r9
 80044e2:	008b      	lsls	r3, r1, #2
 80044e4:	4641      	mov	r1, r8
 80044e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044ea:	4641      	mov	r1, r8
 80044ec:	008a      	lsls	r2, r1, #2
 80044ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80044f2:	f7fb fecd 	bl	8000290 <__aeabi_uldivmod>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4611      	mov	r1, r2
 80044fc:	4b38      	ldr	r3, [pc, #224]	@ (80045e0 <UART_SetConfig+0x4e4>)
 80044fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	2264      	movs	r2, #100	@ 0x64
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	1acb      	subs	r3, r1, r3
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	3332      	adds	r3, #50	@ 0x32
 8004510:	4a33      	ldr	r2, [pc, #204]	@ (80045e0 <UART_SetConfig+0x4e4>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800451c:	441c      	add	r4, r3
 800451e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004522:	2200      	movs	r2, #0
 8004524:	673b      	str	r3, [r7, #112]	@ 0x70
 8004526:	677a      	str	r2, [r7, #116]	@ 0x74
 8004528:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800452c:	4642      	mov	r2, r8
 800452e:	464b      	mov	r3, r9
 8004530:	1891      	adds	r1, r2, r2
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	415b      	adcs	r3, r3
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800453c:	4641      	mov	r1, r8
 800453e:	1851      	adds	r1, r2, r1
 8004540:	6039      	str	r1, [r7, #0]
 8004542:	4649      	mov	r1, r9
 8004544:	414b      	adcs	r3, r1
 8004546:	607b      	str	r3, [r7, #4]
 8004548:	f04f 0200 	mov.w	r2, #0
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004554:	4659      	mov	r1, fp
 8004556:	00cb      	lsls	r3, r1, #3
 8004558:	4651      	mov	r1, sl
 800455a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800455e:	4651      	mov	r1, sl
 8004560:	00ca      	lsls	r2, r1, #3
 8004562:	4610      	mov	r0, r2
 8004564:	4619      	mov	r1, r3
 8004566:	4603      	mov	r3, r0
 8004568:	4642      	mov	r2, r8
 800456a:	189b      	adds	r3, r3, r2
 800456c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800456e:	464b      	mov	r3, r9
 8004570:	460a      	mov	r2, r1
 8004572:	eb42 0303 	adc.w	r3, r2, r3
 8004576:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	663b      	str	r3, [r7, #96]	@ 0x60
 8004582:	667a      	str	r2, [r7, #100]	@ 0x64
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004590:	4649      	mov	r1, r9
 8004592:	008b      	lsls	r3, r1, #2
 8004594:	4641      	mov	r1, r8
 8004596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800459a:	4641      	mov	r1, r8
 800459c:	008a      	lsls	r2, r1, #2
 800459e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80045a2:	f7fb fe75 	bl	8000290 <__aeabi_uldivmod>
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	4b0d      	ldr	r3, [pc, #52]	@ (80045e0 <UART_SetConfig+0x4e4>)
 80045ac:	fba3 1302 	umull	r1, r3, r3, r2
 80045b0:	095b      	lsrs	r3, r3, #5
 80045b2:	2164      	movs	r1, #100	@ 0x64
 80045b4:	fb01 f303 	mul.w	r3, r1, r3
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	3332      	adds	r3, #50	@ 0x32
 80045be:	4a08      	ldr	r2, [pc, #32]	@ (80045e0 <UART_SetConfig+0x4e4>)
 80045c0:	fba2 2303 	umull	r2, r3, r2, r3
 80045c4:	095b      	lsrs	r3, r3, #5
 80045c6:	f003 020f 	and.w	r2, r3, #15
 80045ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4422      	add	r2, r4
 80045d2:	609a      	str	r2, [r3, #8]
}
 80045d4:	bf00      	nop
 80045d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80045da:	46bd      	mov	sp, r7
 80045dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045e0:	51eb851f 	.word	0x51eb851f

080045e4 <std>:
 80045e4:	2300      	movs	r3, #0
 80045e6:	b510      	push	{r4, lr}
 80045e8:	4604      	mov	r4, r0
 80045ea:	e9c0 3300 	strd	r3, r3, [r0]
 80045ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045f2:	6083      	str	r3, [r0, #8]
 80045f4:	8181      	strh	r1, [r0, #12]
 80045f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80045f8:	81c2      	strh	r2, [r0, #14]
 80045fa:	6183      	str	r3, [r0, #24]
 80045fc:	4619      	mov	r1, r3
 80045fe:	2208      	movs	r2, #8
 8004600:	305c      	adds	r0, #92	@ 0x5c
 8004602:	f000 f9f9 	bl	80049f8 <memset>
 8004606:	4b0d      	ldr	r3, [pc, #52]	@ (800463c <std+0x58>)
 8004608:	6263      	str	r3, [r4, #36]	@ 0x24
 800460a:	4b0d      	ldr	r3, [pc, #52]	@ (8004640 <std+0x5c>)
 800460c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800460e:	4b0d      	ldr	r3, [pc, #52]	@ (8004644 <std+0x60>)
 8004610:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004612:	4b0d      	ldr	r3, [pc, #52]	@ (8004648 <std+0x64>)
 8004614:	6323      	str	r3, [r4, #48]	@ 0x30
 8004616:	4b0d      	ldr	r3, [pc, #52]	@ (800464c <std+0x68>)
 8004618:	6224      	str	r4, [r4, #32]
 800461a:	429c      	cmp	r4, r3
 800461c:	d006      	beq.n	800462c <std+0x48>
 800461e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004622:	4294      	cmp	r4, r2
 8004624:	d002      	beq.n	800462c <std+0x48>
 8004626:	33d0      	adds	r3, #208	@ 0xd0
 8004628:	429c      	cmp	r4, r3
 800462a:	d105      	bne.n	8004638 <std+0x54>
 800462c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004634:	f000 ba58 	b.w	8004ae8 <__retarget_lock_init_recursive>
 8004638:	bd10      	pop	{r4, pc}
 800463a:	bf00      	nop
 800463c:	08004849 	.word	0x08004849
 8004640:	0800486b 	.word	0x0800486b
 8004644:	080048a3 	.word	0x080048a3
 8004648:	080048c7 	.word	0x080048c7
 800464c:	20000110 	.word	0x20000110

08004650 <stdio_exit_handler>:
 8004650:	4a02      	ldr	r2, [pc, #8]	@ (800465c <stdio_exit_handler+0xc>)
 8004652:	4903      	ldr	r1, [pc, #12]	@ (8004660 <stdio_exit_handler+0x10>)
 8004654:	4803      	ldr	r0, [pc, #12]	@ (8004664 <stdio_exit_handler+0x14>)
 8004656:	f000 b869 	b.w	800472c <_fwalk_sglue>
 800465a:	bf00      	nop
 800465c:	20000030 	.word	0x20000030
 8004660:	080053a5 	.word	0x080053a5
 8004664:	20000040 	.word	0x20000040

08004668 <cleanup_stdio>:
 8004668:	6841      	ldr	r1, [r0, #4]
 800466a:	4b0c      	ldr	r3, [pc, #48]	@ (800469c <cleanup_stdio+0x34>)
 800466c:	4299      	cmp	r1, r3
 800466e:	b510      	push	{r4, lr}
 8004670:	4604      	mov	r4, r0
 8004672:	d001      	beq.n	8004678 <cleanup_stdio+0x10>
 8004674:	f000 fe96 	bl	80053a4 <_fflush_r>
 8004678:	68a1      	ldr	r1, [r4, #8]
 800467a:	4b09      	ldr	r3, [pc, #36]	@ (80046a0 <cleanup_stdio+0x38>)
 800467c:	4299      	cmp	r1, r3
 800467e:	d002      	beq.n	8004686 <cleanup_stdio+0x1e>
 8004680:	4620      	mov	r0, r4
 8004682:	f000 fe8f 	bl	80053a4 <_fflush_r>
 8004686:	68e1      	ldr	r1, [r4, #12]
 8004688:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <cleanup_stdio+0x3c>)
 800468a:	4299      	cmp	r1, r3
 800468c:	d004      	beq.n	8004698 <cleanup_stdio+0x30>
 800468e:	4620      	mov	r0, r4
 8004690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004694:	f000 be86 	b.w	80053a4 <_fflush_r>
 8004698:	bd10      	pop	{r4, pc}
 800469a:	bf00      	nop
 800469c:	20000110 	.word	0x20000110
 80046a0:	20000178 	.word	0x20000178
 80046a4:	200001e0 	.word	0x200001e0

080046a8 <global_stdio_init.part.0>:
 80046a8:	b510      	push	{r4, lr}
 80046aa:	4b0b      	ldr	r3, [pc, #44]	@ (80046d8 <global_stdio_init.part.0+0x30>)
 80046ac:	4c0b      	ldr	r4, [pc, #44]	@ (80046dc <global_stdio_init.part.0+0x34>)
 80046ae:	4a0c      	ldr	r2, [pc, #48]	@ (80046e0 <global_stdio_init.part.0+0x38>)
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	4620      	mov	r0, r4
 80046b4:	2200      	movs	r2, #0
 80046b6:	2104      	movs	r1, #4
 80046b8:	f7ff ff94 	bl	80045e4 <std>
 80046bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80046c0:	2201      	movs	r2, #1
 80046c2:	2109      	movs	r1, #9
 80046c4:	f7ff ff8e 	bl	80045e4 <std>
 80046c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80046cc:	2202      	movs	r2, #2
 80046ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046d2:	2112      	movs	r1, #18
 80046d4:	f7ff bf86 	b.w	80045e4 <std>
 80046d8:	20000248 	.word	0x20000248
 80046dc:	20000110 	.word	0x20000110
 80046e0:	08004651 	.word	0x08004651

080046e4 <__sfp_lock_acquire>:
 80046e4:	4801      	ldr	r0, [pc, #4]	@ (80046ec <__sfp_lock_acquire+0x8>)
 80046e6:	f000 ba00 	b.w	8004aea <__retarget_lock_acquire_recursive>
 80046ea:	bf00      	nop
 80046ec:	20000251 	.word	0x20000251

080046f0 <__sfp_lock_release>:
 80046f0:	4801      	ldr	r0, [pc, #4]	@ (80046f8 <__sfp_lock_release+0x8>)
 80046f2:	f000 b9fb 	b.w	8004aec <__retarget_lock_release_recursive>
 80046f6:	bf00      	nop
 80046f8:	20000251 	.word	0x20000251

080046fc <__sinit>:
 80046fc:	b510      	push	{r4, lr}
 80046fe:	4604      	mov	r4, r0
 8004700:	f7ff fff0 	bl	80046e4 <__sfp_lock_acquire>
 8004704:	6a23      	ldr	r3, [r4, #32]
 8004706:	b11b      	cbz	r3, 8004710 <__sinit+0x14>
 8004708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800470c:	f7ff bff0 	b.w	80046f0 <__sfp_lock_release>
 8004710:	4b04      	ldr	r3, [pc, #16]	@ (8004724 <__sinit+0x28>)
 8004712:	6223      	str	r3, [r4, #32]
 8004714:	4b04      	ldr	r3, [pc, #16]	@ (8004728 <__sinit+0x2c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1f5      	bne.n	8004708 <__sinit+0xc>
 800471c:	f7ff ffc4 	bl	80046a8 <global_stdio_init.part.0>
 8004720:	e7f2      	b.n	8004708 <__sinit+0xc>
 8004722:	bf00      	nop
 8004724:	08004669 	.word	0x08004669
 8004728:	20000248 	.word	0x20000248

0800472c <_fwalk_sglue>:
 800472c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004730:	4607      	mov	r7, r0
 8004732:	4688      	mov	r8, r1
 8004734:	4614      	mov	r4, r2
 8004736:	2600      	movs	r6, #0
 8004738:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800473c:	f1b9 0901 	subs.w	r9, r9, #1
 8004740:	d505      	bpl.n	800474e <_fwalk_sglue+0x22>
 8004742:	6824      	ldr	r4, [r4, #0]
 8004744:	2c00      	cmp	r4, #0
 8004746:	d1f7      	bne.n	8004738 <_fwalk_sglue+0xc>
 8004748:	4630      	mov	r0, r6
 800474a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800474e:	89ab      	ldrh	r3, [r5, #12]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d907      	bls.n	8004764 <_fwalk_sglue+0x38>
 8004754:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004758:	3301      	adds	r3, #1
 800475a:	d003      	beq.n	8004764 <_fwalk_sglue+0x38>
 800475c:	4629      	mov	r1, r5
 800475e:	4638      	mov	r0, r7
 8004760:	47c0      	blx	r8
 8004762:	4306      	orrs	r6, r0
 8004764:	3568      	adds	r5, #104	@ 0x68
 8004766:	e7e9      	b.n	800473c <_fwalk_sglue+0x10>

08004768 <iprintf>:
 8004768:	b40f      	push	{r0, r1, r2, r3}
 800476a:	b507      	push	{r0, r1, r2, lr}
 800476c:	4906      	ldr	r1, [pc, #24]	@ (8004788 <iprintf+0x20>)
 800476e:	ab04      	add	r3, sp, #16
 8004770:	6808      	ldr	r0, [r1, #0]
 8004772:	f853 2b04 	ldr.w	r2, [r3], #4
 8004776:	6881      	ldr	r1, [r0, #8]
 8004778:	9301      	str	r3, [sp, #4]
 800477a:	f000 fae9 	bl	8004d50 <_vfiprintf_r>
 800477e:	b003      	add	sp, #12
 8004780:	f85d eb04 	ldr.w	lr, [sp], #4
 8004784:	b004      	add	sp, #16
 8004786:	4770      	bx	lr
 8004788:	2000003c 	.word	0x2000003c

0800478c <_puts_r>:
 800478c:	6a03      	ldr	r3, [r0, #32]
 800478e:	b570      	push	{r4, r5, r6, lr}
 8004790:	6884      	ldr	r4, [r0, #8]
 8004792:	4605      	mov	r5, r0
 8004794:	460e      	mov	r6, r1
 8004796:	b90b      	cbnz	r3, 800479c <_puts_r+0x10>
 8004798:	f7ff ffb0 	bl	80046fc <__sinit>
 800479c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800479e:	07db      	lsls	r3, r3, #31
 80047a0:	d405      	bmi.n	80047ae <_puts_r+0x22>
 80047a2:	89a3      	ldrh	r3, [r4, #12]
 80047a4:	0598      	lsls	r0, r3, #22
 80047a6:	d402      	bmi.n	80047ae <_puts_r+0x22>
 80047a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047aa:	f000 f99e 	bl	8004aea <__retarget_lock_acquire_recursive>
 80047ae:	89a3      	ldrh	r3, [r4, #12]
 80047b0:	0719      	lsls	r1, r3, #28
 80047b2:	d502      	bpl.n	80047ba <_puts_r+0x2e>
 80047b4:	6923      	ldr	r3, [r4, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d135      	bne.n	8004826 <_puts_r+0x9a>
 80047ba:	4621      	mov	r1, r4
 80047bc:	4628      	mov	r0, r5
 80047be:	f000 f8c5 	bl	800494c <__swsetup_r>
 80047c2:	b380      	cbz	r0, 8004826 <_puts_r+0x9a>
 80047c4:	f04f 35ff 	mov.w	r5, #4294967295
 80047c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ca:	07da      	lsls	r2, r3, #31
 80047cc:	d405      	bmi.n	80047da <_puts_r+0x4e>
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	059b      	lsls	r3, r3, #22
 80047d2:	d402      	bmi.n	80047da <_puts_r+0x4e>
 80047d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047d6:	f000 f989 	bl	8004aec <__retarget_lock_release_recursive>
 80047da:	4628      	mov	r0, r5
 80047dc:	bd70      	pop	{r4, r5, r6, pc}
 80047de:	2b00      	cmp	r3, #0
 80047e0:	da04      	bge.n	80047ec <_puts_r+0x60>
 80047e2:	69a2      	ldr	r2, [r4, #24]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	dc17      	bgt.n	8004818 <_puts_r+0x8c>
 80047e8:	290a      	cmp	r1, #10
 80047ea:	d015      	beq.n	8004818 <_puts_r+0x8c>
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	6022      	str	r2, [r4, #0]
 80047f2:	7019      	strb	r1, [r3, #0]
 80047f4:	68a3      	ldr	r3, [r4, #8]
 80047f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80047fa:	3b01      	subs	r3, #1
 80047fc:	60a3      	str	r3, [r4, #8]
 80047fe:	2900      	cmp	r1, #0
 8004800:	d1ed      	bne.n	80047de <_puts_r+0x52>
 8004802:	2b00      	cmp	r3, #0
 8004804:	da11      	bge.n	800482a <_puts_r+0x9e>
 8004806:	4622      	mov	r2, r4
 8004808:	210a      	movs	r1, #10
 800480a:	4628      	mov	r0, r5
 800480c:	f000 f85f 	bl	80048ce <__swbuf_r>
 8004810:	3001      	adds	r0, #1
 8004812:	d0d7      	beq.n	80047c4 <_puts_r+0x38>
 8004814:	250a      	movs	r5, #10
 8004816:	e7d7      	b.n	80047c8 <_puts_r+0x3c>
 8004818:	4622      	mov	r2, r4
 800481a:	4628      	mov	r0, r5
 800481c:	f000 f857 	bl	80048ce <__swbuf_r>
 8004820:	3001      	adds	r0, #1
 8004822:	d1e7      	bne.n	80047f4 <_puts_r+0x68>
 8004824:	e7ce      	b.n	80047c4 <_puts_r+0x38>
 8004826:	3e01      	subs	r6, #1
 8004828:	e7e4      	b.n	80047f4 <_puts_r+0x68>
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	6022      	str	r2, [r4, #0]
 8004830:	220a      	movs	r2, #10
 8004832:	701a      	strb	r2, [r3, #0]
 8004834:	e7ee      	b.n	8004814 <_puts_r+0x88>
	...

08004838 <puts>:
 8004838:	4b02      	ldr	r3, [pc, #8]	@ (8004844 <puts+0xc>)
 800483a:	4601      	mov	r1, r0
 800483c:	6818      	ldr	r0, [r3, #0]
 800483e:	f7ff bfa5 	b.w	800478c <_puts_r>
 8004842:	bf00      	nop
 8004844:	2000003c 	.word	0x2000003c

08004848 <__sread>:
 8004848:	b510      	push	{r4, lr}
 800484a:	460c      	mov	r4, r1
 800484c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004850:	f000 f8fc 	bl	8004a4c <_read_r>
 8004854:	2800      	cmp	r0, #0
 8004856:	bfab      	itete	ge
 8004858:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800485a:	89a3      	ldrhlt	r3, [r4, #12]
 800485c:	181b      	addge	r3, r3, r0
 800485e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004862:	bfac      	ite	ge
 8004864:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004866:	81a3      	strhlt	r3, [r4, #12]
 8004868:	bd10      	pop	{r4, pc}

0800486a <__swrite>:
 800486a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800486e:	461f      	mov	r7, r3
 8004870:	898b      	ldrh	r3, [r1, #12]
 8004872:	05db      	lsls	r3, r3, #23
 8004874:	4605      	mov	r5, r0
 8004876:	460c      	mov	r4, r1
 8004878:	4616      	mov	r6, r2
 800487a:	d505      	bpl.n	8004888 <__swrite+0x1e>
 800487c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004880:	2302      	movs	r3, #2
 8004882:	2200      	movs	r2, #0
 8004884:	f000 f8d0 	bl	8004a28 <_lseek_r>
 8004888:	89a3      	ldrh	r3, [r4, #12]
 800488a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800488e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004892:	81a3      	strh	r3, [r4, #12]
 8004894:	4632      	mov	r2, r6
 8004896:	463b      	mov	r3, r7
 8004898:	4628      	mov	r0, r5
 800489a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800489e:	f000 b8e7 	b.w	8004a70 <_write_r>

080048a2 <__sseek>:
 80048a2:	b510      	push	{r4, lr}
 80048a4:	460c      	mov	r4, r1
 80048a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048aa:	f000 f8bd 	bl	8004a28 <_lseek_r>
 80048ae:	1c43      	adds	r3, r0, #1
 80048b0:	89a3      	ldrh	r3, [r4, #12]
 80048b2:	bf15      	itete	ne
 80048b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048be:	81a3      	strheq	r3, [r4, #12]
 80048c0:	bf18      	it	ne
 80048c2:	81a3      	strhne	r3, [r4, #12]
 80048c4:	bd10      	pop	{r4, pc}

080048c6 <__sclose>:
 80048c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ca:	f000 b89d 	b.w	8004a08 <_close_r>

080048ce <__swbuf_r>:
 80048ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d0:	460e      	mov	r6, r1
 80048d2:	4614      	mov	r4, r2
 80048d4:	4605      	mov	r5, r0
 80048d6:	b118      	cbz	r0, 80048e0 <__swbuf_r+0x12>
 80048d8:	6a03      	ldr	r3, [r0, #32]
 80048da:	b90b      	cbnz	r3, 80048e0 <__swbuf_r+0x12>
 80048dc:	f7ff ff0e 	bl	80046fc <__sinit>
 80048e0:	69a3      	ldr	r3, [r4, #24]
 80048e2:	60a3      	str	r3, [r4, #8]
 80048e4:	89a3      	ldrh	r3, [r4, #12]
 80048e6:	071a      	lsls	r2, r3, #28
 80048e8:	d501      	bpl.n	80048ee <__swbuf_r+0x20>
 80048ea:	6923      	ldr	r3, [r4, #16]
 80048ec:	b943      	cbnz	r3, 8004900 <__swbuf_r+0x32>
 80048ee:	4621      	mov	r1, r4
 80048f0:	4628      	mov	r0, r5
 80048f2:	f000 f82b 	bl	800494c <__swsetup_r>
 80048f6:	b118      	cbz	r0, 8004900 <__swbuf_r+0x32>
 80048f8:	f04f 37ff 	mov.w	r7, #4294967295
 80048fc:	4638      	mov	r0, r7
 80048fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	6922      	ldr	r2, [r4, #16]
 8004904:	1a98      	subs	r0, r3, r2
 8004906:	6963      	ldr	r3, [r4, #20]
 8004908:	b2f6      	uxtb	r6, r6
 800490a:	4283      	cmp	r3, r0
 800490c:	4637      	mov	r7, r6
 800490e:	dc05      	bgt.n	800491c <__swbuf_r+0x4e>
 8004910:	4621      	mov	r1, r4
 8004912:	4628      	mov	r0, r5
 8004914:	f000 fd46 	bl	80053a4 <_fflush_r>
 8004918:	2800      	cmp	r0, #0
 800491a:	d1ed      	bne.n	80048f8 <__swbuf_r+0x2a>
 800491c:	68a3      	ldr	r3, [r4, #8]
 800491e:	3b01      	subs	r3, #1
 8004920:	60a3      	str	r3, [r4, #8]
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	6022      	str	r2, [r4, #0]
 8004928:	701e      	strb	r6, [r3, #0]
 800492a:	6962      	ldr	r2, [r4, #20]
 800492c:	1c43      	adds	r3, r0, #1
 800492e:	429a      	cmp	r2, r3
 8004930:	d004      	beq.n	800493c <__swbuf_r+0x6e>
 8004932:	89a3      	ldrh	r3, [r4, #12]
 8004934:	07db      	lsls	r3, r3, #31
 8004936:	d5e1      	bpl.n	80048fc <__swbuf_r+0x2e>
 8004938:	2e0a      	cmp	r6, #10
 800493a:	d1df      	bne.n	80048fc <__swbuf_r+0x2e>
 800493c:	4621      	mov	r1, r4
 800493e:	4628      	mov	r0, r5
 8004940:	f000 fd30 	bl	80053a4 <_fflush_r>
 8004944:	2800      	cmp	r0, #0
 8004946:	d0d9      	beq.n	80048fc <__swbuf_r+0x2e>
 8004948:	e7d6      	b.n	80048f8 <__swbuf_r+0x2a>
	...

0800494c <__swsetup_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4b29      	ldr	r3, [pc, #164]	@ (80049f4 <__swsetup_r+0xa8>)
 8004950:	4605      	mov	r5, r0
 8004952:	6818      	ldr	r0, [r3, #0]
 8004954:	460c      	mov	r4, r1
 8004956:	b118      	cbz	r0, 8004960 <__swsetup_r+0x14>
 8004958:	6a03      	ldr	r3, [r0, #32]
 800495a:	b90b      	cbnz	r3, 8004960 <__swsetup_r+0x14>
 800495c:	f7ff fece 	bl	80046fc <__sinit>
 8004960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004964:	0719      	lsls	r1, r3, #28
 8004966:	d422      	bmi.n	80049ae <__swsetup_r+0x62>
 8004968:	06da      	lsls	r2, r3, #27
 800496a:	d407      	bmi.n	800497c <__swsetup_r+0x30>
 800496c:	2209      	movs	r2, #9
 800496e:	602a      	str	r2, [r5, #0]
 8004970:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004974:	81a3      	strh	r3, [r4, #12]
 8004976:	f04f 30ff 	mov.w	r0, #4294967295
 800497a:	e033      	b.n	80049e4 <__swsetup_r+0x98>
 800497c:	0758      	lsls	r0, r3, #29
 800497e:	d512      	bpl.n	80049a6 <__swsetup_r+0x5a>
 8004980:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004982:	b141      	cbz	r1, 8004996 <__swsetup_r+0x4a>
 8004984:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004988:	4299      	cmp	r1, r3
 800498a:	d002      	beq.n	8004992 <__swsetup_r+0x46>
 800498c:	4628      	mov	r0, r5
 800498e:	f000 f8bd 	bl	8004b0c <_free_r>
 8004992:	2300      	movs	r3, #0
 8004994:	6363      	str	r3, [r4, #52]	@ 0x34
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800499c:	81a3      	strh	r3, [r4, #12]
 800499e:	2300      	movs	r3, #0
 80049a0:	6063      	str	r3, [r4, #4]
 80049a2:	6923      	ldr	r3, [r4, #16]
 80049a4:	6023      	str	r3, [r4, #0]
 80049a6:	89a3      	ldrh	r3, [r4, #12]
 80049a8:	f043 0308 	orr.w	r3, r3, #8
 80049ac:	81a3      	strh	r3, [r4, #12]
 80049ae:	6923      	ldr	r3, [r4, #16]
 80049b0:	b94b      	cbnz	r3, 80049c6 <__swsetup_r+0x7a>
 80049b2:	89a3      	ldrh	r3, [r4, #12]
 80049b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049bc:	d003      	beq.n	80049c6 <__swsetup_r+0x7a>
 80049be:	4621      	mov	r1, r4
 80049c0:	4628      	mov	r0, r5
 80049c2:	f000 fd3d 	bl	8005440 <__smakebuf_r>
 80049c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049ca:	f013 0201 	ands.w	r2, r3, #1
 80049ce:	d00a      	beq.n	80049e6 <__swsetup_r+0x9a>
 80049d0:	2200      	movs	r2, #0
 80049d2:	60a2      	str	r2, [r4, #8]
 80049d4:	6962      	ldr	r2, [r4, #20]
 80049d6:	4252      	negs	r2, r2
 80049d8:	61a2      	str	r2, [r4, #24]
 80049da:	6922      	ldr	r2, [r4, #16]
 80049dc:	b942      	cbnz	r2, 80049f0 <__swsetup_r+0xa4>
 80049de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80049e2:	d1c5      	bne.n	8004970 <__swsetup_r+0x24>
 80049e4:	bd38      	pop	{r3, r4, r5, pc}
 80049e6:	0799      	lsls	r1, r3, #30
 80049e8:	bf58      	it	pl
 80049ea:	6962      	ldrpl	r2, [r4, #20]
 80049ec:	60a2      	str	r2, [r4, #8]
 80049ee:	e7f4      	b.n	80049da <__swsetup_r+0x8e>
 80049f0:	2000      	movs	r0, #0
 80049f2:	e7f7      	b.n	80049e4 <__swsetup_r+0x98>
 80049f4:	2000003c 	.word	0x2000003c

080049f8 <memset>:
 80049f8:	4402      	add	r2, r0
 80049fa:	4603      	mov	r3, r0
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d100      	bne.n	8004a02 <memset+0xa>
 8004a00:	4770      	bx	lr
 8004a02:	f803 1b01 	strb.w	r1, [r3], #1
 8004a06:	e7f9      	b.n	80049fc <memset+0x4>

08004a08 <_close_r>:
 8004a08:	b538      	push	{r3, r4, r5, lr}
 8004a0a:	4d06      	ldr	r5, [pc, #24]	@ (8004a24 <_close_r+0x1c>)
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	4604      	mov	r4, r0
 8004a10:	4608      	mov	r0, r1
 8004a12:	602b      	str	r3, [r5, #0]
 8004a14:	f7fc fe0f 	bl	8001636 <_close>
 8004a18:	1c43      	adds	r3, r0, #1
 8004a1a:	d102      	bne.n	8004a22 <_close_r+0x1a>
 8004a1c:	682b      	ldr	r3, [r5, #0]
 8004a1e:	b103      	cbz	r3, 8004a22 <_close_r+0x1a>
 8004a20:	6023      	str	r3, [r4, #0]
 8004a22:	bd38      	pop	{r3, r4, r5, pc}
 8004a24:	2000024c 	.word	0x2000024c

08004a28 <_lseek_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	4d07      	ldr	r5, [pc, #28]	@ (8004a48 <_lseek_r+0x20>)
 8004a2c:	4604      	mov	r4, r0
 8004a2e:	4608      	mov	r0, r1
 8004a30:	4611      	mov	r1, r2
 8004a32:	2200      	movs	r2, #0
 8004a34:	602a      	str	r2, [r5, #0]
 8004a36:	461a      	mov	r2, r3
 8004a38:	f7fc fe24 	bl	8001684 <_lseek>
 8004a3c:	1c43      	adds	r3, r0, #1
 8004a3e:	d102      	bne.n	8004a46 <_lseek_r+0x1e>
 8004a40:	682b      	ldr	r3, [r5, #0]
 8004a42:	b103      	cbz	r3, 8004a46 <_lseek_r+0x1e>
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	bd38      	pop	{r3, r4, r5, pc}
 8004a48:	2000024c 	.word	0x2000024c

08004a4c <_read_r>:
 8004a4c:	b538      	push	{r3, r4, r5, lr}
 8004a4e:	4d07      	ldr	r5, [pc, #28]	@ (8004a6c <_read_r+0x20>)
 8004a50:	4604      	mov	r4, r0
 8004a52:	4608      	mov	r0, r1
 8004a54:	4611      	mov	r1, r2
 8004a56:	2200      	movs	r2, #0
 8004a58:	602a      	str	r2, [r5, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f7fc fdce 	bl	80015fc <_read>
 8004a60:	1c43      	adds	r3, r0, #1
 8004a62:	d102      	bne.n	8004a6a <_read_r+0x1e>
 8004a64:	682b      	ldr	r3, [r5, #0]
 8004a66:	b103      	cbz	r3, 8004a6a <_read_r+0x1e>
 8004a68:	6023      	str	r3, [r4, #0]
 8004a6a:	bd38      	pop	{r3, r4, r5, pc}
 8004a6c:	2000024c 	.word	0x2000024c

08004a70 <_write_r>:
 8004a70:	b538      	push	{r3, r4, r5, lr}
 8004a72:	4d07      	ldr	r5, [pc, #28]	@ (8004a90 <_write_r+0x20>)
 8004a74:	4604      	mov	r4, r0
 8004a76:	4608      	mov	r0, r1
 8004a78:	4611      	mov	r1, r2
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	602a      	str	r2, [r5, #0]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f7fc fb4b 	bl	800111a <_write>
 8004a84:	1c43      	adds	r3, r0, #1
 8004a86:	d102      	bne.n	8004a8e <_write_r+0x1e>
 8004a88:	682b      	ldr	r3, [r5, #0]
 8004a8a:	b103      	cbz	r3, 8004a8e <_write_r+0x1e>
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	bd38      	pop	{r3, r4, r5, pc}
 8004a90:	2000024c 	.word	0x2000024c

08004a94 <__errno>:
 8004a94:	4b01      	ldr	r3, [pc, #4]	@ (8004a9c <__errno+0x8>)
 8004a96:	6818      	ldr	r0, [r3, #0]
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	2000003c 	.word	0x2000003c

08004aa0 <__libc_init_array>:
 8004aa0:	b570      	push	{r4, r5, r6, lr}
 8004aa2:	4d0d      	ldr	r5, [pc, #52]	@ (8004ad8 <__libc_init_array+0x38>)
 8004aa4:	4c0d      	ldr	r4, [pc, #52]	@ (8004adc <__libc_init_array+0x3c>)
 8004aa6:	1b64      	subs	r4, r4, r5
 8004aa8:	10a4      	asrs	r4, r4, #2
 8004aaa:	2600      	movs	r6, #0
 8004aac:	42a6      	cmp	r6, r4
 8004aae:	d109      	bne.n	8004ac4 <__libc_init_array+0x24>
 8004ab0:	4d0b      	ldr	r5, [pc, #44]	@ (8004ae0 <__libc_init_array+0x40>)
 8004ab2:	4c0c      	ldr	r4, [pc, #48]	@ (8004ae4 <__libc_init_array+0x44>)
 8004ab4:	f000 fd32 	bl	800551c <_init>
 8004ab8:	1b64      	subs	r4, r4, r5
 8004aba:	10a4      	asrs	r4, r4, #2
 8004abc:	2600      	movs	r6, #0
 8004abe:	42a6      	cmp	r6, r4
 8004ac0:	d105      	bne.n	8004ace <__libc_init_array+0x2e>
 8004ac2:	bd70      	pop	{r4, r5, r6, pc}
 8004ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ac8:	4798      	blx	r3
 8004aca:	3601      	adds	r6, #1
 8004acc:	e7ee      	b.n	8004aac <__libc_init_array+0xc>
 8004ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad2:	4798      	blx	r3
 8004ad4:	3601      	adds	r6, #1
 8004ad6:	e7f2      	b.n	8004abe <__libc_init_array+0x1e>
 8004ad8:	080055dc 	.word	0x080055dc
 8004adc:	080055dc 	.word	0x080055dc
 8004ae0:	080055dc 	.word	0x080055dc
 8004ae4:	080055e0 	.word	0x080055e0

08004ae8 <__retarget_lock_init_recursive>:
 8004ae8:	4770      	bx	lr

08004aea <__retarget_lock_acquire_recursive>:
 8004aea:	4770      	bx	lr

08004aec <__retarget_lock_release_recursive>:
 8004aec:	4770      	bx	lr

08004aee <memcpy>:
 8004aee:	440a      	add	r2, r1
 8004af0:	4291      	cmp	r1, r2
 8004af2:	f100 33ff 	add.w	r3, r0, #4294967295
 8004af6:	d100      	bne.n	8004afa <memcpy+0xc>
 8004af8:	4770      	bx	lr
 8004afa:	b510      	push	{r4, lr}
 8004afc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b04:	4291      	cmp	r1, r2
 8004b06:	d1f9      	bne.n	8004afc <memcpy+0xe>
 8004b08:	bd10      	pop	{r4, pc}
	...

08004b0c <_free_r>:
 8004b0c:	b538      	push	{r3, r4, r5, lr}
 8004b0e:	4605      	mov	r5, r0
 8004b10:	2900      	cmp	r1, #0
 8004b12:	d041      	beq.n	8004b98 <_free_r+0x8c>
 8004b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b18:	1f0c      	subs	r4, r1, #4
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bfb8      	it	lt
 8004b1e:	18e4      	addlt	r4, r4, r3
 8004b20:	f000 f8e0 	bl	8004ce4 <__malloc_lock>
 8004b24:	4a1d      	ldr	r2, [pc, #116]	@ (8004b9c <_free_r+0x90>)
 8004b26:	6813      	ldr	r3, [r2, #0]
 8004b28:	b933      	cbnz	r3, 8004b38 <_free_r+0x2c>
 8004b2a:	6063      	str	r3, [r4, #4]
 8004b2c:	6014      	str	r4, [r2, #0]
 8004b2e:	4628      	mov	r0, r5
 8004b30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b34:	f000 b8dc 	b.w	8004cf0 <__malloc_unlock>
 8004b38:	42a3      	cmp	r3, r4
 8004b3a:	d908      	bls.n	8004b4e <_free_r+0x42>
 8004b3c:	6820      	ldr	r0, [r4, #0]
 8004b3e:	1821      	adds	r1, r4, r0
 8004b40:	428b      	cmp	r3, r1
 8004b42:	bf01      	itttt	eq
 8004b44:	6819      	ldreq	r1, [r3, #0]
 8004b46:	685b      	ldreq	r3, [r3, #4]
 8004b48:	1809      	addeq	r1, r1, r0
 8004b4a:	6021      	streq	r1, [r4, #0]
 8004b4c:	e7ed      	b.n	8004b2a <_free_r+0x1e>
 8004b4e:	461a      	mov	r2, r3
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	b10b      	cbz	r3, 8004b58 <_free_r+0x4c>
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d9fa      	bls.n	8004b4e <_free_r+0x42>
 8004b58:	6811      	ldr	r1, [r2, #0]
 8004b5a:	1850      	adds	r0, r2, r1
 8004b5c:	42a0      	cmp	r0, r4
 8004b5e:	d10b      	bne.n	8004b78 <_free_r+0x6c>
 8004b60:	6820      	ldr	r0, [r4, #0]
 8004b62:	4401      	add	r1, r0
 8004b64:	1850      	adds	r0, r2, r1
 8004b66:	4283      	cmp	r3, r0
 8004b68:	6011      	str	r1, [r2, #0]
 8004b6a:	d1e0      	bne.n	8004b2e <_free_r+0x22>
 8004b6c:	6818      	ldr	r0, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	6053      	str	r3, [r2, #4]
 8004b72:	4408      	add	r0, r1
 8004b74:	6010      	str	r0, [r2, #0]
 8004b76:	e7da      	b.n	8004b2e <_free_r+0x22>
 8004b78:	d902      	bls.n	8004b80 <_free_r+0x74>
 8004b7a:	230c      	movs	r3, #12
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	e7d6      	b.n	8004b2e <_free_r+0x22>
 8004b80:	6820      	ldr	r0, [r4, #0]
 8004b82:	1821      	adds	r1, r4, r0
 8004b84:	428b      	cmp	r3, r1
 8004b86:	bf04      	itt	eq
 8004b88:	6819      	ldreq	r1, [r3, #0]
 8004b8a:	685b      	ldreq	r3, [r3, #4]
 8004b8c:	6063      	str	r3, [r4, #4]
 8004b8e:	bf04      	itt	eq
 8004b90:	1809      	addeq	r1, r1, r0
 8004b92:	6021      	streq	r1, [r4, #0]
 8004b94:	6054      	str	r4, [r2, #4]
 8004b96:	e7ca      	b.n	8004b2e <_free_r+0x22>
 8004b98:	bd38      	pop	{r3, r4, r5, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000258 	.word	0x20000258

08004ba0 <sbrk_aligned>:
 8004ba0:	b570      	push	{r4, r5, r6, lr}
 8004ba2:	4e0f      	ldr	r6, [pc, #60]	@ (8004be0 <sbrk_aligned+0x40>)
 8004ba4:	460c      	mov	r4, r1
 8004ba6:	6831      	ldr	r1, [r6, #0]
 8004ba8:	4605      	mov	r5, r0
 8004baa:	b911      	cbnz	r1, 8004bb2 <sbrk_aligned+0x12>
 8004bac:	f000 fca6 	bl	80054fc <_sbrk_r>
 8004bb0:	6030      	str	r0, [r6, #0]
 8004bb2:	4621      	mov	r1, r4
 8004bb4:	4628      	mov	r0, r5
 8004bb6:	f000 fca1 	bl	80054fc <_sbrk_r>
 8004bba:	1c43      	adds	r3, r0, #1
 8004bbc:	d103      	bne.n	8004bc6 <sbrk_aligned+0x26>
 8004bbe:	f04f 34ff 	mov.w	r4, #4294967295
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	bd70      	pop	{r4, r5, r6, pc}
 8004bc6:	1cc4      	adds	r4, r0, #3
 8004bc8:	f024 0403 	bic.w	r4, r4, #3
 8004bcc:	42a0      	cmp	r0, r4
 8004bce:	d0f8      	beq.n	8004bc2 <sbrk_aligned+0x22>
 8004bd0:	1a21      	subs	r1, r4, r0
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	f000 fc92 	bl	80054fc <_sbrk_r>
 8004bd8:	3001      	adds	r0, #1
 8004bda:	d1f2      	bne.n	8004bc2 <sbrk_aligned+0x22>
 8004bdc:	e7ef      	b.n	8004bbe <sbrk_aligned+0x1e>
 8004bde:	bf00      	nop
 8004be0:	20000254 	.word	0x20000254

08004be4 <_malloc_r>:
 8004be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004be8:	1ccd      	adds	r5, r1, #3
 8004bea:	f025 0503 	bic.w	r5, r5, #3
 8004bee:	3508      	adds	r5, #8
 8004bf0:	2d0c      	cmp	r5, #12
 8004bf2:	bf38      	it	cc
 8004bf4:	250c      	movcc	r5, #12
 8004bf6:	2d00      	cmp	r5, #0
 8004bf8:	4606      	mov	r6, r0
 8004bfa:	db01      	blt.n	8004c00 <_malloc_r+0x1c>
 8004bfc:	42a9      	cmp	r1, r5
 8004bfe:	d904      	bls.n	8004c0a <_malloc_r+0x26>
 8004c00:	230c      	movs	r3, #12
 8004c02:	6033      	str	r3, [r6, #0]
 8004c04:	2000      	movs	r0, #0
 8004c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ce0 <_malloc_r+0xfc>
 8004c0e:	f000 f869 	bl	8004ce4 <__malloc_lock>
 8004c12:	f8d8 3000 	ldr.w	r3, [r8]
 8004c16:	461c      	mov	r4, r3
 8004c18:	bb44      	cbnz	r4, 8004c6c <_malloc_r+0x88>
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	f7ff ffbf 	bl	8004ba0 <sbrk_aligned>
 8004c22:	1c43      	adds	r3, r0, #1
 8004c24:	4604      	mov	r4, r0
 8004c26:	d158      	bne.n	8004cda <_malloc_r+0xf6>
 8004c28:	f8d8 4000 	ldr.w	r4, [r8]
 8004c2c:	4627      	mov	r7, r4
 8004c2e:	2f00      	cmp	r7, #0
 8004c30:	d143      	bne.n	8004cba <_malloc_r+0xd6>
 8004c32:	2c00      	cmp	r4, #0
 8004c34:	d04b      	beq.n	8004cce <_malloc_r+0xea>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	4639      	mov	r1, r7
 8004c3a:	4630      	mov	r0, r6
 8004c3c:	eb04 0903 	add.w	r9, r4, r3
 8004c40:	f000 fc5c 	bl	80054fc <_sbrk_r>
 8004c44:	4581      	cmp	r9, r0
 8004c46:	d142      	bne.n	8004cce <_malloc_r+0xea>
 8004c48:	6821      	ldr	r1, [r4, #0]
 8004c4a:	1a6d      	subs	r5, r5, r1
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	4630      	mov	r0, r6
 8004c50:	f7ff ffa6 	bl	8004ba0 <sbrk_aligned>
 8004c54:	3001      	adds	r0, #1
 8004c56:	d03a      	beq.n	8004cce <_malloc_r+0xea>
 8004c58:	6823      	ldr	r3, [r4, #0]
 8004c5a:	442b      	add	r3, r5
 8004c5c:	6023      	str	r3, [r4, #0]
 8004c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	bb62      	cbnz	r2, 8004cc0 <_malloc_r+0xdc>
 8004c66:	f8c8 7000 	str.w	r7, [r8]
 8004c6a:	e00f      	b.n	8004c8c <_malloc_r+0xa8>
 8004c6c:	6822      	ldr	r2, [r4, #0]
 8004c6e:	1b52      	subs	r2, r2, r5
 8004c70:	d420      	bmi.n	8004cb4 <_malloc_r+0xd0>
 8004c72:	2a0b      	cmp	r2, #11
 8004c74:	d917      	bls.n	8004ca6 <_malloc_r+0xc2>
 8004c76:	1961      	adds	r1, r4, r5
 8004c78:	42a3      	cmp	r3, r4
 8004c7a:	6025      	str	r5, [r4, #0]
 8004c7c:	bf18      	it	ne
 8004c7e:	6059      	strne	r1, [r3, #4]
 8004c80:	6863      	ldr	r3, [r4, #4]
 8004c82:	bf08      	it	eq
 8004c84:	f8c8 1000 	streq.w	r1, [r8]
 8004c88:	5162      	str	r2, [r4, r5]
 8004c8a:	604b      	str	r3, [r1, #4]
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	f000 f82f 	bl	8004cf0 <__malloc_unlock>
 8004c92:	f104 000b 	add.w	r0, r4, #11
 8004c96:	1d23      	adds	r3, r4, #4
 8004c98:	f020 0007 	bic.w	r0, r0, #7
 8004c9c:	1ac2      	subs	r2, r0, r3
 8004c9e:	bf1c      	itt	ne
 8004ca0:	1a1b      	subne	r3, r3, r0
 8004ca2:	50a3      	strne	r3, [r4, r2]
 8004ca4:	e7af      	b.n	8004c06 <_malloc_r+0x22>
 8004ca6:	6862      	ldr	r2, [r4, #4]
 8004ca8:	42a3      	cmp	r3, r4
 8004caa:	bf0c      	ite	eq
 8004cac:	f8c8 2000 	streq.w	r2, [r8]
 8004cb0:	605a      	strne	r2, [r3, #4]
 8004cb2:	e7eb      	b.n	8004c8c <_malloc_r+0xa8>
 8004cb4:	4623      	mov	r3, r4
 8004cb6:	6864      	ldr	r4, [r4, #4]
 8004cb8:	e7ae      	b.n	8004c18 <_malloc_r+0x34>
 8004cba:	463c      	mov	r4, r7
 8004cbc:	687f      	ldr	r7, [r7, #4]
 8004cbe:	e7b6      	b.n	8004c2e <_malloc_r+0x4a>
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	42a3      	cmp	r3, r4
 8004cc6:	d1fb      	bne.n	8004cc0 <_malloc_r+0xdc>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	6053      	str	r3, [r2, #4]
 8004ccc:	e7de      	b.n	8004c8c <_malloc_r+0xa8>
 8004cce:	230c      	movs	r3, #12
 8004cd0:	6033      	str	r3, [r6, #0]
 8004cd2:	4630      	mov	r0, r6
 8004cd4:	f000 f80c 	bl	8004cf0 <__malloc_unlock>
 8004cd8:	e794      	b.n	8004c04 <_malloc_r+0x20>
 8004cda:	6005      	str	r5, [r0, #0]
 8004cdc:	e7d6      	b.n	8004c8c <_malloc_r+0xa8>
 8004cde:	bf00      	nop
 8004ce0:	20000258 	.word	0x20000258

08004ce4 <__malloc_lock>:
 8004ce4:	4801      	ldr	r0, [pc, #4]	@ (8004cec <__malloc_lock+0x8>)
 8004ce6:	f7ff bf00 	b.w	8004aea <__retarget_lock_acquire_recursive>
 8004cea:	bf00      	nop
 8004cec:	20000250 	.word	0x20000250

08004cf0 <__malloc_unlock>:
 8004cf0:	4801      	ldr	r0, [pc, #4]	@ (8004cf8 <__malloc_unlock+0x8>)
 8004cf2:	f7ff befb 	b.w	8004aec <__retarget_lock_release_recursive>
 8004cf6:	bf00      	nop
 8004cf8:	20000250 	.word	0x20000250

08004cfc <__sfputc_r>:
 8004cfc:	6893      	ldr	r3, [r2, #8]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	b410      	push	{r4}
 8004d04:	6093      	str	r3, [r2, #8]
 8004d06:	da08      	bge.n	8004d1a <__sfputc_r+0x1e>
 8004d08:	6994      	ldr	r4, [r2, #24]
 8004d0a:	42a3      	cmp	r3, r4
 8004d0c:	db01      	blt.n	8004d12 <__sfputc_r+0x16>
 8004d0e:	290a      	cmp	r1, #10
 8004d10:	d103      	bne.n	8004d1a <__sfputc_r+0x1e>
 8004d12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d16:	f7ff bdda 	b.w	80048ce <__swbuf_r>
 8004d1a:	6813      	ldr	r3, [r2, #0]
 8004d1c:	1c58      	adds	r0, r3, #1
 8004d1e:	6010      	str	r0, [r2, #0]
 8004d20:	7019      	strb	r1, [r3, #0]
 8004d22:	4608      	mov	r0, r1
 8004d24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <__sfputs_r>:
 8004d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2c:	4606      	mov	r6, r0
 8004d2e:	460f      	mov	r7, r1
 8004d30:	4614      	mov	r4, r2
 8004d32:	18d5      	adds	r5, r2, r3
 8004d34:	42ac      	cmp	r4, r5
 8004d36:	d101      	bne.n	8004d3c <__sfputs_r+0x12>
 8004d38:	2000      	movs	r0, #0
 8004d3a:	e007      	b.n	8004d4c <__sfputs_r+0x22>
 8004d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d40:	463a      	mov	r2, r7
 8004d42:	4630      	mov	r0, r6
 8004d44:	f7ff ffda 	bl	8004cfc <__sfputc_r>
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d1f3      	bne.n	8004d34 <__sfputs_r+0xa>
 8004d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d50 <_vfiprintf_r>:
 8004d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d54:	460d      	mov	r5, r1
 8004d56:	b09d      	sub	sp, #116	@ 0x74
 8004d58:	4614      	mov	r4, r2
 8004d5a:	4698      	mov	r8, r3
 8004d5c:	4606      	mov	r6, r0
 8004d5e:	b118      	cbz	r0, 8004d68 <_vfiprintf_r+0x18>
 8004d60:	6a03      	ldr	r3, [r0, #32]
 8004d62:	b90b      	cbnz	r3, 8004d68 <_vfiprintf_r+0x18>
 8004d64:	f7ff fcca 	bl	80046fc <__sinit>
 8004d68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d6a:	07d9      	lsls	r1, r3, #31
 8004d6c:	d405      	bmi.n	8004d7a <_vfiprintf_r+0x2a>
 8004d6e:	89ab      	ldrh	r3, [r5, #12]
 8004d70:	059a      	lsls	r2, r3, #22
 8004d72:	d402      	bmi.n	8004d7a <_vfiprintf_r+0x2a>
 8004d74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d76:	f7ff feb8 	bl	8004aea <__retarget_lock_acquire_recursive>
 8004d7a:	89ab      	ldrh	r3, [r5, #12]
 8004d7c:	071b      	lsls	r3, r3, #28
 8004d7e:	d501      	bpl.n	8004d84 <_vfiprintf_r+0x34>
 8004d80:	692b      	ldr	r3, [r5, #16]
 8004d82:	b99b      	cbnz	r3, 8004dac <_vfiprintf_r+0x5c>
 8004d84:	4629      	mov	r1, r5
 8004d86:	4630      	mov	r0, r6
 8004d88:	f7ff fde0 	bl	800494c <__swsetup_r>
 8004d8c:	b170      	cbz	r0, 8004dac <_vfiprintf_r+0x5c>
 8004d8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d90:	07dc      	lsls	r4, r3, #31
 8004d92:	d504      	bpl.n	8004d9e <_vfiprintf_r+0x4e>
 8004d94:	f04f 30ff 	mov.w	r0, #4294967295
 8004d98:	b01d      	add	sp, #116	@ 0x74
 8004d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d9e:	89ab      	ldrh	r3, [r5, #12]
 8004da0:	0598      	lsls	r0, r3, #22
 8004da2:	d4f7      	bmi.n	8004d94 <_vfiprintf_r+0x44>
 8004da4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004da6:	f7ff fea1 	bl	8004aec <__retarget_lock_release_recursive>
 8004daa:	e7f3      	b.n	8004d94 <_vfiprintf_r+0x44>
 8004dac:	2300      	movs	r3, #0
 8004dae:	9309      	str	r3, [sp, #36]	@ 0x24
 8004db0:	2320      	movs	r3, #32
 8004db2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004db6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dba:	2330      	movs	r3, #48	@ 0x30
 8004dbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004f6c <_vfiprintf_r+0x21c>
 8004dc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004dc4:	f04f 0901 	mov.w	r9, #1
 8004dc8:	4623      	mov	r3, r4
 8004dca:	469a      	mov	sl, r3
 8004dcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dd0:	b10a      	cbz	r2, 8004dd6 <_vfiprintf_r+0x86>
 8004dd2:	2a25      	cmp	r2, #37	@ 0x25
 8004dd4:	d1f9      	bne.n	8004dca <_vfiprintf_r+0x7a>
 8004dd6:	ebba 0b04 	subs.w	fp, sl, r4
 8004dda:	d00b      	beq.n	8004df4 <_vfiprintf_r+0xa4>
 8004ddc:	465b      	mov	r3, fp
 8004dde:	4622      	mov	r2, r4
 8004de0:	4629      	mov	r1, r5
 8004de2:	4630      	mov	r0, r6
 8004de4:	f7ff ffa1 	bl	8004d2a <__sfputs_r>
 8004de8:	3001      	adds	r0, #1
 8004dea:	f000 80a7 	beq.w	8004f3c <_vfiprintf_r+0x1ec>
 8004dee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004df0:	445a      	add	r2, fp
 8004df2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004df4:	f89a 3000 	ldrb.w	r3, [sl]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f000 809f 	beq.w	8004f3c <_vfiprintf_r+0x1ec>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	f04f 32ff 	mov.w	r2, #4294967295
 8004e04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e08:	f10a 0a01 	add.w	sl, sl, #1
 8004e0c:	9304      	str	r3, [sp, #16]
 8004e0e:	9307      	str	r3, [sp, #28]
 8004e10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e14:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e16:	4654      	mov	r4, sl
 8004e18:	2205      	movs	r2, #5
 8004e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e1e:	4853      	ldr	r0, [pc, #332]	@ (8004f6c <_vfiprintf_r+0x21c>)
 8004e20:	f7fb f9e6 	bl	80001f0 <memchr>
 8004e24:	9a04      	ldr	r2, [sp, #16]
 8004e26:	b9d8      	cbnz	r0, 8004e60 <_vfiprintf_r+0x110>
 8004e28:	06d1      	lsls	r1, r2, #27
 8004e2a:	bf44      	itt	mi
 8004e2c:	2320      	movmi	r3, #32
 8004e2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e32:	0713      	lsls	r3, r2, #28
 8004e34:	bf44      	itt	mi
 8004e36:	232b      	movmi	r3, #43	@ 0x2b
 8004e38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e3c:	f89a 3000 	ldrb.w	r3, [sl]
 8004e40:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e42:	d015      	beq.n	8004e70 <_vfiprintf_r+0x120>
 8004e44:	9a07      	ldr	r2, [sp, #28]
 8004e46:	4654      	mov	r4, sl
 8004e48:	2000      	movs	r0, #0
 8004e4a:	f04f 0c0a 	mov.w	ip, #10
 8004e4e:	4621      	mov	r1, r4
 8004e50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e54:	3b30      	subs	r3, #48	@ 0x30
 8004e56:	2b09      	cmp	r3, #9
 8004e58:	d94b      	bls.n	8004ef2 <_vfiprintf_r+0x1a2>
 8004e5a:	b1b0      	cbz	r0, 8004e8a <_vfiprintf_r+0x13a>
 8004e5c:	9207      	str	r2, [sp, #28]
 8004e5e:	e014      	b.n	8004e8a <_vfiprintf_r+0x13a>
 8004e60:	eba0 0308 	sub.w	r3, r0, r8
 8004e64:	fa09 f303 	lsl.w	r3, r9, r3
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	9304      	str	r3, [sp, #16]
 8004e6c:	46a2      	mov	sl, r4
 8004e6e:	e7d2      	b.n	8004e16 <_vfiprintf_r+0xc6>
 8004e70:	9b03      	ldr	r3, [sp, #12]
 8004e72:	1d19      	adds	r1, r3, #4
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	9103      	str	r1, [sp, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	bfbb      	ittet	lt
 8004e7c:	425b      	neglt	r3, r3
 8004e7e:	f042 0202 	orrlt.w	r2, r2, #2
 8004e82:	9307      	strge	r3, [sp, #28]
 8004e84:	9307      	strlt	r3, [sp, #28]
 8004e86:	bfb8      	it	lt
 8004e88:	9204      	strlt	r2, [sp, #16]
 8004e8a:	7823      	ldrb	r3, [r4, #0]
 8004e8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e8e:	d10a      	bne.n	8004ea6 <_vfiprintf_r+0x156>
 8004e90:	7863      	ldrb	r3, [r4, #1]
 8004e92:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e94:	d132      	bne.n	8004efc <_vfiprintf_r+0x1ac>
 8004e96:	9b03      	ldr	r3, [sp, #12]
 8004e98:	1d1a      	adds	r2, r3, #4
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	9203      	str	r2, [sp, #12]
 8004e9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ea2:	3402      	adds	r4, #2
 8004ea4:	9305      	str	r3, [sp, #20]
 8004ea6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004f7c <_vfiprintf_r+0x22c>
 8004eaa:	7821      	ldrb	r1, [r4, #0]
 8004eac:	2203      	movs	r2, #3
 8004eae:	4650      	mov	r0, sl
 8004eb0:	f7fb f99e 	bl	80001f0 <memchr>
 8004eb4:	b138      	cbz	r0, 8004ec6 <_vfiprintf_r+0x176>
 8004eb6:	9b04      	ldr	r3, [sp, #16]
 8004eb8:	eba0 000a 	sub.w	r0, r0, sl
 8004ebc:	2240      	movs	r2, #64	@ 0x40
 8004ebe:	4082      	lsls	r2, r0
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	3401      	adds	r4, #1
 8004ec4:	9304      	str	r3, [sp, #16]
 8004ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004eca:	4829      	ldr	r0, [pc, #164]	@ (8004f70 <_vfiprintf_r+0x220>)
 8004ecc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ed0:	2206      	movs	r2, #6
 8004ed2:	f7fb f98d 	bl	80001f0 <memchr>
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d03f      	beq.n	8004f5a <_vfiprintf_r+0x20a>
 8004eda:	4b26      	ldr	r3, [pc, #152]	@ (8004f74 <_vfiprintf_r+0x224>)
 8004edc:	bb1b      	cbnz	r3, 8004f26 <_vfiprintf_r+0x1d6>
 8004ede:	9b03      	ldr	r3, [sp, #12]
 8004ee0:	3307      	adds	r3, #7
 8004ee2:	f023 0307 	bic.w	r3, r3, #7
 8004ee6:	3308      	adds	r3, #8
 8004ee8:	9303      	str	r3, [sp, #12]
 8004eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eec:	443b      	add	r3, r7
 8004eee:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ef0:	e76a      	b.n	8004dc8 <_vfiprintf_r+0x78>
 8004ef2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	2001      	movs	r0, #1
 8004efa:	e7a8      	b.n	8004e4e <_vfiprintf_r+0xfe>
 8004efc:	2300      	movs	r3, #0
 8004efe:	3401      	adds	r4, #1
 8004f00:	9305      	str	r3, [sp, #20]
 8004f02:	4619      	mov	r1, r3
 8004f04:	f04f 0c0a 	mov.w	ip, #10
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f0e:	3a30      	subs	r2, #48	@ 0x30
 8004f10:	2a09      	cmp	r2, #9
 8004f12:	d903      	bls.n	8004f1c <_vfiprintf_r+0x1cc>
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0c6      	beq.n	8004ea6 <_vfiprintf_r+0x156>
 8004f18:	9105      	str	r1, [sp, #20]
 8004f1a:	e7c4      	b.n	8004ea6 <_vfiprintf_r+0x156>
 8004f1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f20:	4604      	mov	r4, r0
 8004f22:	2301      	movs	r3, #1
 8004f24:	e7f0      	b.n	8004f08 <_vfiprintf_r+0x1b8>
 8004f26:	ab03      	add	r3, sp, #12
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	462a      	mov	r2, r5
 8004f2c:	4b12      	ldr	r3, [pc, #72]	@ (8004f78 <_vfiprintf_r+0x228>)
 8004f2e:	a904      	add	r1, sp, #16
 8004f30:	4630      	mov	r0, r6
 8004f32:	f3af 8000 	nop.w
 8004f36:	4607      	mov	r7, r0
 8004f38:	1c78      	adds	r0, r7, #1
 8004f3a:	d1d6      	bne.n	8004eea <_vfiprintf_r+0x19a>
 8004f3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f3e:	07d9      	lsls	r1, r3, #31
 8004f40:	d405      	bmi.n	8004f4e <_vfiprintf_r+0x1fe>
 8004f42:	89ab      	ldrh	r3, [r5, #12]
 8004f44:	059a      	lsls	r2, r3, #22
 8004f46:	d402      	bmi.n	8004f4e <_vfiprintf_r+0x1fe>
 8004f48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f4a:	f7ff fdcf 	bl	8004aec <__retarget_lock_release_recursive>
 8004f4e:	89ab      	ldrh	r3, [r5, #12]
 8004f50:	065b      	lsls	r3, r3, #25
 8004f52:	f53f af1f 	bmi.w	8004d94 <_vfiprintf_r+0x44>
 8004f56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f58:	e71e      	b.n	8004d98 <_vfiprintf_r+0x48>
 8004f5a:	ab03      	add	r3, sp, #12
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	462a      	mov	r2, r5
 8004f60:	4b05      	ldr	r3, [pc, #20]	@ (8004f78 <_vfiprintf_r+0x228>)
 8004f62:	a904      	add	r1, sp, #16
 8004f64:	4630      	mov	r0, r6
 8004f66:	f000 f879 	bl	800505c <_printf_i>
 8004f6a:	e7e4      	b.n	8004f36 <_vfiprintf_r+0x1e6>
 8004f6c:	080055a0 	.word	0x080055a0
 8004f70:	080055aa 	.word	0x080055aa
 8004f74:	00000000 	.word	0x00000000
 8004f78:	08004d2b 	.word	0x08004d2b
 8004f7c:	080055a6 	.word	0x080055a6

08004f80 <_printf_common>:
 8004f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f84:	4616      	mov	r6, r2
 8004f86:	4698      	mov	r8, r3
 8004f88:	688a      	ldr	r2, [r1, #8]
 8004f8a:	690b      	ldr	r3, [r1, #16]
 8004f8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f90:	4293      	cmp	r3, r2
 8004f92:	bfb8      	it	lt
 8004f94:	4613      	movlt	r3, r2
 8004f96:	6033      	str	r3, [r6, #0]
 8004f98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f9c:	4607      	mov	r7, r0
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	b10a      	cbz	r2, 8004fa6 <_printf_common+0x26>
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	6033      	str	r3, [r6, #0]
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	0699      	lsls	r1, r3, #26
 8004faa:	bf42      	ittt	mi
 8004fac:	6833      	ldrmi	r3, [r6, #0]
 8004fae:	3302      	addmi	r3, #2
 8004fb0:	6033      	strmi	r3, [r6, #0]
 8004fb2:	6825      	ldr	r5, [r4, #0]
 8004fb4:	f015 0506 	ands.w	r5, r5, #6
 8004fb8:	d106      	bne.n	8004fc8 <_printf_common+0x48>
 8004fba:	f104 0a19 	add.w	sl, r4, #25
 8004fbe:	68e3      	ldr	r3, [r4, #12]
 8004fc0:	6832      	ldr	r2, [r6, #0]
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	42ab      	cmp	r3, r5
 8004fc6:	dc26      	bgt.n	8005016 <_printf_common+0x96>
 8004fc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004fcc:	6822      	ldr	r2, [r4, #0]
 8004fce:	3b00      	subs	r3, #0
 8004fd0:	bf18      	it	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	0692      	lsls	r2, r2, #26
 8004fd6:	d42b      	bmi.n	8005030 <_printf_common+0xb0>
 8004fd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fdc:	4641      	mov	r1, r8
 8004fde:	4638      	mov	r0, r7
 8004fe0:	47c8      	blx	r9
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d01e      	beq.n	8005024 <_printf_common+0xa4>
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	6922      	ldr	r2, [r4, #16]
 8004fea:	f003 0306 	and.w	r3, r3, #6
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	bf02      	ittt	eq
 8004ff2:	68e5      	ldreq	r5, [r4, #12]
 8004ff4:	6833      	ldreq	r3, [r6, #0]
 8004ff6:	1aed      	subeq	r5, r5, r3
 8004ff8:	68a3      	ldr	r3, [r4, #8]
 8004ffa:	bf0c      	ite	eq
 8004ffc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005000:	2500      	movne	r5, #0
 8005002:	4293      	cmp	r3, r2
 8005004:	bfc4      	itt	gt
 8005006:	1a9b      	subgt	r3, r3, r2
 8005008:	18ed      	addgt	r5, r5, r3
 800500a:	2600      	movs	r6, #0
 800500c:	341a      	adds	r4, #26
 800500e:	42b5      	cmp	r5, r6
 8005010:	d11a      	bne.n	8005048 <_printf_common+0xc8>
 8005012:	2000      	movs	r0, #0
 8005014:	e008      	b.n	8005028 <_printf_common+0xa8>
 8005016:	2301      	movs	r3, #1
 8005018:	4652      	mov	r2, sl
 800501a:	4641      	mov	r1, r8
 800501c:	4638      	mov	r0, r7
 800501e:	47c8      	blx	r9
 8005020:	3001      	adds	r0, #1
 8005022:	d103      	bne.n	800502c <_printf_common+0xac>
 8005024:	f04f 30ff 	mov.w	r0, #4294967295
 8005028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800502c:	3501      	adds	r5, #1
 800502e:	e7c6      	b.n	8004fbe <_printf_common+0x3e>
 8005030:	18e1      	adds	r1, r4, r3
 8005032:	1c5a      	adds	r2, r3, #1
 8005034:	2030      	movs	r0, #48	@ 0x30
 8005036:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800503a:	4422      	add	r2, r4
 800503c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005040:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005044:	3302      	adds	r3, #2
 8005046:	e7c7      	b.n	8004fd8 <_printf_common+0x58>
 8005048:	2301      	movs	r3, #1
 800504a:	4622      	mov	r2, r4
 800504c:	4641      	mov	r1, r8
 800504e:	4638      	mov	r0, r7
 8005050:	47c8      	blx	r9
 8005052:	3001      	adds	r0, #1
 8005054:	d0e6      	beq.n	8005024 <_printf_common+0xa4>
 8005056:	3601      	adds	r6, #1
 8005058:	e7d9      	b.n	800500e <_printf_common+0x8e>
	...

0800505c <_printf_i>:
 800505c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005060:	7e0f      	ldrb	r7, [r1, #24]
 8005062:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005064:	2f78      	cmp	r7, #120	@ 0x78
 8005066:	4691      	mov	r9, r2
 8005068:	4680      	mov	r8, r0
 800506a:	460c      	mov	r4, r1
 800506c:	469a      	mov	sl, r3
 800506e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005072:	d807      	bhi.n	8005084 <_printf_i+0x28>
 8005074:	2f62      	cmp	r7, #98	@ 0x62
 8005076:	d80a      	bhi.n	800508e <_printf_i+0x32>
 8005078:	2f00      	cmp	r7, #0
 800507a:	f000 80d2 	beq.w	8005222 <_printf_i+0x1c6>
 800507e:	2f58      	cmp	r7, #88	@ 0x58
 8005080:	f000 80b9 	beq.w	80051f6 <_printf_i+0x19a>
 8005084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005088:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800508c:	e03a      	b.n	8005104 <_printf_i+0xa8>
 800508e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005092:	2b15      	cmp	r3, #21
 8005094:	d8f6      	bhi.n	8005084 <_printf_i+0x28>
 8005096:	a101      	add	r1, pc, #4	@ (adr r1, 800509c <_printf_i+0x40>)
 8005098:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800509c:	080050f5 	.word	0x080050f5
 80050a0:	08005109 	.word	0x08005109
 80050a4:	08005085 	.word	0x08005085
 80050a8:	08005085 	.word	0x08005085
 80050ac:	08005085 	.word	0x08005085
 80050b0:	08005085 	.word	0x08005085
 80050b4:	08005109 	.word	0x08005109
 80050b8:	08005085 	.word	0x08005085
 80050bc:	08005085 	.word	0x08005085
 80050c0:	08005085 	.word	0x08005085
 80050c4:	08005085 	.word	0x08005085
 80050c8:	08005209 	.word	0x08005209
 80050cc:	08005133 	.word	0x08005133
 80050d0:	080051c3 	.word	0x080051c3
 80050d4:	08005085 	.word	0x08005085
 80050d8:	08005085 	.word	0x08005085
 80050dc:	0800522b 	.word	0x0800522b
 80050e0:	08005085 	.word	0x08005085
 80050e4:	08005133 	.word	0x08005133
 80050e8:	08005085 	.word	0x08005085
 80050ec:	08005085 	.word	0x08005085
 80050f0:	080051cb 	.word	0x080051cb
 80050f4:	6833      	ldr	r3, [r6, #0]
 80050f6:	1d1a      	adds	r2, r3, #4
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6032      	str	r2, [r6, #0]
 80050fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005100:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005104:	2301      	movs	r3, #1
 8005106:	e09d      	b.n	8005244 <_printf_i+0x1e8>
 8005108:	6833      	ldr	r3, [r6, #0]
 800510a:	6820      	ldr	r0, [r4, #0]
 800510c:	1d19      	adds	r1, r3, #4
 800510e:	6031      	str	r1, [r6, #0]
 8005110:	0606      	lsls	r6, r0, #24
 8005112:	d501      	bpl.n	8005118 <_printf_i+0xbc>
 8005114:	681d      	ldr	r5, [r3, #0]
 8005116:	e003      	b.n	8005120 <_printf_i+0xc4>
 8005118:	0645      	lsls	r5, r0, #25
 800511a:	d5fb      	bpl.n	8005114 <_printf_i+0xb8>
 800511c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005120:	2d00      	cmp	r5, #0
 8005122:	da03      	bge.n	800512c <_printf_i+0xd0>
 8005124:	232d      	movs	r3, #45	@ 0x2d
 8005126:	426d      	negs	r5, r5
 8005128:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800512c:	4859      	ldr	r0, [pc, #356]	@ (8005294 <_printf_i+0x238>)
 800512e:	230a      	movs	r3, #10
 8005130:	e011      	b.n	8005156 <_printf_i+0xfa>
 8005132:	6821      	ldr	r1, [r4, #0]
 8005134:	6833      	ldr	r3, [r6, #0]
 8005136:	0608      	lsls	r0, r1, #24
 8005138:	f853 5b04 	ldr.w	r5, [r3], #4
 800513c:	d402      	bmi.n	8005144 <_printf_i+0xe8>
 800513e:	0649      	lsls	r1, r1, #25
 8005140:	bf48      	it	mi
 8005142:	b2ad      	uxthmi	r5, r5
 8005144:	2f6f      	cmp	r7, #111	@ 0x6f
 8005146:	4853      	ldr	r0, [pc, #332]	@ (8005294 <_printf_i+0x238>)
 8005148:	6033      	str	r3, [r6, #0]
 800514a:	bf14      	ite	ne
 800514c:	230a      	movne	r3, #10
 800514e:	2308      	moveq	r3, #8
 8005150:	2100      	movs	r1, #0
 8005152:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005156:	6866      	ldr	r6, [r4, #4]
 8005158:	60a6      	str	r6, [r4, #8]
 800515a:	2e00      	cmp	r6, #0
 800515c:	bfa2      	ittt	ge
 800515e:	6821      	ldrge	r1, [r4, #0]
 8005160:	f021 0104 	bicge.w	r1, r1, #4
 8005164:	6021      	strge	r1, [r4, #0]
 8005166:	b90d      	cbnz	r5, 800516c <_printf_i+0x110>
 8005168:	2e00      	cmp	r6, #0
 800516a:	d04b      	beq.n	8005204 <_printf_i+0x1a8>
 800516c:	4616      	mov	r6, r2
 800516e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005172:	fb03 5711 	mls	r7, r3, r1, r5
 8005176:	5dc7      	ldrb	r7, [r0, r7]
 8005178:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800517c:	462f      	mov	r7, r5
 800517e:	42bb      	cmp	r3, r7
 8005180:	460d      	mov	r5, r1
 8005182:	d9f4      	bls.n	800516e <_printf_i+0x112>
 8005184:	2b08      	cmp	r3, #8
 8005186:	d10b      	bne.n	80051a0 <_printf_i+0x144>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	07df      	lsls	r7, r3, #31
 800518c:	d508      	bpl.n	80051a0 <_printf_i+0x144>
 800518e:	6923      	ldr	r3, [r4, #16]
 8005190:	6861      	ldr	r1, [r4, #4]
 8005192:	4299      	cmp	r1, r3
 8005194:	bfde      	ittt	le
 8005196:	2330      	movle	r3, #48	@ 0x30
 8005198:	f806 3c01 	strble.w	r3, [r6, #-1]
 800519c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051a0:	1b92      	subs	r2, r2, r6
 80051a2:	6122      	str	r2, [r4, #16]
 80051a4:	f8cd a000 	str.w	sl, [sp]
 80051a8:	464b      	mov	r3, r9
 80051aa:	aa03      	add	r2, sp, #12
 80051ac:	4621      	mov	r1, r4
 80051ae:	4640      	mov	r0, r8
 80051b0:	f7ff fee6 	bl	8004f80 <_printf_common>
 80051b4:	3001      	adds	r0, #1
 80051b6:	d14a      	bne.n	800524e <_printf_i+0x1f2>
 80051b8:	f04f 30ff 	mov.w	r0, #4294967295
 80051bc:	b004      	add	sp, #16
 80051be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	f043 0320 	orr.w	r3, r3, #32
 80051c8:	6023      	str	r3, [r4, #0]
 80051ca:	4833      	ldr	r0, [pc, #204]	@ (8005298 <_printf_i+0x23c>)
 80051cc:	2778      	movs	r7, #120	@ 0x78
 80051ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	6831      	ldr	r1, [r6, #0]
 80051d6:	061f      	lsls	r7, r3, #24
 80051d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80051dc:	d402      	bmi.n	80051e4 <_printf_i+0x188>
 80051de:	065f      	lsls	r7, r3, #25
 80051e0:	bf48      	it	mi
 80051e2:	b2ad      	uxthmi	r5, r5
 80051e4:	6031      	str	r1, [r6, #0]
 80051e6:	07d9      	lsls	r1, r3, #31
 80051e8:	bf44      	itt	mi
 80051ea:	f043 0320 	orrmi.w	r3, r3, #32
 80051ee:	6023      	strmi	r3, [r4, #0]
 80051f0:	b11d      	cbz	r5, 80051fa <_printf_i+0x19e>
 80051f2:	2310      	movs	r3, #16
 80051f4:	e7ac      	b.n	8005150 <_printf_i+0xf4>
 80051f6:	4827      	ldr	r0, [pc, #156]	@ (8005294 <_printf_i+0x238>)
 80051f8:	e7e9      	b.n	80051ce <_printf_i+0x172>
 80051fa:	6823      	ldr	r3, [r4, #0]
 80051fc:	f023 0320 	bic.w	r3, r3, #32
 8005200:	6023      	str	r3, [r4, #0]
 8005202:	e7f6      	b.n	80051f2 <_printf_i+0x196>
 8005204:	4616      	mov	r6, r2
 8005206:	e7bd      	b.n	8005184 <_printf_i+0x128>
 8005208:	6833      	ldr	r3, [r6, #0]
 800520a:	6825      	ldr	r5, [r4, #0]
 800520c:	6961      	ldr	r1, [r4, #20]
 800520e:	1d18      	adds	r0, r3, #4
 8005210:	6030      	str	r0, [r6, #0]
 8005212:	062e      	lsls	r6, r5, #24
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	d501      	bpl.n	800521c <_printf_i+0x1c0>
 8005218:	6019      	str	r1, [r3, #0]
 800521a:	e002      	b.n	8005222 <_printf_i+0x1c6>
 800521c:	0668      	lsls	r0, r5, #25
 800521e:	d5fb      	bpl.n	8005218 <_printf_i+0x1bc>
 8005220:	8019      	strh	r1, [r3, #0]
 8005222:	2300      	movs	r3, #0
 8005224:	6123      	str	r3, [r4, #16]
 8005226:	4616      	mov	r6, r2
 8005228:	e7bc      	b.n	80051a4 <_printf_i+0x148>
 800522a:	6833      	ldr	r3, [r6, #0]
 800522c:	1d1a      	adds	r2, r3, #4
 800522e:	6032      	str	r2, [r6, #0]
 8005230:	681e      	ldr	r6, [r3, #0]
 8005232:	6862      	ldr	r2, [r4, #4]
 8005234:	2100      	movs	r1, #0
 8005236:	4630      	mov	r0, r6
 8005238:	f7fa ffda 	bl	80001f0 <memchr>
 800523c:	b108      	cbz	r0, 8005242 <_printf_i+0x1e6>
 800523e:	1b80      	subs	r0, r0, r6
 8005240:	6060      	str	r0, [r4, #4]
 8005242:	6863      	ldr	r3, [r4, #4]
 8005244:	6123      	str	r3, [r4, #16]
 8005246:	2300      	movs	r3, #0
 8005248:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800524c:	e7aa      	b.n	80051a4 <_printf_i+0x148>
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	4632      	mov	r2, r6
 8005252:	4649      	mov	r1, r9
 8005254:	4640      	mov	r0, r8
 8005256:	47d0      	blx	sl
 8005258:	3001      	adds	r0, #1
 800525a:	d0ad      	beq.n	80051b8 <_printf_i+0x15c>
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	079b      	lsls	r3, r3, #30
 8005260:	d413      	bmi.n	800528a <_printf_i+0x22e>
 8005262:	68e0      	ldr	r0, [r4, #12]
 8005264:	9b03      	ldr	r3, [sp, #12]
 8005266:	4298      	cmp	r0, r3
 8005268:	bfb8      	it	lt
 800526a:	4618      	movlt	r0, r3
 800526c:	e7a6      	b.n	80051bc <_printf_i+0x160>
 800526e:	2301      	movs	r3, #1
 8005270:	4632      	mov	r2, r6
 8005272:	4649      	mov	r1, r9
 8005274:	4640      	mov	r0, r8
 8005276:	47d0      	blx	sl
 8005278:	3001      	adds	r0, #1
 800527a:	d09d      	beq.n	80051b8 <_printf_i+0x15c>
 800527c:	3501      	adds	r5, #1
 800527e:	68e3      	ldr	r3, [r4, #12]
 8005280:	9903      	ldr	r1, [sp, #12]
 8005282:	1a5b      	subs	r3, r3, r1
 8005284:	42ab      	cmp	r3, r5
 8005286:	dcf2      	bgt.n	800526e <_printf_i+0x212>
 8005288:	e7eb      	b.n	8005262 <_printf_i+0x206>
 800528a:	2500      	movs	r5, #0
 800528c:	f104 0619 	add.w	r6, r4, #25
 8005290:	e7f5      	b.n	800527e <_printf_i+0x222>
 8005292:	bf00      	nop
 8005294:	080055b1 	.word	0x080055b1
 8005298:	080055c2 	.word	0x080055c2

0800529c <__sflush_r>:
 800529c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052a4:	0716      	lsls	r6, r2, #28
 80052a6:	4605      	mov	r5, r0
 80052a8:	460c      	mov	r4, r1
 80052aa:	d454      	bmi.n	8005356 <__sflush_r+0xba>
 80052ac:	684b      	ldr	r3, [r1, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	dc02      	bgt.n	80052b8 <__sflush_r+0x1c>
 80052b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	dd48      	ble.n	800534a <__sflush_r+0xae>
 80052b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052ba:	2e00      	cmp	r6, #0
 80052bc:	d045      	beq.n	800534a <__sflush_r+0xae>
 80052be:	2300      	movs	r3, #0
 80052c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052c4:	682f      	ldr	r7, [r5, #0]
 80052c6:	6a21      	ldr	r1, [r4, #32]
 80052c8:	602b      	str	r3, [r5, #0]
 80052ca:	d030      	beq.n	800532e <__sflush_r+0x92>
 80052cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052ce:	89a3      	ldrh	r3, [r4, #12]
 80052d0:	0759      	lsls	r1, r3, #29
 80052d2:	d505      	bpl.n	80052e0 <__sflush_r+0x44>
 80052d4:	6863      	ldr	r3, [r4, #4]
 80052d6:	1ad2      	subs	r2, r2, r3
 80052d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052da:	b10b      	cbz	r3, 80052e0 <__sflush_r+0x44>
 80052dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052de:	1ad2      	subs	r2, r2, r3
 80052e0:	2300      	movs	r3, #0
 80052e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052e4:	6a21      	ldr	r1, [r4, #32]
 80052e6:	4628      	mov	r0, r5
 80052e8:	47b0      	blx	r6
 80052ea:	1c43      	adds	r3, r0, #1
 80052ec:	89a3      	ldrh	r3, [r4, #12]
 80052ee:	d106      	bne.n	80052fe <__sflush_r+0x62>
 80052f0:	6829      	ldr	r1, [r5, #0]
 80052f2:	291d      	cmp	r1, #29
 80052f4:	d82b      	bhi.n	800534e <__sflush_r+0xb2>
 80052f6:	4a2a      	ldr	r2, [pc, #168]	@ (80053a0 <__sflush_r+0x104>)
 80052f8:	410a      	asrs	r2, r1
 80052fa:	07d6      	lsls	r6, r2, #31
 80052fc:	d427      	bmi.n	800534e <__sflush_r+0xb2>
 80052fe:	2200      	movs	r2, #0
 8005300:	6062      	str	r2, [r4, #4]
 8005302:	04d9      	lsls	r1, r3, #19
 8005304:	6922      	ldr	r2, [r4, #16]
 8005306:	6022      	str	r2, [r4, #0]
 8005308:	d504      	bpl.n	8005314 <__sflush_r+0x78>
 800530a:	1c42      	adds	r2, r0, #1
 800530c:	d101      	bne.n	8005312 <__sflush_r+0x76>
 800530e:	682b      	ldr	r3, [r5, #0]
 8005310:	b903      	cbnz	r3, 8005314 <__sflush_r+0x78>
 8005312:	6560      	str	r0, [r4, #84]	@ 0x54
 8005314:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005316:	602f      	str	r7, [r5, #0]
 8005318:	b1b9      	cbz	r1, 800534a <__sflush_r+0xae>
 800531a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800531e:	4299      	cmp	r1, r3
 8005320:	d002      	beq.n	8005328 <__sflush_r+0x8c>
 8005322:	4628      	mov	r0, r5
 8005324:	f7ff fbf2 	bl	8004b0c <_free_r>
 8005328:	2300      	movs	r3, #0
 800532a:	6363      	str	r3, [r4, #52]	@ 0x34
 800532c:	e00d      	b.n	800534a <__sflush_r+0xae>
 800532e:	2301      	movs	r3, #1
 8005330:	4628      	mov	r0, r5
 8005332:	47b0      	blx	r6
 8005334:	4602      	mov	r2, r0
 8005336:	1c50      	adds	r0, r2, #1
 8005338:	d1c9      	bne.n	80052ce <__sflush_r+0x32>
 800533a:	682b      	ldr	r3, [r5, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d0c6      	beq.n	80052ce <__sflush_r+0x32>
 8005340:	2b1d      	cmp	r3, #29
 8005342:	d001      	beq.n	8005348 <__sflush_r+0xac>
 8005344:	2b16      	cmp	r3, #22
 8005346:	d11e      	bne.n	8005386 <__sflush_r+0xea>
 8005348:	602f      	str	r7, [r5, #0]
 800534a:	2000      	movs	r0, #0
 800534c:	e022      	b.n	8005394 <__sflush_r+0xf8>
 800534e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005352:	b21b      	sxth	r3, r3
 8005354:	e01b      	b.n	800538e <__sflush_r+0xf2>
 8005356:	690f      	ldr	r7, [r1, #16]
 8005358:	2f00      	cmp	r7, #0
 800535a:	d0f6      	beq.n	800534a <__sflush_r+0xae>
 800535c:	0793      	lsls	r3, r2, #30
 800535e:	680e      	ldr	r6, [r1, #0]
 8005360:	bf08      	it	eq
 8005362:	694b      	ldreq	r3, [r1, #20]
 8005364:	600f      	str	r7, [r1, #0]
 8005366:	bf18      	it	ne
 8005368:	2300      	movne	r3, #0
 800536a:	eba6 0807 	sub.w	r8, r6, r7
 800536e:	608b      	str	r3, [r1, #8]
 8005370:	f1b8 0f00 	cmp.w	r8, #0
 8005374:	dde9      	ble.n	800534a <__sflush_r+0xae>
 8005376:	6a21      	ldr	r1, [r4, #32]
 8005378:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800537a:	4643      	mov	r3, r8
 800537c:	463a      	mov	r2, r7
 800537e:	4628      	mov	r0, r5
 8005380:	47b0      	blx	r6
 8005382:	2800      	cmp	r0, #0
 8005384:	dc08      	bgt.n	8005398 <__sflush_r+0xfc>
 8005386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800538a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800538e:	81a3      	strh	r3, [r4, #12]
 8005390:	f04f 30ff 	mov.w	r0, #4294967295
 8005394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005398:	4407      	add	r7, r0
 800539a:	eba8 0800 	sub.w	r8, r8, r0
 800539e:	e7e7      	b.n	8005370 <__sflush_r+0xd4>
 80053a0:	dfbffffe 	.word	0xdfbffffe

080053a4 <_fflush_r>:
 80053a4:	b538      	push	{r3, r4, r5, lr}
 80053a6:	690b      	ldr	r3, [r1, #16]
 80053a8:	4605      	mov	r5, r0
 80053aa:	460c      	mov	r4, r1
 80053ac:	b913      	cbnz	r3, 80053b4 <_fflush_r+0x10>
 80053ae:	2500      	movs	r5, #0
 80053b0:	4628      	mov	r0, r5
 80053b2:	bd38      	pop	{r3, r4, r5, pc}
 80053b4:	b118      	cbz	r0, 80053be <_fflush_r+0x1a>
 80053b6:	6a03      	ldr	r3, [r0, #32]
 80053b8:	b90b      	cbnz	r3, 80053be <_fflush_r+0x1a>
 80053ba:	f7ff f99f 	bl	80046fc <__sinit>
 80053be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0f3      	beq.n	80053ae <_fflush_r+0xa>
 80053c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053c8:	07d0      	lsls	r0, r2, #31
 80053ca:	d404      	bmi.n	80053d6 <_fflush_r+0x32>
 80053cc:	0599      	lsls	r1, r3, #22
 80053ce:	d402      	bmi.n	80053d6 <_fflush_r+0x32>
 80053d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053d2:	f7ff fb8a 	bl	8004aea <__retarget_lock_acquire_recursive>
 80053d6:	4628      	mov	r0, r5
 80053d8:	4621      	mov	r1, r4
 80053da:	f7ff ff5f 	bl	800529c <__sflush_r>
 80053de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053e0:	07da      	lsls	r2, r3, #31
 80053e2:	4605      	mov	r5, r0
 80053e4:	d4e4      	bmi.n	80053b0 <_fflush_r+0xc>
 80053e6:	89a3      	ldrh	r3, [r4, #12]
 80053e8:	059b      	lsls	r3, r3, #22
 80053ea:	d4e1      	bmi.n	80053b0 <_fflush_r+0xc>
 80053ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053ee:	f7ff fb7d 	bl	8004aec <__retarget_lock_release_recursive>
 80053f2:	e7dd      	b.n	80053b0 <_fflush_r+0xc>

080053f4 <__swhatbuf_r>:
 80053f4:	b570      	push	{r4, r5, r6, lr}
 80053f6:	460c      	mov	r4, r1
 80053f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053fc:	2900      	cmp	r1, #0
 80053fe:	b096      	sub	sp, #88	@ 0x58
 8005400:	4615      	mov	r5, r2
 8005402:	461e      	mov	r6, r3
 8005404:	da0d      	bge.n	8005422 <__swhatbuf_r+0x2e>
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800540c:	f04f 0100 	mov.w	r1, #0
 8005410:	bf14      	ite	ne
 8005412:	2340      	movne	r3, #64	@ 0x40
 8005414:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005418:	2000      	movs	r0, #0
 800541a:	6031      	str	r1, [r6, #0]
 800541c:	602b      	str	r3, [r5, #0]
 800541e:	b016      	add	sp, #88	@ 0x58
 8005420:	bd70      	pop	{r4, r5, r6, pc}
 8005422:	466a      	mov	r2, sp
 8005424:	f000 f848 	bl	80054b8 <_fstat_r>
 8005428:	2800      	cmp	r0, #0
 800542a:	dbec      	blt.n	8005406 <__swhatbuf_r+0x12>
 800542c:	9901      	ldr	r1, [sp, #4]
 800542e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005432:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005436:	4259      	negs	r1, r3
 8005438:	4159      	adcs	r1, r3
 800543a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800543e:	e7eb      	b.n	8005418 <__swhatbuf_r+0x24>

08005440 <__smakebuf_r>:
 8005440:	898b      	ldrh	r3, [r1, #12]
 8005442:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005444:	079d      	lsls	r5, r3, #30
 8005446:	4606      	mov	r6, r0
 8005448:	460c      	mov	r4, r1
 800544a:	d507      	bpl.n	800545c <__smakebuf_r+0x1c>
 800544c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005450:	6023      	str	r3, [r4, #0]
 8005452:	6123      	str	r3, [r4, #16]
 8005454:	2301      	movs	r3, #1
 8005456:	6163      	str	r3, [r4, #20]
 8005458:	b003      	add	sp, #12
 800545a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800545c:	ab01      	add	r3, sp, #4
 800545e:	466a      	mov	r2, sp
 8005460:	f7ff ffc8 	bl	80053f4 <__swhatbuf_r>
 8005464:	9f00      	ldr	r7, [sp, #0]
 8005466:	4605      	mov	r5, r0
 8005468:	4639      	mov	r1, r7
 800546a:	4630      	mov	r0, r6
 800546c:	f7ff fbba 	bl	8004be4 <_malloc_r>
 8005470:	b948      	cbnz	r0, 8005486 <__smakebuf_r+0x46>
 8005472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005476:	059a      	lsls	r2, r3, #22
 8005478:	d4ee      	bmi.n	8005458 <__smakebuf_r+0x18>
 800547a:	f023 0303 	bic.w	r3, r3, #3
 800547e:	f043 0302 	orr.w	r3, r3, #2
 8005482:	81a3      	strh	r3, [r4, #12]
 8005484:	e7e2      	b.n	800544c <__smakebuf_r+0xc>
 8005486:	89a3      	ldrh	r3, [r4, #12]
 8005488:	6020      	str	r0, [r4, #0]
 800548a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800548e:	81a3      	strh	r3, [r4, #12]
 8005490:	9b01      	ldr	r3, [sp, #4]
 8005492:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005496:	b15b      	cbz	r3, 80054b0 <__smakebuf_r+0x70>
 8005498:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800549c:	4630      	mov	r0, r6
 800549e:	f000 f81d 	bl	80054dc <_isatty_r>
 80054a2:	b128      	cbz	r0, 80054b0 <__smakebuf_r+0x70>
 80054a4:	89a3      	ldrh	r3, [r4, #12]
 80054a6:	f023 0303 	bic.w	r3, r3, #3
 80054aa:	f043 0301 	orr.w	r3, r3, #1
 80054ae:	81a3      	strh	r3, [r4, #12]
 80054b0:	89a3      	ldrh	r3, [r4, #12]
 80054b2:	431d      	orrs	r5, r3
 80054b4:	81a5      	strh	r5, [r4, #12]
 80054b6:	e7cf      	b.n	8005458 <__smakebuf_r+0x18>

080054b8 <_fstat_r>:
 80054b8:	b538      	push	{r3, r4, r5, lr}
 80054ba:	4d07      	ldr	r5, [pc, #28]	@ (80054d8 <_fstat_r+0x20>)
 80054bc:	2300      	movs	r3, #0
 80054be:	4604      	mov	r4, r0
 80054c0:	4608      	mov	r0, r1
 80054c2:	4611      	mov	r1, r2
 80054c4:	602b      	str	r3, [r5, #0]
 80054c6:	f7fc f8c2 	bl	800164e <_fstat>
 80054ca:	1c43      	adds	r3, r0, #1
 80054cc:	d102      	bne.n	80054d4 <_fstat_r+0x1c>
 80054ce:	682b      	ldr	r3, [r5, #0]
 80054d0:	b103      	cbz	r3, 80054d4 <_fstat_r+0x1c>
 80054d2:	6023      	str	r3, [r4, #0]
 80054d4:	bd38      	pop	{r3, r4, r5, pc}
 80054d6:	bf00      	nop
 80054d8:	2000024c 	.word	0x2000024c

080054dc <_isatty_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4d06      	ldr	r5, [pc, #24]	@ (80054f8 <_isatty_r+0x1c>)
 80054e0:	2300      	movs	r3, #0
 80054e2:	4604      	mov	r4, r0
 80054e4:	4608      	mov	r0, r1
 80054e6:	602b      	str	r3, [r5, #0]
 80054e8:	f7fc f8c1 	bl	800166e <_isatty>
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d102      	bne.n	80054f6 <_isatty_r+0x1a>
 80054f0:	682b      	ldr	r3, [r5, #0]
 80054f2:	b103      	cbz	r3, 80054f6 <_isatty_r+0x1a>
 80054f4:	6023      	str	r3, [r4, #0]
 80054f6:	bd38      	pop	{r3, r4, r5, pc}
 80054f8:	2000024c 	.word	0x2000024c

080054fc <_sbrk_r>:
 80054fc:	b538      	push	{r3, r4, r5, lr}
 80054fe:	4d06      	ldr	r5, [pc, #24]	@ (8005518 <_sbrk_r+0x1c>)
 8005500:	2300      	movs	r3, #0
 8005502:	4604      	mov	r4, r0
 8005504:	4608      	mov	r0, r1
 8005506:	602b      	str	r3, [r5, #0]
 8005508:	f7fc f8ca 	bl	80016a0 <_sbrk>
 800550c:	1c43      	adds	r3, r0, #1
 800550e:	d102      	bne.n	8005516 <_sbrk_r+0x1a>
 8005510:	682b      	ldr	r3, [r5, #0]
 8005512:	b103      	cbz	r3, 8005516 <_sbrk_r+0x1a>
 8005514:	6023      	str	r3, [r4, #0]
 8005516:	bd38      	pop	{r3, r4, r5, pc}
 8005518:	2000024c 	.word	0x2000024c

0800551c <_init>:
 800551c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551e:	bf00      	nop
 8005520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005522:	bc08      	pop	{r3}
 8005524:	469e      	mov	lr, r3
 8005526:	4770      	bx	lr

08005528 <_fini>:
 8005528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552a:	bf00      	nop
 800552c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800552e:	bc08      	pop	{r3}
 8005530:	469e      	mov	lr, r3
 8005532:	4770      	bx	lr
