      +access+r
      routex_test/routex_mux_test.sv
      routex/routex.sv
      
      +libext+.v
      -y /home/cad/Xilinx/Vivado/2021.2/data/verilog/src/unisims


