<dec f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h' l='61' type='bool'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1812' u='w' c='_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1844' u='r' c='_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1854' u='w' c='_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE'/>
<offset>1544</offset>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.h' l='60'>// Set to true if the packet has a duplex pair of sub-instructions.</doc>
