{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 17:33:54 2019 " "Info: Processing started: Fri Nov 01 17:33:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab05 -c Lab05 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab05 -c Lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div_1hz (1).v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq_div_1hz (1).v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Info: Found entity 1: freq_div_1KHz" {  } { { "freq_div_1Hz (1).v" "" { Text "C:/altera/10.0/Lab05/freq_div_1Hz (1).v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10bitscounter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 10bitscounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10bitscounter " "Info: Found entity 1: 10bitscounter" {  } { { "10bitscounter.bdf" "" { Schematic "C:/altera/10.0/Lab05/10bitscounter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab05 " "Info: Found entity 1: Lab05" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcdcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCDcounter " "Info: Found entity 1: BCDcounter" {  } { { "BCDcounter.bdf" "" { Schematic "C:/altera/10.0/Lab05/BCDcounter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod6counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mod6counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod6counter " "Info: Found entity 1: Mod6counter" {  } { { "Mod6counter.bdf" "" { Schematic "C:/altera/10.0/Lab05/Mod6counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Info: Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/altera/10.0/Lab05/seg_7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab05 " "Info: Elaborating entity \"Lab05\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst4 " "Warning: Block or symbol \"GND\" of instance \"inst4\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 144 184 216 176 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst6 " "Warning: Block or symbol \"GND\" of instance \"inst6\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 176 184 216 208 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst8 " "Warning: Block or symbol \"GND\" of instance \"inst8\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 208 184 216 240 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst10 " "Warning: Block or symbol \"GND\" of instance \"inst10\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 240 184 216 272 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst12 " "Warning: Block or symbol \"GND\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 272 184 216 304 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst39 " "Warning: Block or symbol \"GND\" of instance \"inst39\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 200 952 984 232 "inst39" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst45 " "Warning: Block or symbol \"GND\" of instance \"inst45\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 232 952 984 264 "inst45" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst47 " "Warning: Block or symbol \"GND\" of instance \"inst47\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 376 952 984 408 "inst47" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst49 " "Warning: Block or symbol \"GND\" of instance \"inst49\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 408 952 984 440 "inst49" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst51 " "Warning: Block or symbol \"GND\" of instance \"inst51\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 552 952 984 584 "inst51" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst53 " "Warning: Block or symbol \"GND\" of instance \"inst53\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 584 952 984 616 "inst53" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst55 " "Warning: Block or symbol \"GND\" of instance \"inst55\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 728 952 984 760 "inst55" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst57 " "Warning: Block or symbol \"GND\" of instance \"inst57\" overlaps another block or symbol" {  } { { "Lab05.bdf" "" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 760 952 984 792 "inst57" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:inst1 " "Info: Elaborating entity \"seg_7\" for hierarchy \"seg_7:inst1\"" {  } { { "Lab05.bdf" "inst1" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 192 1216 1400 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcounter BCDcounter:inst40 " "Info: Elaborating entity \"BCDcounter\" for hierarchy \"BCDcounter:inst40\"" {  } { { "Lab05.bdf" "inst40" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 168 1000 1096 328 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10bitscounter 10bitscounter:inst " "Info: Elaborating entity \"10bitscounter\" for hierarchy \"10bitscounter:inst\"" {  } { { "Lab05.bdf" "inst" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 96 232 328 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div_1KHz freq_div_1KHz:inst3 " "Info: Elaborating entity \"freq_div_1KHz\" for hierarchy \"freq_div_1KHz:inst3\"" {  } { { "Lab05.bdf" "inst3" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 608 -16 128 704 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 freq_div_1Hz (1).v(52) " "Warning (10230): Verilog HDL assignment warning at freq_div_1Hz (1).v(52): truncated value with size 32 to match size of target (28)" {  } { { "freq_div_1Hz (1).v" "" { Text "C:/altera/10.0/Lab05/freq_div_1Hz (1).v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod6counter Mod6counter:inst41 " "Info: Elaborating entity \"Mod6counter\" for hierarchy \"Mod6counter:inst41\"" {  } { { "Lab05.bdf" "inst41" { Schematic "C:/altera/10.0/Lab05/Lab05.bdf" { { 344 1000 1096 504 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Info: Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Info: Implemented 119 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 17:33:56 2019 " "Info: Processing ended: Fri Nov 01 17:33:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
