intern journal vlsi design communic system vlsic june power effici carri propag adder laxmi ajay ganga electron engin manit bhopal india asomkuwar electron engin manit bhopal india gangag abstract describ design detail perform propos carri propag adder base gdi techniqu gdi techniqu power effici techniqu design digit circuit consum power compar common cmos techniqu gdi advantag minimum propag delay minimum area requir complex design digit circuit design carri propag adder gdi techniqu compar perform cmos techniqu term area delay power dissip circuit design cadenc eda tool simul spectr virtuoso tool technolog compar perform result carri propag adder gdi techniqu dissip power compar carri propag adder cmos techniqu keyword gate diffus input techniqu expans theorem carri propag adder low power vlsi design introduct addit basic function digit process system adder arithmet oper comput virtual physic address memori fetch oper modern comput adder occupi critic path key area microprocessor fast adder prime requir design fast process digit system fast adder design high speed low power area adder challeng modern super comput multipl wide adder multipl execut core unit chip creat thermal hotspot larg temperatur gradient circuit reliabl increas cool cost system ideal adder highest perform amount power dissip small layout area minim unnecessari delay popular portabl system well fast growth power densiti integr circuit power dissip main design object equal high perform system vlsi design design power effici adder digit system main goal general rippl carri adder type adder compact design slowest adder hand carri propag adder fastest adder occupi larg area larg power dissip cmos common circuit design style techniqu design digit circuit dissip power transistor switch activ propos power effici carri propag adder base gate diffus input circuit design style intern journal vlsi design communic system vlsic june design style power dissip carri propag adder reduc compar cmos design style reduc area propag delay paper explain develop carri propag adder rippl carri adder design cmos techniqu iii explain propos carri propag adder base gate diffus input techniqu detail circuit design simul cadenc eda tool compar result conclus explain design methodolog carri propag adder cpa rippl carri adder rca optim area effici adder design layout rippl carri adder simpl allow fast design time slow full adder wait carri bit calcul previous full adder maximum delay rca comput carri input carri pass full adder make tradeoff area perform delay adder circuit faster larger design rca construct carri propag adder cpa develop cpa comput time carri rippl carri adder reduc price complex hardwar design carri propag adder carri propag adder design creat main signal bit posit depend carri propag bit posit generat bit posit kill bit posit case simpli sum output half adder carri output adder carri bit posit creat generat signal figur organ full adder figur full adder left full adder carri propag generat signal carri propag adder design transform rippl carri design carri logic fix group bit adder reduc level logic transform rippl carri adder bit carri propag adder figur output signal partial full adder carri path input cin carri input carri path partial full adder signal xor call propag signal equal incom carri propag bit posit equal carri propag bit block function call generat signal equal carri output posit carri generat intern journal vlsi design communic system vlsic june posit signal carri generat carri propag posit propag generat signal correspond exact half adder essenti control valu rippl carri path full adder partial full adder generat sum function xor incom carri propag signal figur develop carri propag adder carri chain logic multi level optim multi level logic general smaller slower circuit optim level implement carri propag adder convert multi level carri chain level carri chain figur figur carri chain block bit carri propag adder logic generat level remain unchang logic level find carri propag logic calcul figur appli distribut law level logic intern journal vlsi design communic system vlsic june level logic carri path remain bit rippl carri adder total gate cascad circuit delay gate delay gate involv carri path delay carri signal produc gate delay bit adder carri propag block figur figur bit carri propag adder design cpa cmos techniqu design methodolog develop carri propag adder requir xor gate generat sum carri signal binari addit circuit design techniqu gate level cmos pass transistor logic domino logic ratio base logic gate transistor level design techniqu cmos standard high nois immun low static power consumpt transistor level design xor gate cmos techniqu figur figur basic digit gate cmos techniqu carri propag adder design xor gate cmos techniqu larg digit circuit design cmos techniqu best low power vlsi design static intern journal vlsi design communic system vlsic june cmos gate power effici dissip power idl state earlier design integr chip power dissip major concern cmos devic speed area domin design paramet technolog scale micron level power dissip unit area chip serious issu demand portabl batteri oper devic forc design low power vlsi design basic power consumpt cmos occur main compon static dissip dynam dissip static dissip occur threshold conduct transistor tunnel current gate oxid leakag current revers bias diod amount static power dissip compar dynam power dissip digit circuit design dynam power dissip cmos circuit occur charg discharg load capacit switch complet cycl current flow suppli load capacit charg flow charg load capacit ground discharg multipli switch frequenc load capacit current multipli voltag characterist switch power dissip cmos devic switch activ factor gate switch clock cycl accompani switch activ factor dynam power consumpt reduc reduc switch activ gate design low power digit circuit gate diffus input techniqu introduc techniqu base expans theorem advantag design gate transistor switch activ digit oper consum power compar cmos techniqu carri propag adder base gdi techniqu gdi techniqu propos morgenshtein fish wagner base simpl cell figur gdi cell input appli sourc drain nmos pmos well gate input total three input output logic function perform input combin tabl drawn figur explain function figur basic gdi cell logic function gdi function tabl simpli extens singl input cmos invert structur tripl input gdi cell order achiev implement complic logic function minim number transistor extens input cmos structur input gdi cell input suppli voltag pmos block cmos structur input ground nmos block extend implement repres logic express intern journal vlsi design communic system vlsic june logic function nmos block origin input cmos structur equat base shannon expans function written output function basic gdi cell tabl base shannon expans input fact standard gdi cell suitabl implement logic function written shannon expans shannon expans techniqu pre comput base low power design sequenti logic circuit multiplex properti gdi cell low power design combinatori circuit combin approach shannon expans combin logic pre comput transit logic input valu prevent propag circuit final result chang result transit gdi function tabl xor gate design transistor figur gdi gate requir transistor cmos gate requir transistor gdi xor gate transistor compar transistor cmos techniqu number transistor requir gdi techniqu oper digit gate switch activ will power dissip charg discharg load capacit will figur gdi base digit gate tabl compar analysi xor gate cmos gdi techniqu tabl compar analysi gdi cmos base digit gate gate type gdi cmos power delay nsec power delay product xsistor power delay nsec power delay product xsistor xor intern journal vlsi design communic system vlsic june compar analysi tabl observ number transistor requir gdi base digit gate switch activ total averag power dissip gdi techniqu compar cmos techniqu power delay product consid figur merit correl energi effici logic gate product power consumpt time durat switch event gdi simul result simul carri propag adder cmos gdi cadenc eda tool technolog paramet set time simul ratio better power delay perform simul rippl carri adder rca well carri propag adder cpa design techniqu tabl observ gdi base rca adder reduc power consumpt cpa compar cmos base adder propag delay rca adder reduc cpda adder reduc gdi techniqu tabl comparison adder design gdi cmos adder design gdi cmos power delay nsec area pdp power delay nsec area pdp rca cpa figur implement carri propag adder base gdi techniqu cadenc intern journal vlsi design communic system vlsic june figur total averag power consumpt carri propag adder base gdi techniqu conclus paper propos carri propag adder base gdi techniqu rippl carri adder carri propag adder simul gate diffus input techniqu perform compar cmos base adder compar graph conclud perform carri propag adder base gate diffus input techniqu better perform cmos base adder term power consumpt propag delay area requir power delay perform intern journal vlsi design communic system vlsic june refer radu zlatanovici sean kao borivoj nikol energi delay optim bit carri lookahead adder cmos design exampl ieee journal solid state circuit februari arkadiy morgenshtein alexand fish israel wagner gate diffus input gdi power effici method digit combinatori circuit ieee transact larg scale integr vlsi system octob arkadiy morgenshtein idan shwartz alexand fish gate diffus input gdi logic standard cmos nanoscal process ieee convent electr electron engin israel david harri ayan banerje cmos vlsi design pearson educ public sixth impress chandrakasan sheng brodersen low power cmos digit design ieee solid state circuit apr chandrakasan brodersen minim power consumpt digit cmos circuit proc ieee apr assadi jayasumana malaiya pass transistor logic design int electron yano sasaki rikino seki top pass transistor logic design ieee solid state circuit june adler friedman delay power express cmos invert drive resist capacit load analog integrat circuit signal process burn switch respons complementari symmetri mos transistor logic circuit rca rev dec rubinstein penfield horowitz signal delay tree network ieee tran comput aid design cad juli zimmermann fichtner low power logic style cmos versus pass transistor logic ieee solid state circuit june baker cmos circuit design layout simul ieee press seri microelectron system shannon weaver mathemat theori urbana champaign univers illinoi press alidina monteiro devada ghosh papaefthymiou precomput base sequenti logic optim low power ieee tran vlsi syst dec sakurai newton alpha power law mosfet model applic cmos invert delay formula ieee solid state circuit apr uyemura circuit design cmos vlsi norwel kluwer academ mano digit logic comput design pearson educ public indian reprint intern journal vlsi design communic system vlsic june chetana nagendra mari jane irwin robert michael owen area time power tradeoff parallel adder ieee transact circuit system analog digit signal process octob author laxmi kumr receiv degre electron telecommun engin degre digit communic current pursu degre low power digit system design work senior assist professor depart electron communic engin manit bhopal field interest low power design techniqu vlsi digit system design communic system fellow member ieee india ajay somkuwar receiv degre electron telecomm engin degre digit communic iit delhi work professor depart electron communic engin manit bhopal public year experi teach member miet iaeng profession bodi india ganga agnihotri receiv degre electr engin degre power syatem work senior professor depart electr engin manit bhopal field interest power system plan oper control public year experi teach life membership profession bodi india 