12:44:26 INFO  : Registering command handlers for SDK TCF services
12:44:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Avnet\project_PL_PS_new\project_PL_PS_new.sdk\temp_xsdb_launch_script.tcl
12:44:32 INFO  : XSCT server has started successfully.
12:44:32 INFO  : Successfully done setting XSCT server connection channel  
12:44:36 INFO  : Successfully done setting SDK workspace  
12:44:36 INFO  : Processing command line option -hwspec C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf.
12:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:49 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:47:00 INFO  : 'fpga -state' command is executed.
12:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:47:00 INFO  : 'jtag frequency' command is executed.
12:47:00 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:00 INFO  : Context for 'APU' is selected.
12:47:00 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:00 INFO  : Context for 'APU' is selected.
12:47:00 INFO  : 'stop' command is executed.
12:47:01 INFO  : 'ps7_init' command is executed.
12:47:01 INFO  : 'ps7_post_config' command is executed.
12:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:01 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:01 INFO  : 'con' command is executed.
12:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:47:01 INFO  : Disconnected from the channel tcfchan#1.
12:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:48:52 INFO  : 'fpga -state' command is executed.
12:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:48:52 INFO  : 'jtag frequency' command is executed.
12:48:52 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:53 INFO  : Context for 'APU' is selected.
12:48:53 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:53 INFO  : Context for 'APU' is selected.
12:48:53 INFO  : 'stop' command is executed.
12:48:53 INFO  : 'ps7_init' command is executed.
12:48:53 INFO  : 'ps7_post_config' command is executed.
12:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:53 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:53 INFO  : 'con' command is executed.
12:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:48:53 INFO  : Disconnected from the channel tcfchan#2.
12:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:06 INFO  : 'fpga -state' command is executed.
12:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:06 INFO  : 'jtag frequency' command is executed.
12:55:06 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:06 INFO  : Context for 'APU' is selected.
12:55:06 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:06 INFO  : Context for 'APU' is selected.
12:55:06 INFO  : 'stop' command is executed.
12:55:07 INFO  : 'ps7_init' command is executed.
12:55:07 INFO  : 'ps7_post_config' command is executed.
12:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:07 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:07 INFO  : 'con' command is executed.
12:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:07 INFO  : Disconnected from the channel tcfchan#3.
13:02:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572868864325,  Project:1572867815740
13:02:48 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:02:53 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
13:02:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:03:01 INFO  : 
13:03:01 INFO  : Updating hardware inferred compiler options for Ex1.
13:03:01 INFO  : Clearing existing target manager status.
13:03:01 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
13:03:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:03:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:17 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:50 INFO  : 'fpga -state' command is executed.
13:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:03:50 INFO  : 'jtag frequency' command is executed.
13:03:50 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:50 INFO  : Context for 'APU' is selected.
13:03:50 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:50 INFO  : Context for 'APU' is selected.
13:03:51 INFO  : 'stop' command is executed.
13:03:51 INFO  : 'ps7_init' command is executed.
13:03:51 INFO  : 'ps7_post_config' command is executed.
13:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:51 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:51 INFO  : 'con' command is executed.
13:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:03:51 INFO  : Disconnected from the channel tcfchan#4.
13:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:30 INFO  : 'fpga -state' command is executed.
13:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:30 INFO  : 'jtag frequency' command is executed.
13:04:30 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:30 INFO  : Context for 'APU' is selected.
13:04:30 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:30 INFO  : Context for 'APU' is selected.
13:04:30 INFO  : 'stop' command is executed.
13:04:31 INFO  : 'ps7_init' command is executed.
13:04:31 INFO  : 'ps7_post_config' command is executed.
13:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:31 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:31 INFO  : 'con' command is executed.
13:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:04:31 INFO  : Disconnected from the channel tcfchan#5.
13:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:52 INFO  : 'fpga -state' command is executed.
13:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:52 INFO  : 'jtag frequency' command is executed.
13:04:52 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:52 INFO  : Context for 'APU' is selected.
13:04:52 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:52 INFO  : Context for 'APU' is selected.
13:04:52 INFO  : 'stop' command is executed.
13:04:53 INFO  : 'ps7_init' command is executed.
13:04:53 INFO  : 'ps7_post_config' command is executed.
13:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:53 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:53 INFO  : 'con' command is executed.
13:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:04:53 INFO  : Disconnected from the channel tcfchan#6.
13:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:06:30 INFO  : 'fpga -state' command is executed.
13:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:30 INFO  : 'jtag frequency' command is executed.
13:06:30 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:30 INFO  : Context for 'APU' is selected.
13:06:30 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:30 INFO  : Context for 'APU' is selected.
13:06:30 INFO  : 'stop' command is executed.
13:06:31 INFO  : 'ps7_init' command is executed.
13:06:31 INFO  : 'ps7_post_config' command is executed.
13:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:31 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:31 INFO  : 'con' command is executed.
13:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:06:31 INFO  : Disconnected from the channel tcfchan#7.
13:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:09:08 INFO  : 'fpga -state' command is executed.
13:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:09:08 INFO  : 'jtag frequency' command is executed.
13:09:08 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:08 INFO  : Context for 'APU' is selected.
13:09:08 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:08 INFO  : Context for 'APU' is selected.
13:09:08 INFO  : 'stop' command is executed.
13:09:09 INFO  : 'ps7_init' command is executed.
13:09:09 INFO  : 'ps7_post_config' command is executed.
13:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:09 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:09 INFO  : 'con' command is executed.
13:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:09:09 INFO  : Disconnected from the channel tcfchan#8.
13:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:09:37 INFO  : 'fpga -state' command is executed.
13:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:09:38 INFO  : 'jtag frequency' command is executed.
13:09:38 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:38 INFO  : Context for 'APU' is selected.
13:09:38 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:09:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:38 INFO  : Context for 'APU' is selected.
13:09:38 INFO  : 'stop' command is executed.
13:09:38 INFO  : 'ps7_init' command is executed.
13:09:38 INFO  : 'ps7_post_config' command is executed.
13:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:39 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:39 INFO  : 'con' command is executed.
13:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:09:39 INFO  : Disconnected from the channel tcfchan#9.
13:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:16:30 INFO  : 'fpga -state' command is executed.
13:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:31 INFO  : 'jtag frequency' command is executed.
13:16:31 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:31 INFO  : Context for 'APU' is selected.
13:16:31 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:31 INFO  : Context for 'APU' is selected.
13:16:31 INFO  : 'stop' command is executed.
13:16:31 INFO  : 'ps7_init' command is executed.
13:16:31 INFO  : 'ps7_post_config' command is executed.
13:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:32 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:32 INFO  : 'con' command is executed.
13:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:16:32 INFO  : Disconnected from the channel tcfchan#10.
13:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:18:50 INFO  : 'fpga -state' command is executed.
13:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:51 INFO  : 'jtag frequency' command is executed.
13:18:51 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:51 INFO  : Context for 'APU' is selected.
13:18:51 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:51 INFO  : Context for 'APU' is selected.
13:18:51 INFO  : 'stop' command is executed.
13:18:51 INFO  : 'ps7_init' command is executed.
13:18:51 INFO  : 'ps7_post_config' command is executed.
13:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:52 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:52 INFO  : 'con' command is executed.
13:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:18:52 INFO  : Disconnected from the channel tcfchan#11.
13:19:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572869770260,  Project:1572868864325
13:19:39 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:19:40 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
13:19:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:19:50 INFO  : 
13:19:51 INFO  : Updating hardware inferred compiler options for Ex1.
13:19:51 INFO  : Clearing existing target manager status.
13:19:51 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
13:19:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:19:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:08 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:45 INFO  : 'fpga -state' command is executed.
13:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:45 INFO  : 'jtag frequency' command is executed.
13:20:45 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:45 INFO  : Context for 'APU' is selected.
13:20:45 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:45 INFO  : Context for 'APU' is selected.
13:20:45 INFO  : 'stop' command is executed.
13:20:46 INFO  : 'ps7_init' command is executed.
13:20:46 INFO  : 'ps7_post_config' command is executed.
13:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:46 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:46 INFO  : 'con' command is executed.
13:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:46 INFO  : Disconnected from the channel tcfchan#12.
13:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:21:14 INFO  : 'fpga -state' command is executed.
13:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:21:15 INFO  : 'jtag frequency' command is executed.
13:21:15 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:15 INFO  : Context for 'APU' is selected.
13:21:15 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:15 INFO  : Context for 'APU' is selected.
13:21:15 INFO  : 'stop' command is executed.
13:21:15 INFO  : 'ps7_init' command is executed.
13:21:15 INFO  : 'ps7_post_config' command is executed.
13:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:16 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:16 INFO  : 'con' command is executed.
13:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:21:16 INFO  : Disconnected from the channel tcfchan#13.
13:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:21:59 INFO  : 'fpga -state' command is executed.
13:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:22:00 INFO  : 'jtag frequency' command is executed.
13:22:00 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:00 INFO  : Context for 'APU' is selected.
13:22:00 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:00 INFO  : Context for 'APU' is selected.
13:22:00 INFO  : 'stop' command is executed.
13:22:01 INFO  : 'ps7_init' command is executed.
13:22:01 INFO  : 'ps7_post_config' command is executed.
13:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:01 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:01 INFO  : 'con' command is executed.
13:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:22:01 INFO  : Disconnected from the channel tcfchan#14.
13:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:22:28 INFO  : 'fpga -state' command is executed.
13:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:22:29 INFO  : 'jtag frequency' command is executed.
13:22:29 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:29 INFO  : Context for 'APU' is selected.
13:22:29 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:29 INFO  : Context for 'APU' is selected.
13:22:29 INFO  : 'stop' command is executed.
13:22:30 INFO  : 'ps7_init' command is executed.
13:22:30 INFO  : 'ps7_post_config' command is executed.
13:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:30 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:30 INFO  : 'con' command is executed.
13:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:22:30 INFO  : Disconnected from the channel tcfchan#15.
13:30:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572870588556,  Project:1572869770260
13:30:19 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:30:21 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
13:30:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:30:29 INFO  : 
13:30:30 INFO  : Updating hardware inferred compiler options for Ex1.
13:30:30 INFO  : Clearing existing target manager status.
13:30:30 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
13:30:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:30:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:31:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:35 INFO  : 'fpga -state' command is executed.
13:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:31:35 INFO  : 'jtag frequency' command is executed.
13:31:35 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:35 INFO  : Context for 'APU' is selected.
13:31:35 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:35 INFO  : Context for 'APU' is selected.
13:31:35 INFO  : 'stop' command is executed.
13:31:35 INFO  : 'ps7_init' command is executed.
13:31:35 INFO  : 'ps7_post_config' command is executed.
13:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:36 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:36 INFO  : 'con' command is executed.
13:31:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:31:36 INFO  : Disconnected from the channel tcfchan#16.
13:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:32 INFO  : 'fpga -state' command is executed.
13:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:33 INFO  : 'jtag frequency' command is executed.
13:33:33 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:33 INFO  : Context for 'APU' is selected.
13:33:33 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:33 INFO  : Context for 'APU' is selected.
13:33:33 INFO  : 'stop' command is executed.
13:33:33 INFO  : 'ps7_init' command is executed.
13:33:33 INFO  : 'ps7_post_config' command is executed.
13:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:34 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:34 INFO  : 'con' command is executed.
13:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:34 INFO  : Disconnected from the channel tcfchan#17.
13:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:45 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:55 INFO  : 'fpga -state' command is executed.
13:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:56 INFO  : 'jtag frequency' command is executed.
13:33:56 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:56 INFO  : Context for 'APU' is selected.
13:33:56 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:56 INFO  : Context for 'APU' is selected.
13:33:56 INFO  : 'stop' command is executed.
13:33:57 INFO  : 'ps7_init' command is executed.
13:33:57 INFO  : 'ps7_post_config' command is executed.
13:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:57 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:57 INFO  : 'con' command is executed.
13:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:57 INFO  : Disconnected from the channel tcfchan#18.
13:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:34:14 INFO  : 'fpga -state' command is executed.
13:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:14 INFO  : 'jtag frequency' command is executed.
13:34:14 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:14 INFO  : Context for 'APU' is selected.
13:34:14 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:14 INFO  : Context for 'APU' is selected.
13:34:14 INFO  : 'stop' command is executed.
13:34:15 INFO  : 'ps7_init' command is executed.
13:34:15 INFO  : 'ps7_post_config' command is executed.
13:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:15 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:15 INFO  : 'con' command is executed.
13:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:34:15 INFO  : Disconnected from the channel tcfchan#19.
13:40:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572871222547,  Project:1572870588556
13:40:38 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:40:41 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
13:40:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:40:49 INFO  : 
13:40:49 INFO  : Updating hardware inferred compiler options for Ex1.
13:40:49 INFO  : Clearing existing target manager status.
13:40:49 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
13:40:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:40:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:32 INFO  : 'fpga -state' command is executed.
13:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:33 INFO  : 'jtag frequency' command is executed.
13:41:33 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:33 INFO  : Context for 'APU' is selected.
13:41:33 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:33 INFO  : Context for 'APU' is selected.
13:41:33 INFO  : 'stop' command is executed.
13:41:33 INFO  : 'ps7_init' command is executed.
13:41:33 INFO  : 'ps7_post_config' command is executed.
13:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:34 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:34 INFO  : 'con' command is executed.
13:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:41:34 INFO  : Disconnected from the channel tcfchan#20.
13:42:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:01 INFO  : 'fpga -state' command is executed.
13:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:01 INFO  : 'jtag frequency' command is executed.
13:42:01 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:01 INFO  : Context for 'APU' is selected.
13:42:01 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:01 INFO  : Context for 'APU' is selected.
13:42:01 INFO  : 'stop' command is executed.
13:42:02 INFO  : 'ps7_init' command is executed.
13:42:02 INFO  : 'ps7_post_config' command is executed.
13:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:02 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:02 INFO  : 'con' command is executed.
13:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:02 INFO  : Disconnected from the channel tcfchan#21.
13:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:25 INFO  : 'fpga -state' command is executed.
13:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:25 INFO  : 'jtag frequency' command is executed.
13:42:25 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:25 INFO  : Context for 'APU' is selected.
13:42:25 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:25 INFO  : Context for 'APU' is selected.
13:42:25 INFO  : 'stop' command is executed.
13:42:26 INFO  : 'ps7_init' command is executed.
13:42:26 INFO  : 'ps7_post_config' command is executed.
13:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:26 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:26 INFO  : 'con' command is executed.
13:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:26 INFO  : Disconnected from the channel tcfchan#22.
13:51:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572871836499,  Project:1572871222547
13:51:39 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:51:42 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
13:51:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:51:47 INFO  : 
13:51:48 INFO  : Updating hardware inferred compiler options for Ex1.
13:51:48 INFO  : Clearing existing target manager status.
13:51:48 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
13:51:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:51:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:03 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:52:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:32 INFO  : 'fpga -state' command is executed.
13:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:33 INFO  : 'jtag frequency' command is executed.
13:52:33 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : 'stop' command is executed.
13:52:33 INFO  : 'ps7_init' command is executed.
13:52:33 INFO  : 'ps7_post_config' command is executed.
13:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:34 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:34 INFO  : 'con' command is executed.
13:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:52:34 INFO  : Disconnected from the channel tcfchan#23.
13:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:02 INFO  : 'fpga -state' command is executed.
13:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:02 INFO  : 'jtag frequency' command is executed.
13:53:02 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:02 INFO  : Context for 'APU' is selected.
13:53:03 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:03 INFO  : Context for 'APU' is selected.
13:53:03 INFO  : 'stop' command is executed.
13:53:03 INFO  : 'ps7_init' command is executed.
13:53:03 INFO  : 'ps7_post_config' command is executed.
13:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:03 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:03 INFO  : 'con' command is executed.
13:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:53:03 INFO  : Disconnected from the channel tcfchan#24.
13:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:28 INFO  : 'fpga -state' command is executed.
13:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:29 INFO  : 'jtag frequency' command is executed.
13:53:29 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:29 INFO  : Context for 'APU' is selected.
13:53:29 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:29 INFO  : Context for 'APU' is selected.
13:53:29 INFO  : 'stop' command is executed.
13:53:29 INFO  : 'ps7_init' command is executed.
13:53:29 INFO  : 'ps7_post_config' command is executed.
13:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:29 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:30 INFO  : 'con' command is executed.
13:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:53:30 INFO  : Disconnected from the channel tcfchan#25.
13:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:54 INFO  : 'fpga -state' command is executed.
13:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:54 INFO  : 'jtag frequency' command is executed.
13:53:54 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:54 INFO  : Context for 'APU' is selected.
13:53:54 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:54 INFO  : Context for 'APU' is selected.
13:53:54 INFO  : 'stop' command is executed.
13:53:55 INFO  : 'ps7_init' command is executed.
13:53:55 INFO  : 'ps7_post_config' command is executed.
13:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:55 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:55 INFO  : 'con' command is executed.
13:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:53:55 INFO  : Disconnected from the channel tcfchan#26.
13:59:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572872338960,  Project:1572871836499
13:59:09 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:59:10 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
13:59:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:59:18 INFO  : 
13:59:19 INFO  : Updating hardware inferred compiler options for Ex1.
13:59:19 INFO  : Clearing existing target manager status.
13:59:19 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
13:59:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:59:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:00:53 INFO  : 'fpga -state' command is executed.
14:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:00:53 INFO  : 'jtag frequency' command is executed.
14:00:53 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:53 INFO  : Context for 'APU' is selected.
14:00:53 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:53 INFO  : Context for 'APU' is selected.
14:00:53 INFO  : 'stop' command is executed.
14:00:53 INFO  : 'ps7_init' command is executed.
14:00:53 INFO  : 'ps7_post_config' command is executed.
14:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:54 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:54 INFO  : 'con' command is executed.
14:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:00:54 INFO  : Disconnected from the channel tcfchan#27.
14:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:10 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:36 INFO  : 'fpga -state' command is executed.
14:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:36 INFO  : 'jtag frequency' command is executed.
14:01:36 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:36 INFO  : Context for 'APU' is selected.
14:01:36 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:36 INFO  : Context for 'APU' is selected.
14:01:36 INFO  : 'stop' command is executed.
14:01:37 INFO  : 'ps7_init' command is executed.
14:01:37 INFO  : 'ps7_post_config' command is executed.
14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:37 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:37 INFO  : 'con' command is executed.
14:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:01:37 INFO  : Disconnected from the channel tcfchan#28.
14:35:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572874489307,  Project:1572872338960
14:35:28 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:35:32 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
14:35:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:35:48 INFO  : 
14:35:49 INFO  : Updating hardware inferred compiler options for Ex1.
14:35:49 INFO  : Clearing existing target manager status.
14:35:49 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
14:35:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:35:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:05 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:09 INFO  : 'fpga -state' command is executed.
14:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:09 INFO  : 'jtag frequency' command is executed.
14:53:09 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:10 INFO  : Context for 'APU' is selected.
14:53:10 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:10 INFO  : Context for 'APU' is selected.
14:53:10 INFO  : 'stop' command is executed.
14:53:10 INFO  : 'ps7_init' command is executed.
14:53:10 INFO  : 'ps7_post_config' command is executed.
14:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:10 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:10 INFO  : 'con' command is executed.
14:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:10 INFO  : Disconnected from the channel tcfchan#29.
15:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:26 INFO  : 'fpga -state' command is executed.
15:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:26 INFO  : 'jtag frequency' command is executed.
15:03:26 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:26 INFO  : Context for 'APU' is selected.
15:03:26 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:26 INFO  : Context for 'APU' is selected.
15:03:26 INFO  : 'stop' command is executed.
15:03:26 INFO  : 'ps7_init' command is executed.
15:03:26 INFO  : 'ps7_post_config' command is executed.
15:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:27 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:27 INFO  : 'con' command is executed.
15:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:27 INFO  : Disconnected from the channel tcfchan#30.
15:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:40 INFO  : 'fpga -state' command is executed.
15:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:40 INFO  : 'jtag frequency' command is executed.
15:24:40 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:40 INFO  : Context for 'APU' is selected.
15:24:40 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:24:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:40 INFO  : Context for 'APU' is selected.
15:24:40 INFO  : 'stop' command is executed.
15:24:40 INFO  : 'ps7_init' command is executed.
15:24:41 INFO  : 'ps7_post_config' command is executed.
15:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:41 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:41 INFO  : 'con' command is executed.
15:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:41 INFO  : Disconnected from the channel tcfchan#31.
15:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:56 INFO  : 'fpga -state' command is executed.
15:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:56 INFO  : 'jtag frequency' command is executed.
15:26:56 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:56 INFO  : Context for 'APU' is selected.
15:26:56 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:26:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:56 INFO  : Context for 'APU' is selected.
15:26:56 INFO  : 'stop' command is executed.
15:26:57 INFO  : 'ps7_init' command is executed.
15:26:57 INFO  : 'ps7_post_config' command is executed.
15:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:57 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/Ex1/Debug/Ex1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:57 INFO  : 'con' command is executed.
15:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:57 INFO  : Disconnected from the channel tcfchan#32.
15:29:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:16 INFO  : 'fpga -state' command is executed.
15:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:16 INFO  : 'jtag frequency' command is executed.
15:29:16 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:16 INFO  : Context for 'APU' is selected.
15:29:16 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:16 INFO  : Context for 'APU' is selected.
15:29:16 INFO  : 'stop' command is executed.
15:29:16 INFO  : 'ps7_init' command is executed.
15:29:16 INFO  : 'ps7_post_config' command is executed.
15:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:17 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:17 INFO  : 'con' command is executed.
15:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:17 INFO  : Disconnected from the channel tcfchan#33.
15:52:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572879141897,  Project:1572874489307
15:52:56 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:53:00 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
15:53:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:53:11 INFO  : 
15:53:12 INFO  : Updating hardware inferred compiler options for PS.
15:53:12 INFO  : Clearing existing target manager status.
15:53:12 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
15:53:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:53:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:40 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
15:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:05 INFO  : 'fpga -state' command is executed.
15:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:05 INFO  : 'jtag frequency' command is executed.
15:54:05 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:05 INFO  : Context for 'APU' is selected.
15:54:05 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:05 INFO  : Context for 'APU' is selected.
15:54:06 INFO  : 'stop' command is executed.
15:54:06 INFO  : 'ps7_init' command is executed.
15:54:06 INFO  : 'ps7_post_config' command is executed.
15:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:06 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:06 INFO  : 'con' command is executed.
15:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:06 INFO  : Disconnected from the channel tcfchan#34.
16:03:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572879512968,  Project:1572879141897
16:03:28 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:30 INFO  : Copied contents of C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf into \design_ps_pl_wrapper_hw_platform_0\system.hdf.
16:03:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:37 INFO  : 
16:03:38 INFO  : Updating hardware inferred compiler options for PS.
16:03:38 INFO  : Clearing existing target manager status.
16:03:38 INFO  : Closing and re-opening the MSS file of ther project Ex1_bsp
16:03:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:03:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:59 INFO  : FPGA configured successfully with bitstream "C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
16:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:04:20 INFO  : 'fpga -state' command is executed.
16:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:20 INFO  : 'jtag frequency' command is executed.
16:04:20 INFO  : Sourcing of 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:20 INFO  : Context for 'APU' is selected.
16:04:20 INFO  : Hardware design information is loaded from 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:20 INFO  : Context for 'APU' is selected.
16:04:20 INFO  : 'stop' command is executed.
16:04:21 INFO  : 'ps7_init' command is executed.
16:04:21 INFO  : 'ps7_post_config' command is executed.
16:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:21 INFO  : The application 'C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Avnet/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:21 INFO  : 'con' command is executed.
16:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:04:21 INFO  : Disconnected from the channel tcfchan#35.
15:37:21 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/temp_xsdb_launch_script.tcl
15:37:24 INFO  : XSCT server has started successfully.
15:37:24 INFO  : Successfully done setting XSCT server connection channel  
15:37:24 INFO  : Successfully done setting SDK workspace  
15:37:30 INFO  : Registering command handlers for SDK TCF services
15:37:30 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf.
15:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:22 INFO  : 'fpga -state' command is executed.
15:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:22 INFO  : 'jtag frequency' command is executed.
15:47:22 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:22 INFO  : Context for 'APU' is selected.
15:47:22 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:22 INFO  : Context for 'APU' is selected.
15:47:22 INFO  : 'stop' command is executed.
15:47:22 INFO  : 'ps7_init' command is executed.
15:47:22 INFO  : 'ps7_post_config' command is executed.
15:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:23 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:23 INFO  : Memory regions updated for context APU
15:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:23 INFO  : 'con' command is executed.
15:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:23 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:48:00 INFO  : Disconnected from the channel tcfchan#1.
15:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:01 INFO  : 'fpga -state' command is executed.
15:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:02 INFO  : 'jtag frequency' command is executed.
15:48:02 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:02 INFO  : Context for 'APU' is selected.
15:48:04 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:04 INFO  : Context for 'APU' is selected.
15:48:04 INFO  : 'stop' command is executed.
15:48:04 INFO  : 'ps7_init' command is executed.
15:48:04 INFO  : 'ps7_post_config' command is executed.
15:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:04 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:04 INFO  : Memory regions updated for context APU
15:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:05 INFO  : 'con' command is executed.
15:48:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:05 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:48:17 INFO  : Disconnected from the channel tcfchan#2.
15:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:18 INFO  : 'fpga -state' command is executed.
15:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:18 INFO  : 'jtag frequency' command is executed.
15:48:18 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : 'stop' command is executed.
15:48:18 INFO  : 'ps7_init' command is executed.
15:48:18 INFO  : 'ps7_post_config' command is executed.
15:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:19 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:19 INFO  : Memory regions updated for context APU
15:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:19 INFO  : 'con' command is executed.
15:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:19 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:48:46 INFO  : Disconnected from the channel tcfchan#3.
15:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:47 INFO  : 'fpga -state' command is executed.
15:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:47 INFO  : 'jtag frequency' command is executed.
15:48:47 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:47 INFO  : Context for 'APU' is selected.
15:48:47 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:47 INFO  : Context for 'APU' is selected.
15:48:47 INFO  : 'stop' command is executed.
15:48:47 INFO  : 'ps7_init' command is executed.
15:48:47 INFO  : 'ps7_post_config' command is executed.
15:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:48 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:48 INFO  : Memory regions updated for context APU
15:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:48 INFO  : 'con' command is executed.
15:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:48 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:42 INFO  : 'fpga -state' command is executed.
15:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:42 INFO  : 'jtag frequency' command is executed.
15:49:42 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:42 INFO  : Context for 'APU' is selected.
15:49:42 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:42 INFO  : Context for 'APU' is selected.
15:49:42 INFO  : 'stop' command is executed.
15:49:42 INFO  : 'ps7_init' command is executed.
15:49:42 INFO  : 'ps7_post_config' command is executed.
15:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:43 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:43 INFO  : 'con' command is executed.
15:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:43 INFO  : Disconnected from the channel tcfchan#4.
15:50:20 WARN  : channel "tcfchan#4" closed
15:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:39 INFO  : 'fpga -state' command is executed.
15:50:46 INFO  : Memory regions updated for context APU
15:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:51:12 INFO  : 'fpga -state' command is executed.
15:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:12 INFO  : 'jtag frequency' command is executed.
15:51:12 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:12 INFO  : Context for 'APU' is selected.
15:51:12 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:12 INFO  : Context for 'APU' is selected.
15:51:12 INFO  : 'stop' command is executed.
15:51:12 INFO  : 'ps7_init' command is executed.
15:51:12 INFO  : 'ps7_post_config' command is executed.
15:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:13 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:13 INFO  : Memory regions updated for context APU
15:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:13 INFO  : 'con' command is executed.
15:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:51:13 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:59:34 INFO  : Disconnected from the channel tcfchan#5.
14:28:38 INFO  : Registering command handlers for SDK TCF services
14:28:40 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/temp_xsdb_launch_script.tcl
14:28:44 INFO  : XSCT server has started successfully.
14:28:45 INFO  : Successfully done setting XSCT server connection channel  
14:28:45 INFO  : Successfully done setting SDK workspace  
14:28:45 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf.
14:28:45 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_1.
14:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:17 INFO  : 'fpga -state' command is executed.
14:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:17 INFO  : 'jtag frequency' command is executed.
14:33:17 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:17 INFO  : Context for 'APU' is selected.
14:33:17 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:17 INFO  : Context for 'APU' is selected.
14:33:17 INFO  : 'stop' command is executed.
14:33:17 INFO  : 'ps7_init' command is executed.
14:33:18 INFO  : 'ps7_post_config' command is executed.
14:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:18 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:18 INFO  : Memory regions updated for context APU
14:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:18 INFO  : 'con' command is executed.
14:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:33:18 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:36:47 INFO  : Disconnected from the channel tcfchan#1.
14:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:48 INFO  : 'fpga -state' command is executed.
14:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:48 INFO  : 'jtag frequency' command is executed.
14:36:48 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:48 INFO  : Context for 'APU' is selected.
14:36:50 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:50 INFO  : Context for 'APU' is selected.
14:36:50 INFO  : 'stop' command is executed.
14:36:50 INFO  : 'ps7_init' command is executed.
14:36:50 INFO  : 'ps7_post_config' command is executed.
14:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:51 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:51 INFO  : Memory regions updated for context APU
14:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:51 INFO  : 'con' command is executed.
14:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:51 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:40:28 INFO  : Disconnected from the channel tcfchan#2.
14:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:40:29 INFO  : 'fpga -state' command is executed.
14:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:30 INFO  : 'jtag frequency' command is executed.
14:40:30 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:30 INFO  : Context for 'APU' is selected.
14:40:30 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:30 INFO  : Context for 'APU' is selected.
14:40:30 INFO  : 'stop' command is executed.
14:40:30 INFO  : 'ps7_init' command is executed.
14:40:30 INFO  : 'ps7_post_config' command is executed.
14:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:30 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:30 INFO  : Memory regions updated for context APU
14:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:30 INFO  : 'con' command is executed.
14:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:40:30 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:47:56 INFO  : Disconnected from the channel tcfchan#3.
14:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:58 INFO  : 'fpga -state' command is executed.
14:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:58 INFO  : 'jtag frequency' command is executed.
14:47:58 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:58 INFO  : Context for 'APU' is selected.
14:47:58 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:58 INFO  : Context for 'APU' is selected.
14:47:58 INFO  : 'stop' command is executed.
14:48:02 INFO  : 'ps7_init' command is executed.
14:48:03 INFO  : 'ps7_post_config' command is executed.
14:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:05 ERROR : Memory write error at 0x100000. AP transaction timeout
14:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
----------------End of Script----------------

14:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:19 INFO  : 'fpga -state' command is executed.
14:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:19 INFO  : 'jtag frequency' command is executed.
14:48:19 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:19 INFO  : Context for 'APU' is selected.
14:48:19 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:48:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:19 INFO  : Context for 'APU' is selected.
14:48:19 INFO  : 'stop' command is executed.
14:48:19 ERROR : AP transaction error, DAP status f0000021
14:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:29 INFO  : 'fpga -state' command is executed.
14:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:29 INFO  : 'jtag frequency' command is executed.
14:48:29 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:29 INFO  : Context for 'APU' is selected.
14:48:29 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:29 INFO  : Context for 'APU' is selected.
14:48:29 INFO  : 'stop' command is executed.
14:48:29 ERROR : AP transaction error, DAP status f0000021
14:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:44 INFO  : 'fpga -state' command is executed.
14:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:44 INFO  : 'jtag frequency' command is executed.
14:48:44 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:44 INFO  : Context for 'APU' is selected.
14:48:44 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:44 INFO  : Context for 'APU' is selected.
14:48:44 INFO  : 'stop' command is executed.
14:48:44 ERROR : AP transaction error, DAP status f0000021
14:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:05 INFO  : 'fpga -state' command is executed.
14:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:05 INFO  : 'jtag frequency' command is executed.
14:49:05 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:05 INFO  : Context for 'APU' is selected.
14:49:05 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:05 INFO  : Context for 'APU' is selected.
14:49:05 INFO  : 'stop' command is executed.
14:49:05 ERROR : AP transaction error, DAP status f0000021
14:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:09 INFO  : 'fpga -state' command is executed.
14:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:09 INFO  : 'jtag frequency' command is executed.
14:50:09 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : 'stop' command is executed.
14:50:10 INFO  : 'ps7_init' command is executed.
14:50:10 INFO  : 'ps7_post_config' command is executed.
14:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:10 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:10 INFO  : Memory regions updated for context APU
14:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:10 INFO  : 'con' command is executed.
14:50:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:10 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:53:38 INFO  : Disconnected from the channel tcfchan#4.
14:53:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:39 INFO  : 'fpga -state' command is executed.
14:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:40 INFO  : 'jtag frequency' command is executed.
14:53:40 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:40 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:40 INFO  : 'stop' command is executed.
14:53:40 INFO  : 'ps7_init' command is executed.
14:53:40 INFO  : 'ps7_post_config' command is executed.
14:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:40 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:40 INFO  : Memory regions updated for context APU
14:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:40 INFO  : 'con' command is executed.
14:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:40 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:57:12 INFO  : Disconnected from the channel tcfchan#5.
14:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:13 INFO  : 'fpga -state' command is executed.
14:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:13 INFO  : 'jtag frequency' command is executed.
14:57:13 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:13 INFO  : Context for 'APU' is selected.
14:57:13 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:13 INFO  : Context for 'APU' is selected.
14:57:13 INFO  : 'stop' command is executed.
14:57:13 INFO  : 'ps7_init' command is executed.
14:57:13 INFO  : 'ps7_post_config' command is executed.
14:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:14 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:14 INFO  : Memory regions updated for context APU
14:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:14 INFO  : 'con' command is executed.
14:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:14 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:00:24 INFO  : Disconnected from the channel tcfchan#6.
10:25:40 INFO  : Registering command handlers for SDK TCF services
10:25:43 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/temp_xsdb_launch_script.tcl
10:25:46 INFO  : XSCT server has started successfully.
10:25:46 INFO  : Successfully done setting XSCT server connection channel  
10:25:46 INFO  : Successfully done setting SDK workspace  
10:25:46 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf.
10:25:46 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_1.
10:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:31:20 INFO  : 'fpga -state' command is executed.
10:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:20 INFO  : 'jtag frequency' command is executed.
10:31:20 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:20 INFO  : Context for 'APU' is selected.
10:31:20 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
10:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:20 INFO  : Context for 'APU' is selected.
10:31:20 INFO  : 'stop' command is executed.
10:31:20 INFO  : 'ps7_init' command is executed.
10:31:20 INFO  : 'ps7_post_config' command is executed.
10:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:21 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:21 INFO  : Memory regions updated for context APU
10:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:21 INFO  : 'con' command is executed.
10:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:31:21 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:00:09 INFO  : Disconnected from the channel tcfchan#1.
15:16:42 INFO  : Registering command handlers for SDK TCF services
15:16:44 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/temp_xsdb_launch_script.tcl
15:16:47 INFO  : XSCT server has started successfully.
15:16:47 INFO  : Successfully done setting XSCT server connection channel  
15:16:47 INFO  : Successfully done setting SDK workspace  
15:16:47 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper.hdf.
15:16:47 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_1.
15:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:01 INFO  : 'fpga -state' command is executed.
15:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:01 INFO  : 'jtag frequency' command is executed.
15:17:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:04 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:28 INFO  : 'fpga -state' command is executed.
15:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:29 INFO  : 'jtag frequency' command is executed.
15:17:29 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:32 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:07 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
15:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:44 INFO  : 'fpga -state' command is executed.
15:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:45 INFO  : 'jtag frequency' command is executed.
15:18:45 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:48 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:19 INFO  : 'fpga -state' command is executed.
15:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:19 INFO  : 'jtag frequency' command is executed.
15:19:19 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:22 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:38 INFO  : 'fpga -state' command is executed.
15:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:38 INFO  : 'jtag frequency' command is executed.
15:19:38 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:19:41 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:15 INFO  : 'fpga -state' command is executed.
15:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:15 INFO  : 'jtag frequency' command is executed.
15:20:15 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:18 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:36 INFO  : 'fpga -state' command is executed.
15:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:36 INFO  : 'jtag frequency' command is executed.
15:20:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:39 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
15:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

15:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:36 INFO  : 'fpga -state' command is executed.
15:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:36 INFO  : 'jtag frequency' command is executed.
15:21:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:36 INFO  : Context for 'APU' is selected.
15:21:36 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:36 INFO  : Context for 'APU' is selected.
15:21:36 INFO  : 'stop' command is executed.
15:21:37 INFO  : 'ps7_init' command is executed.
15:21:37 INFO  : 'ps7_post_config' command is executed.
15:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:37 INFO  : The application '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:37 INFO  : Memory regions updated for context APU
15:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:37 INFO  : 'con' command is executed.
15:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:37 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_PL_PS_new/project_PL_PS_new.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:22:19 INFO  : Disconnected from the channel tcfchan#1.
12:44:52 INFO  : Registering command handlers for SDK TCF services
12:44:54 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
12:44:57 INFO  : XSCT server has started successfully.
12:44:57 INFO  : Successfully done setting XSCT server connection channel  
12:44:57 INFO  : Successfully done setting SDK workspace  
12:44:57 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
12:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:45:56 INFO  : 'fpga -state' command is executed.
12:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:56 INFO  : 'jtag frequency' command is executed.
12:45:56 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:57 INFO  : Context for 'APU' is selected.
12:45:57 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:57 INFO  : Context for 'APU' is selected.
12:45:57 INFO  : 'stop' command is executed.
12:45:57 INFO  : 'ps7_init' command is executed.
12:45:57 INFO  : 'ps7_post_config' command is executed.
12:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:57 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:57 INFO  : Memory regions updated for context APU
12:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:58 INFO  : 'con' command is executed.
12:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:45:58 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:53:29 INFO  : Disconnected from the channel tcfchan#1.
12:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:30 INFO  : 'fpga -state' command is executed.
12:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:31 INFO  : 'jtag frequency' command is executed.
12:53:31 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:31 INFO  : Context for 'APU' is selected.
12:53:33 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:53:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:33 INFO  : Context for 'APU' is selected.
12:53:33 INFO  : 'stop' command is executed.
12:53:33 INFO  : 'ps7_init' command is executed.
12:53:33 INFO  : 'ps7_post_config' command is executed.
12:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:33 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:33 INFO  : Memory regions updated for context APU
12:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:33 INFO  : 'con' command is executed.
12:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:33 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:54:10 INFO  : Disconnected from the channel tcfchan#2.
12:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:11 INFO  : 'fpga -state' command is executed.
12:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:12 INFO  : 'jtag frequency' command is executed.
12:54:12 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:12 INFO  : Context for 'APU' is selected.
12:54:12 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:12 INFO  : Context for 'APU' is selected.
12:54:12 INFO  : 'stop' command is executed.
12:54:12 INFO  : 'ps7_init' command is executed.
12:54:12 INFO  : 'ps7_post_config' command is executed.
12:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:12 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:12 INFO  : Memory regions updated for context APU
12:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:12 INFO  : 'con' command is executed.
12:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:12 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:55:25 INFO  : Disconnected from the channel tcfchan#3.
12:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:26 INFO  : 'fpga -state' command is executed.
12:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:26 INFO  : 'jtag frequency' command is executed.
12:55:26 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:26 INFO  : Context for 'APU' is selected.
12:55:26 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:26 INFO  : Context for 'APU' is selected.
12:55:26 INFO  : 'stop' command is executed.
12:55:26 INFO  : 'ps7_init' command is executed.
12:55:26 INFO  : 'ps7_post_config' command is executed.
12:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:26 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:26 INFO  : Memory regions updated for context APU
12:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:27 INFO  : 'con' command is executed.
12:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:27 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:08:48 INFO  : Disconnected from the channel tcfchan#4.
13:10:03 INFO  : Registering command handlers for SDK TCF services
13:10:05 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
13:10:08 INFO  : XSCT server has started successfully.
13:10:08 INFO  : Successfully done setting XSCT server connection channel  
13:10:08 INFO  : Successfully done setting SDK workspace  
13:10:08 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
13:10:09 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_2.
13:10:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580385913000,  Project:1580384634000
13:10:15 INFO  : The hardware specification for project 'design_ps_pl_wrapper_hw_platform_2' is different from /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
13:10:16 INFO  : Copied contents of /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf into /design_ps_pl_wrapper_hw_platform_2/system.hdf.
13:10:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:10:20 INFO  : Clearing existing target manager status.
13:10:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:10:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:09 INFO  : 'fpga -state' command is executed.
13:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:09 INFO  : 'jtag frequency' command is executed.
13:11:09 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:09 INFO  : Context for 'APU' is selected.
13:11:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:09 INFO  : Context for 'APU' is selected.
13:11:09 INFO  : 'stop' command is executed.
13:11:10 INFO  : 'ps7_init' command is executed.
13:11:10 INFO  : 'ps7_post_config' command is executed.
13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:10 INFO  : Memory regions updated for context APU
13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : 'con' command is executed.
13:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:10 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:23:35 INFO  : Disconnected from the channel tcfchan#1.
13:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:23:36 INFO  : 'fpga -state' command is executed.
13:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:36 INFO  : 'jtag frequency' command is executed.
13:23:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:36 INFO  : Context for 'APU' is selected.
13:23:38 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:38 INFO  : Context for 'APU' is selected.
13:23:38 INFO  : 'stop' command is executed.
13:23:38 INFO  : 'ps7_init' command is executed.
13:23:38 INFO  : 'ps7_post_config' command is executed.
13:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:39 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:39 INFO  : Memory regions updated for context APU
13:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:39 INFO  : 'con' command is executed.
13:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:23:39 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:24:38 INFO  : Disconnected from the channel tcfchan#2.
13:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:24:39 INFO  : 'fpga -state' command is executed.
13:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:39 INFO  : 'jtag frequency' command is executed.
13:24:39 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:39 INFO  : Context for 'APU' is selected.
13:24:39 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:39 INFO  : Context for 'APU' is selected.
13:24:39 INFO  : 'stop' command is executed.
13:24:39 INFO  : 'ps7_init' command is executed.
13:24:39 INFO  : 'ps7_post_config' command is executed.
13:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:40 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:40 INFO  : Memory regions updated for context APU
13:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:40 INFO  : 'con' command is executed.
13:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:24:40 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:23 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:47:22 INFO  : Disconnected from the channel tcfchan#3.
14:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:23 INFO  : 'fpga -state' command is executed.
14:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:23 INFO  : 'jtag frequency' command is executed.
14:47:23 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:23 INFO  : Context for 'APU' is selected.
14:47:23 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:47:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:23 INFO  : Context for 'APU' is selected.
14:47:24 INFO  : 'stop' command is executed.
14:47:24 INFO  : 'ps7_init' command is executed.
14:47:24 INFO  : 'ps7_post_config' command is executed.
14:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:24 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:24 INFO  : Memory regions updated for context APU
14:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:24 INFO  : 'con' command is executed.
14:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:47:24 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:47:35 INFO  : Disconnected from the channel tcfchan#4.
14:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:36 INFO  : 'fpga -state' command is executed.
14:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:36 INFO  : 'jtag frequency' command is executed.
14:47:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:36 INFO  : Context for 'APU' is selected.
14:47:36 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:36 INFO  : Context for 'APU' is selected.
14:47:36 INFO  : 'stop' command is executed.
14:47:37 INFO  : 'ps7_init' command is executed.
14:47:37 INFO  : 'ps7_post_config' command is executed.
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:37 INFO  : Memory regions updated for context APU
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : 'con' command is executed.
14:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:47:37 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:48:06 INFO  : Disconnected from the channel tcfchan#5.
14:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:08 INFO  : 'fpga -state' command is executed.
14:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:08 INFO  : 'jtag frequency' command is executed.
14:48:08 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:08 INFO  : Context for 'APU' is selected.
14:48:08 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:48:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:08 INFO  : Context for 'APU' is selected.
14:48:08 INFO  : 'stop' command is executed.
14:48:08 INFO  : 'ps7_init' command is executed.
14:48:08 INFO  : 'ps7_post_config' command is executed.
14:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:09 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:09 INFO  : Memory regions updated for context APU
14:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:09 INFO  : 'con' command is executed.
14:48:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:48:09 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:49:27 INFO  : Disconnected from the channel tcfchan#6.
14:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:28 INFO  : 'fpga -state' command is executed.
14:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:28 INFO  : 'jtag frequency' command is executed.
14:49:28 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:28 INFO  : Context for 'APU' is selected.
14:49:28 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:28 INFO  : Context for 'APU' is selected.
14:49:28 INFO  : 'stop' command is executed.
14:49:28 INFO  : 'ps7_init' command is executed.
14:49:28 INFO  : 'ps7_post_config' command is executed.
14:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:28 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:28 INFO  : Memory regions updated for context APU
14:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:29 INFO  : 'con' command is executed.
14:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:29 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:50:59 INFO  : Disconnected from the channel tcfchan#7.
14:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:00 INFO  : 'fpga -state' command is executed.
14:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:00 INFO  : 'jtag frequency' command is executed.
14:51:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : 'stop' command is executed.
14:51:01 INFO  : 'ps7_init' command is executed.
14:51:01 INFO  : 'ps7_post_config' command is executed.
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:01 INFO  : Memory regions updated for context APU
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : 'con' command is executed.
14:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:01 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:53:00 INFO  : Disconnected from the channel tcfchan#8.
14:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:01 INFO  : 'fpga -state' command is executed.
14:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:01 INFO  : 'jtag frequency' command is executed.
14:53:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:01 INFO  : Context for 'APU' is selected.
14:53:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:01 INFO  : Context for 'APU' is selected.
14:53:01 INFO  : 'stop' command is executed.
14:53:02 INFO  : 'ps7_init' command is executed.
14:53:02 INFO  : 'ps7_post_config' command is executed.
14:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:02 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:02 INFO  : Memory regions updated for context APU
14:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:02 INFO  : 'con' command is executed.
14:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:02 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:55:36 INFO  : Disconnected from the channel tcfchan#9.
14:56:02 INFO  : Registering command handlers for SDK TCF services
14:56:04 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
14:56:07 INFO  : XSCT server has started successfully.
14:56:07 INFO  : Successfully done setting XSCT server connection channel  
14:56:07 INFO  : Successfully done setting SDK workspace  
14:56:07 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
14:56:07 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_2.
14:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:31 INFO  : 'fpga -state' command is executed.
14:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:31 INFO  : 'jtag frequency' command is executed.
14:56:31 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:31 INFO  : Context for 'APU' is selected.
14:56:31 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:31 INFO  : Context for 'APU' is selected.
14:56:31 INFO  : 'stop' command is executed.
14:56:31 INFO  : 'ps7_init' command is executed.
14:56:31 INFO  : 'ps7_post_config' command is executed.
14:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:32 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:32 INFO  : Memory regions updated for context APU
14:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:32 INFO  : 'con' command is executed.
14:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:32 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:57:46 INFO  : Disconnected from the channel tcfchan#1.
14:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:47 INFO  : 'fpga -state' command is executed.
14:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:47 INFO  : 'jtag frequency' command is executed.
14:57:47 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:47 INFO  : Context for 'APU' is selected.
14:57:49 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:49 INFO  : Context for 'APU' is selected.
14:57:49 INFO  : 'stop' command is executed.
14:57:49 INFO  : 'ps7_init' command is executed.
14:57:49 INFO  : 'ps7_post_config' command is executed.
14:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:50 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:50 INFO  : Memory regions updated for context APU
14:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:50 INFO  : 'con' command is executed.
14:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:50 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:04:31 INFO  : Disconnected from the channel tcfchan#2.
15:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:32 INFO  : 'fpga -state' command is executed.
15:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:32 INFO  : 'jtag frequency' command is executed.
15:04:32 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:32 INFO  : Context for 'APU' is selected.
15:04:32 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:32 INFO  : Context for 'APU' is selected.
15:04:32 INFO  : 'stop' command is executed.
15:04:32 INFO  : 'ps7_init' command is executed.
15:04:32 INFO  : 'ps7_post_config' command is executed.
15:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:33 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:33 INFO  : Memory regions updated for context APU
15:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:33 INFO  : 'con' command is executed.
15:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:33 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:16:02 INFO  : Disconnected from the channel tcfchan#3.
15:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:03 INFO  : 'fpga -state' command is executed.
15:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:03 INFO  : 'jtag frequency' command is executed.
15:16:03 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:03 INFO  : Context for 'APU' is selected.
15:16:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:03 INFO  : Context for 'APU' is selected.
15:16:03 INFO  : 'stop' command is executed.
15:16:03 INFO  : 'ps7_init' command is executed.
15:16:03 INFO  : 'ps7_post_config' command is executed.
15:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:04 INFO  : Memory regions updated for context APU
15:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:04 INFO  : 'con' command is executed.
15:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:04 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:17:58 INFO  : Disconnected from the channel tcfchan#4.
15:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:59 INFO  : 'fpga -state' command is executed.
15:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:59 INFO  : 'jtag frequency' command is executed.
15:17:59 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:59 INFO  : Context for 'APU' is selected.
15:17:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:17:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:59 INFO  : Context for 'APU' is selected.
15:17:59 INFO  : 'stop' command is executed.
15:18:00 INFO  : 'ps7_init' command is executed.
15:18:00 INFO  : 'ps7_post_config' command is executed.
15:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:00 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:00 INFO  : Memory regions updated for context APU
15:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:00 INFO  : 'con' command is executed.
15:18:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:00 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:19:56 INFO  : Disconnected from the channel tcfchan#5.
15:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:57 INFO  : 'fpga -state' command is executed.
15:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:57 INFO  : 'jtag frequency' command is executed.
15:19:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:57 INFO  : Context for 'APU' is selected.
15:19:57 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:57 INFO  : Context for 'APU' is selected.
15:19:57 INFO  : 'stop' command is executed.
15:19:57 INFO  : 'ps7_init' command is executed.
15:19:57 INFO  : 'ps7_post_config' command is executed.
15:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:58 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:58 INFO  : Memory regions updated for context APU
15:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:58 INFO  : 'con' command is executed.
15:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:58 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:20:20 INFO  : Disconnected from the channel tcfchan#6.
15:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:21 INFO  : 'fpga -state' command is executed.
15:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:21 INFO  : 'jtag frequency' command is executed.
15:20:21 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:21 INFO  : Context for 'APU' is selected.
15:20:21 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:21 INFO  : Context for 'APU' is selected.
15:20:21 INFO  : 'stop' command is executed.
15:20:22 INFO  : 'ps7_init' command is executed.
15:20:22 INFO  : 'ps7_post_config' command is executed.
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:22 INFO  : Memory regions updated for context APU
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:22 INFO  : 'con' command is executed.
15:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:22 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:21:54 INFO  : Disconnected from the channel tcfchan#7.
15:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:55 INFO  : 'fpga -state' command is executed.
15:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:55 INFO  : 'jtag frequency' command is executed.
15:21:55 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:55 INFO  : Context for 'APU' is selected.
15:21:55 INFO  : 'stop' command is executed.
15:21:56 INFO  : 'ps7_init' command is executed.
15:21:56 INFO  : 'ps7_post_config' command is executed.
15:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:56 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:56 INFO  : Memory regions updated for context APU
15:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:56 INFO  : 'con' command is executed.
15:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:56 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:22:19 INFO  : Disconnected from the channel tcfchan#8.
15:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:20 INFO  : 'fpga -state' command is executed.
15:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:20 INFO  : 'jtag frequency' command is executed.
15:22:20 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:20 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:20 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : 'stop' command is executed.
15:22:20 INFO  : 'ps7_init' command is executed.
15:22:20 INFO  : 'ps7_post_config' command is executed.
15:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:21 INFO  : Memory regions updated for context APU
15:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:21 INFO  : 'con' command is executed.
15:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:21 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:28:20 INFO  : Disconnected from the channel tcfchan#9.
15:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:21 INFO  : 'fpga -state' command is executed.
15:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:21 INFO  : 'jtag frequency' command is executed.
15:28:21 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:21 INFO  : Context for 'APU' is selected.
15:28:21 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:21 INFO  : Context for 'APU' is selected.
15:28:21 INFO  : 'stop' command is executed.
15:28:21 INFO  : 'ps7_init' command is executed.
15:28:21 INFO  : 'ps7_post_config' command is executed.
15:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:21 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:22 INFO  : Memory regions updated for context APU
15:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:22 INFO  : 'con' command is executed.
15:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:22 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:29:27 INFO  : Disconnected from the channel tcfchan#10.
15:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:28 INFO  : 'fpga -state' command is executed.
15:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:28 INFO  : 'jtag frequency' command is executed.
15:29:28 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:28 INFO  : Context for 'APU' is selected.
15:29:28 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:28 INFO  : Context for 'APU' is selected.
15:29:28 INFO  : 'stop' command is executed.
15:29:28 INFO  : 'ps7_init' command is executed.
15:29:28 INFO  : 'ps7_post_config' command is executed.
15:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:29 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:29 INFO  : Memory regions updated for context APU
15:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:29 INFO  : 'con' command is executed.
15:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:29 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:30:08 INFO  : Disconnected from the channel tcfchan#11.
15:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:09 INFO  : 'fpga -state' command is executed.
15:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:09 INFO  : 'jtag frequency' command is executed.
15:30:09 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:09 INFO  : Context for 'APU' is selected.
15:30:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:09 INFO  : Context for 'APU' is selected.
15:30:09 INFO  : 'stop' command is executed.
15:30:09 INFO  : 'ps7_init' command is executed.
15:30:09 INFO  : 'ps7_post_config' command is executed.
15:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:10 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:10 INFO  : Memory regions updated for context APU
15:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:10 INFO  : 'con' command is executed.
15:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:10 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:30:23 INFO  : Disconnected from the channel tcfchan#12.
15:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:24 INFO  : 'fpga -state' command is executed.
15:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:25 INFO  : 'jtag frequency' command is executed.
15:30:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:25 INFO  : Context for 'APU' is selected.
15:30:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:25 INFO  : Context for 'APU' is selected.
15:30:25 INFO  : 'stop' command is executed.
15:30:25 INFO  : 'ps7_init' command is executed.
15:30:25 INFO  : 'ps7_post_config' command is executed.
15:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:25 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:25 INFO  : Memory regions updated for context APU
15:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:26 INFO  : 'con' command is executed.
15:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:26 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:31:02 INFO  : Disconnected from the channel tcfchan#13.
15:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:03 INFO  : 'fpga -state' command is executed.
15:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:03 INFO  : 'jtag frequency' command is executed.
15:31:03 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:03 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:31:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:03 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : 'stop' command is executed.
15:31:04 INFO  : 'ps7_init' command is executed.
15:31:04 INFO  : 'ps7_post_config' command is executed.
15:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:04 INFO  : Memory regions updated for context APU
15:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:04 INFO  : 'con' command is executed.
15:31:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:04 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:01:58 INFO  : Disconnected from the channel tcfchan#14.
16:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:01:59 INFO  : 'fpga -state' command is executed.
16:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:00 INFO  : 'jtag frequency' command is executed.
16:02:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:00 INFO  : Context for 'APU' is selected.
16:02:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:00 INFO  : Context for 'APU' is selected.
16:02:00 INFO  : 'stop' command is executed.
16:02:00 INFO  : 'ps7_init' command is executed.
16:02:00 INFO  : 'ps7_post_config' command is executed.
16:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:00 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:00 INFO  : Memory regions updated for context APU
16:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:00 INFO  : 'con' command is executed.
16:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:02:00 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:24:51 INFO  : Disconnected from the channel tcfchan#15.
16:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:24:52 INFO  : 'fpga -state' command is executed.
16:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:52 INFO  : 'jtag frequency' command is executed.
16:24:52 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:52 INFO  : Context for 'APU' is selected.
16:24:52 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:52 INFO  : Context for 'APU' is selected.
16:24:52 INFO  : 'stop' command is executed.
16:24:53 INFO  : 'ps7_init' command is executed.
16:24:53 INFO  : 'ps7_post_config' command is executed.
16:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:53 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:53 INFO  : Memory regions updated for context APU
16:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:53 INFO  : 'con' command is executed.
16:24:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:24:53 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:24:53 INFO  : 'fpga -state' command is executed.
16:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:53 INFO  : 'jtag frequency' command is executed.
16:24:53 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:53 INFO  : Context for 'APU' is selected.
16:24:53 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:53 INFO  : Context for 'APU' is selected.
16:24:53 INFO  : 'stop' command is executed.
16:24:54 INFO  : 'ps7_init' command is executed.
16:24:54 INFO  : 'ps7_post_config' command is executed.
16:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:54 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:54 INFO  : Memory regions updated for context APU
16:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:54 INFO  : 'con' command is executed.
16:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:24:54 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:26:14 INFO  : Disconnected from the channel tcfchan#16.
16:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:15 INFO  : 'fpga -state' command is executed.
16:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:16 INFO  : 'jtag frequency' command is executed.
16:26:16 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:16 INFO  : Context for 'APU' is selected.
16:26:16 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:16 INFO  : Context for 'APU' is selected.
16:26:16 INFO  : 'stop' command is executed.
16:26:16 INFO  : 'ps7_init' command is executed.
16:26:16 INFO  : 'ps7_post_config' command is executed.
16:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:16 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:16 INFO  : Memory regions updated for context APU
16:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:16 INFO  : 'con' command is executed.
16:26:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:16 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:34:34 INFO  : Disconnected from the channel tcfchan#17.
10:39:58 INFO  : Registering command handlers for SDK TCF services
10:40:00 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
10:40:03 INFO  : XSCT server has started successfully.
10:40:04 INFO  : Successfully done setting XSCT server connection channel  
10:40:04 INFO  : Successfully done setting SDK workspace  
10:40:04 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
10:40:04 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_2.
10:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:57 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:09 INFO  : 'fpga -state' command is executed.
11:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:09 INFO  : 'jtag frequency' command is executed.
11:03:09 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:09 INFO  : Context for 'APU' is selected.
11:03:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:09 INFO  : Context for 'APU' is selected.
11:03:09 INFO  : 'stop' command is executed.
11:03:09 INFO  : 'ps7_init' command is executed.
11:03:09 INFO  : 'ps7_post_config' command is executed.
11:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:10 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:10 INFO  : Memory regions updated for context APU
11:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:10 INFO  : 'con' command is executed.
11:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:10 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:04:12 INFO  : Disconnected from the channel tcfchan#1.
11:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:13 INFO  : 'fpga -state' command is executed.
11:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:13 INFO  : 'jtag frequency' command is executed.
11:04:13 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:13 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:15 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : 'stop' command is executed.
11:04:16 INFO  : 'ps7_init' command is executed.
11:04:16 INFO  : 'ps7_post_config' command is executed.
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:16 INFO  : Memory regions updated for context APU
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : 'con' command is executed.
11:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:16 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:05:13 INFO  : Disconnected from the channel tcfchan#2.
11:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:14 INFO  : 'fpga -state' command is executed.
11:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:14 INFO  : 'jtag frequency' command is executed.
11:05:14 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : 'stop' command is executed.
11:05:14 INFO  : 'ps7_init' command is executed.
11:05:14 INFO  : 'ps7_post_config' command is executed.
11:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:15 INFO  : Memory regions updated for context APU
11:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : 'con' command is executed.
11:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:05:15 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:06:01 INFO  : Disconnected from the channel tcfchan#3.
11:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:02 INFO  : 'fpga -state' command is executed.
11:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:02 INFO  : 'jtag frequency' command is executed.
11:06:02 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:02 INFO  : Context for 'APU' is selected.
11:06:02 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:02 INFO  : Context for 'APU' is selected.
11:06:02 INFO  : 'stop' command is executed.
11:06:03 INFO  : 'ps7_init' command is executed.
11:06:03 INFO  : 'ps7_post_config' command is executed.
11:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:03 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:03 INFO  : Memory regions updated for context APU
11:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:03 INFO  : 'con' command is executed.
11:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:03 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:07:24 INFO  : Disconnected from the channel tcfchan#4.
11:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:25 INFO  : 'fpga -state' command is executed.
11:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:25 INFO  : 'jtag frequency' command is executed.
11:07:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:25 INFO  : Context for 'APU' is selected.
11:07:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:25 INFO  : Context for 'APU' is selected.
11:07:25 INFO  : 'stop' command is executed.
11:07:25 INFO  : 'ps7_init' command is executed.
11:07:25 INFO  : 'ps7_post_config' command is executed.
11:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:26 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:26 INFO  : Memory regions updated for context APU
11:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:26 INFO  : 'con' command is executed.
11:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:07:26 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:09:02 INFO  : Disconnected from the channel tcfchan#5.
11:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:03 INFO  : 'fpga -state' command is executed.
11:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:03 INFO  : 'jtag frequency' command is executed.
11:09:03 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:03 INFO  : Context for 'APU' is selected.
11:09:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:03 INFO  : Context for 'APU' is selected.
11:09:03 INFO  : 'stop' command is executed.
11:09:04 INFO  : 'ps7_init' command is executed.
11:09:04 INFO  : 'ps7_post_config' command is executed.
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:04 INFO  : Memory regions updated for context APU
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : 'con' command is executed.
11:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:09:04 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:14:28 INFO  : Disconnected from the channel tcfchan#6.
11:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:29 INFO  : 'fpga -state' command is executed.
11:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:29 INFO  : 'jtag frequency' command is executed.
11:14:29 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:29 INFO  : Context for 'APU' is selected.
11:14:29 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:29 INFO  : Context for 'APU' is selected.
11:14:29 INFO  : 'stop' command is executed.
11:14:29 INFO  : 'ps7_init' command is executed.
11:14:29 INFO  : 'ps7_post_config' command is executed.
11:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:30 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:30 INFO  : Memory regions updated for context APU
11:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:30 INFO  : 'con' command is executed.
11:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:30 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:16:07 INFO  : Disconnected from the channel tcfchan#7.
11:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:08 INFO  : 'fpga -state' command is executed.
11:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:08 INFO  : 'jtag frequency' command is executed.
11:16:08 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:08 INFO  : Context for 'APU' is selected.
11:16:08 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:08 INFO  : Context for 'APU' is selected.
11:16:08 INFO  : 'stop' command is executed.
11:16:08 INFO  : 'ps7_init' command is executed.
11:16:08 INFO  : 'ps7_post_config' command is executed.
11:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:09 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:09 INFO  : Memory regions updated for context APU
11:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:09 INFO  : 'con' command is executed.
11:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:16:09 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:16:59 INFO  : Disconnected from the channel tcfchan#8.
11:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:00 INFO  : 'fpga -state' command is executed.
11:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:00 INFO  : 'jtag frequency' command is executed.
11:17:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:00 INFO  : Context for 'APU' is selected.
11:17:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:00 INFO  : Context for 'APU' is selected.
11:17:00 INFO  : 'stop' command is executed.
11:17:01 INFO  : 'ps7_init' command is executed.
11:17:01 INFO  : 'ps7_post_config' command is executed.
11:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:01 INFO  : Memory regions updated for context APU
11:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:01 INFO  : 'con' command is executed.
11:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:17:01 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:17:59 INFO  : Disconnected from the channel tcfchan#9.
11:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:01 INFO  : 'fpga -state' command is executed.
11:18:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:18:01 INFO  : 'jtag frequency' command is executed.
11:18:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:01 INFO  : Context for 'APU' is selected.
11:18:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:01 INFO  : Context for 'APU' is selected.
11:18:01 INFO  : 'stop' command is executed.
11:18:01 INFO  : 'ps7_init' command is executed.
11:18:01 INFO  : 'ps7_post_config' command is executed.
11:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:01 INFO  : Memory regions updated for context APU
11:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:02 INFO  : 'con' command is executed.
11:18:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:02 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:03 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:20:09 INFO  : Disconnected from the channel tcfchan#10.
11:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:10 INFO  : 'fpga -state' command is executed.
11:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:10 INFO  : 'jtag frequency' command is executed.
11:20:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:10 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:10 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : 'stop' command is executed.
11:20:10 INFO  : 'ps7_init' command is executed.
11:20:10 INFO  : 'ps7_post_config' command is executed.
11:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:11 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:11 INFO  : Memory regions updated for context APU
11:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:11 INFO  : 'con' command is executed.
11:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:11 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:22:43 INFO  : Disconnected from the channel tcfchan#11.
11:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:44 INFO  : 'fpga -state' command is executed.
11:22:51 INFO  : Memory regions updated for context APU
11:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:57 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:02 INFO  : 'fpga -state' command is executed.
11:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:02 INFO  : 'jtag frequency' command is executed.
11:23:02 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:02 INFO  : Context for 'APU' is selected.
11:23:02 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:02 INFO  : Context for 'APU' is selected.
11:23:02 INFO  : 'stop' command is executed.
11:23:06 INFO  : 'ps7_init' command is executed.
11:23:06 INFO  : 'ps7_post_config' command is executed.
11:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:08 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
11:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

11:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:51 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:24:06 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/design_ps_pl_wrapper.bit"
11:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:24:18 INFO  : 'fpga -state' command is executed.
11:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:24:18 INFO  : 'jtag frequency' command is executed.
11:24:18 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:18 INFO  : Context for 'APU' is selected.
11:24:18 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:18 INFO  : Context for 'APU' is selected.
11:24:18 INFO  : 'stop' command is executed.
11:24:19 INFO  : 'ps7_init' command is executed.
11:24:19 INFO  : 'ps7_post_config' command is executed.
11:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:19 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:19 INFO  : Memory regions updated for context APU
11:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:19 INFO  : 'con' command is executed.
11:24:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:24:19 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:29:43 INFO  : Disconnected from the channel tcfchan#12.
11:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:55 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/design_ps_pl_wrapper.bit"
11:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:22 INFO  : 'fpga -state' command is executed.
11:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:22 INFO  : 'jtag frequency' command is executed.
11:30:22 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/ps7_init.tcl' is done.
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/system.hdf'.
11:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:22 INFO  : Context for 'APU' is selected.
11:30:23 INFO  : 'stop' command is executed.
11:30:24 INFO  : 'ps7_init' command is executed.
11:30:24 INFO  : 'ps7_post_config' command is executed.
11:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:30:24 INFO  : Memory regions updated for context APU
11:30:24 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:30:45 INFO  : Disconnected from the channel tcfchan#13.
11:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:47 INFO  : 'fpga -state' command is executed.
11:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:47 INFO  : 'jtag frequency' command is executed.
11:30:47 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/ps7_init.tcl' is done.
11:30:47 INFO  : Context for 'APU' is selected.
11:30:49 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/system.hdf'.
11:30:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:49 INFO  : Context for 'APU' is selected.
11:30:49 INFO  : 'stop' command is executed.
11:30:51 INFO  : 'ps7_init' command is executed.
11:30:51 INFO  : 'ps7_post_config' command is executed.
11:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:30:51 INFO  : Memory regions updated for context APU
11:30:51 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:27 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/design_ps_pl_wrapper.bit"
11:31:31 INFO  : Disconnected from the channel tcfchan#14.
11:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:33 INFO  : 'fpga -state' command is executed.
11:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:33 INFO  : 'jtag frequency' command is executed.
11:31:33 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/ps7_init.tcl' is done.
11:31:33 INFO  : Context for 'APU' is selected.
11:31:33 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/system.hdf'.
11:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:33 INFO  : Context for 'APU' is selected.
11:31:34 INFO  : 'stop' command is executed.
11:31:35 INFO  : 'ps7_init' command is executed.
11:31:35 INFO  : 'ps7_post_config' command is executed.
11:31:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:31:35 INFO  : Memory regions updated for context APU
11:31:35 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:56 INFO  : Disconnected from the channel tcfchan#15.
11:33:39 INFO  : Registering command handlers for SDK TCF services
11:33:40 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
11:33:43 INFO  : XSCT server has started successfully.
11:33:43 INFO  : Successfully done setting XSCT server connection channel  
11:33:44 INFO  : Successfully done setting SDK workspace  
11:33:44 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
11:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:58 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:35:52 INFO  : 'fpga -state' command is executed.
11:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:52 INFO  : 'jtag frequency' command is executed.
11:35:52 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:52 INFO  : Context for 'APU' is selected.
11:35:52 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:52 INFO  : Context for 'APU' is selected.
11:35:52 INFO  : 'stop' command is executed.
11:35:53 INFO  : 'ps7_init' command is executed.
11:35:53 INFO  : 'ps7_post_config' command is executed.
11:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:35:53 INFO  : Memory regions updated for context APU
11:35:53 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:31 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:36:56 INFO  : Disconnected from the channel tcfchan#1.
11:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:57 INFO  : 'fpga -state' command is executed.
11:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:36:57 INFO  : 'jtag frequency' command is executed.
11:36:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:57 INFO  : Context for 'APU' is selected.
11:36:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:59 INFO  : Context for 'APU' is selected.
11:36:59 INFO  : 'stop' command is executed.
11:36:59 INFO  : 'ps7_init' command is executed.
11:36:59 INFO  : 'ps7_post_config' command is executed.
11:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:36:59 INFO  : Memory regions updated for context APU
11:36:59 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:33 INFO  : 'fpga -state' command is executed.
11:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:34 INFO  : 'jtag frequency' command is executed.
11:37:34 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:34 INFO  : Context for 'APU' is selected.
11:37:34 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:34 INFO  : Context for 'APU' is selected.
11:37:34 INFO  : 'stop' command is executed.
11:37:34 INFO  : 'ps7_init' command is executed.
11:37:34 INFO  : 'ps7_post_config' command is executed.
11:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:35 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:35 INFO  : 'con' command is executed.
11:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:37:35 INFO  : Disconnected from the channel tcfchan#2.
11:38:24 WARN  : channel "tcfchan#2" closed
11:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:25 INFO  : 'fpga -state' command is executed.
11:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:25 INFO  : 'jtag frequency' command is executed.
11:38:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:25 INFO  : Context for 'APU' is selected.
11:38:27 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:27 INFO  : Context for 'APU' is selected.
11:38:27 INFO  : 'stop' command is executed.
11:38:27 INFO  : 'ps7_init' command is executed.
11:38:27 INFO  : 'ps7_post_config' command is executed.
11:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:38:27 INFO  : Memory regions updated for context APU
11:38:27 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:39:30 INFO  : 'fpga -state' command is executed.
11:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:30 INFO  : 'jtag frequency' command is executed.
11:39:30 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:30 INFO  : Context for 'APU' is selected.
11:39:30 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:30 INFO  : Context for 'APU' is selected.
11:39:30 INFO  : 'stop' command is executed.
11:39:31 INFO  : 'ps7_init' command is executed.
11:39:31 INFO  : 'ps7_post_config' command is executed.
11:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:39:31 INFO  : Disconnected from the channel tcfchan#3.
11:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:39:57 INFO  : 'fpga -state' command is executed.
11:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:58 INFO  : 'jtag frequency' command is executed.
11:39:58 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:58 INFO  : Context for 'APU' is selected.
11:39:58 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:58 INFO  : Context for 'APU' is selected.
11:39:58 INFO  : 'stop' command is executed.
11:39:58 INFO  : 'ps7_init' command is executed.
11:39:58 INFO  : 'ps7_post_config' command is executed.
11:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:58 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:59 INFO  : 'con' command is executed.
11:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:39:59 INFO  : Disconnected from the channel tcfchan#4.
11:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:44 INFO  : 'fpga -state' command is executed.
11:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:45 INFO  : 'jtag frequency' command is executed.
11:41:45 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:45 INFO  : Context for 'APU' is selected.
11:41:46 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:46 INFO  : Context for 'APU' is selected.
11:41:46 INFO  : 'stop' command is executed.
11:41:47 INFO  : 'ps7_init' command is executed.
11:41:47 INFO  : 'ps7_post_config' command is executed.
11:41:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:41:47 INFO  : Disconnected from the channel tcfchan#5.
11:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:42:34 INFO  : 'fpga -state' command is executed.
11:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:34 INFO  : 'jtag frequency' command is executed.
11:42:34 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:34 INFO  : Context for 'APU' is selected.
11:42:34 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:34 INFO  : Context for 'APU' is selected.
11:42:34 INFO  : 'stop' command is executed.
11:42:34 INFO  : 'ps7_init' command is executed.
11:42:34 INFO  : 'ps7_post_config' command is executed.
11:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:42:34 INFO  : Disconnected from the channel tcfchan#6.
11:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:42:51 INFO  : 'fpga -state' command is executed.
11:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:51 INFO  : 'jtag frequency' command is executed.
11:42:51 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:51 INFO  : Context for 'APU' is selected.
11:42:52 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:42:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:52 INFO  : Context for 'APU' is selected.
11:42:52 INFO  : 'stop' command is executed.
11:42:52 INFO  : 'ps7_init' command is executed.
11:42:52 INFO  : 'ps7_post_config' command is executed.
11:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:42:52 INFO  : Disconnected from the channel tcfchan#7.
11:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:12 INFO  : 'fpga -state' command is executed.
11:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:12 INFO  : 'jtag frequency' command is executed.
11:43:12 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:12 INFO  : Context for 'APU' is selected.
11:43:12 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:12 INFO  : Context for 'APU' is selected.
11:43:12 INFO  : 'stop' command is executed.
11:43:12 INFO  : 'ps7_init' command is executed.
11:43:12 INFO  : 'ps7_post_config' command is executed.
11:43:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:43:12 INFO  : Disconnected from the channel tcfchan#8.
11:43:33 WARN  : channel "tcfchan#3" closed
11:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:34 INFO  : 'fpga -state' command is executed.
11:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:34 INFO  : 'jtag frequency' command is executed.
11:43:34 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:34 INFO  : Context for 'APU' is selected.
11:43:36 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:36 INFO  : Context for 'APU' is selected.
11:43:36 INFO  : 'stop' command is executed.
11:43:37 INFO  : 'ps7_init' command is executed.
11:43:37 INFO  : 'ps7_post_config' command is executed.
11:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:43:37 INFO  : Memory regions updated for context APU
11:43:37 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:45:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:00 INFO  : 'fpga -state' command is executed.
11:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:02 INFO  : 'jtag frequency' command is executed.
11:45:02 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:02 INFO  : Context for 'APU' is selected.
11:45:02 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:02 INFO  : Context for 'APU' is selected.
11:45:02 INFO  : 'stop' command is executed.
11:45:03 INFO  : 'ps7_init' command is executed.
11:45:03 INFO  : 'ps7_post_config' command is executed.
11:45:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:45:03 INFO  : Disconnected from the channel tcfchan#9.
11:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:40 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:45:48 INFO  : 'fpga -state' command is executed.
11:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:48 INFO  : 'jtag frequency' command is executed.
11:45:48 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:48 INFO  : Context for 'APU' is selected.
11:45:48 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:48 INFO  : Context for 'APU' is selected.
11:45:48 INFO  : 'stop' command is executed.
11:45:49 INFO  : 'ps7_init' command is executed.
11:45:49 INFO  : 'ps7_post_config' command is executed.
11:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:45:49 INFO  : Disconnected from the channel tcfchan#10.
11:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:01 INFO  : 'fpga -state' command is executed.
11:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:01 INFO  : 'jtag frequency' command is executed.
11:46:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:01 INFO  : Context for 'APU' is selected.
11:46:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:01 INFO  : Context for 'APU' is selected.
11:46:01 INFO  : 'stop' command is executed.
11:46:01 INFO  : 'ps7_init' command is executed.
11:46:01 INFO  : 'ps7_post_config' command is executed.
11:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:46:01 INFO  : Disconnected from the channel tcfchan#11.
11:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:54 INFO  : 'fpga -state' command is executed.
11:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:54 INFO  : 'jtag frequency' command is executed.
11:46:54 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:54 INFO  : Context for 'APU' is selected.
11:46:56 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:46:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:56 INFO  : Context for 'APU' is selected.
11:46:56 INFO  : 'stop' command is executed.
11:46:56 INFO  : 'ps7_init' command is executed.
11:46:56 INFO  : 'ps7_post_config' command is executed.
11:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:46:56 INFO  : Disconnected from the channel tcfchan#12.
11:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:28 INFO  : 'fpga -state' command is executed.
11:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:28 INFO  : 'jtag frequency' command is executed.
11:47:28 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:28 INFO  : Context for 'APU' is selected.
11:47:28 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:28 INFO  : Context for 'APU' is selected.
11:47:28 INFO  : 'stop' command is executed.
11:47:28 INFO  : 'ps7_init' command is executed.
11:47:28 INFO  : 'ps7_post_config' command is executed.
11:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:47:28 INFO  : Disconnected from the channel tcfchan#13.
11:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:44 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:55 INFO  : 'fpga -state' command is executed.
11:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:55 INFO  : 'jtag frequency' command is executed.
11:47:55 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:55 INFO  : Context for 'APU' is selected.
11:47:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:55 INFO  : Context for 'APU' is selected.
11:47:55 INFO  : 'stop' command is executed.
11:47:55 INFO  : 'ps7_init' command is executed.
11:47:55 INFO  : 'ps7_post_config' command is executed.
11:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:47:55 INFO  : Disconnected from the channel tcfchan#14.
11:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:12 INFO  : 'fpga -state' command is executed.
11:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:12 INFO  : 'jtag frequency' command is executed.
11:48:12 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:12 INFO  : Context for 'APU' is selected.
11:48:12 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:12 INFO  : Context for 'APU' is selected.
11:48:12 INFO  : 'stop' command is executed.
11:48:12 INFO  : 'ps7_init' command is executed.
11:48:12 INFO  : 'ps7_post_config' command is executed.
11:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:48:12 INFO  : Disconnected from the channel tcfchan#15.
11:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:25 INFO  : 'fpga -state' command is executed.
11:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:25 INFO  : 'jtag frequency' command is executed.
11:48:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:25 INFO  : Context for 'APU' is selected.
11:48:27 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:27 INFO  : Context for 'APU' is selected.
11:48:27 INFO  : 'stop' command is executed.
11:48:28 INFO  : 'ps7_init' command is executed.
11:48:28 INFO  : 'ps7_post_config' command is executed.
11:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:48:28 INFO  : Disconnected from the channel tcfchan#16.
11:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:47 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:55 INFO  : 'fpga -state' command is executed.
11:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:55 INFO  : 'jtag frequency' command is executed.
11:48:55 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:55 INFO  : Context for 'APU' is selected.
11:48:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:55 INFO  : Context for 'APU' is selected.
11:48:55 INFO  : 'stop' command is executed.
11:48:56 INFO  : 'ps7_init' command is executed.
11:48:56 INFO  : 'ps7_post_config' command is executed.
11:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:48:56 INFO  : Disconnected from the channel tcfchan#17.
11:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:49:37 INFO  : 'fpga -state' command is executed.
11:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:49:37 INFO  : 'jtag frequency' command is executed.
11:49:37 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:37 INFO  : Context for 'APU' is selected.
11:49:37 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:37 INFO  : Context for 'APU' is selected.
11:49:37 INFO  : 'stop' command is executed.
11:49:37 INFO  : 'ps7_init' command is executed.
11:49:37 INFO  : 'ps7_post_config' command is executed.
11:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:38 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:38 INFO  : 'con' command is executed.
11:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:49:38 INFO  : Disconnected from the channel tcfchan#18.
11:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:04 INFO  : 'fpga -state' command is executed.
11:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:04 INFO  : 'jtag frequency' command is executed.
11:50:04 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:04 INFO  : Context for 'APU' is selected.
11:50:07 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:07 INFO  : Context for 'APU' is selected.
11:50:07 INFO  : 'stop' command is executed.
11:50:07 INFO  : 'ps7_init' command is executed.
11:50:07 INFO  : 'ps7_post_config' command is executed.
11:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:07 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:07 INFO  : 'con' command is executed.
11:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:50:07 INFO  : Disconnected from the channel tcfchan#19.
11:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:14 INFO  : 'fpga -state' command is executed.
11:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:51:14 INFO  : 'jtag frequency' command is executed.
11:51:14 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:14 INFO  : Context for 'APU' is selected.
11:51:16 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:16 INFO  : Context for 'APU' is selected.
11:51:16 INFO  : 'stop' command is executed.
11:51:17 INFO  : 'ps7_init' command is executed.
11:51:17 INFO  : 'ps7_post_config' command is executed.
11:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:17 INFO  : 'con' command is executed.
11:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:17 INFO  : Disconnected from the channel tcfchan#20.
11:52:55 WARN  : channel "tcfchan#9" closed
11:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:57 INFO  : 'fpga -state' command is executed.
11:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:57 INFO  : 'jtag frequency' command is executed.
11:52:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:57 INFO  : Context for 'APU' is selected.
11:52:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:59 INFO  : Context for 'APU' is selected.
11:52:59 INFO  : 'stop' command is executed.
11:52:59 INFO  : 'ps7_init' command is executed.
11:52:59 INFO  : 'ps7_post_config' command is executed.
11:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:52:59 INFO  : Memory regions updated for context APU
11:52:59 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
11:54:20 INFO  : Disconnected from the channel tcfchan#21.
11:57:04 INFO  : Registering command handlers for SDK TCF services
11:57:06 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
11:57:09 INFO  : XSCT server has started successfully.
11:57:09 INFO  : Successfully done setting XSCT server connection channel  
11:57:09 INFO  : Successfully done setting SDK workspace  
11:57:09 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
11:57:09 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
12:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:10 INFO  : 'jtag frequency' command is executed.
12:00:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:13 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:00:13 INFO  : Context for 'APU' is selected.
12:00:13 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:00:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:13 INFO  : Context for 'APU' is selected.
12:00:13 INFO  : 'stop' command is executed.
12:00:13 INFO  : 'ps7_init' command is executed.
12:00:13 INFO  : 'ps7_post_config' command is executed.
12:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:14 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:14 INFO  : 'con' command is executed.
12:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:14 INFO  : Disconnected from the channel tcfchan#1.
12:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:24 INFO  : 'fpga -state' command is executed.
12:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:25 INFO  : 'jtag frequency' command is executed.
12:00:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:25 INFO  : Context for 'APU' is selected.
12:00:27 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:00:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:27 INFO  : Context for 'APU' is selected.
12:00:27 INFO  : 'stop' command is executed.
12:00:27 INFO  : 'ps7_init' command is executed.
12:00:27 INFO  : 'ps7_post_config' command is executed.
12:00:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:00:27 INFO  : Memory regions updated for context APU
12:00:27 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:53 INFO  : 'jtag frequency' command is executed.
12:00:53 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:56 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:00:56 INFO  : Context for 'APU' is selected.
12:00:56 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:56 INFO  : Context for 'APU' is selected.
12:00:56 INFO  : 'stop' command is executed.
12:00:56 INFO  : 'ps7_init' command is executed.
12:00:56 INFO  : 'ps7_post_config' command is executed.
12:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:57 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:57 INFO  : 'con' command is executed.
12:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:57 INFO  : Disconnected from the channel tcfchan#2.
12:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:44 INFO  : 'jtag frequency' command is executed.
12:02:44 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:02:47 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:02:47 INFO  : Context for 'APU' is selected.
12:02:47 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:47 INFO  : Context for 'APU' is selected.
12:02:47 INFO  : 'stop' command is executed.
12:02:52 INFO  : 'ps7_init' command is executed.
12:02:52 INFO  : 'ps7_post_config' command is executed.
12:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:54 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
12:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

12:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:10 INFO  : 'jtag frequency' command is executed.
12:03:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:14 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:03:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:28 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:43 INFO  : 'fpga -state' command is executed.
12:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:56 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:08 INFO  : 'fpga -state' command is executed.
12:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:08 INFO  : 'jtag frequency' command is executed.
12:04:08 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:08 INFO  : Context for 'APU' is selected.
12:04:08 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:08 INFO  : Context for 'APU' is selected.
12:04:08 INFO  : 'stop' command is executed.
12:04:08 INFO  : 'ps7_init' command is executed.
12:04:08 INFO  : 'ps7_post_config' command is executed.
12:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:09 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:09 INFO  : 'con' command is executed.
12:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:04:09 INFO  : Disconnected from the channel tcfchan#3.
12:04:22 WARN  : channel "tcfchan#2" closed
12:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:23 INFO  : 'fpga -state' command is executed.
12:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:23 INFO  : 'jtag frequency' command is executed.
12:04:23 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:23 INFO  : Context for 'APU' is selected.
12:04:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:25 INFO  : Context for 'APU' is selected.
12:04:25 INFO  : 'stop' command is executed.
12:04:25 INFO  : 'ps7_init' command is executed.
12:04:25 INFO  : 'ps7_post_config' command is executed.
12:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:04:25 INFO  : Memory regions updated for context APU
12:04:25 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:04:47 INFO  : Disconnected from the channel tcfchan#4.
12:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:49 INFO  : 'fpga -state' command is executed.
12:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:49 INFO  : 'jtag frequency' command is executed.
12:04:49 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:49 INFO  : Context for 'APU' is selected.
12:04:51 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:51 INFO  : Context for 'APU' is selected.
12:04:51 INFO  : 'stop' command is executed.
12:04:51 INFO  : 'ps7_init' command is executed.
12:04:51 INFO  : 'ps7_post_config' command is executed.
12:04:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:04:51 INFO  : Memory regions updated for context APU
12:04:51 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:08 INFO  : 'fpga -state' command is executed.
12:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:08 INFO  : 'jtag frequency' command is executed.
12:05:08 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:08 INFO  : Context for 'APU' is selected.
12:05:08 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:08 INFO  : Context for 'APU' is selected.
12:05:08 INFO  : 'stop' command is executed.
12:05:08 INFO  : 'ps7_init' command is executed.
12:05:08 INFO  : 'ps7_post_config' command is executed.
12:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:08 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:08 INFO  : 'con' command is executed.
12:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:08 INFO  : Disconnected from the channel tcfchan#5.
12:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:27 INFO  : 'fpga -state' command is executed.
12:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:27 INFO  : 'jtag frequency' command is executed.
12:05:27 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:27 INFO  : Context for 'APU' is selected.
12:05:27 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:27 INFO  : Context for 'APU' is selected.
12:05:27 INFO  : 'stop' command is executed.
12:05:27 INFO  : 'ps7_init' command is executed.
12:05:27 INFO  : 'ps7_post_config' command is executed.
12:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:28 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:28 INFO  : 'con' command is executed.
12:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:28 INFO  : Disconnected from the channel tcfchan#6.
12:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:51 INFO  : 'fpga -state' command is executed.
12:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:51 INFO  : 'jtag frequency' command is executed.
12:05:51 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:51 INFO  : Context for 'APU' is selected.
12:05:51 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:51 INFO  : Context for 'APU' is selected.
12:05:51 INFO  : 'stop' command is executed.
12:05:51 INFO  : 'ps7_init' command is executed.
12:05:51 INFO  : 'ps7_post_config' command is executed.
12:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:52 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:52 INFO  : 'con' command is executed.
12:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:52 INFO  : Disconnected from the channel tcfchan#7.
12:06:48 WARN  : channel "tcfchan#5" closed
12:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:49 INFO  : 'fpga -state' command is executed.
12:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:49 INFO  : 'jtag frequency' command is executed.
12:06:49 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:49 INFO  : Context for 'APU' is selected.
12:06:51 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:51 INFO  : Context for 'APU' is selected.
12:06:51 INFO  : 'stop' command is executed.
12:06:52 INFO  : 'ps7_init' command is executed.
12:06:52 INFO  : 'ps7_post_config' command is executed.
12:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:06:52 INFO  : Memory regions updated for context APU
12:06:52 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:07:17 INFO  : Disconnected from the channel tcfchan#8.
12:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:18 INFO  : 'fpga -state' command is executed.
12:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:18 INFO  : 'jtag frequency' command is executed.
12:07:18 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:18 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:20 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : 'stop' command is executed.
12:07:20 INFO  : 'ps7_init' command is executed.
12:07:20 INFO  : 'ps7_post_config' command is executed.
12:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:07:20 INFO  : Memory regions updated for context APU
12:07:20 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:07:35 INFO  : Disconnected from the channel tcfchan#9.
12:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:36 INFO  : 'fpga -state' command is executed.
12:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:36 INFO  : 'jtag frequency' command is executed.
12:07:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:36 INFO  : Context for 'APU' is selected.
12:07:38 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:38 INFO  : Context for 'APU' is selected.
12:07:38 INFO  : 'stop' command is executed.
12:07:38 INFO  : 'ps7_init' command is executed.
12:07:38 INFO  : 'ps7_post_config' command is executed.
12:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:07:38 INFO  : Memory regions updated for context APU
12:07:38 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:02 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:10 INFO  : 'fpga -state' command is executed.
12:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:10 INFO  : 'jtag frequency' command is executed.
12:08:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:10 INFO  : Context for 'APU' is selected.
12:08:10 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:10 INFO  : Context for 'APU' is selected.
12:08:10 INFO  : 'stop' command is executed.
12:08:11 INFO  : 'ps7_init' command is executed.
12:08:11 INFO  : 'ps7_post_config' command is executed.
12:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:11 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:11 INFO  : 'con' command is executed.
12:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:11 INFO  : Disconnected from the channel tcfchan#10.
12:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:32 INFO  : 'fpga -state' command is executed.
12:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:33 INFO  : 'jtag frequency' command is executed.
12:08:33 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:33 INFO  : Context for 'APU' is selected.
12:08:33 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:33 INFO  : Context for 'APU' is selected.
12:08:33 INFO  : 'stop' command is executed.
12:08:33 INFO  : 'ps7_init' command is executed.
12:08:33 INFO  : 'ps7_post_config' command is executed.
12:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:33 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:33 INFO  : 'con' command is executed.
12:08:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:33 INFO  : Disconnected from the channel tcfchan#11.
12:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:26 INFO  : 'fpga -state' command is executed.
12:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:09:27 INFO  : 'jtag frequency' command is executed.
12:09:27 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:27 INFO  : Context for 'APU' is selected.
12:09:27 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:27 INFO  : Context for 'APU' is selected.
12:09:27 INFO  : 'stop' command is executed.
12:09:27 INFO  : 'ps7_init' command is executed.
12:09:27 INFO  : 'ps7_post_config' command is executed.
12:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:27 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:27 INFO  : 'con' command is executed.
12:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:09:27 INFO  : Disconnected from the channel tcfchan#12.
12:09:43 WARN  : channel "tcfchan#10" closed
12:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:44 INFO  : 'fpga -state' command is executed.
12:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:09:44 INFO  : 'jtag frequency' command is executed.
12:09:44 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:44 INFO  : Context for 'APU' is selected.
12:09:46 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:46 INFO  : Context for 'APU' is selected.
12:09:46 INFO  : 'stop' command is executed.
12:09:46 INFO  : 'ps7_init' command is executed.
12:09:46 INFO  : 'ps7_post_config' command is executed.
12:09:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:09:46 INFO  : Memory regions updated for context APU
12:09:46 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:10:30 INFO  : Disconnected from the channel tcfchan#13.
12:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:31 INFO  : 'fpga -state' command is executed.
12:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:32 INFO  : 'jtag frequency' command is executed.
12:10:32 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:32 INFO  : Context for 'APU' is selected.
12:10:34 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:34 INFO  : Context for 'APU' is selected.
12:10:34 INFO  : 'stop' command is executed.
12:10:34 INFO  : 'ps7_init' command is executed.
12:10:34 INFO  : 'ps7_post_config' command is executed.
12:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:34 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:34 INFO  : Memory regions updated for context APU
12:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:35 INFO  : 'con' command is executed.
12:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:10:35 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:11:17 INFO  : Disconnected from the channel tcfchan#14.
12:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:18 INFO  : 'fpga -state' command is executed.
12:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:18 INFO  : 'jtag frequency' command is executed.
12:11:18 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:18 INFO  : Context for 'APU' is selected.
12:11:21 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:21 INFO  : Context for 'APU' is selected.
12:11:21 INFO  : 'stop' command is executed.
12:11:21 INFO  : 'ps7_init' command is executed.
12:11:21 INFO  : 'ps7_post_config' command is executed.
12:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:21 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:21 INFO  : Memory regions updated for context APU
12:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:21 INFO  : 'con' command is executed.
12:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:21 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:11:34 INFO  : Disconnected from the channel tcfchan#15.
12:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:35 INFO  : 'fpga -state' command is executed.
12:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:35 INFO  : 'jtag frequency' command is executed.
12:11:35 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:35 INFO  : Context for 'APU' is selected.
12:11:38 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:38 INFO  : Context for 'APU' is selected.
12:11:38 INFO  : 'stop' command is executed.
12:11:38 INFO  : 'ps7_init' command is executed.
12:11:38 INFO  : 'ps7_post_config' command is executed.
12:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:38 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:38 INFO  : Memory regions updated for context APU
12:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:38 INFO  : 'con' command is executed.
12:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:38 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:12:05 INFO  : Disconnected from the channel tcfchan#16.
12:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:12:06 INFO  : 'fpga -state' command is executed.
12:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:06 INFO  : 'jtag frequency' command is executed.
12:12:06 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:06 INFO  : Context for 'APU' is selected.
12:12:08 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:08 INFO  : Context for 'APU' is selected.
12:12:08 INFO  : 'stop' command is executed.
12:12:09 INFO  : 'ps7_init' command is executed.
12:12:09 INFO  : 'ps7_post_config' command is executed.
12:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:09 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:09 INFO  : Memory regions updated for context APU
12:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:09 INFO  : 'con' command is executed.
12:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:12:09 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:12:18 INFO  : Disconnected from the channel tcfchan#17.
12:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:12:19 INFO  : 'fpga -state' command is executed.
12:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:19 INFO  : 'jtag frequency' command is executed.
12:12:19 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:19 INFO  : Context for 'APU' is selected.
12:12:21 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:21 INFO  : Context for 'APU' is selected.
12:12:21 INFO  : 'stop' command is executed.
12:12:21 INFO  : 'ps7_init' command is executed.
12:12:21 INFO  : 'ps7_post_config' command is executed.
12:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:22 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:22 INFO  : Memory regions updated for context APU
12:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:22 INFO  : 'con' command is executed.
12:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:12:22 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
12:13:40 INFO  : Disconnected from the channel tcfchan#18.
12:23:51 INFO  : Registering command handlers for SDK TCF services
12:23:52 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
12:23:55 INFO  : XSCT server has started successfully.
12:23:56 INFO  : Successfully done setting XSCT server connection channel  
12:23:56 INFO  : Successfully done setting SDK workspace  
12:23:56 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
12:23:56 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
12:32:32 ERROR : Unexpected Exception while launch bash shell: {}
java.io.IOException: Cannot run program "xterm" (in directory "/home/mal/Workspace/Vivado/project_final/project_final.sdk"): error=2, No such file or directory
	at java.lang.ProcessBuilder.start(ProcessBuilder.java:1048)
	at com.xilinx.sdk.xbash.OpenXBashHandler$1.run(OpenXBashHandler.java:74)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4528)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4146)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
Caused by: java.io.IOException: error=2, No such file or directory
	at java.lang.UNIXProcess.forkAndExec(Native Method)
	at java.lang.UNIXProcess.<init>(UNIXProcess.java:247)
	at java.lang.ProcessImpl.start(ProcessImpl.java:134)
	at java.lang.ProcessBuilder.start(ProcessBuilder.java:1029)
	... 27 more
12:32:52 ERROR : Unexpected Exception while launch bash shell: {}
java.io.IOException: Cannot run program "xterm" (in directory "/home/mal/Workspace/Vivado/project_final/project_final.sdk"): error=2, No such file or directory
	at java.lang.ProcessBuilder.start(ProcessBuilder.java:1048)
	at com.xilinx.sdk.xbash.OpenXBashHandler$1.run(OpenXBashHandler.java:74)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4528)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4146)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
Caused by: java.io.IOException: error=2, No such file or directory
	at java.lang.UNIXProcess.forkAndExec(Native Method)
	at java.lang.UNIXProcess.<init>(UNIXProcess.java:247)
	at java.lang.ProcessImpl.start(ProcessImpl.java:134)
	at java.lang.ProcessBuilder.start(ProcessBuilder.java:1029)
	... 27 more
12:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:33:17 INFO  : 'fpga -state' command is executed.
12:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:17 INFO  : 'jtag frequency' command is executed.
12:33:17 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:17 INFO  : Context for 'APU' is selected.
12:33:17 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:17 INFO  : Context for 'APU' is selected.
12:33:17 INFO  : 'stop' command is executed.
12:33:17 INFO  : 'ps7_init' command is executed.
12:33:17 INFO  : 'ps7_post_config' command is executed.
12:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:18 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:18 INFO  : Memory regions updated for context APU
12:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:18 INFO  : 'con' command is executed.
12:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:33:18 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:27:03 INFO  : Disconnected from the channel tcfchan#1.
13:27:21 INFO  : Registering command handlers for SDK TCF services
13:27:23 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
13:27:26 INFO  : XSCT server has started successfully.
13:27:26 INFO  : Successfully done setting XSCT server connection channel  
13:27:26 INFO  : Successfully done setting SDK workspace  
13:27:26 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
13:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:54 INFO  : 'fpga -state' command is executed.
13:29:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:54 INFO  : 'jtag frequency' command is executed.
13:29:54 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:54 INFO  : Context for 'APU' is selected.
13:29:54 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:54 INFO  : Context for 'APU' is selected.
13:29:54 INFO  : 'stop' command is executed.
13:29:59 INFO  : 'ps7_init' command is executed.
13:29:59 INFO  : 'ps7_post_config' command is executed.
13:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:02 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
13:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

13:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:20 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:32 INFO  : 'fpga -state' command is executed.
13:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:32 INFO  : 'jtag frequency' command is executed.
13:30:32 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:32 INFO  : Context for 'APU' is selected.
13:30:32 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:32 INFO  : Context for 'APU' is selected.
13:30:33 INFO  : 'stop' command is executed.
13:30:33 INFO  : 'ps7_init' command is executed.
13:30:33 INFO  : 'ps7_post_config' command is executed.
13:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:33 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:33 INFO  : 'con' command is executed.
13:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:33 INFO  : Disconnected from the channel tcfchan#1.
13:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:57 INFO  : 'fpga -state' command is executed.
13:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:57 INFO  : 'jtag frequency' command is executed.
13:30:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:57 INFO  : Context for 'APU' is selected.
13:30:58 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:58 INFO  : Context for 'APU' is selected.
13:30:59 INFO  : 'stop' command is executed.
13:30:59 INFO  : 'ps7_init' command is executed.
13:30:59 INFO  : 'ps7_post_config' command is executed.
13:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:59 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:59 INFO  : Memory regions updated for context APU
13:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:59 INFO  : 'con' command is executed.
13:30:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:59 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:39:02 INFO  : Disconnected from the channel tcfchan#2.
13:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:39:03 INFO  : 'fpga -state' command is executed.
13:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:39:03 INFO  : 'jtag frequency' command is executed.
13:39:03 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:03 INFO  : Context for 'APU' is selected.
13:39:05 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:05 INFO  : Context for 'APU' is selected.
13:39:05 INFO  : 'stop' command is executed.
13:39:05 INFO  : 'ps7_init' command is executed.
13:39:05 INFO  : 'ps7_post_config' command is executed.
13:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:06 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:06 INFO  : Memory regions updated for context APU
13:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:06 INFO  : 'con' command is executed.
13:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:39:06 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:41:35 INFO  : Disconnected from the channel tcfchan#3.
13:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:36 INFO  : 'fpga -state' command is executed.
13:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:36 INFO  : 'jtag frequency' command is executed.
13:41:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:36 INFO  : Context for 'APU' is selected.
13:41:38 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:41:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:38 INFO  : Context for 'APU' is selected.
13:41:38 INFO  : 'stop' command is executed.
13:41:38 INFO  : 'ps7_init' command is executed.
13:41:38 INFO  : 'ps7_post_config' command is executed.
13:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:38 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:38 INFO  : Memory regions updated for context APU
13:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:38 INFO  : 'con' command is executed.
13:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:41:38 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:43:28 INFO  : Disconnected from the channel tcfchan#4.
13:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:29 INFO  : 'fpga -state' command is executed.
13:43:31 INFO  : Memory regions updated for context APU
13:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:44 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:44:07 INFO  : 'fpga -state' command is executed.
13:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:44:08 INFO  : 'jtag frequency' command is executed.
13:44:08 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:08 INFO  : Context for 'APU' is selected.
13:44:08 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:08 INFO  : Context for 'APU' is selected.
13:44:08 INFO  : 'stop' command is executed.
13:44:08 INFO  : 'ps7_init' command is executed.
13:44:08 INFO  : 'ps7_post_config' command is executed.
13:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:08 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:08 INFO  : Memory regions updated for context APU
13:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:08 INFO  : 'con' command is executed.
13:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:44:08 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
13:45:39 INFO  : Disconnected from the channel tcfchan#5.
13:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:40 INFO  : 'fpga -state' command is executed.
13:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:40 INFO  : 'jtag frequency' command is executed.
13:45:40 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:40 INFO  : Context for 'APU' is selected.
13:45:42 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:42 INFO  : Context for 'APU' is selected.
13:45:42 INFO  : 'stop' command is executed.
13:45:42 INFO  : 'ps7_init' command is executed.
13:45:42 INFO  : 'ps7_post_config' command is executed.
13:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:42 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:42 INFO  : Memory regions updated for context APU
13:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:43 INFO  : 'con' command is executed.
13:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:43 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:55 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:13:00 INFO  : Disconnected from the channel tcfchan#6.
14:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:01 INFO  : 'fpga -state' command is executed.
14:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:02 INFO  : 'jtag frequency' command is executed.
14:13:02 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:02 INFO  : Context for 'APU' is selected.
14:13:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:03 INFO  : Context for 'APU' is selected.
14:13:03 INFO  : 'stop' command is executed.
14:13:04 INFO  : 'ps7_init' command is executed.
14:13:04 INFO  : 'ps7_post_config' command is executed.
14:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:04 INFO  : Memory regions updated for context APU
14:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:04 INFO  : 'con' command is executed.
14:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:13:04 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:13:33 INFO  : Disconnected from the channel tcfchan#7.
14:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:34 INFO  : 'fpga -state' command is executed.
14:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:34 INFO  : 'jtag frequency' command is executed.
14:13:34 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:34 INFO  : Context for 'APU' is selected.
14:13:36 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:36 INFO  : Context for 'APU' is selected.
14:13:36 INFO  : 'stop' command is executed.
14:13:36 INFO  : 'ps7_init' command is executed.
14:13:36 INFO  : 'ps7_post_config' command is executed.
14:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:36 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:36 INFO  : Memory regions updated for context APU
14:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:36 INFO  : 'con' command is executed.
14:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:13:36 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:17:12 INFO  : Disconnected from the channel tcfchan#8.
14:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:13 INFO  : 'fpga -state' command is executed.
14:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:13 INFO  : 'jtag frequency' command is executed.
14:17:13 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:13 INFO  : Context for 'APU' is selected.
14:17:15 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:15 INFO  : Context for 'APU' is selected.
14:17:15 INFO  : 'stop' command is executed.
14:17:15 INFO  : 'ps7_init' command is executed.
14:17:15 INFO  : 'ps7_post_config' command is executed.
14:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:16 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:16 INFO  : Memory regions updated for context APU
14:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:16 INFO  : 'con' command is executed.
14:17:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:16 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:31:55 INFO  : Disconnected from the channel tcfchan#9.
14:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:56 INFO  : 'fpga -state' command is executed.
14:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:57 INFO  : 'jtag frequency' command is executed.
14:31:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:59 INFO  : Context for 'APU' is selected.
14:31:59 INFO  : 'stop' command is executed.
14:31:59 INFO  : 'ps7_init' command is executed.
14:31:59 INFO  : 'ps7_post_config' command is executed.
14:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:59 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:59 INFO  : Memory regions updated for context APU
14:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:59 INFO  : 'con' command is executed.
14:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:59 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:33:03 INFO  : Disconnected from the channel tcfchan#10.
14:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:04 INFO  : 'fpga -state' command is executed.
14:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:04 INFO  : 'jtag frequency' command is executed.
14:33:04 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:04 INFO  : Context for 'APU' is selected.
14:33:06 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:06 INFO  : Context for 'APU' is selected.
14:33:06 INFO  : 'stop' command is executed.
14:33:07 INFO  : 'ps7_init' command is executed.
14:33:07 INFO  : 'ps7_post_config' command is executed.
14:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:07 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:07 INFO  : Memory regions updated for context APU
14:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:07 INFO  : 'con' command is executed.
14:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:33:07 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:42:06 INFO  : Disconnected from the channel tcfchan#11.
14:42:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:42:07 INFO  : 'fpga -state' command is executed.
14:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:07 INFO  : 'jtag frequency' command is executed.
14:42:07 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:07 INFO  : Context for 'APU' is selected.
14:42:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:09 INFO  : Context for 'APU' is selected.
14:42:09 INFO  : 'stop' command is executed.
14:42:09 INFO  : 'ps7_init' command is executed.
14:42:09 INFO  : 'ps7_post_config' command is executed.
14:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:10 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:10 INFO  : Memory regions updated for context APU
14:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:10 INFO  : 'con' command is executed.
14:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:42:10 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
14:55:58 INFO  : Disconnected from the channel tcfchan#12.
14:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:55:59 INFO  : 'fpga -state' command is executed.
14:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:59 INFO  : 'jtag frequency' command is executed.
14:55:59 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:59 INFO  : Context for 'APU' is selected.
14:56:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:01 INFO  : Context for 'APU' is selected.
14:56:01 INFO  : 'stop' command is executed.
14:56:01 INFO  : 'ps7_init' command is executed.
14:56:01 INFO  : 'ps7_post_config' command is executed.
14:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:02 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:02 INFO  : Memory regions updated for context APU
14:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:02 INFO  : 'con' command is executed.
14:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:02 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:11:58 INFO  : Disconnected from the channel tcfchan#13.
15:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:59 INFO  : 'fpga -state' command is executed.
15:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:59 INFO  : 'jtag frequency' command is executed.
15:11:59 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:59 INFO  : Context for 'APU' is selected.
15:12:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:01 INFO  : Context for 'APU' is selected.
15:12:01 INFO  : 'stop' command is executed.
15:12:02 INFO  : 'ps7_init' command is executed.
15:12:02 INFO  : 'ps7_post_config' command is executed.
15:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:02 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:02 INFO  : Memory regions updated for context APU
15:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:02 INFO  : 'con' command is executed.
15:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:02 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:14:00 INFO  : Disconnected from the channel tcfchan#14.
15:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:01 INFO  : 'fpga -state' command is executed.
15:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:01 INFO  : 'jtag frequency' command is executed.
15:14:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:01 INFO  : Context for 'APU' is selected.
15:14:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:14:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:03 INFO  : Context for 'APU' is selected.
15:14:03 INFO  : 'stop' command is executed.
15:14:03 INFO  : 'ps7_init' command is executed.
15:14:03 INFO  : 'ps7_post_config' command is executed.
15:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:04 INFO  : Memory regions updated for context APU
15:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:04 INFO  : 'con' command is executed.
15:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:04 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:14:31 INFO  : Disconnected from the channel tcfchan#15.
15:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:32 INFO  : 'fpga -state' command is executed.
15:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:33 INFO  : 'jtag frequency' command is executed.
15:14:33 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:33 INFO  : Context for 'APU' is selected.
15:14:35 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:35 INFO  : Context for 'APU' is selected.
15:14:35 INFO  : 'stop' command is executed.
15:14:35 INFO  : 'ps7_init' command is executed.
15:14:35 INFO  : 'ps7_post_config' command is executed.
15:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:35 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:36 INFO  : Memory regions updated for context APU
15:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:36 INFO  : 'con' command is executed.
15:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:36 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:16:19 INFO  : Disconnected from the channel tcfchan#16.
15:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:21 INFO  : 'fpga -state' command is executed.
15:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:21 INFO  : 'jtag frequency' command is executed.
15:16:21 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:21 INFO  : Context for 'APU' is selected.
15:16:23 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:23 INFO  : Context for 'APU' is selected.
15:16:23 INFO  : 'stop' command is executed.
15:16:23 INFO  : 'ps7_init' command is executed.
15:16:23 INFO  : 'ps7_post_config' command is executed.
15:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:24 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:24 INFO  : Memory regions updated for context APU
15:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:24 INFO  : 'con' command is executed.
15:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:24 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:17:18 INFO  : Disconnected from the channel tcfchan#17.
15:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:19 INFO  : 'fpga -state' command is executed.
15:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:19 INFO  : 'jtag frequency' command is executed.
15:17:19 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:19 INFO  : Context for 'APU' is selected.
15:17:21 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:21 INFO  : Context for 'APU' is selected.
15:17:21 INFO  : 'stop' command is executed.
15:17:22 INFO  : 'ps7_init' command is executed.
15:17:22 INFO  : 'ps7_post_config' command is executed.
15:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:22 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:22 INFO  : Memory regions updated for context APU
15:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:22 INFO  : 'con' command is executed.
15:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:22 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:18:15 INFO  : Disconnected from the channel tcfchan#18.
15:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:16 INFO  : 'fpga -state' command is executed.
15:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:16 INFO  : 'jtag frequency' command is executed.
15:18:16 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:16 INFO  : Context for 'APU' is selected.
15:18:18 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:19 INFO  : Context for 'APU' is selected.
15:18:19 INFO  : 'stop' command is executed.
15:18:19 INFO  : 'ps7_init' command is executed.
15:18:19 INFO  : 'ps7_post_config' command is executed.
15:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:19 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:19 INFO  : Memory regions updated for context APU
15:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:19 INFO  : 'con' command is executed.
15:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:19 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:18:56 INFO  : Disconnected from the channel tcfchan#19.
15:18:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:57 INFO  : 'fpga -state' command is executed.
15:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:57 INFO  : 'jtag frequency' command is executed.
15:18:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:57 INFO  : Context for 'APU' is selected.
15:19:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:00 INFO  : Context for 'APU' is selected.
15:19:00 INFO  : 'stop' command is executed.
15:19:00 INFO  : 'ps7_init' command is executed.
15:19:00 INFO  : 'ps7_post_config' command is executed.
15:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:00 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:00 INFO  : Memory regions updated for context APU
15:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:00 INFO  : 'con' command is executed.
15:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:00 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
15:19:45 INFO  : Disconnected from the channel tcfchan#20.
15:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:46 INFO  : 'fpga -state' command is executed.
15:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:47 INFO  : 'jtag frequency' command is executed.
15:19:47 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:47 INFO  : Context for 'APU' is selected.
15:19:49 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:49 INFO  : Context for 'APU' is selected.
15:19:49 INFO  : 'stop' command is executed.
15:19:50 INFO  : 'ps7_init' command is executed.
15:19:50 INFO  : 'ps7_post_config' command is executed.
15:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:50 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:50 INFO  : Memory regions updated for context APU
15:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:50 INFO  : 'con' command is executed.
15:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:50 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:37:50 INFO  : Disconnected from the channel tcfchan#21.
17:09:30 INFO  : Registering command handlers for SDK TCF services
17:09:32 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
17:09:35 INFO  : XSCT server has started successfully.
17:09:36 INFO  : Successfully done setting XSCT server connection channel  
17:09:36 INFO  : Successfully done setting SDK workspace  
17:09:36 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
17:09:36 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
13:32:30 INFO  : Registering command handlers for SDK TCF services
13:32:31 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
13:32:36 INFO  : XSCT server has started successfully.
13:32:36 INFO  : Successfully done setting XSCT server connection channel  
13:32:36 INFO  : Successfully done setting SDK workspace  
13:32:36 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
13:32:36 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
14:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:14 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:02 INFO  : 'fpga -state' command is executed.
14:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:03 INFO  : 'jtag frequency' command is executed.
14:35:03 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:03 INFO  : Context for 'APU' is selected.
14:35:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:35:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:03 INFO  : Context for 'APU' is selected.
14:35:03 INFO  : 'stop' command is executed.
14:35:03 INFO  : 'ps7_init' command is executed.
14:35:03 INFO  : 'ps7_post_config' command is executed.
14:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:03 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:04 INFO  : 'con' command is executed.
14:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:04 INFO  : Disconnected from the channel tcfchan#1.
14:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:56 INFO  : 'fpga -state' command is executed.
14:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:56 INFO  : 'jtag frequency' command is executed.
14:35:56 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:57 INFO  : Context for 'APU' is selected.
14:35:57 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:57 INFO  : Context for 'APU' is selected.
14:35:57 INFO  : 'stop' command is executed.
14:35:57 INFO  : 'ps7_init' command is executed.
14:35:57 INFO  : 'ps7_post_config' command is executed.
14:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:57 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:58 INFO  : 'con' command is executed.
14:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:58 INFO  : Disconnected from the channel tcfchan#2.
15:30:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:14 INFO  : 'fpga -state' command is executed.
15:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:16 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:30:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:16 INFO  : Context for 'APU' is selected.
15:30:16 INFO  : 'stop' command is executed.
15:30:16 INFO  : 'ps7_init' command is executed.
15:30:16 INFO  : 'ps7_post_config' command is executed.
15:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:16 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:16 INFO  : Memory regions updated for context APU
15:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:17 INFO  : 'con' command is executed.
15:30:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:17 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:52:10 INFO  : Disconnected from the channel tcfchan#3.
14:33:18 INFO  : Registering command handlers for SDK TCF services
14:33:21 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
14:33:26 INFO  : XSCT server has started successfully.
14:33:26 INFO  : Successfully done setting XSCT server connection channel  
14:33:26 INFO  : Successfully done setting SDK workspace  
14:33:26 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
14:33:26 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
14:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:40 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:55 INFO  : 'fpga -state' command is executed.
14:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:55 INFO  : 'jtag frequency' command is executed.
14:37:55 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:55 INFO  : Context for 'APU' is selected.
14:37:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:55 INFO  : Context for 'APU' is selected.
14:37:55 INFO  : 'stop' command is executed.
14:37:56 INFO  : 'ps7_init' command is executed.
14:37:56 INFO  : 'ps7_post_config' command is executed.
14:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:56 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:56 INFO  : 'con' command is executed.
14:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:56 INFO  : Disconnected from the channel tcfchan#1.
14:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:29 INFO  : 'fpga -state' command is executed.
14:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:29 INFO  : 'jtag frequency' command is executed.
14:44:29 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:29 INFO  : Context for 'APU' is selected.
14:44:30 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:44:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:30 INFO  : Context for 'APU' is selected.
14:44:30 INFO  : 'stop' command is executed.
14:44:30 INFO  : 'ps7_init' command is executed.
14:44:30 INFO  : 'ps7_post_config' command is executed.
14:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:30 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:30 INFO  : 'con' command is executed.
14:44:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:30 INFO  : Disconnected from the channel tcfchan#2.
17:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:09 INFO  : 'fpga -state' command is executed.
17:04:15 INFO  : Memory regions updated for context APU
17:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:29 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:42 INFO  : 'fpga -state' command is executed.
17:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:42 INFO  : 'jtag frequency' command is executed.
17:04:42 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:42 INFO  : Context for 'APU' is selected.
17:04:42 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:42 INFO  : Context for 'APU' is selected.
17:04:42 INFO  : 'stop' command is executed.
17:04:46 INFO  : 'ps7_init' command is executed.
17:04:46 INFO  : 'ps7_post_config' command is executed.
17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:49 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

17:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:27 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:36 INFO  : 'fpga -state' command is executed.
17:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:37 INFO  : 'jtag frequency' command is executed.
17:05:37 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:37 INFO  : Context for 'APU' is selected.
17:05:37 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:37 INFO  : Context for 'APU' is selected.
17:05:37 INFO  : 'stop' command is executed.
17:05:37 INFO  : 'ps7_init' command is executed.
17:05:37 INFO  : 'ps7_post_config' command is executed.
17:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:37 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:37 INFO  : 'con' command is executed.
17:05:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:38 INFO  : Disconnected from the channel tcfchan#3.
17:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:00 INFO  : 'fpga -state' command is executed.
17:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:00 INFO  : 'jtag frequency' command is executed.
17:06:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:00 INFO  : Context for 'APU' is selected.
17:06:02 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:02 INFO  : Context for 'APU' is selected.
17:06:02 INFO  : 'stop' command is executed.
17:06:02 INFO  : 'ps7_init' command is executed.
17:06:02 INFO  : 'ps7_post_config' command is executed.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:02 INFO  : Memory regions updated for context APU
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:03 INFO  : 'con' command is executed.
17:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:03 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
17:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:11 INFO  : 'fpga -state' command is executed.
17:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:11 INFO  : 'jtag frequency' command is executed.
17:06:11 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:11 INFO  : Context for 'APU' is selected.
17:06:11 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:11 INFO  : Context for 'APU' is selected.
17:06:11 INFO  : 'stop' command is executed.
17:06:11 INFO  : 'ps7_init' command is executed.
17:06:11 INFO  : 'ps7_post_config' command is executed.
17:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:12 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:12 INFO  : 'con' command is executed.
17:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:12 INFO  : Disconnected from the channel tcfchan#4.
17:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:03 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:11 INFO  : 'fpga -state' command is executed.
17:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:12 INFO  : 'jtag frequency' command is executed.
17:07:12 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:12 INFO  : Context for 'APU' is selected.
17:07:12 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:12 INFO  : Context for 'APU' is selected.
17:07:12 INFO  : 'stop' command is executed.
17:07:12 INFO  : 'ps7_init' command is executed.
17:07:12 INFO  : 'ps7_post_config' command is executed.
17:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:12 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:12 INFO  : 'con' command is executed.
17:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:13 INFO  : Disconnected from the channel tcfchan#5.
17:08:13 WARN  : channel "tcfchan#4" closed
17:09:49 INFO  : Registering command handlers for SDK TCF services
17:09:51 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
17:09:56 INFO  : XSCT server has started successfully.
17:09:56 INFO  : Successfully done setting XSCT server connection channel  
17:09:57 INFO  : Successfully done setting SDK workspace  
17:09:57 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
17:09:57 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
17:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:14 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:40 INFO  : 'fpga -state' command is executed.
17:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:40 INFO  : 'jtag frequency' command is executed.
17:10:40 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:40 INFO  : Context for 'APU' is selected.
17:10:40 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:40 INFO  : Context for 'APU' is selected.
17:10:40 INFO  : 'stop' command is executed.
17:10:41 INFO  : 'ps7_init' command is executed.
17:10:41 INFO  : 'ps7_post_config' command is executed.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : 'con' command is executed.
17:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:41 INFO  : Disconnected from the channel tcfchan#1.
17:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:29 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:37 INFO  : 'fpga -state' command is executed.
17:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:37 INFO  : 'jtag frequency' command is executed.
17:12:37 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:37 INFO  : Context for 'APU' is selected.
17:12:37 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:37 INFO  : Context for 'APU' is selected.
17:12:37 INFO  : 'stop' command is executed.
17:12:38 INFO  : 'ps7_init' command is executed.
17:12:38 INFO  : 'ps7_post_config' command is executed.
17:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:38 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:38 INFO  : 'con' command is executed.
17:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:12:38 INFO  : Disconnected from the channel tcfchan#2.
17:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:05 INFO  : 'fpga -state' command is executed.
17:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:05 INFO  : 'jtag frequency' command is executed.
17:20:05 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:05 INFO  : Context for 'APU' is selected.
17:20:05 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:20:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:05 INFO  : Context for 'APU' is selected.
17:20:05 INFO  : 'stop' command is executed.
17:20:05 INFO  : 'ps7_init' command is executed.
17:20:05 INFO  : 'ps7_post_config' command is executed.
17:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:06 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:06 INFO  : 'con' command is executed.
17:20:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:06 INFO  : Disconnected from the channel tcfchan#3.
17:28:44 INFO  : Registering command handlers for SDK TCF services
17:28:46 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
17:28:49 INFO  : XSCT server has started successfully.
17:28:49 INFO  : Successfully done setting XSCT server connection channel  
17:28:49 INFO  : Successfully done setting SDK workspace  
17:28:49 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
17:28:49 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
14:30:17 INFO  : Registering command handlers for SDK TCF services
14:30:19 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
14:30:23 INFO  : XSCT server has started successfully.
14:30:23 INFO  : Successfully done setting XSCT server connection channel  
14:30:23 INFO  : Successfully done setting SDK workspace  
14:30:23 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
14:30:24 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
14:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:39 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:59 INFO  : 'fpga -state' command is executed.
14:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:59 INFO  : 'jtag frequency' command is executed.
14:33:59 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:59 INFO  : Context for 'APU' is selected.
14:33:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:33:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:59 INFO  : Context for 'APU' is selected.
14:33:59 INFO  : 'stop' command is executed.
14:33:59 INFO  : 'ps7_init' command is executed.
14:33:59 INFO  : 'ps7_post_config' command is executed.
14:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:59 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:00 INFO  : 'con' command is executed.
14:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:00 INFO  : Disconnected from the channel tcfchan#1.
14:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:03 INFO  : 'fpga -state' command is executed.
14:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:17 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:55 INFO  : 'fpga -state' command is executed.
14:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:55 INFO  : 'jtag frequency' command is executed.
14:36:55 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:55 INFO  : Context for 'APU' is selected.
14:36:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:55 INFO  : Context for 'APU' is selected.
14:36:55 INFO  : 'stop' command is executed.
14:36:55 INFO  : 'ps7_init' command is executed.
14:36:55 INFO  : 'ps7_post_config' command is executed.
14:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:56 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:56 INFO  : 'con' command is executed.
14:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:56 INFO  : Disconnected from the channel tcfchan#2.
14:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:18 ERROR : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' is cancelled.
14:52:55 INFO  : Registering command handlers for SDK TCF services
14:52:57 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
14:53:00 INFO  : XSCT server has started successfully.
14:53:01 INFO  : Successfully done setting XSCT server connection channel  
14:53:01 INFO  : Successfully done setting SDK workspace  
14:53:01 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
14:53:01 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
14:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:28 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
14:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:49 INFO  : 'fpga -state' command is executed.
14:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:49 INFO  : 'jtag frequency' command is executed.
14:53:49 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:49 INFO  : Context for 'APU' is selected.
14:53:49 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:49 INFO  : Context for 'APU' is selected.
14:53:49 INFO  : 'stop' command is executed.
14:53:50 INFO  : 'ps7_init' command is executed.
14:53:50 INFO  : 'ps7_post_config' command is executed.
14:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:50 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:50 INFO  : 'con' command is executed.
14:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:50 INFO  : Disconnected from the channel tcfchan#1.
15:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:55 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
15:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:06 INFO  : 'fpga -state' command is executed.
15:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:06 INFO  : 'jtag frequency' command is executed.
15:18:06 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:06 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:06 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : 'stop' command is executed.
15:18:08 INFO  : 'ps7_init' command is executed.
15:18:09 INFO  : 'ps7_post_config' command is executed.
15:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:11 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
15:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

15:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:31 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
15:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:49 INFO  : 'fpga -state' command is executed.
15:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:50 INFO  : 'jtag frequency' command is executed.
15:18:50 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:50 INFO  : Context for 'APU' is selected.
15:18:50 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:50 INFO  : Context for 'APU' is selected.
15:18:50 INFO  : 'stop' command is executed.
15:18:50 INFO  : 'ps7_init' command is executed.
15:18:50 INFO  : 'ps7_post_config' command is executed.
15:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:50 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:51 INFO  : 'con' command is executed.
15:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:51 INFO  : Disconnected from the channel tcfchan#2.
15:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:01 INFO  : 'fpga -state' command is executed.
15:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:01 INFO  : 'jtag frequency' command is executed.
15:58:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:01 INFO  : Context for 'APU' is selected.
15:58:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:58:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:01 INFO  : Context for 'APU' is selected.
15:58:01 INFO  : 'stop' command is executed.
15:58:02 INFO  : 'ps7_init' command is executed.
15:58:02 INFO  : 'ps7_post_config' command is executed.
15:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:02 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:02 INFO  : 'con' command is executed.
15:58:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:02 INFO  : Disconnected from the channel tcfchan#3.
16:10:42 INFO  : Registering command handlers for SDK TCF services
16:10:44 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
16:10:47 INFO  : XSCT server has started successfully.
16:10:47 INFO  : Successfully done setting XSCT server connection channel  
16:10:47 INFO  : Successfully done setting SDK workspace  
16:10:47 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
16:10:47 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
16:10:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580828979000,  Project:1580473487000
16:10:51 INFO  : The hardware specification for project 'design_ps_pl_wrapper_hw_platform_0' is different from /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
16:10:51 INFO  : Copied contents of /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf into /design_ps_pl_wrapper_hw_platform_0/system.hdf.
16:10:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:10:55 INFO  : 
16:10:56 INFO  : Updating hardware inferred compiler options for PS.
16:10:56 INFO  : Clearing existing target manager status.
16:10:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:10:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:44 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
16:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:12:03 INFO  : 'fpga -state' command is executed.
16:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:12:04 INFO  : 'jtag frequency' command is executed.
16:12:04 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:04 INFO  : Context for 'APU' is selected.
16:12:04 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:04 INFO  : Context for 'APU' is selected.
16:12:04 INFO  : 'stop' command is executed.
16:12:04 INFO  : 'ps7_init' command is executed.
16:12:04 INFO  : 'ps7_post_config' command is executed.
16:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:04 INFO  : 'con' command is executed.
16:12:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:12:04 INFO  : Disconnected from the channel tcfchan#1.
16:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:13:03 INFO  : 'fpga -state' command is executed.
16:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:03 INFO  : 'jtag frequency' command is executed.
16:13:03 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:03 INFO  : Context for 'APU' is selected.
16:13:03 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:03 INFO  : Context for 'APU' is selected.
16:13:03 INFO  : 'stop' command is executed.
16:13:03 INFO  : 'ps7_init' command is executed.
16:13:03 INFO  : 'ps7_post_config' command is executed.
16:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:04 INFO  : 'con' command is executed.
16:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:13:04 INFO  : Disconnected from the channel tcfchan#2.
16:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:28 INFO  : 'fpga -state' command is executed.
16:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:28 INFO  : 'jtag frequency' command is executed.
16:19:28 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:28 INFO  : Context for 'APU' is selected.
16:19:28 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:28 INFO  : Context for 'APU' is selected.
16:19:28 INFO  : 'stop' command is executed.
16:19:29 INFO  : 'ps7_init' command is executed.
16:19:29 INFO  : 'ps7_post_config' command is executed.
16:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:29 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:29 INFO  : 'con' command is executed.
16:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:19:29 INFO  : Disconnected from the channel tcfchan#3.
16:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:28:42 INFO  : 'fpga -state' command is executed.
16:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:43 INFO  : 'jtag frequency' command is executed.
16:28:43 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:43 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:43 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : 'stop' command is executed.
16:28:43 INFO  : 'ps7_init' command is executed.
16:28:43 INFO  : 'ps7_post_config' command is executed.
16:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:43 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:43 INFO  : Memory regions updated for context APU
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : 'con' command is executed.
16:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:28:44 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ps.elf_on_local.tcl'
16:41:31 INFO  : Disconnected from the channel tcfchan#4.
16:43:33 INFO  : Registering command handlers for SDK TCF services
16:43:35 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
16:43:39 INFO  : XSCT server has started successfully.
16:43:39 INFO  : Successfully done setting XSCT server connection channel  
16:43:40 INFO  : Successfully done setting SDK workspace  
16:43:40 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
16:43:40 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
16:43:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580830898000,  Project:1580828979000
16:43:44 INFO  : The hardware specification for project 'design_ps_pl_wrapper_hw_platform_0' is different from /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
16:43:44 INFO  : Copied contents of /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf into /design_ps_pl_wrapper_hw_platform_0/system.hdf.
16:43:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:43:49 INFO  : 
16:43:49 INFO  : Updating hardware inferred compiler options for PS.
16:43:49 INFO  : Clearing existing target manager status.
16:43:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:43:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:53 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
16:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:07 INFO  : 'fpga -state' command is executed.
16:45:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:07 INFO  : 'jtag frequency' command is executed.
16:45:07 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:07 INFO  : Context for 'APU' is selected.
16:45:07 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:07 INFO  : Context for 'APU' is selected.
16:45:07 INFO  : 'stop' command is executed.
16:45:08 INFO  : 'ps7_init' command is executed.
16:45:08 INFO  : 'ps7_post_config' command is executed.
16:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:08 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:08 INFO  : 'con' command is executed.
16:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:08 INFO  : Disconnected from the channel tcfchan#1.
16:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:53 INFO  : 'fpga -state' command is executed.
16:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:53 INFO  : 'jtag frequency' command is executed.
16:45:53 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:53 INFO  : Context for 'APU' is selected.
16:45:54 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:54 INFO  : Context for 'APU' is selected.
16:45:54 INFO  : 'stop' command is executed.
16:45:54 INFO  : 'ps7_init' command is executed.
16:45:54 INFO  : 'ps7_post_config' command is executed.
16:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:54 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:54 INFO  : 'con' command is executed.
16:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:54 INFO  : Disconnected from the channel tcfchan#2.
17:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:00 INFO  : 'fpga -state' command is executed.
17:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:00 INFO  : 'jtag frequency' command is executed.
17:02:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:00 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:00 INFO  : Context for 'APU' is selected.
17:02:00 INFO  : 'stop' command is executed.
17:02:01 INFO  : 'ps7_init' command is executed.
17:02:01 INFO  : 'ps7_post_config' command is executed.
17:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:01 INFO  : 'con' command is executed.
17:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:01 INFO  : Disconnected from the channel tcfchan#3.
17:16:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1580832744000,  Project:1580830898000
17:16:26 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:16:49 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
17:17:46 INFO  : Registering command handlers for SDK TCF services
17:17:48 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
17:17:52 INFO  : XSCT server has started successfully.
17:17:52 INFO  : Successfully done setting XSCT server connection channel  
17:17:53 INFO  : Successfully done setting SDK workspace  
17:17:53 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
17:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:20 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:37 INFO  : 'fpga -state' command is executed.
17:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:38 INFO  : 'jtag frequency' command is executed.
17:18:38 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:38 INFO  : Context for 'APU' is selected.
17:18:38 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:38 INFO  : Context for 'APU' is selected.
17:18:38 INFO  : 'stop' command is executed.
17:18:38 INFO  : 'ps7_init' command is executed.
17:18:38 INFO  : 'ps7_post_config' command is executed.
17:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:38 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:38 INFO  : 'con' command is executed.
17:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:38 INFO  : Disconnected from the channel tcfchan#1.
17:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:52 INFO  : 'fpga -state' command is executed.
17:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:53 INFO  : 'jtag frequency' command is executed.
17:33:53 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:53 INFO  : Context for 'APU' is selected.
17:33:53 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:53 INFO  : Context for 'APU' is selected.
17:33:53 INFO  : 'stop' command is executed.
17:33:53 INFO  : 'ps7_init' command is executed.
17:33:53 INFO  : 'ps7_post_config' command is executed.
17:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:53 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:53 INFO  : 'con' command is executed.
17:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:33:53 INFO  : Disconnected from the channel tcfchan#2.
11:03:36 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
11:03:39 INFO  : XSCT server has started successfully.
11:07:53 ERROR : (XSDB Server)Terminated

11:11:33 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
11:11:37 INFO  : XSCT server has started successfully.
11:20:03 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
11:20:06 INFO  : XSCT server has started successfully.
11:20:07 INFO  : Successfully done setting XSCT server connection channel  
11:20:11 INFO  : Successfully done setting SDK workspace  
11:20:12 INFO  : Registering command handlers for SDK TCF services
11:20:14 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
11:20:15 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_1.
11:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:25:28 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_1/design_ps_pl_wrapper.bit"
11:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:00 INFO  : 'fpga -state' command is executed.
11:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:00 INFO  : 'jtag frequency' command is executed.
11:26:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:00 INFO  : Context for 'APU' is selected.
11:26:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:00 INFO  : Context for 'APU' is selected.
11:26:00 INFO  : 'stop' command is executed.
11:26:00 INFO  : 'ps7_init' command is executed.
11:26:00 INFO  : 'ps7_post_config' command is executed.
11:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:01 INFO  : 'con' command is executed.
11:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:26:01 INFO  : Disconnected from the channel tcfchan#1.
11:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:40 INFO  : 'fpga -state' command is executed.
11:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:40 INFO  : 'jtag frequency' command is executed.
11:29:40 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:40 INFO  : Context for 'APU' is selected.
11:29:40 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:40 INFO  : Context for 'APU' is selected.
11:29:40 INFO  : 'stop' command is executed.
11:29:40 INFO  : 'ps7_init' command is executed.
11:29:40 INFO  : 'ps7_post_config' command is executed.
11:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:41 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:41 INFO  : 'con' command is executed.
11:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:29:41 INFO  : Disconnected from the channel tcfchan#2.
11:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:14 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:25 INFO  : 'fpga -state' command is executed.
11:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:25 INFO  : 'jtag frequency' command is executed.
11:30:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:25 INFO  : Context for 'APU' is selected.
11:30:26 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:26 INFO  : Context for 'APU' is selected.
11:30:26 INFO  : 'stop' command is executed.
11:30:26 INFO  : 'ps7_init' command is executed.
11:30:26 INFO  : 'ps7_post_config' command is executed.
11:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:26 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:26 INFO  : 'con' command is executed.
11:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:30:26 INFO  : Disconnected from the channel tcfchan#3.
11:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:25 INFO  : 'fpga -state' command is executed.
11:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:51:25 INFO  : 'jtag frequency' command is executed.
11:51:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:25 INFO  : Context for 'APU' is selected.
11:51:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:25 INFO  : Context for 'APU' is selected.
11:51:25 INFO  : 'stop' command is executed.
11:51:25 INFO  : 'ps7_init' command is executed.
11:51:25 INFO  : 'ps7_post_config' command is executed.
11:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:26 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:26 INFO  : 'con' command is executed.
11:51:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:26 INFO  : Disconnected from the channel tcfchan#4.
11:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:10 INFO  : 'fpga -state' command is executed.
11:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:10 INFO  : 'jtag frequency' command is executed.
11:56:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:10 INFO  : Context for 'APU' is selected.
11:56:11 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:11 INFO  : Context for 'APU' is selected.
11:56:11 INFO  : 'stop' command is executed.
11:56:11 INFO  : 'ps7_init' command is executed.
11:56:11 INFO  : 'ps7_post_config' command is executed.
11:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:11 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:11 INFO  : 'con' command is executed.
11:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:11 INFO  : Disconnected from the channel tcfchan#5.
11:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:37 INFO  : 'fpga -state' command is executed.
11:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:57:37 INFO  : 'jtag frequency' command is executed.
11:57:37 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:37 INFO  : Context for 'APU' is selected.
11:57:37 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:37 INFO  : Context for 'APU' is selected.
11:57:37 INFO  : 'stop' command is executed.
11:57:37 INFO  : 'ps7_init' command is executed.
11:57:37 INFO  : 'ps7_post_config' command is executed.
11:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:37 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:38 INFO  : 'con' command is executed.
11:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:57:38 INFO  : Disconnected from the channel tcfchan#6.
12:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:56 INFO  : 'fpga -state' command is executed.
12:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:11 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
12:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:29 INFO  : 'fpga -state' command is executed.
12:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:29 INFO  : 'jtag frequency' command is executed.
12:01:29 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:29 INFO  : Context for 'APU' is selected.
12:01:29 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
12:01:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:29 INFO  : Context for 'APU' is selected.
12:01:29 INFO  : 'stop' command is executed.
12:01:29 INFO  : 'ps7_init' command is executed.
12:01:29 INFO  : 'ps7_post_config' command is executed.
12:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:29 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:29 INFO  : 'con' command is executed.
12:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:29 INFO  : Disconnected from the channel tcfchan#7.
13:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:15:55 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
13:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:16:26 INFO  : 'fpga -state' command is executed.
13:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:26 INFO  : 'jtag frequency' command is executed.
13:16:26 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:26 INFO  : Context for 'APU' is selected.
13:16:26 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:26 INFO  : Context for 'APU' is selected.
13:16:26 INFO  : 'stop' command is executed.
13:16:26 INFO  : 'ps7_init' command is executed.
13:16:26 INFO  : 'ps7_post_config' command is executed.
13:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:27 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:27 INFO  : 'con' command is executed.
13:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:16:27 INFO  : Disconnected from the channel tcfchan#8.
13:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:25 INFO  : 'fpga -state' command is executed.
13:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:25 INFO  : 'jtag frequency' command is executed.
13:32:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:25 INFO  : Context for 'APU' is selected.
13:32:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:25 INFO  : Context for 'APU' is selected.
13:32:25 INFO  : 'stop' command is executed.
13:32:26 INFO  : 'ps7_init' command is executed.
13:32:26 INFO  : 'ps7_post_config' command is executed.
13:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:26 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:26 INFO  : 'con' command is executed.
13:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:32:26 INFO  : Disconnected from the channel tcfchan#9.
13:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:47 INFO  : 'fpga -state' command is executed.
13:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:47 INFO  : 'jtag frequency' command is executed.
13:33:47 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:47 INFO  : Context for 'APU' is selected.
13:33:47 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:47 INFO  : Context for 'APU' is selected.
13:33:47 INFO  : 'stop' command is executed.
13:33:47 INFO  : 'ps7_init' command is executed.
13:33:47 INFO  : 'ps7_post_config' command is executed.
13:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:48 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:48 INFO  : 'con' command is executed.
13:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:48 INFO  : Disconnected from the channel tcfchan#10.
13:34:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:34:51 INFO  : 'fpga -state' command is executed.
13:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:51 INFO  : 'jtag frequency' command is executed.
13:34:51 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:51 INFO  : Context for 'APU' is selected.
13:34:51 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:51 INFO  : Context for 'APU' is selected.
13:34:51 INFO  : 'stop' command is executed.
13:34:52 INFO  : 'ps7_init' command is executed.
13:34:52 INFO  : 'ps7_post_config' command is executed.
13:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:52 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:52 INFO  : 'con' command is executed.
13:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:34:52 INFO  : Disconnected from the channel tcfchan#11.
13:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:35:59 INFO  : 'fpga -state' command is executed.
13:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:35:59 INFO  : 'jtag frequency' command is executed.
13:35:59 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:59 INFO  : Context for 'APU' is selected.
13:35:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:59 INFO  : Context for 'APU' is selected.
13:35:59 INFO  : 'stop' command is executed.
13:36:00 INFO  : 'ps7_init' command is executed.
13:36:00 INFO  : 'ps7_post_config' command is executed.
13:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:00 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:00 INFO  : 'con' command is executed.
13:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:36:00 INFO  : Disconnected from the channel tcfchan#12.
13:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:36:40 INFO  : 'fpga -state' command is executed.
13:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:36:40 INFO  : 'jtag frequency' command is executed.
13:36:40 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:40 INFO  : Context for 'APU' is selected.
13:36:40 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:40 INFO  : Context for 'APU' is selected.
13:36:40 INFO  : 'stop' command is executed.
13:36:41 INFO  : 'ps7_init' command is executed.
13:36:41 INFO  : 'ps7_post_config' command is executed.
13:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:41 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:41 INFO  : 'con' command is executed.
13:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:36:41 INFO  : Disconnected from the channel tcfchan#13.
14:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:32 INFO  : 'fpga -state' command is executed.
14:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:32 INFO  : 'jtag frequency' command is executed.
14:18:32 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:32 INFO  : Context for 'APU' is selected.
14:18:32 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:32 INFO  : Context for 'APU' is selected.
14:18:32 INFO  : 'stop' command is executed.
14:18:33 INFO  : 'ps7_init' command is executed.
14:18:33 INFO  : 'ps7_post_config' command is executed.
14:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:33 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:33 INFO  : 'con' command is executed.
14:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:33 INFO  : Disconnected from the channel tcfchan#14.
14:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:22 INFO  : 'fpga -state' command is executed.
14:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:22 INFO  : 'jtag frequency' command is executed.
14:19:22 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:22 INFO  : Context for 'APU' is selected.
14:19:22 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:22 INFO  : Context for 'APU' is selected.
14:19:23 INFO  : 'stop' command is executed.
14:19:23 INFO  : 'ps7_init' command is executed.
14:19:23 INFO  : 'ps7_post_config' command is executed.
14:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:23 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:23 INFO  : 'con' command is executed.
14:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:23 INFO  : Disconnected from the channel tcfchan#15.
14:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:12 INFO  : 'fpga -state' command is executed.
14:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:12 INFO  : 'jtag frequency' command is executed.
14:21:12 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:12 INFO  : Context for 'APU' is selected.
14:21:12 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:12 INFO  : Context for 'APU' is selected.
14:21:12 INFO  : 'stop' command is executed.
14:21:12 INFO  : 'ps7_init' command is executed.
14:21:12 INFO  : 'ps7_post_config' command is executed.
14:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:13 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:13 INFO  : 'con' command is executed.
14:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:13 INFO  : Disconnected from the channel tcfchan#16.
14:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:36 INFO  : 'fpga -state' command is executed.
14:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:36 INFO  : 'jtag frequency' command is executed.
14:23:36 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:36 INFO  : Context for 'APU' is selected.
14:23:36 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:36 INFO  : Context for 'APU' is selected.
14:23:36 INFO  : 'stop' command is executed.
14:23:37 INFO  : 'ps7_init' command is executed.
14:23:37 INFO  : 'ps7_post_config' command is executed.
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : 'con' command is executed.
14:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:37 INFO  : Disconnected from the channel tcfchan#17.
14:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:45 INFO  : 'fpga -state' command is executed.
14:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:45 INFO  : 'jtag frequency' command is executed.
14:26:45 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:45 INFO  : Context for 'APU' is selected.
14:26:45 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:26:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:45 INFO  : Context for 'APU' is selected.
14:26:45 INFO  : 'stop' command is executed.
14:26:45 INFO  : 'ps7_init' command is executed.
14:26:45 INFO  : 'ps7_post_config' command is executed.
14:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:46 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:46 INFO  : 'con' command is executed.
14:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:26:46 INFO  : Disconnected from the channel tcfchan#18.
14:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:28:13 INFO  : 'fpga -state' command is executed.
14:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:13 INFO  : 'jtag frequency' command is executed.
14:28:13 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:13 INFO  : Context for 'APU' is selected.
14:28:13 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:13 INFO  : Context for 'APU' is selected.
14:28:13 INFO  : 'stop' command is executed.
14:28:13 INFO  : 'ps7_init' command is executed.
14:28:13 INFO  : 'ps7_post_config' command is executed.
14:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:14 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:14 INFO  : 'con' command is executed.
14:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:28:14 INFO  : Disconnected from the channel tcfchan#19.
14:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:16 INFO  : 'fpga -state' command is executed.
14:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:16 INFO  : 'jtag frequency' command is executed.
14:31:16 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:16 INFO  : Context for 'APU' is selected.
14:31:16 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:16 INFO  : Context for 'APU' is selected.
14:31:16 INFO  : 'stop' command is executed.
14:31:16 INFO  : 'ps7_init' command is executed.
14:31:16 INFO  : 'ps7_post_config' command is executed.
14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:17 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:17 INFO  : 'con' command is executed.
14:31:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:17 INFO  : Disconnected from the channel tcfchan#20.
14:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:55 INFO  : 'fpga -state' command is executed.
14:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:55 INFO  : 'jtag frequency' command is executed.
14:39:55 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:55 INFO  : Context for 'APU' is selected.
14:39:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:55 INFO  : Context for 'APU' is selected.
14:39:55 INFO  : 'stop' command is executed.
14:39:55 INFO  : 'ps7_init' command is executed.
14:39:55 INFO  : 'ps7_post_config' command is executed.
14:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:56 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:56 INFO  : 'con' command is executed.
14:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:56 INFO  : Disconnected from the channel tcfchan#21.
14:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:46:24 INFO  : 'fpga -state' command is executed.
14:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:24 INFO  : 'jtag frequency' command is executed.
14:46:24 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:24 INFO  : Context for 'APU' is selected.
14:46:24 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:24 INFO  : Context for 'APU' is selected.
14:46:24 INFO  : 'stop' command is executed.
14:46:25 INFO  : 'ps7_init' command is executed.
14:46:25 INFO  : 'ps7_post_config' command is executed.
14:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:25 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:25 INFO  : 'con' command is executed.
14:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:46:25 INFO  : Disconnected from the channel tcfchan#22.
14:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:23 INFO  : 'fpga -state' command is executed.
14:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:23 INFO  : 'jtag frequency' command is executed.
14:56:23 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:23 INFO  : Context for 'APU' is selected.
14:56:23 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:23 INFO  : Context for 'APU' is selected.
14:56:23 INFO  : 'stop' command is executed.
14:56:24 INFO  : 'ps7_init' command is executed.
14:56:24 INFO  : 'ps7_post_config' command is executed.
14:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:24 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:24 INFO  : 'con' command is executed.
14:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:24 INFO  : Disconnected from the channel tcfchan#23.
15:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:00 INFO  : 'fpga -state' command is executed.
15:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:00 INFO  : 'jtag frequency' command is executed.
15:01:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:00 INFO  : Context for 'APU' is selected.
15:01:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:00 INFO  : Context for 'APU' is selected.
15:01:00 INFO  : 'stop' command is executed.
15:01:01 INFO  : 'ps7_init' command is executed.
15:01:01 INFO  : 'ps7_post_config' command is executed.
15:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:01 INFO  : 'con' command is executed.
15:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:01 INFO  : Disconnected from the channel tcfchan#24.
15:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:09 INFO  : 'fpga -state' command is executed.
15:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:09 INFO  : 'jtag frequency' command is executed.
15:14:09 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:09 INFO  : Context for 'APU' is selected.
15:14:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:09 INFO  : Context for 'APU' is selected.
15:14:09 INFO  : 'stop' command is executed.
15:14:09 INFO  : 'ps7_init' command is executed.
15:14:09 INFO  : 'ps7_post_config' command is executed.
15:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:10 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:10 INFO  : 'con' command is executed.
15:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:10 INFO  : Disconnected from the channel tcfchan#25.
15:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:56 INFO  : 'fpga -state' command is executed.
15:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:57 INFO  : 'jtag frequency' command is executed.
15:29:57 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:57 INFO  : Context for 'APU' is selected.
15:29:57 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:57 INFO  : Context for 'APU' is selected.
15:29:57 INFO  : 'stop' command is executed.
15:29:57 INFO  : 'ps7_init' command is executed.
15:29:57 INFO  : 'ps7_post_config' command is executed.
15:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:57 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:57 INFO  : 'con' command is executed.
15:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:58 INFO  : Disconnected from the channel tcfchan#26.
15:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:24 INFO  : 'fpga -state' command is executed.
15:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:24 INFO  : 'jtag frequency' command is executed.
15:32:24 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:24 INFO  : Context for 'APU' is selected.
15:32:24 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:32:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:24 INFO  : Context for 'APU' is selected.
15:32:24 INFO  : 'stop' command is executed.
15:32:25 INFO  : 'ps7_init' command is executed.
15:32:25 INFO  : 'ps7_post_config' command is executed.
15:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:25 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:25 INFO  : 'con' command is executed.
15:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:25 INFO  : Disconnected from the channel tcfchan#27.
15:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:17 INFO  : 'fpga -state' command is executed.
15:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:18 INFO  : 'jtag frequency' command is executed.
15:34:18 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:18 INFO  : Context for 'APU' is selected.
15:34:18 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:18 INFO  : Context for 'APU' is selected.
15:34:18 INFO  : 'stop' command is executed.
15:34:18 INFO  : 'ps7_init' command is executed.
15:34:18 INFO  : 'ps7_post_config' command is executed.
15:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:19 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:19 INFO  : 'con' command is executed.
15:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:34:19 INFO  : Disconnected from the channel tcfchan#28.
15:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:09 INFO  : 'fpga -state' command is executed.
15:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:09 INFO  : 'jtag frequency' command is executed.
15:35:09 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:09 INFO  : Context for 'APU' is selected.
15:35:09 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:09 INFO  : Context for 'APU' is selected.
15:35:09 INFO  : 'stop' command is executed.
15:35:10 INFO  : 'ps7_init' command is executed.
15:35:10 INFO  : 'ps7_post_config' command is executed.
15:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:10 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:10 INFO  : 'con' command is executed.
15:35:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:10 INFO  : Disconnected from the channel tcfchan#29.
15:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:10 INFO  : 'fpga -state' command is executed.
15:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:10 INFO  : 'jtag frequency' command is executed.
15:36:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:10 INFO  : Context for 'APU' is selected.
15:36:10 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:10 INFO  : Context for 'APU' is selected.
15:36:10 INFO  : 'stop' command is executed.
15:36:10 INFO  : 'ps7_init' command is executed.
15:36:10 INFO  : 'ps7_post_config' command is executed.
15:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:11 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:11 INFO  : 'con' command is executed.
15:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:11 INFO  : Disconnected from the channel tcfchan#30.
15:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:54 INFO  : 'fpga -state' command is executed.
15:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:54 INFO  : 'jtag frequency' command is executed.
15:36:54 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:55 INFO  : Context for 'APU' is selected.
15:36:55 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:55 INFO  : Context for 'APU' is selected.
15:36:55 INFO  : 'stop' command is executed.
15:36:55 INFO  : 'ps7_init' command is executed.
15:36:55 INFO  : 'ps7_post_config' command is executed.
15:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:55 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:55 INFO  : 'con' command is executed.
15:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:55 INFO  : Disconnected from the channel tcfchan#31.
15:37:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:39 INFO  : 'fpga -state' command is executed.
15:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:39 INFO  : 'jtag frequency' command is executed.
15:37:39 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:39 INFO  : Context for 'APU' is selected.
15:37:39 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:37:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:39 INFO  : Context for 'APU' is selected.
15:37:39 INFO  : 'stop' command is executed.
15:37:40 INFO  : 'ps7_init' command is executed.
15:37:40 INFO  : 'ps7_post_config' command is executed.
15:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:40 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:40 INFO  : 'con' command is executed.
15:37:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:40 INFO  : Disconnected from the channel tcfchan#32.
15:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:39 INFO  : 'fpga -state' command is executed.
15:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:40 INFO  : 'jtag frequency' command is executed.
15:40:40 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:40 INFO  : Context for 'APU' is selected.
15:40:40 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:40 INFO  : Context for 'APU' is selected.
15:40:40 INFO  : 'stop' command is executed.
15:40:40 INFO  : 'ps7_init' command is executed.
15:40:40 INFO  : 'ps7_post_config' command is executed.
15:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:40 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:41 INFO  : 'con' command is executed.
15:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:41 INFO  : Disconnected from the channel tcfchan#33.
15:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:20 INFO  : 'fpga -state' command is executed.
15:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:20 INFO  : 'jtag frequency' command is executed.
15:43:20 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:20 INFO  : Context for 'APU' is selected.
15:43:20 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:20 INFO  : Context for 'APU' is selected.
15:43:20 INFO  : 'stop' command is executed.
15:43:20 INFO  : 'ps7_init' command is executed.
15:43:20 INFO  : 'ps7_post_config' command is executed.
15:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:21 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:21 INFO  : 'con' command is executed.
15:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:43:21 INFO  : Disconnected from the channel tcfchan#34.
15:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:28 INFO  : 'fpga -state' command is executed.
15:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:28 INFO  : 'jtag frequency' command is executed.
15:45:28 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:28 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:29 INFO  : Context for 'APU' is selected.
15:45:29 INFO  : 'stop' command is executed.
15:45:29 INFO  : 'ps7_init' command is executed.
15:45:29 INFO  : 'ps7_post_config' command is executed.
15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : 'con' command is executed.
15:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:29 INFO  : Disconnected from the channel tcfchan#35.
16:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:20 INFO  : 'fpga -state' command is executed.
16:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:20 INFO  : 'jtag frequency' command is executed.
16:07:20 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:20 INFO  : Context for 'APU' is selected.
16:07:20 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:20 INFO  : Context for 'APU' is selected.
16:07:20 INFO  : 'stop' command is executed.
16:07:20 INFO  : 'ps7_init' command is executed.
16:07:20 INFO  : 'ps7_post_config' command is executed.
16:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:21 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:21 INFO  : 'con' command is executed.
16:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:21 INFO  : Disconnected from the channel tcfchan#36.
16:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:10 INFO  : 'fpga -state' command is executed.
16:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:10 INFO  : 'jtag frequency' command is executed.
16:27:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:10 INFO  : Context for 'APU' is selected.
16:27:10 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
16:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:10 INFO  : Context for 'APU' is selected.
16:27:10 INFO  : 'stop' command is executed.
16:27:10 INFO  : 'ps7_init' command is executed.
16:27:10 INFO  : 'ps7_post_config' command is executed.
16:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:11 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:11 INFO  : 'con' command is executed.
16:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:11 INFO  : Disconnected from the channel tcfchan#37.
17:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:26 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
17:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:42 INFO  : 'fpga -state' command is executed.
17:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:42 INFO  : 'jtag frequency' command is executed.
17:44:42 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:42 INFO  : Context for 'APU' is selected.
17:44:42 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:43 INFO  : Context for 'APU' is selected.
17:44:43 INFO  : 'stop' command is executed.
17:44:43 INFO  : 'ps7_init' command is executed.
17:44:43 INFO  : 'ps7_post_config' command is executed.
17:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:43 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:43 INFO  : 'con' command is executed.
17:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:43 INFO  : Disconnected from the channel tcfchan#38.
17:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:47 INFO  : 'fpga -state' command is executed.
17:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:47 INFO  : 'jtag frequency' command is executed.
17:48:47 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:47 INFO  : Context for 'APU' is selected.
17:48:47 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:48 INFO  : Context for 'APU' is selected.
17:48:48 INFO  : 'stop' command is executed.
17:48:48 INFO  : 'ps7_init' command is executed.
17:48:48 INFO  : 'ps7_post_config' command is executed.
17:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:48 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:48 INFO  : 'con' command is executed.
17:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:48 INFO  : Disconnected from the channel tcfchan#39.
17:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:51:42 INFO  : 'fpga -state' command is executed.
17:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:42 INFO  : 'jtag frequency' command is executed.
17:51:42 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:42 INFO  : Context for 'APU' is selected.
17:51:42 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:51:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:42 INFO  : Context for 'APU' is selected.
17:51:42 INFO  : 'stop' command is executed.
17:51:42 INFO  : 'ps7_init' command is executed.
17:51:42 INFO  : 'ps7_post_config' command is executed.
17:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:43 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:43 INFO  : 'con' command is executed.
17:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:51:43 INFO  : Disconnected from the channel tcfchan#40.
17:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:59 INFO  : 'fpga -state' command is executed.
17:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:59 INFO  : 'jtag frequency' command is executed.
17:55:59 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : 'stop' command is executed.
17:56:00 INFO  : 'ps7_init' command is executed.
17:56:00 INFO  : 'ps7_post_config' command is executed.
17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : 'con' command is executed.
17:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:00 INFO  : Disconnected from the channel tcfchan#41.
17:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:52 INFO  : 'fpga -state' command is executed.
17:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:52 INFO  : 'jtag frequency' command is executed.
17:57:52 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:52 INFO  : Context for 'APU' is selected.
17:57:52 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
17:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:52 INFO  : Context for 'APU' is selected.
17:57:52 INFO  : 'stop' command is executed.
17:57:53 INFO  : 'ps7_init' command is executed.
17:57:53 INFO  : 'ps7_post_config' command is executed.
17:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:53 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:53 INFO  : 'con' command is executed.
17:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:53 INFO  : Disconnected from the channel tcfchan#42.
18:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:20 INFO  : 'fpga -state' command is executed.
18:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:20 INFO  : 'jtag frequency' command is executed.
18:01:20 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:20 INFO  : Context for 'APU' is selected.
18:01:20 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
18:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:20 INFO  : Context for 'APU' is selected.
18:01:20 INFO  : 'stop' command is executed.
18:01:20 INFO  : 'ps7_init' command is executed.
18:01:20 INFO  : 'ps7_post_config' command is executed.
18:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:21 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:21 INFO  : 'con' command is executed.
18:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:21 INFO  : Disconnected from the channel tcfchan#43.
18:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:06:05 INFO  : 'fpga -state' command is executed.
18:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:05 INFO  : 'jtag frequency' command is executed.
18:06:05 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:05 INFO  : Context for 'APU' is selected.
18:06:05 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
18:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:05 INFO  : Context for 'APU' is selected.
18:06:05 INFO  : 'stop' command is executed.
18:06:05 INFO  : 'ps7_init' command is executed.
18:06:05 INFO  : 'ps7_post_config' command is executed.
18:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:06 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:06 INFO  : 'con' command is executed.
18:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:06:06 INFO  : Disconnected from the channel tcfchan#44.
18:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:23 INFO  : 'fpga -state' command is executed.
18:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:23 INFO  : 'jtag frequency' command is executed.
18:07:23 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:23 INFO  : Context for 'APU' is selected.
18:07:23 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
18:07:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:24 INFO  : Context for 'APU' is selected.
18:07:24 INFO  : 'stop' command is executed.
18:07:24 INFO  : 'ps7_init' command is executed.
18:07:24 INFO  : 'ps7_post_config' command is executed.
18:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:24 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:24 INFO  : 'con' command is executed.
18:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:24 INFO  : Disconnected from the channel tcfchan#45.
10:53:59 INFO  : Registering command handlers for SDK TCF services
10:54:01 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
10:54:05 INFO  : XSCT server has started successfully.
10:54:05 INFO  : Successfully done setting XSCT server connection channel  
10:54:05 INFO  : Successfully done setting SDK workspace  
10:54:05 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
10:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:52 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
10:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:01 INFO  : 'fpga -state' command is executed.
10:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:01 INFO  : 'jtag frequency' command is executed.
10:55:01 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:01 INFO  : Context for 'APU' is selected.
10:55:01 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
10:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:01 INFO  : Context for 'APU' is selected.
10:55:01 INFO  : 'stop' command is executed.
10:55:01 INFO  : 'ps7_init' command is executed.
10:55:01 INFO  : 'ps7_post_config' command is executed.
10:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:02 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:02 INFO  : 'con' command is executed.
10:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:55:02 INFO  : Disconnected from the channel tcfchan#1.
10:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:36 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_1/design_ps_pl_wrapper.bit"
10:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:51 INFO  : 'fpga -state' command is executed.
10:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:51 INFO  : 'jtag frequency' command is executed.
10:55:51 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:51 INFO  : Context for 'APU' is selected.
10:55:51 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
10:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:51 INFO  : Context for 'APU' is selected.
10:55:52 INFO  : 'stop' command is executed.
10:55:54 INFO  : 'ps7_init' command is executed.
10:55:54 INFO  : 'ps7_post_config' command is executed.
10:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:57 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

10:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:19 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_1/design_ps_pl_wrapper.bit"
10:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:29 INFO  : 'fpga -state' command is executed.
10:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:29 INFO  : 'jtag frequency' command is executed.
10:56:29 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:29 INFO  : Context for 'APU' is selected.
10:56:29 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
10:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:29 INFO  : Context for 'APU' is selected.
10:56:29 INFO  : 'stop' command is executed.
10:56:29 INFO  : 'ps7_init' command is executed.
10:56:29 INFO  : 'ps7_post_config' command is executed.
10:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:30 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:30 INFO  : 'con' command is executed.
10:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:56:30 INFO  : Disconnected from the channel tcfchan#2.
11:00:58 INFO  : Registering command handlers for SDK TCF services
11:01:00 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
11:01:03 INFO  : XSCT server has started successfully.
11:01:03 INFO  : Successfully done setting XSCT server connection channel  
11:01:03 INFO  : Successfully done setting SDK workspace  
11:01:03 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
11:01:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:01:31 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:01:41 INFO  : 'fpga -state' command is executed.
11:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:41 INFO  : 'jtag frequency' command is executed.
11:01:41 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:41 INFO  : Context for 'APU' is selected.
11:01:41 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:41 INFO  : Context for 'APU' is selected.
11:01:41 INFO  : 'stop' command is executed.
11:01:41 INFO  : 'ps7_init' command is executed.
11:01:41 INFO  : 'ps7_post_config' command is executed.
11:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:42 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:42 INFO  : Memory regions updated for context APU
11:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:42 INFO  : 'con' command is executed.
11:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:01:42 INFO  : Launch script is exported to file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/.sdk/launch_scripts/performance_analysis/performance_analysis_using_debug_ps.elf_on_local.tcl'
11:01:43 INFO  : Apm configuration has been updated and stored to '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/apmconfigs/apm_default.json' for the project 'design_ps_pl_wrapper_hw_platform_0'
11:01:43 INFO  : Performance data for 'PS' will be exported to the file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0_Traces/Traces/Run_Feb-07_11-01/PS_Trace_Feb-07_11-01/trace'
11:01:43 INFO  : Created tracing project 'design_ps_pl_wrapper_hw_platform_0_Traces'
11:01:43 INFO  : Added tracing folder '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0_Traces/Traces/Run_Feb-07_11-01/PS_Trace_Feb-07_11-01' into  'design_ps_pl_wrapper_hw_platform_0_Traces'
11:01:44 INFO  : Attempting to open tracing file 'PS_Trace_Feb-07_11-01'
11:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:10 INFO  : 'fpga -state' command is executed.
11:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:10 INFO  : 'jtag frequency' command is executed.
11:02:10 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:10 INFO  : Context for 'APU' is selected.
11:02:10 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:10 INFO  : Context for 'APU' is selected.
11:02:10 INFO  : 'stop' command is executed.
11:02:11 INFO  : 'ps7_init' command is executed.
11:02:11 INFO  : 'ps7_post_config' command is executed.
11:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:11 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:12 INFO  : 'con' command is executed.
11:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:02:12 INFO  : Disconnected from the channel tcfchan#1.
11:11:43 INFO  : Performance data for 'PS' has been exported to the file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0_Traces/Traces/Run_Feb-07_11-01/PS_Trace_Feb-07_11-01/trace'
11:15:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1581070337000,  Project:1580832744000
11:15:10 INFO  : Project design_ps_pl_wrapper_hw_platform_0's source hardware specification located at /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:15:19 INFO  : Copied contents of /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf into /design_ps_pl_wrapper_hw_platform_0/system.hdf.
11:15:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:15:23 INFO  : 
11:15:24 INFO  : Updating hardware inferred compiler options for PS.
11:15:24 INFO  : Clearing existing target manager status.
11:15:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:15:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:03 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:16 INFO  : 'fpga -state' command is executed.
11:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:16 INFO  : 'jtag frequency' command is executed.
11:16:16 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:16 INFO  : Context for 'APU' is selected.
11:16:16 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:16 INFO  : Context for 'APU' is selected.
11:16:16 INFO  : 'stop' command is executed.
11:16:19 INFO  : 'ps7_init' command is executed.
11:16:19 INFO  : 'ps7_post_config' command is executed.
11:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:22 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
11:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

11:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:46 INFO  : FPGA configured successfully with bitstream "/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/design_ps_pl_wrapper.bit"
11:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:00 INFO  : 'fpga -state' command is executed.
11:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:00 INFO  : 'jtag frequency' command is executed.
11:17:00 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:00 INFO  : Context for 'APU' is selected.
11:17:00 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:00 INFO  : Context for 'APU' is selected.
11:17:00 INFO  : 'stop' command is executed.
11:17:00 INFO  : 'ps7_init' command is executed.
11:17:00 INFO  : 'ps7_post_config' command is executed.
11:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:01 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:01 INFO  : 'con' command is executed.
11:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:17:01 INFO  : Disconnected from the channel tcfchan#2.
11:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:28 INFO  : 'fpga -state' command is executed.
11:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:18:28 INFO  : 'jtag frequency' command is executed.
11:18:28 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:28 INFO  : Context for 'APU' is selected.
11:18:28 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:28 INFO  : Context for 'APU' is selected.
11:18:28 INFO  : 'stop' command is executed.
11:18:29 INFO  : 'ps7_init' command is executed.
11:18:29 INFO  : 'ps7_post_config' command is executed.
11:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:29 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:29 INFO  : 'con' command is executed.
11:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:29 INFO  : Disconnected from the channel tcfchan#3.
11:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:21:25 INFO  : 'fpga -state' command is executed.
11:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:25 INFO  : 'jtag frequency' command is executed.
11:21:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:25 INFO  : Context for 'APU' is selected.
11:21:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:25 INFO  : Context for 'APU' is selected.
11:21:25 INFO  : 'stop' command is executed.
11:21:26 INFO  : 'ps7_init' command is executed.
11:21:26 INFO  : 'ps7_post_config' command is executed.
11:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:26 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:26 INFO  : 'con' command is executed.
11:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:21:26 INFO  : Disconnected from the channel tcfchan#4.
11:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:38 INFO  : 'fpga -state' command is executed.
11:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:38 INFO  : 'jtag frequency' command is executed.
11:26:38 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:38 INFO  : Context for 'APU' is selected.
11:26:38 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:38 INFO  : Context for 'APU' is selected.
11:26:38 INFO  : 'stop' command is executed.
11:26:38 INFO  : 'ps7_init' command is executed.
11:26:38 INFO  : 'ps7_post_config' command is executed.
11:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:39 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:39 INFO  : 'con' command is executed.
11:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:26:39 INFO  : Disconnected from the channel tcfchan#5.
11:30:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:48 INFO  : 'fpga -state' command is executed.
11:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:48 INFO  : 'jtag frequency' command is executed.
11:30:48 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:48 INFO  : Context for 'APU' is selected.
11:30:48 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
11:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:48 INFO  : Context for 'APU' is selected.
11:30:48 INFO  : 'stop' command is executed.
11:30:48 INFO  : 'ps7_init' command is executed.
11:30:48 INFO  : 'ps7_post_config' command is executed.
11:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:49 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:49 INFO  : 'con' command is executed.
11:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:30:49 INFO  : Disconnected from the channel tcfchan#6.
12:04:02 INFO  : Performance data for 'PS' has been exported to the file '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0_Traces/Traces/Run_Feb-07_11-01/PS_Trace_Feb-07_11-01/trace'
12:04:02 WARN  : channel "tcfchan#1" closed
13:12:00 INFO  : Registering command handlers for SDK TCF services
13:12:04 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
13:12:10 INFO  : XSCT server has started successfully.
13:12:12 INFO  : Successfully done setting XSCT server connection channel  
13:12:12 INFO  : Successfully done setting SDK workspace  
13:12:12 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
13:12:17 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
13:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:12:49 INFO  : 'fpga -state' command is executed.
13:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:12:49 INFO  : 'jtag frequency' command is executed.
13:12:49 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:49 INFO  : Context for 'APU' is selected.
13:12:49 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:49 INFO  : Context for 'APU' is selected.
13:12:49 INFO  : 'stop' command is executed.
13:12:50 INFO  : 'ps7_init' command is executed.
13:12:50 INFO  : 'ps7_post_config' command is executed.
13:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:50 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:50 INFO  : 'con' command is executed.
13:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:12:50 INFO  : Disconnected from the channel tcfchan#1.
13:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:55:50 INFO  : 'fpga -state' command is executed.
13:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:50 INFO  : 'jtag frequency' command is executed.
13:55:50 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:51 INFO  : Context for 'APU' is selected.
13:55:53 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:53 INFO  : Context for 'APU' is selected.
13:55:53 INFO  : 'stop' command is executed.
13:55:56 INFO  : 'ps7_init' command is executed.
13:55:56 INFO  : 'ps7_post_config' command is executed.
13:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:58 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
13:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

13:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:26 INFO  : 'fpga -state' command is executed.
13:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:26 INFO  : 'jtag frequency' command is executed.
13:56:26 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:26 INFO  : Context for 'APU' is selected.
13:56:26 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
13:56:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:26 INFO  : Context for 'APU' is selected.
13:56:26 INFO  : 'stop' command is executed.
13:56:26 INFO  : 'ps7_init' command is executed.
13:56:26 INFO  : 'ps7_post_config' command is executed.
13:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:27 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:27 INFO  : 'con' command is executed.
13:56:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:56:27 INFO  : Disconnected from the channel tcfchan#2.
14:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:10:54 INFO  : 'fpga -state' command is executed.
14:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:54 INFO  : 'jtag frequency' command is executed.
14:10:54 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:54 INFO  : Context for 'APU' is selected.
14:10:54 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:54 INFO  : Context for 'APU' is selected.
14:10:54 INFO  : 'stop' command is executed.
14:10:56 INFO  : 'ps7_init' command is executed.
14:10:56 INFO  : 'ps7_post_config' command is executed.
14:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:58 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
14:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

14:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:11:24 INFO  : 'fpga -state' command is executed.
14:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:11:25 INFO  : 'jtag frequency' command is executed.
14:11:25 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:25 INFO  : Context for 'APU' is selected.
14:11:25 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:25 INFO  : Context for 'APU' is selected.
14:11:25 INFO  : 'stop' command is executed.
14:11:25 INFO  : 'ps7_init' command is executed.
14:11:25 INFO  : 'ps7_post_config' command is executed.
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:26 INFO  : 'con' command is executed.
14:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:11:26 INFO  : Disconnected from the channel tcfchan#3.
14:34:12 INFO  : Registering command handlers for SDK TCF services
14:34:13 INFO  : Launching XSCT server: xsct -n -interactive /home/mal/Workspace/Vivado/project_final/project_final.sdk/temp_xsdb_launch_script.tcl
14:34:17 INFO  : XSCT server has started successfully.
14:34:18 INFO  : Successfully done setting XSCT server connection channel  
14:34:18 INFO  : Successfully done setting SDK workspace  
14:34:18 INFO  : Processing command line option -hwspec /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper.hdf.
14:34:18 INFO  : Checking for hwspec changes in the project design_ps_pl_wrapper_hw_platform_0.
14:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:41 INFO  : 'fpga -state' command is executed.
14:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:42 INFO  : 'jtag frequency' command is executed.
14:34:42 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:42 INFO  : Context for 'APU' is selected.
14:34:42 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:42 INFO  : Context for 'APU' is selected.
14:34:42 INFO  : 'stop' command is executed.
14:34:45 INFO  : 'ps7_init' command is executed.
14:34:45 INFO  : 'ps7_post_config' command is executed.
14:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:48 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
14:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
----------------End of Script----------------

14:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:16 INFO  : 'fpga -state' command is executed.
14:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:17 INFO  : 'jtag frequency' command is executed.
14:35:17 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:17 INFO  : Context for 'APU' is selected.
14:35:17 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:17 INFO  : Context for 'APU' is selected.
14:35:17 INFO  : 'stop' command is executed.
14:35:17 INFO  : 'ps7_init' command is executed.
14:35:17 INFO  : 'ps7_post_config' command is executed.
14:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:18 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:18 INFO  : 'con' command is executed.
14:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:18 INFO  : Disconnected from the channel tcfchan#1.
14:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:50 INFO  : 'fpga -state' command is executed.
14:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:50 INFO  : 'jtag frequency' command is executed.
14:58:50 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:50 INFO  : Context for 'APU' is selected.
14:58:50 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
14:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:50 INFO  : Context for 'APU' is selected.
14:58:50 INFO  : 'stop' command is executed.
14:58:50 INFO  : 'ps7_init' command is executed.
14:58:50 INFO  : 'ps7_post_config' command is executed.
14:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:51 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:51 INFO  : 'con' command is executed.
14:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:58:51 INFO  : Disconnected from the channel tcfchan#2.
15:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:03 INFO  : 'fpga -state' command is executed.
15:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:04 INFO  : 'jtag frequency' command is executed.
15:03:04 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : 'stop' command is executed.
15:03:04 INFO  : 'ps7_init' command is executed.
15:03:04 INFO  : 'ps7_post_config' command is executed.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:04 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:04 INFO  : 'con' command is executed.
15:03:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:04 INFO  : Disconnected from the channel tcfchan#3.
15:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:54 INFO  : 'fpga -state' command is executed.
15:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:54 INFO  : 'jtag frequency' command is executed.
15:03:54 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:54 INFO  : Context for 'APU' is selected.
15:03:54 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:54 INFO  : Context for 'APU' is selected.
15:03:55 INFO  : 'stop' command is executed.
15:03:55 INFO  : 'ps7_init' command is executed.
15:03:55 INFO  : 'ps7_post_config' command is executed.
15:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:55 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:55 INFO  : 'con' command is executed.
15:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:55 INFO  : Disconnected from the channel tcfchan#4.
15:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:06:15 INFO  : 'fpga -state' command is executed.
15:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:15 INFO  : 'jtag frequency' command is executed.
15:06:15 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:16 INFO  : Context for 'APU' is selected.
15:06:16 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:16 INFO  : Context for 'APU' is selected.
15:06:16 INFO  : 'stop' command is executed.
15:06:16 INFO  : 'ps7_init' command is executed.
15:06:16 INFO  : 'ps7_post_config' command is executed.
15:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:16 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:16 INFO  : 'con' command is executed.
15:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:06:16 INFO  : Disconnected from the channel tcfchan#5.
15:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:31 INFO  : 'fpga -state' command is executed.
15:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:32 INFO  : 'jtag frequency' command is executed.
15:08:32 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:32 INFO  : Context for 'APU' is selected.
15:08:32 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:32 INFO  : Context for 'APU' is selected.
15:08:32 INFO  : 'stop' command is executed.
15:08:32 INFO  : 'ps7_init' command is executed.
15:08:32 INFO  : 'ps7_post_config' command is executed.
15:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:32 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:33 INFO  : 'con' command is executed.
15:08:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:08:33 INFO  : Disconnected from the channel tcfchan#6.
15:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:46 INFO  : 'fpga -state' command is executed.
15:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:46 INFO  : 'jtag frequency' command is executed.
15:13:46 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:46 INFO  : Context for 'APU' is selected.
15:13:46 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:46 INFO  : Context for 'APU' is selected.
15:13:46 INFO  : 'stop' command is executed.
15:13:46 INFO  : 'ps7_init' command is executed.
15:13:46 INFO  : 'ps7_post_config' command is executed.
15:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:47 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:47 INFO  : 'con' command is executed.
15:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:47 INFO  : Disconnected from the channel tcfchan#7.
15:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:14 INFO  : 'fpga -state' command is executed.
15:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:14 INFO  : 'jtag frequency' command is executed.
15:20:14 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:14 INFO  : Context for 'APU' is selected.
15:20:14 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:14 INFO  : Context for 'APU' is selected.
15:20:14 INFO  : 'stop' command is executed.
15:20:14 INFO  : 'ps7_init' command is executed.
15:20:14 INFO  : 'ps7_post_config' command is executed.
15:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:15 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:15 INFO  : 'con' command is executed.
15:20:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:15 INFO  : Disconnected from the channel tcfchan#8.
15:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:49 INFO  : 'fpga -state' command is executed.
15:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:49 INFO  : 'jtag frequency' command is executed.
15:24:49 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:49 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:49 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : 'stop' command is executed.
15:24:50 INFO  : 'ps7_init' command is executed.
15:24:50 INFO  : 'ps7_post_config' command is executed.
15:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : 'con' command is executed.
15:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:50 INFO  : Disconnected from the channel tcfchan#9.
15:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:34 INFO  : 'fpga -state' command is executed.
15:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:35 INFO  : 'jtag frequency' command is executed.
15:27:35 INFO  : Sourcing of '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:35 INFO  : Context for 'APU' is selected.
15:27:35 INFO  : Hardware design information is loaded from '/home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf'.
15:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:35 INFO  : Context for 'APU' is selected.
15:27:35 INFO  : 'stop' command is executed.
15:27:35 INFO  : 'ps7_init' command is executed.
15:27:35 INFO  : 'ps7_post_config' command is executed.
15:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:35 INFO  : The application '/home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/mal/Workspace/Vivado/project_final/project_final.sdk/design_ps_pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/mal/Workspace/Vivado/project_final/project_final.sdk/PS/Debug/PS.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:35 INFO  : 'con' command is executed.
15:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:27:35 INFO  : Disconnected from the channel tcfchan#10.
