--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main_DNN_DP.twx main_DNN_DP.ncd -o main_DNN_DP.twr
main_DNN_DP.pcf -ucf main_DNN_DP.ucf

Design file:              main_DNN_DP.ncd
Physical constraint file: main_DNN_DP.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X10Y79.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.643ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.608ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcklo                 0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y81.B6      net (fanout=1)        0.871   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y81.B       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X12Y81.D1      net (fanout=2)        0.548   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y81.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X10Y79.A1      net (fanout=1)        1.009   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X10Y79.A       Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X10Y79.B4      net (fanout=1)        0.435   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X10Y79.CLK     Tas                   0.339   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (1.745ns logic, 2.863ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X14Y81.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.371ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcklo                 0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y81.B6      net (fanout=1)        0.871   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y81.B       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X14Y81.AX      net (fanout=2)        0.630   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X14Y81.CLK     Tdick                 0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.835ns logic, 1.501ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X12Y81.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.770ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcklo                 0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y81.B6      net (fanout=1)        0.871   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y81.CLK     Tas                   0.349   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.864ns logic, 0.871ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X12Y81.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.804ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y81.B6      net (fanout=1)        0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y81.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.425ns logic, 0.414ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X14Y81.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.093ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y81.B6      net (fanout=1)        0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y81.B       Tilo                  0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X14Y81.AX      net (fanout=2)        0.296   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X14Y81.CLK     Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.418ns logic, 0.710ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X10Y79.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.260ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.295ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y81.B6      net (fanout=1)        0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y81.B       Tilo                  0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X12Y81.D1      net (fanout=2)        0.245   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y81.CMUX    Topdc                 0.237   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X10Y79.A1      net (fanout=1)        0.501   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X10Y79.A       Tilo                  0.156   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X10Y79.B4      net (fanout=1)        0.168   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X10Y79.CLK     Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.967ns logic, 1.328ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y81.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.266ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.266ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X3Y87.C4       net (fanout=8)        3.904   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X3Y87.CMUX     Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X3Y87.B6       net (fanout=1)        0.142   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X3Y87.B        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y81.CLK      net (fanout=4)        1.194   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (1.026ns logic, 5.240ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.253ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.253ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X3Y87.C3       net (fanout=8)        3.891   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X3Y87.CMUX     Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X3Y87.B6       net (fanout=1)        0.142   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X3Y87.B        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y81.CLK      net (fanout=4)        1.194   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (1.026ns logic, 5.227ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.203ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.203ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X27Y86.A2      net (fanout=4)        1.428   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X27Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X3Y87.B4       net (fanout=10)       2.538   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X3Y87.B        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y81.CLK      net (fanout=4)        1.194   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.043ns logic, 5.160ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.787ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.306ns (4.770 - 4.464)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.AQ       Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y81.SR       net (fanout=11)       1.348   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X7Y81.CLK      Trck                  0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.710ns logic, 1.348ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y81.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.829ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      1.860ns (3.602 - 1.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y81.SR       net (fanout=11)       0.713   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X7Y81.CLK      Tremck      (-Th)    -0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.353ns logic, 0.713ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2146 paths analyzed, 353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.251ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X29Y86.B4), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.216ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y18.DOA12   Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X31Y50.D1      net (fanout=1)        2.985   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<13>
    SLICE_X31Y50.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
    SLICE_X40Y43.D6      net (fanout=1)        1.096   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
    SLICE_X40Y43.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X41Y43.B1      net (fanout=1)        0.545   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X41Y43.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X29Y86.C3      net (fanout=1)        4.586   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X29Y86.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X29Y86.B4      net (fanout=1)        0.352   icon_control0<3>
    SLICE_X29Y86.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.216ns (3.652ns logic, 9.564ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.081ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOA11   Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X31Y50.B2      net (fanout=1)        2.310   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<30>
    SLICE_X31Y50.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
    SLICE_X40Y43.C2      net (fanout=1)        1.635   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
    SLICE_X40Y43.CMUX    Tilo                  0.403   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X41Y43.B1      net (fanout=1)        0.545   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X41Y43.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X29Y86.C3      net (fanout=1)        4.586   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X29Y86.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X29Y86.B4      net (fanout=1)        0.352   icon_control0<3>
    SLICE_X29Y86.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.081ns (3.653ns logic, 9.428ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.956ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y18.DOA11   Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X31Y50.D3      net (fanout=1)        2.725   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<12>
    SLICE_X31Y50.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
    SLICE_X40Y43.D6      net (fanout=1)        1.096   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13
    SLICE_X40Y43.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X41Y43.B1      net (fanout=1)        0.545   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X41Y43.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X29Y86.C3      net (fanout=1)        4.586   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X29Y86.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X29Y86.B4      net (fanout=1)        0.352   icon_control0<3>
    SLICE_X29Y86.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.956ns (3.652ns logic, 9.304ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (SLICE_X50Y40.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X13Y80.D3      net (fanout=3)        1.957   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X13Y80.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X29Y86.A4      net (fanout=9)        1.829   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X29Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y40.SR      net (fanout=6)        5.189   icon_control0<14>
    SLICE_X50Y40.CLK     Tsrck                 0.429   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.398ns (1.423ns logic, 8.975ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.BQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X13Y80.D4      net (fanout=4)        1.853   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X13Y80.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X29Y86.A4      net (fanout=9)        1.829   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X29Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y40.SR      net (fanout=6)        5.189   icon_control0<14>
    SLICE_X50Y40.CLK     Tsrck                 0.429   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.294ns (1.423ns logic, 8.871ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.914ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y85.B1      net (fanout=8)        1.625   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y85.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X29Y86.A1      net (fanout=1)        0.723   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X29Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y40.SR      net (fanout=6)        5.189   icon_control0<14>
    SLICE_X50Y40.CLK     Tsrck                 0.429   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.914ns (1.377ns logic, 7.537ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (SLICE_X50Y40.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.387ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X13Y80.D3      net (fanout=3)        1.957   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X13Y80.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X29Y86.A4      net (fanout=9)        1.829   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X29Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y40.SR      net (fanout=6)        5.189   icon_control0<14>
    SLICE_X50Y40.CLK     Tsrck                 0.418   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.387ns (1.412ns logic, 8.975ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.283ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.BQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X13Y80.D4      net (fanout=4)        1.853   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X13Y80.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X29Y86.A4      net (fanout=9)        1.829   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X29Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y40.SR      net (fanout=6)        5.189   icon_control0<14>
    SLICE_X50Y40.CLK     Tsrck                 0.418   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.283ns (1.412ns logic, 8.871ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.903ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X29Y85.B1      net (fanout=8)        1.625   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X29Y85.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X29Y86.A1      net (fanout=1)        0.723   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X29Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y40.SR      net (fanout=6)        5.189   icon_control0<14>
    SLICE_X50Y40.CLK     Tsrck                 0.418   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.903ns (1.366ns logic, 7.537ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X11Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y80.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X11Y83.SR      net (fanout=2)        0.239   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X11Y83.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.067ns logic, 0.239ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X24Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y73.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X24Y73.DX      net (fanout=1)        0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X24Y73.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X24Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y76.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X24Y76.DX      net (fanout=2)        0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X24Y76.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.334ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.824ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X27Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y89.A4      net (fanout=3)        2.803   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y89.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X27Y86.CE      net (fanout=3)        0.794   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y86.CLK     Tceck                 0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.192ns logic, 3.597ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X27Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y89.A4      net (fanout=3)        2.803   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y89.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X27Y86.CE      net (fanout=3)        0.794   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y86.CLK     Tceck                 0.390   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (1.174ns logic, 3.597ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X27Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y89.A4      net (fanout=3)        2.803   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y89.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X27Y86.CE      net (fanout=3)        0.794   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y86.CLK     Tceck                 0.382   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.166ns logic, 3.597ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X49Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y101.D4     net (fanout=3)        0.632   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y101.D      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X49Y101.SR     net (fanout=3)        0.315   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X49Y101.CLK    Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.259ns logic, 0.947ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X49Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y101.D4     net (fanout=3)        0.632   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y101.D      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X49Y101.SR     net (fanout=3)        0.315   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X49Y101.CLK    Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.262ns logic, 0.947ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X49Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.216ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y101.D4     net (fanout=3)        0.632   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y101.D      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X49Y101.SR     net (fanout=3)        0.315   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X49Y101.CLK    Tcksr       (-Th)     0.121   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.269ns logic, 0.947ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.066ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y110.A6     net (fanout=3)        0.167   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y110.CLK    Tas                   0.339   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.864ns logic, 0.167ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y110.A6     net (fanout=3)        0.038   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y110.CLK    Tah         (-Th)    -0.197   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 229 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (SLICE_X0Y90.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.941ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      7.906ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X3Y87.C4       net (fanout=8)        3.904   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X3Y87.C        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X2Y88.B5       net (fanout=1)        0.428   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y90.SR       net (fanout=3)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y90.CLK      Trck                  0.233   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (1.430ns logic, 6.476ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.928ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      7.893ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X3Y87.C3       net (fanout=8)        3.891   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X3Y87.C        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X2Y88.B5       net (fanout=1)        0.428   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y90.SR       net (fanout=3)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y90.CLK      Trck                  0.233   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (1.430ns logic, 6.463ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.877ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      7.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X27Y86.A2      net (fanout=4)        1.428   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X27Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X2Y88.B4       net (fanout=10)       2.745   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y90.SR       net (fanout=3)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y90.CLK      Trck                  0.233   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (1.525ns logic, 6.317ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X0Y90.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.930ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      7.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X3Y87.C4       net (fanout=8)        3.904   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X3Y87.C        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X2Y88.B5       net (fanout=1)        0.428   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y90.SR       net (fanout=3)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y90.CLK      Trck                  0.222   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (1.419ns logic, 6.476ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.917ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      7.882ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X3Y87.C3       net (fanout=8)        3.891   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X3Y87.C        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X2Y88.B5       net (fanout=1)        0.428   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y90.SR       net (fanout=3)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y90.CLK      Trck                  0.222   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.419ns logic, 6.463ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.866ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      7.831ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X27Y86.A2      net (fanout=4)        1.428   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X27Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X2Y88.B4       net (fanout=10)       2.745   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y90.SR       net (fanout=3)        0.856   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y90.CLK      Trck                  0.222   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      7.831ns (1.514ns logic, 6.317ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X0Y89.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.746ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.711ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X3Y87.C4       net (fanout=8)        3.904   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X3Y87.C        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X2Y88.B5       net (fanout=1)        0.428   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y89.SR       net (fanout=3)        0.672   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y89.CLK      Trck                  0.222   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (1.419ns logic, 6.292ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.733ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.698ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X3Y87.C3       net (fanout=8)        3.891   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X3Y87.C        Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X2Y88.B5       net (fanout=1)        0.428   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y89.SR       net (fanout=3)        0.672   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y89.CLK      Trck                  0.222   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.419ns logic, 6.279ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.682ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X27Y86.A2      net (fanout=4)        1.428   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X27Y86.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X2Y88.B4       net (fanout=10)       2.745   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X2Y88.B        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X2Y88.A1       net (fanout=2)        1.288   icon_control0<12>
    SLICE_X2Y88.A        Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y89.SR       net (fanout=3)        0.672   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y89.CLK      Trck                  0.222   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (1.514ns logic, 6.133ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X1Y87.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.424ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y87.BQ       Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X1Y87.AX       net (fanout=1)        0.202   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X1Y87.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X7Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.429ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X7Y84.AX       net (fanout=1)        0.207   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X7Y84.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (SLICE_X10Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.510ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y83.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X10Y84.SR      net (fanout=1)        0.262   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X10Y84.CLK     Tremck      (-Th)    -0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.283ns logic, 0.262ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 195 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X10Y79.B4), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.077ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.042ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y81.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X12Y81.D2      net (fanout=1)        1.173   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X12Y81.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X10Y79.A1      net (fanout=1)        1.009   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X10Y79.A       Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X10Y79.B4      net (fanout=1)        0.435   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X10Y79.CLK     Tas                   0.339   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.425ns logic, 2.617ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.842ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y84.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X12Y81.C3      net (fanout=1)        0.842   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X12Y81.CMUX    Tilo                  0.403   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X10Y79.A1      net (fanout=1)        1.009   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X10Y79.A       Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X10Y79.B4      net (fanout=1)        0.435   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X10Y79.CLK     Tas                   0.339   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.521ns logic, 2.286ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.630ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y81.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE1
    SLICE_X12Y81.C1      net (fanout=1)        0.725   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X12Y81.CMUX    Tilo                  0.403   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X10Y79.A1      net (fanout=1)        1.009   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X10Y79.A       Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X10Y79.B4      net (fanout=1)        0.435   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X10Y79.CLK     Tas                   0.339   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (1.426ns logic, 2.169ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X6Y82.C6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.517ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      3.517ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X6Y82.C6       net (fanout=11)       2.992   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.525ns logic, 2.992ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X10Y85.D6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.441ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      3.441ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X10Y85.D6      net (fanout=11)       2.916   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (0.525ns logic, 2.916ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 650374068699 paths analyzed, 33522 endpoints analyzed, 1196 failing endpoints
 1196 timing errors detected. (1196 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.240ns.
--------------------------------------------------------------------------------

Paths for end point MFCC/pow_tmp_79 (SLICE_X30Y90.CIN), 32418534585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.123ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT0   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN0    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_0
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.AMUX    Tcina                 0.210   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X30Y89.C5      net (fanout=1)        1.414   MFCC/outdataX2<74>
    SLICE_X30Y89.COUT    Topcyc                0.328   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<74>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CLK     Tcinck                0.313   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.123ns (15.192ns logic, 9.931ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.123ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN9    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.AMUX    Tcina                 0.210   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X30Y89.C5      net (fanout=1)        1.414   MFCC/outdataX2<74>
    SLICE_X30Y89.COUT    Topcyc                0.328   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<74>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CLK     Tcinck                0.313   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.123ns (15.192ns logic, 9.931ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.123ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT1   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN1    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_1
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.AMUX    Tcina                 0.210   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X30Y89.C5      net (fanout=1)        1.414   MFCC/outdataX2<74>
    SLICE_X30Y89.COUT    Topcyc                0.328   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<74>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CLK     Tcinck                0.313   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.123ns (15.192ns logic, 9.931ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/pow_tmp_77 (SLICE_X30Y90.CIN), 32418534585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.113ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT0   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN0    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_0
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.AMUX    Tcina                 0.210   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X30Y89.C5      net (fanout=1)        1.414   MFCC/outdataX2<74>
    SLICE_X30Y89.COUT    Topcyc                0.328   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<74>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CLK     Tcinck                0.303   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_77
    -------------------------------------------------  ---------------------------
    Total                                     25.113ns (15.182ns logic, 9.931ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.113ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN9    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.AMUX    Tcina                 0.210   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X30Y89.C5      net (fanout=1)        1.414   MFCC/outdataX2<74>
    SLICE_X30Y89.COUT    Topcyc                0.328   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<74>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CLK     Tcinck                0.303   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_77
    -------------------------------------------------  ---------------------------
    Total                                     25.113ns (15.182ns logic, 9.931ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.113ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT1   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN1    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_1
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.AMUX    Tcina                 0.210   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X30Y89.C5      net (fanout=1)        1.414   MFCC/outdataX2<74>
    SLICE_X30Y89.COUT    Topcyc                0.328   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<74>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X30Y90.CLK     Tcinck                0.303   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_77
    -------------------------------------------------  ---------------------------
    Total                                     25.113ns (15.182ns logic, 9.931ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/pow_tmp_79 (SLICE_X30Y90.C5), 1788901541 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.102ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT0   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN0    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_0
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.COUT    Tbyp                  0.091   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X16Y90.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X16Y90.AMUX    Tcina                 0.210   MFCC/outdataX2<79>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_xor<79>
    SLICE_X30Y90.C5      net (fanout=1)        1.414   MFCC/outdataX2<78>
    SLICE_X30Y90.CLK     Tas                   0.529   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_lut<78>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.102ns (15.171ns logic, 9.931ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.102ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN9    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.COUT    Tbyp                  0.091   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X16Y90.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X16Y90.AMUX    Tcina                 0.210   MFCC/outdataX2<79>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_xor<79>
    SLICE_X30Y90.C5      net (fanout=1)        1.414   MFCC/outdataX2<78>
    SLICE_X30Y90.CLK     Tas                   0.529   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_lut<78>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.102ns (15.171ns logic, 9.931ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_35 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.102ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.677 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_35 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.430   MFCC/indataA2<35>
                                                       MFCC/indataA2_35
    DSP48_X0Y22.A1       net (fanout=5)        2.846   MFCC/indataA2<35>
    DSP48_X0Y22.P47      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X0Y23.C37      net (fanout=18)       1.362   MFCC/SMULTI2/Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21
    DSP48_X0Y23.PCOUT1   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X0Y24.PCIN1    net (fanout=1)        0.002   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_1
    DSP48_X0Y24.P17      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X0Y25.C0       net (fanout=1)        1.455   MFCC/SMULTI2/Mmult_outdataX_submult_22_P17_to_Mmult_outdataX_submult_23
    DSP48_X0Y25.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X8Y84.C6       net (fanout=2)        1.758   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X8Y84.COUT     Topcyc                0.325   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.CIN      net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X8Y85.BMUX     Tcinb                 0.277   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X16Y88.B6      net (fanout=1)        1.085   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X16Y88.COUT    Topcyb                0.448   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X16Y89.COUT    Tbyp                  0.091   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X16Y90.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X16Y90.AMUX    Tcina                 0.210   MFCC/outdataX2<79>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_xor<79>
    SLICE_X30Y90.C5      net (fanout=1)        1.414   MFCC/outdataX2<78>
    SLICE_X30Y90.CLK     Tas                   0.529   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_lut<78>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.102ns (15.171ns logic, 9.931ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point MFCC/FFT_16kHz/blk00000b85 (SLICE_X44Y25.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MFCC/FFT_16kHz/blk0000016a (FF)
  Destination:          MFCC/FFT_16kHz/blk00000b85 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MFCC/FFT_16kHz/blk0000016a to MFCC/FFT_16kHz/blk00000b85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y25.AQ      Tcko                  0.198   MFCC/FFT_16kHz/sig0000040c
                                                       MFCC/FFT_16kHz/blk0000016a
    SLICE_X44Y25.AI      net (fanout=2)        0.027   MFCC/FFT_16kHz/sig0000040d
    SLICE_X44Y25.CLK     Tdh         (-Th)    -0.030   MFCC/FFT_16kHz/sig000007bf
                                                       MFCC/FFT_16kHz/blk00000b85
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.228ns logic, 0.027ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/FFT_16kHz/blk00000350/blk00000399 (SLICE_X44Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MFCC/FFT_16kHz/blk00000081 (FF)
  Destination:          MFCC/FFT_16kHz/blk00000350/blk00000399 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MFCC/FFT_16kHz/blk00000081 to MFCC/FFT_16kHz/blk00000350/blk00000399
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y49.BMUX    Tshcko                0.244   MFCC/FFT_16kHz/sig00000085
                                                       MFCC/FFT_16kHz/blk00000081
    SLICE_X44Y49.DX      net (fanout=1)        0.113   MFCC/FFT_16kHz/sig00000087
    SLICE_X44Y49.CLK     Tdh         (-Th)     0.100   MFCC/FFT_16kHz/sig0000021f
                                                       MFCC/FFT_16kHz/blk00000350/blk00000399
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.144ns logic, 0.113ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/FFT_16kHz/blk00000171 (DSP48_X1Y8.OPMODE7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MFCC/FFT_16kHz/blk00000d86 (FF)
  Destination:          MFCC/FFT_16kHz/blk00000171 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.076 - 0.063)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MFCC/FFT_16kHz/blk00000d86 to MFCC/FFT_16kHz/blk00000171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y38.AQ      Tcko                  0.198   MFCC/FFT_16kHz/sig000004df
                                                       MFCC/FFT_16kHz/blk00000d86
    DSP48_X1Y8.OPMODE7   net (fanout=2)        0.283   MFCC/FFT_16kHz/sig00000542
    DSP48_X1Y8.CLK       Tdspckd_OPMODE_OPMODEREG(-Th)     0.203   MFCC/FFT_16kHz/blk00000171
                                                       MFCC/FFT_16kHz/blk00000171
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (-0.005ns logic, 0.283ns route)
                                                       (-1.8% logic, 101.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4451101/CLKA
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4451101/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4451101/CLKB
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4451101/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4451111/CLKA
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4451111/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Minimum allowable offset is   2.700ns.
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X12Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     497.300ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          500.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 1)
  Clock Path Delay:     3.776ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.547   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp744.IMUX.1
    SLICE_X12Y51.AX      net (fanout=1)        4.790   dat_i_IBUF
    SLICE_X12Y51.CLK     Tdick                 0.114   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.661ns logic, 4.790ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp744.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y51.CLK     net (fanout=1674)     1.419   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.541ns logic, 2.235ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X12Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -248.938ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          -250.000ns
  Data Path Delay:      3.023ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.936ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 0.589   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp744.IMUX.1
    SLICE_X12Y51.AX      net (fanout=1)        2.386   dat_i_IBUF
    SLICE_X12Y51.CLK     Tckdi       (-Th)    -0.048   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (0.637ns logic, 2.386ns route)
                                                       (21.1% logic, 78.9% route)

  Maximum Clock Path at Fast Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 0.887   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp744.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.245   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y51.CLK     net (fanout=1674)     0.741   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.950ns logic, 0.986ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.148ns.
--------------------------------------------------------------------------------

Paths for end point led2 (OLOGIC_X11Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.852ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch (PAD)
  Destination:          led2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      7.456ns (Levels of Logic = 2)
  Clock Path Delay:     4.333ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.037   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp744.IMUX.2
    SLICE_X21Y2.D6       net (fanout=2)        4.530   switch_IBUF
    SLICE_X21Y2.D        Tilo                  0.259   switch_inv
                                                       switch_inv1_INV_0
    OLOGIC_X11Y3.SR      net (fanout=1)        0.608   switch_inv
    OLOGIC_X11Y3.CLK0    Tosrck                1.022   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      7.456ns (2.318ns logic, 5.138ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: clk to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp744.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    OLOGIC_X11Y3.CLK0    net (fanout=1674)     1.976   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.541ns logic, 2.792ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point scr_dnn_2 (SLICE_X9Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.055ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch (PAD)
  Destination:          scr_dnn_2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 1)
  Clock Path Delay:     3.771ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch to scr_dnn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.037   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp744.IMUX.2
    SLICE_X9Y8.AX        net (fanout=2)        4.540   switch_IBUF
    SLICE_X9Y8.CLK       Tdick                 0.114   scr_dnn<2>
                                                       scr_dnn_2
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (1.151ns logic, 4.540ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: clk to scr_dnn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp744.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X9Y8.CLK       net (fanout=1674)     1.414   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.541ns logic, 2.230ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point scr_dnn_2 (SLICE_X9Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch (PAD)
  Destination:          scr_dnn_2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Clock Path Delay:     4.494ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: switch to scr_dnn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.902   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp744.IMUX.2
    SLICE_X9Y8.AX        net (fanout=2)        4.311   switch_IBUF
    SLICE_X9Y8.CLK       Tckdi       (-Th)    -0.046   scr_dnn<2>
                                                       scr_dnn_2
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (0.948ns logic, 4.311ns route)
                                                       (18.0% logic, 82.0% route)

  Maximum Clock Path at Slow Process Corner: clk to scr_dnn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.557   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp744.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.967   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X9Y8.CLK       net (fanout=1674)     1.761   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.766ns logic, 2.728ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point led2 (OLOGIC_X11Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch (PAD)
  Destination:          led2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.336ns (Levels of Logic = 2)
  Clock Path Delay:     5.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: switch to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.902   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp744.IMUX.2
    SLICE_X21Y2.D6       net (fanout=2)        4.295   switch_IBUF
    SLICE_X21Y2.D        Tilo                  0.244   switch_inv
                                                       switch_inv1_INV_0
    OLOGIC_X11Y3.SR      net (fanout=1)        0.575   switch_inv
    OLOGIC_X11Y3.CLK0    Tocksr      (-Th)    -0.320   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (1.466ns logic, 4.870ns route)
                                                       (23.1% logic, 76.9% route)

  Maximum Clock Path at Slow Process Corner: clk to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.557   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp744.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.967   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    OLOGIC_X11Y3.CLK0    net (fanout=1674)     2.404   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.766ns logic, 3.371ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dat_i       |    2.700(R)|      SLOW  |   -1.062(R)|      FAST  |clk_BUFGP         |   0.000|
switch      |    3.148(R)|      SLOW  |   -0.740(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   25.240|         |         |         |
---------------+---------+---------+---------+---------+

COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.638; Ideal Clock Offset To Actual Clock -373.119; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
dat_i             |    2.700(R)|      SLOW  |   -1.062(R)|      FAST  |  497.300| -248.938|      373.119|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.700|         -  |      -1.062|         -  |  497.300| -248.938|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 2.408; Ideal Clock Offset To Actual Clock -8.056; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
switch            |    3.148(R)|      SLOW  |   -0.740(R)|      SLOW  |   16.852|    0.740|        8.056|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.148|         -  |      -0.740|         -  |   16.852|    0.740|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 1197  Score: 4180071  (Setup/Max: 3931133, Hold: 248938)

Constraints cover 650374071306 paths, 0 nets, and 43940 connections

Design statistics:
   Minimum period:  25.240ns{1}   (Maximum frequency:  39.620MHz)
   Maximum path delay from/to any node:   4.824ns
   Minimum input required time before clock:   3.148ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 23 JAN 17:36:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 307 MB



