/* Autogenerated file */

#include "regs_st.h"

namespace Regs {
    
    const char* GetString(const StringDef* strings, uint32_t value)
    {
        while (strings->string)
        {
            if (value == strings->value)
                return strings->string;
            ++strings;
        }
        return "?";
    }

const char* GetString(MMU_BANK val)
{
	if (val==MMU_BANK::SIZE_128K) return "128K";
	if (val==MMU_BANK::SIZE_512K) return "512K";
	if (val==MMU_BANK::SIZE_2MB) return "2MB";
	if (val==MMU_BANK::SIZE_RESERVED) return "reserved";
	return "?";
}
const char* GetString(RESOLUTION val)
{
	if (val==RESOLUTION::LOW) return "ST-Low";
	if (val==RESOLUTION::MEDIUM) return "ST-Medium";
	if (val==RESOLUTION::HIGH) return "ST-High";
	return "?";
}
const char* GetString(SYNC_RATE val)
{
	if (val==SYNC_RATE::HZ_60) return "60Hz";
	if (val==SYNC_RATE::HZ_50) return "50Hz";
	return "?";
}
const char* GetString(SYNC_TYPE val)
{
	if (val==SYNC_TYPE::INTERNAL) return "Internal Sync";
	if (val==SYNC_TYPE::EXTERNAL) return "External Sync";
	return "?";
}
const char* GetString(TIMER_MODE_A val)
{
	if (val==TIMER_MODE_A::STOP) return "Stopped";
	if (val==TIMER_MODE_A::DELAY_4) return "Delay mode, divide by 4";
	if (val==TIMER_MODE_A::DELAY_10) return "Delay mode, divide by 10";
	if (val==TIMER_MODE_A::DELAY_16) return "Delay mode, divide by 16";
	if (val==TIMER_MODE_A::DELAY_50) return "Delay mode, divide by 50";
	if (val==TIMER_MODE_A::DELAY_64) return "Delay mode, divide by 64";
	if (val==TIMER_MODE_A::DELAY_100) return "Delay mode, divide by 100";
	if (val==TIMER_MODE_A::DELAY_200) return "Delay mode, divide by 200";
	if (val==TIMER_MODE_A::EVENT) return "Event count mode";
	if (val==TIMER_MODE_A::PULSE_4) return "Pulse extension mode, divide by 4";
	if (val==TIMER_MODE_A::PULSE_10) return "Pulse extension mode, divide by 10";
	if (val==TIMER_MODE_A::PULSE_16) return "Pulse extension mode, divide by 16";
	if (val==TIMER_MODE_A::PULSE_50) return "Pulse extension mode, divide by 50";
	if (val==TIMER_MODE_A::PULSE_64) return "Pulse extension mode, divide by 64";
	if (val==TIMER_MODE_A::PULSE_100) return "Pulse extension mode, divide by 100";
	if (val==TIMER_MODE_A::PULSE_200) return "Pulse extension mode, divide by 200";
	return "?";
}
const char* GetString(TIMER_MODE_B val)
{
	if (val==TIMER_MODE_B::STOP) return "Stopped";
	if (val==TIMER_MODE_B::DELAY_4) return "Delay mode, divide by 4";
	if (val==TIMER_MODE_B::DELAY_10) return "Delay mode, divide by 10";
	if (val==TIMER_MODE_B::DELAY_16) return "Delay mode, divide by 16";
	if (val==TIMER_MODE_B::DELAY_50) return "Delay mode, divide by 50";
	if (val==TIMER_MODE_B::DELAY_64) return "Delay mode, divide by 64";
	if (val==TIMER_MODE_B::DELAY_100) return "Delay mode, divide by 100";
	if (val==TIMER_MODE_B::DELAY_200) return "Delay mode, divide by 200";
	if (val==TIMER_MODE_B::EVENT) return "Event count mode (HBL events)";
	if (val==TIMER_MODE_B::PULSE_4) return "Pulse extension mode, divide by 4";
	if (val==TIMER_MODE_B::PULSE_10) return "Pulse extension mode, divide by 10";
	if (val==TIMER_MODE_B::PULSE_16) return "Pulse extension mode, divide by 16";
	if (val==TIMER_MODE_B::PULSE_50) return "Pulse extension mode, divide by 50";
	if (val==TIMER_MODE_B::PULSE_64) return "Pulse extension mode, divide by 64";
	if (val==TIMER_MODE_B::PULSE_100) return "Pulse extension mode, divide by 100";
	if (val==TIMER_MODE_B::PULSE_200) return "Pulse extension mode, divide by 200";
	return "?";
}
const char* GetString(TIMER_MODE_CD val)
{
	if (val==TIMER_MODE_CD::STOP) return "Stopped";
	if (val==TIMER_MODE_CD::DELAY_4) return "Delay mode, divide by 4";
	if (val==TIMER_MODE_CD::DELAY_10) return "Delay mode, divide by 10";
	if (val==TIMER_MODE_CD::DELAY_16) return "Delay mode, divide by 16";
	if (val==TIMER_MODE_CD::DELAY_50) return "Delay mode, divide by 50";
	if (val==TIMER_MODE_CD::DELAY_64) return "Delay mode, divide by 64";
	if (val==TIMER_MODE_CD::DELAY_100) return "Delay mode, divide by 100";
	if (val==TIMER_MODE_CD::DELAY_200) return "Delay mode, divide by 200";
	return "?";
}
const char* GetString(ENDINT val)
{
	if (val==ENDINT::AUTO) return "Automatic";
	if (val==ENDINT::SOFTWARE) return "Software";
	return "?";
}
const char* GetString(USARTLEN val)
{
	if (val==USARTLEN::LEN_8) return "8 Bits";
	if (val==USARTLEN::LEN_7) return "7 Bits";
	if (val==USARTLEN::LEN_6) return "6 Bits";
	if (val==USARTLEN::LEN_5) return "5 Bits";
	return "?";
}
const char* GetString(ENV_SHAPE val)
{
	if (val==ENV_SHAPE::ENV_0000) return "\\___";
	if (val==ENV_SHAPE::ENV_0001) return "\\___";
	if (val==ENV_SHAPE::ENV_0010) return "\\___";
	if (val==ENV_SHAPE::ENV_0011) return "\\___";
	if (val==ENV_SHAPE::ENV_0100) return "/|__";
	if (val==ENV_SHAPE::ENV_0101) return "/|__";
	if (val==ENV_SHAPE::ENV_0110) return "/|__";
	if (val==ENV_SHAPE::ENV_0111) return "/|__";
	if (val==ENV_SHAPE::ENV_1000) return "\\|\\|";
	if (val==ENV_SHAPE::ENV_1001) return "\\___";
	if (val==ENV_SHAPE::ENV_1010) return "\\/\\/";
	if (val==ENV_SHAPE::ENV_1011) return "\\|--";
	if (val==ENV_SHAPE::ENV_1100) return "/|/|";
	if (val==ENV_SHAPE::ENV_1101) return "/---";
	if (val==ENV_SHAPE::ENV_1110) return "/\\/\\";
	if (val==ENV_SHAPE::ENV_1111) return "/|__";
	return "?";
}
const char* GetString(BLT_HOP val)
{
	if (val==BLT_HOP::HOP_ONES) return "All Ones";
	if (val==BLT_HOP::HOP_HALFTONE) return "Halftone only";
	if (val==BLT_HOP::HOP_SOURCE) return "Source only";
	if (val==BLT_HOP::HOP_SOURCE_AND_HALFTONE) return "Source AND halftone";
	return "?";
}
const char* GetString(BLT_OP val)
{
	if (val==BLT_OP::ZERO) return "All zeros";
	if (val==BLT_OP::AND) return "Source AND destination";
	if (val==BLT_OP::AND_NOT) return "Source AND NOT destination";
	if (val==BLT_OP::SOURCE) return "Source";
	if (val==BLT_OP::NOT_AND) return "NOT source AND destination";
	if (val==BLT_OP::DEST) return "Destination";
	if (val==BLT_OP::XOR) return "Source XOR destination";
	if (val==BLT_OP::OR) return "Source OR destination";
	if (val==BLT_OP::NOT_AND_NOT) return "NOT source AND NOT destination";
	if (val==BLT_OP::NOT_XOR) return "NOT source XOR destination";
	if (val==BLT_OP::NOT_DEST) return "NOT destination";
	if (val==BLT_OP::OR_NOT_DEST) return "Source OR NOT destination";
	if (val==BLT_OP::NOT_SOURCE) return "NOT source";
	if (val==BLT_OP::NOT_SOURCE_OR) return "NOT source OR destination";
	if (val==BLT_OP::NOT_SOURCE_OR_NOT) return "NOT source OR NOT destination";
	if (val==BLT_OP::ONES) return "All ones";
	return "?";
}
const char* GetString(IS_STEREO val)
{
	if (val==IS_STEREO::MONO) return "Mono";
	if (val==IS_STEREO::STEREO) return "Stereo";
	return "?";
}
const char* GetString(DMA_FREQ val)
{
	if (val==DMA_FREQ::FREQ_6258) return "6258Hz (STE only)";
	if (val==DMA_FREQ::FREQ_12517) return "12517Hz";
	if (val==DMA_FREQ::FREQ_25033) return "25033Hz";
	if (val==DMA_FREQ::FREQ_50066) return "50066Hz";
	return "?";
}
const StringDef g_enumStringsMMU_BANK[] = {
	{ 0, "128K" },
	{ 1, "512K" },
	{ 2, "2MB" },
	{ 3, "reserved" },
	{ 0, nullptr }
};
const StringDef g_enumStringsRESOLUTION[] = {
	{ 0, "ST-Low" },
	{ 1, "ST-Medium" },
	{ 2, "ST-High" },
	{ 0, nullptr }
};
const StringDef g_enumStringsSYNC_RATE[] = {
	{ 0, "60Hz" },
	{ 1, "50Hz" },
	{ 0, nullptr }
};
const StringDef g_enumStringsSYNC_TYPE[] = {
	{ 0, "Internal Sync" },
	{ 1, "External Sync" },
	{ 0, nullptr }
};
const StringDef g_enumStringsTIMER_MODE_A[] = {
	{ 0, "Stopped" },
	{ 1, "Delay mode, divide by 4" },
	{ 2, "Delay mode, divide by 10" },
	{ 3, "Delay mode, divide by 16" },
	{ 4, "Delay mode, divide by 50" },
	{ 5, "Delay mode, divide by 64" },
	{ 6, "Delay mode, divide by 100" },
	{ 7, "Delay mode, divide by 200" },
	{ 8, "Event count mode" },
	{ 9, "Pulse extension mode, divide by 4" },
	{ 10, "Pulse extension mode, divide by 10" },
	{ 11, "Pulse extension mode, divide by 16" },
	{ 12, "Pulse extension mode, divide by 50" },
	{ 13, "Pulse extension mode, divide by 64" },
	{ 14, "Pulse extension mode, divide by 100" },
	{ 15, "Pulse extension mode, divide by 200" },
	{ 0, nullptr }
};
const StringDef g_enumStringsTIMER_MODE_B[] = {
	{ 0, "Stopped" },
	{ 1, "Delay mode, divide by 4" },
	{ 2, "Delay mode, divide by 10" },
	{ 3, "Delay mode, divide by 16" },
	{ 4, "Delay mode, divide by 50" },
	{ 5, "Delay mode, divide by 64" },
	{ 6, "Delay mode, divide by 100" },
	{ 7, "Delay mode, divide by 200" },
	{ 8, "Event count mode (HBL events)" },
	{ 9, "Pulse extension mode, divide by 4" },
	{ 10, "Pulse extension mode, divide by 10" },
	{ 11, "Pulse extension mode, divide by 16" },
	{ 12, "Pulse extension mode, divide by 50" },
	{ 13, "Pulse extension mode, divide by 64" },
	{ 14, "Pulse extension mode, divide by 100" },
	{ 15, "Pulse extension mode, divide by 200" },
	{ 0, nullptr }
};
const StringDef g_enumStringsTIMER_MODE_CD[] = {
	{ 0, "Stopped" },
	{ 1, "Delay mode, divide by 4" },
	{ 2, "Delay mode, divide by 10" },
	{ 3, "Delay mode, divide by 16" },
	{ 4, "Delay mode, divide by 50" },
	{ 5, "Delay mode, divide by 64" },
	{ 6, "Delay mode, divide by 100" },
	{ 7, "Delay mode, divide by 200" },
	{ 0, nullptr }
};
const StringDef g_enumStringsENDINT[] = {
	{ 0, "Automatic" },
	{ 1, "Software" },
	{ 0, nullptr }
};
const StringDef g_enumStringsUSARTLEN[] = {
	{ 0, "8 Bits" },
	{ 1, "7 Bits" },
	{ 2, "6 Bits" },
	{ 3, "5 Bits" },
	{ 0, nullptr }
};
const StringDef g_enumStringsENV_SHAPE[] = {
	{ 0, "\\___" },
	{ 1, "\\___" },
	{ 2, "\\___" },
	{ 3, "\\___" },
	{ 4, "/|__" },
	{ 5, "/|__" },
	{ 6, "/|__" },
	{ 7, "/|__" },
	{ 8, "\\|\\|" },
	{ 9, "\\___" },
	{ 10, "\\/\\/" },
	{ 11, "\\|--" },
	{ 12, "/|/|" },
	{ 13, "/---" },
	{ 14, "/\\/\\" },
	{ 15, "/|__" },
	{ 0, nullptr }
};
const StringDef g_enumStringsBLT_HOP[] = {
	{ 0, "All Ones" },
	{ 1, "Halftone only" },
	{ 2, "Source only" },
	{ 3, "Source AND halftone" },
	{ 0, nullptr }
};
const StringDef g_enumStringsBLT_OP[] = {
	{ 0, "All zeros" },
	{ 1, "Source AND destination" },
	{ 2, "Source AND NOT destination" },
	{ 3, "Source" },
	{ 4, "NOT source AND destination" },
	{ 5, "Destination" },
	{ 6, "Source XOR destination" },
	{ 7, "Source OR destination" },
	{ 8, "NOT source AND NOT destination" },
	{ 9, "NOT source XOR destination" },
	{ 10, "NOT destination" },
	{ 11, "Source OR NOT destination" },
	{ 12, "NOT source" },
	{ 13, "NOT source OR destination" },
	{ 14, "NOT source OR NOT destination" },
	{ 15, "All ones" },
	{ 0, nullptr }
};
const StringDef g_enumStringsIS_STEREO[] = {
	{ 0, "Mono" },
	{ 1, "Stereo" },
	{ 0, nullptr }
};
const StringDef g_enumStringsDMA_FREQ[] = {
	{ 0, "6258Hz (STE only)" },
	{ 1, "12517Hz" },
	{ 2, "25033Hz" },
	{ 3, "50066Hz" },
	{ 0, nullptr }
};
const FieldDef g_fieldDef_MMU_CONFIG_BANK1 = { Regs::MMU_CONFIG, Regs::MMU_CONFIG_BANK1_MASK, 1, Regs::MMU_CONFIG_BANK1_SHIFT, "BANK1", g_enumStringsMMU_BANK, "Size of memory bank 1" };
const FieldDef g_fieldDef_MMU_CONFIG_BANK0 = { Regs::MMU_CONFIG, Regs::MMU_CONFIG_BANK0_MASK, 1, Regs::MMU_CONFIG_BANK0_SHIFT, "BANK0", g_enumStringsMMU_BANK, "Size of memory bank 0" };
const FieldDef g_fieldDef_VID_BASE_HIGH_ALL = { Regs::VID_BASE_HIGH, Regs::VID_BASE_HIGH_ALL_MASK, 1, Regs::VID_BASE_HIGH_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_VID_BASE_MID_ALL = { Regs::VID_BASE_MID, Regs::VID_BASE_MID_ALL_MASK, 1, Regs::VID_BASE_MID_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_VID_BASE_LOW_STE_ALL = { Regs::VID_BASE_LOW_STE, Regs::VID_BASE_LOW_STE_ALL_MASK, 1, Regs::VID_BASE_LOW_STE_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_VID_SCANLINE_OFFSET_STE_ALL = { Regs::VID_SCANLINE_OFFSET_STE, Regs::VID_SCANLINE_OFFSET_STE_ALL_MASK, 1, Regs::VID_SCANLINE_OFFSET_STE_ALL_SHIFT, "ALL", nullptr, "Offset in words" };
const FieldDef g_fieldDef_VID_HORIZ_SCROLL_STE_PIXELS = { Regs::VID_HORIZ_SCROLL_STE, Regs::VID_HORIZ_SCROLL_STE_PIXELS_MASK, 1, Regs::VID_HORIZ_SCROLL_STE_PIXELS_SHIFT, "PIXELS", nullptr, "Pixel shift amount (0-15)" };
const FieldDef g_fieldDef_VID_SYNC_MODE_TYPE = { Regs::VID_SYNC_MODE, Regs::VID_SYNC_MODE_TYPE_MASK, 1, Regs::VID_SYNC_MODE_TYPE_SHIFT, "TYPE", g_enumStringsSYNC_TYPE, "internal/external" };
const FieldDef g_fieldDef_VID_SYNC_MODE_RATE = { Regs::VID_SYNC_MODE, Regs::VID_SYNC_MODE_RATE_MASK, 1, Regs::VID_SYNC_MODE_RATE_SHIFT, "RATE", g_enumStringsSYNC_RATE, "0 - 60hz, 1 - 50hz" };
const FieldDef g_fieldDef_VID_PAL_0_BLUE_ST = { Regs::VID_PAL_0, Regs::VID_PAL_0_BLUE_ST_MASK, 2, Regs::VID_PAL_0_BLUE_ST_SHIFT, "BLUE_ST", nullptr, "Blue" };
const FieldDef g_fieldDef_VID_PAL_0_BLUE_STE = { Regs::VID_PAL_0, Regs::VID_PAL_0_BLUE_STE_MASK, 2, Regs::VID_PAL_0_BLUE_STE_SHIFT, "BLUE_STE", nullptr, "Blue" };
const FieldDef g_fieldDef_VID_PAL_0_GREEN_ST = { Regs::VID_PAL_0, Regs::VID_PAL_0_GREEN_ST_MASK, 2, Regs::VID_PAL_0_GREEN_ST_SHIFT, "GREEN_ST", nullptr, "Green" };
const FieldDef g_fieldDef_VID_PAL_0_GREEN_STE = { Regs::VID_PAL_0, Regs::VID_PAL_0_GREEN_STE_MASK, 2, Regs::VID_PAL_0_GREEN_STE_SHIFT, "GREEN_STE", nullptr, "Green" };
const FieldDef g_fieldDef_VID_PAL_0_RED_ST = { Regs::VID_PAL_0, Regs::VID_PAL_0_RED_ST_MASK, 2, Regs::VID_PAL_0_RED_ST_SHIFT, "RED_ST", nullptr, "Red" };
const FieldDef g_fieldDef_VID_PAL_0_RED_STE = { Regs::VID_PAL_0, Regs::VID_PAL_0_RED_STE_MASK, 2, Regs::VID_PAL_0_RED_STE_SHIFT, "RED_STE", nullptr, "Red" };
const FieldDef g_fieldDef_VID_SHIFTER_RES_RES = { Regs::VID_SHIFTER_RES, Regs::VID_SHIFTER_RES_RES_MASK, 1, Regs::VID_SHIFTER_RES_RES_SHIFT, "RES", g_enumStringsRESOLUTION, "ST/STE Resolution (Low/Medium/High)" };
const FieldDef g_fieldDef_FDC_ACCESS_ALL = { Regs::FDC_ACCESS, Regs::FDC_ACCESS_ALL_MASK, 2, Regs::FDC_ACCESS_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_FDC_STATUS_ERROR = { Regs::FDC_STATUS, Regs::FDC_STATUS_ERROR_MASK, 2, Regs::FDC_STATUS_ERROR_SHIFT, "ERROR", nullptr, "Error status" };
const FieldDef g_fieldDef_FDC_STATUS_SECT_CNT = { Regs::FDC_STATUS, Regs::FDC_STATUS_SECT_CNT_MASK, 2, Regs::FDC_STATUS_SECT_CNT_SHIFT, "SECT_CNT", nullptr, "0 - sector count null,1 - not null" };
const FieldDef g_fieldDef_FDC_STATUS_DATA_REQ = { Regs::FDC_STATUS, Regs::FDC_STATUS_DATA_REQ_MASK, 2, Regs::FDC_STATUS_DATA_REQ_SHIFT, "DATA_REQ", nullptr, "FDC DATA REQUEST condition" };
const FieldDef g_fieldDef_FDC_DMA_BASE_HIGH_ALL = { Regs::FDC_DMA_BASE_HIGH, Regs::FDC_DMA_BASE_HIGH_ALL_MASK, 1, Regs::FDC_DMA_BASE_HIGH_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_FDC_DMA_BASE_MID_ALL = { Regs::FDC_DMA_BASE_MID, Regs::FDC_DMA_BASE_MID_ALL_MASK, 1, Regs::FDC_DMA_BASE_MID_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_FDC_DMA_BASE_LOW_ALL = { Regs::FDC_DMA_BASE_LOW, Regs::FDC_DMA_BASE_LOW_ALL_MASK, 1, Regs::FDC_DMA_BASE_LOW_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_GPIP_ALL = { Regs::MFP_GPIP, Regs::MFP_GPIP_ALL_MASK, 1, Regs::MFP_GPIP_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_CENT_BUSY = { Regs::MFP_AER, Regs::MFP_AER_CENT_BUSY_MASK, 1, Regs::MFP_AER_CENT_BUSY_SHIFT, "CENT_BUSY", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_RS232_DCD = { Regs::MFP_AER, Regs::MFP_AER_RS232_DCD_MASK, 1, Regs::MFP_AER_RS232_DCD_SHIFT, "RS232_DCD", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_RS232_CTS = { Regs::MFP_AER, Regs::MFP_AER_RS232_CTS_MASK, 1, Regs::MFP_AER_RS232_CTS_SHIFT, "RS232_CTS", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_KBD_MIDI = { Regs::MFP_AER, Regs::MFP_AER_KBD_MIDI_MASK, 1, Regs::MFP_AER_KBD_MIDI_SHIFT, "KBD_MIDI", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_FDC_HDC = { Regs::MFP_AER, Regs::MFP_AER_FDC_HDC_MASK, 1, Regs::MFP_AER_FDC_HDC_SHIFT, "FDC_HDC", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_RS232_RING = { Regs::MFP_AER, Regs::MFP_AER_RS232_RING_MASK, 1, Regs::MFP_AER_RS232_RING_SHIFT, "RS232_RING", nullptr, "" };
const FieldDef g_fieldDef_MFP_AER_MONO = { Regs::MFP_AER, Regs::MFP_AER_MONO_MASK, 1, Regs::MFP_AER_MONO_SHIFT, "MONO", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_CENT_BUSY = { Regs::MFP_DDR, Regs::MFP_DDR_CENT_BUSY_MASK, 1, Regs::MFP_DDR_CENT_BUSY_SHIFT, "CENT_BUSY", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_RS232_DCD = { Regs::MFP_DDR, Regs::MFP_DDR_RS232_DCD_MASK, 1, Regs::MFP_DDR_RS232_DCD_SHIFT, "RS232_DCD", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_RS232_CTS = { Regs::MFP_DDR, Regs::MFP_DDR_RS232_CTS_MASK, 1, Regs::MFP_DDR_RS232_CTS_SHIFT, "RS232_CTS", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_KBD_MIDI = { Regs::MFP_DDR, Regs::MFP_DDR_KBD_MIDI_MASK, 1, Regs::MFP_DDR_KBD_MIDI_SHIFT, "KBD_MIDI", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_FDC_HDC = { Regs::MFP_DDR, Regs::MFP_DDR_FDC_HDC_MASK, 1, Regs::MFP_DDR_FDC_HDC_SHIFT, "FDC_HDC", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_RS232_RING = { Regs::MFP_DDR, Regs::MFP_DDR_RS232_RING_MASK, 1, Regs::MFP_DDR_RS232_RING_SHIFT, "RS232_RING", nullptr, "" };
const FieldDef g_fieldDef_MFP_DDR_MONO = { Regs::MFP_DDR, Regs::MFP_DDR_MONO_MASK, 1, Regs::MFP_DDR_MONO_SHIFT, "MONO", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_TIMER_B = { Regs::MFP_IERA, Regs::MFP_IERA_TIMER_B_MASK, 1, Regs::MFP_IERA_TIMER_B_SHIFT, "TIMER_B", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_SEND_ERR = { Regs::MFP_IERA, Regs::MFP_IERA_SEND_ERR_MASK, 1, Regs::MFP_IERA_SEND_ERR_SHIFT, "SEND_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_SEND_EMPTY = { Regs::MFP_IERA, Regs::MFP_IERA_SEND_EMPTY_MASK, 1, Regs::MFP_IERA_SEND_EMPTY_SHIFT, "SEND_EMPTY", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_REC_ERR = { Regs::MFP_IERA, Regs::MFP_IERA_REC_ERR_MASK, 1, Regs::MFP_IERA_REC_ERR_SHIFT, "REC_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_REC_FULL = { Regs::MFP_IERA, Regs::MFP_IERA_REC_FULL_MASK, 1, Regs::MFP_IERA_REC_FULL_SHIFT, "REC_FULL", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_TIMER_A = { Regs::MFP_IERA, Regs::MFP_IERA_TIMER_A_MASK, 1, Regs::MFP_IERA_TIMER_A_SHIFT, "TIMER_A", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_RS232_RING = { Regs::MFP_IERA, Regs::MFP_IERA_RS232_RING_MASK, 1, Regs::MFP_IERA_RS232_RING_SHIFT, "RS232_RING", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERA_MONO_DETECT = { Regs::MFP_IERA, Regs::MFP_IERA_MONO_DETECT_MASK, 1, Regs::MFP_IERA_MONO_DETECT_SHIFT, "MONO_DETECT", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_RS232_DTD = { Regs::MFP_IERB, Regs::MFP_IERB_RS232_DTD_MASK, 1, Regs::MFP_IERB_RS232_DTD_SHIFT, "RS232_DTD", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_CENT_BUSY = { Regs::MFP_IERB, Regs::MFP_IERB_CENT_BUSY_MASK, 1, Regs::MFP_IERB_CENT_BUSY_SHIFT, "CENT_BUSY", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_RS232_CTS = { Regs::MFP_IERB, Regs::MFP_IERB_RS232_CTS_MASK, 1, Regs::MFP_IERB_RS232_CTS_SHIFT, "RS232_CTS", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_BLITTER = { Regs::MFP_IERB, Regs::MFP_IERB_BLITTER_MASK, 1, Regs::MFP_IERB_BLITTER_SHIFT, "BLITTER", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_TIMER_D = { Regs::MFP_IERB, Regs::MFP_IERB_TIMER_D_MASK, 1, Regs::MFP_IERB_TIMER_D_SHIFT, "TIMER_D", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_TIMER_C = { Regs::MFP_IERB, Regs::MFP_IERB_TIMER_C_MASK, 1, Regs::MFP_IERB_TIMER_C_SHIFT, "TIMER_C", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_IKBD_MIDI = { Regs::MFP_IERB, Regs::MFP_IERB_IKBD_MIDI_MASK, 1, Regs::MFP_IERB_IKBD_MIDI_SHIFT, "IKBD_MIDI", nullptr, "" };
const FieldDef g_fieldDef_MFP_IERB_FDC_HDC = { Regs::MFP_IERB, Regs::MFP_IERB_FDC_HDC_MASK, 1, Regs::MFP_IERB_FDC_HDC_SHIFT, "FDC_HDC", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_TIMER_B = { Regs::MFP_IPRA, Regs::MFP_IPRA_TIMER_B_MASK, 1, Regs::MFP_IPRA_TIMER_B_SHIFT, "TIMER_B", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_SEND_ERR = { Regs::MFP_IPRA, Regs::MFP_IPRA_SEND_ERR_MASK, 1, Regs::MFP_IPRA_SEND_ERR_SHIFT, "SEND_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_SEND_EMPTY = { Regs::MFP_IPRA, Regs::MFP_IPRA_SEND_EMPTY_MASK, 1, Regs::MFP_IPRA_SEND_EMPTY_SHIFT, "SEND_EMPTY", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_REC_ERR = { Regs::MFP_IPRA, Regs::MFP_IPRA_REC_ERR_MASK, 1, Regs::MFP_IPRA_REC_ERR_SHIFT, "REC_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_REC_FULL = { Regs::MFP_IPRA, Regs::MFP_IPRA_REC_FULL_MASK, 1, Regs::MFP_IPRA_REC_FULL_SHIFT, "REC_FULL", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_TIMER_A = { Regs::MFP_IPRA, Regs::MFP_IPRA_TIMER_A_MASK, 1, Regs::MFP_IPRA_TIMER_A_SHIFT, "TIMER_A", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_RS232_RING = { Regs::MFP_IPRA, Regs::MFP_IPRA_RS232_RING_MASK, 1, Regs::MFP_IPRA_RS232_RING_SHIFT, "RS232_RING", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRA_MONO_DETECT = { Regs::MFP_IPRA, Regs::MFP_IPRA_MONO_DETECT_MASK, 1, Regs::MFP_IPRA_MONO_DETECT_SHIFT, "MONO_DETECT", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_RS232_DTD = { Regs::MFP_IPRB, Regs::MFP_IPRB_RS232_DTD_MASK, 1, Regs::MFP_IPRB_RS232_DTD_SHIFT, "RS232_DTD", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_CENT_BUSY = { Regs::MFP_IPRB, Regs::MFP_IPRB_CENT_BUSY_MASK, 1, Regs::MFP_IPRB_CENT_BUSY_SHIFT, "CENT_BUSY", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_RS232_CTS = { Regs::MFP_IPRB, Regs::MFP_IPRB_RS232_CTS_MASK, 1, Regs::MFP_IPRB_RS232_CTS_SHIFT, "RS232_CTS", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_BLITTER = { Regs::MFP_IPRB, Regs::MFP_IPRB_BLITTER_MASK, 1, Regs::MFP_IPRB_BLITTER_SHIFT, "BLITTER", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_TIMER_D = { Regs::MFP_IPRB, Regs::MFP_IPRB_TIMER_D_MASK, 1, Regs::MFP_IPRB_TIMER_D_SHIFT, "TIMER_D", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_TIMER_C = { Regs::MFP_IPRB, Regs::MFP_IPRB_TIMER_C_MASK, 1, Regs::MFP_IPRB_TIMER_C_SHIFT, "TIMER_C", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_IKBD_MIDI = { Regs::MFP_IPRB, Regs::MFP_IPRB_IKBD_MIDI_MASK, 1, Regs::MFP_IPRB_IKBD_MIDI_SHIFT, "IKBD_MIDI", nullptr, "" };
const FieldDef g_fieldDef_MFP_IPRB_FDC_HDC = { Regs::MFP_IPRB, Regs::MFP_IPRB_FDC_HDC_MASK, 1, Regs::MFP_IPRB_FDC_HDC_SHIFT, "FDC_HDC", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_TIMER_B = { Regs::MFP_ISRA, Regs::MFP_ISRA_TIMER_B_MASK, 1, Regs::MFP_ISRA_TIMER_B_SHIFT, "TIMER_B", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_SEND_ERR = { Regs::MFP_ISRA, Regs::MFP_ISRA_SEND_ERR_MASK, 1, Regs::MFP_ISRA_SEND_ERR_SHIFT, "SEND_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_SEND_EMPTY = { Regs::MFP_ISRA, Regs::MFP_ISRA_SEND_EMPTY_MASK, 1, Regs::MFP_ISRA_SEND_EMPTY_SHIFT, "SEND_EMPTY", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_REC_ERR = { Regs::MFP_ISRA, Regs::MFP_ISRA_REC_ERR_MASK, 1, Regs::MFP_ISRA_REC_ERR_SHIFT, "REC_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_REC_FULL = { Regs::MFP_ISRA, Regs::MFP_ISRA_REC_FULL_MASK, 1, Regs::MFP_ISRA_REC_FULL_SHIFT, "REC_FULL", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_TIMER_A = { Regs::MFP_ISRA, Regs::MFP_ISRA_TIMER_A_MASK, 1, Regs::MFP_ISRA_TIMER_A_SHIFT, "TIMER_A", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_RS232_RING = { Regs::MFP_ISRA, Regs::MFP_ISRA_RS232_RING_MASK, 1, Regs::MFP_ISRA_RS232_RING_SHIFT, "RS232_RING", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRA_MONO_DETECT = { Regs::MFP_ISRA, Regs::MFP_ISRA_MONO_DETECT_MASK, 1, Regs::MFP_ISRA_MONO_DETECT_SHIFT, "MONO_DETECT", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_RS232_DTD = { Regs::MFP_ISRB, Regs::MFP_ISRB_RS232_DTD_MASK, 1, Regs::MFP_ISRB_RS232_DTD_SHIFT, "RS232_DTD", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_CENT_BUSY = { Regs::MFP_ISRB, Regs::MFP_ISRB_CENT_BUSY_MASK, 1, Regs::MFP_ISRB_CENT_BUSY_SHIFT, "CENT_BUSY", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_RS232_CTS = { Regs::MFP_ISRB, Regs::MFP_ISRB_RS232_CTS_MASK, 1, Regs::MFP_ISRB_RS232_CTS_SHIFT, "RS232_CTS", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_BLITTER = { Regs::MFP_ISRB, Regs::MFP_ISRB_BLITTER_MASK, 1, Regs::MFP_ISRB_BLITTER_SHIFT, "BLITTER", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_TIMER_D = { Regs::MFP_ISRB, Regs::MFP_ISRB_TIMER_D_MASK, 1, Regs::MFP_ISRB_TIMER_D_SHIFT, "TIMER_D", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_TIMER_C = { Regs::MFP_ISRB, Regs::MFP_ISRB_TIMER_C_MASK, 1, Regs::MFP_ISRB_TIMER_C_SHIFT, "TIMER_C", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_IKBD_MIDI = { Regs::MFP_ISRB, Regs::MFP_ISRB_IKBD_MIDI_MASK, 1, Regs::MFP_ISRB_IKBD_MIDI_SHIFT, "IKBD_MIDI", nullptr, "" };
const FieldDef g_fieldDef_MFP_ISRB_FDC_HDC = { Regs::MFP_ISRB, Regs::MFP_ISRB_FDC_HDC_MASK, 1, Regs::MFP_ISRB_FDC_HDC_SHIFT, "FDC_HDC", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_TIMER_B = { Regs::MFP_IMRA, Regs::MFP_IMRA_TIMER_B_MASK, 1, Regs::MFP_IMRA_TIMER_B_SHIFT, "TIMER_B", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_SEND_ERR = { Regs::MFP_IMRA, Regs::MFP_IMRA_SEND_ERR_MASK, 1, Regs::MFP_IMRA_SEND_ERR_SHIFT, "SEND_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_SEND_EMPTY = { Regs::MFP_IMRA, Regs::MFP_IMRA_SEND_EMPTY_MASK, 1, Regs::MFP_IMRA_SEND_EMPTY_SHIFT, "SEND_EMPTY", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_REC_ERR = { Regs::MFP_IMRA, Regs::MFP_IMRA_REC_ERR_MASK, 1, Regs::MFP_IMRA_REC_ERR_SHIFT, "REC_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_REC_FULL = { Regs::MFP_IMRA, Regs::MFP_IMRA_REC_FULL_MASK, 1, Regs::MFP_IMRA_REC_FULL_SHIFT, "REC_FULL", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_TIMER_A = { Regs::MFP_IMRA, Regs::MFP_IMRA_TIMER_A_MASK, 1, Regs::MFP_IMRA_TIMER_A_SHIFT, "TIMER_A", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_RS232_RING = { Regs::MFP_IMRA, Regs::MFP_IMRA_RS232_RING_MASK, 1, Regs::MFP_IMRA_RS232_RING_SHIFT, "RS232_RING", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRA_MONO_DETECT = { Regs::MFP_IMRA, Regs::MFP_IMRA_MONO_DETECT_MASK, 1, Regs::MFP_IMRA_MONO_DETECT_SHIFT, "MONO_DETECT", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_RS232_DTD = { Regs::MFP_IMRB, Regs::MFP_IMRB_RS232_DTD_MASK, 1, Regs::MFP_IMRB_RS232_DTD_SHIFT, "RS232_DTD", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_CENT_BUSY = { Regs::MFP_IMRB, Regs::MFP_IMRB_CENT_BUSY_MASK, 1, Regs::MFP_IMRB_CENT_BUSY_SHIFT, "CENT_BUSY", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_RS232_CTS = { Regs::MFP_IMRB, Regs::MFP_IMRB_RS232_CTS_MASK, 1, Regs::MFP_IMRB_RS232_CTS_SHIFT, "RS232_CTS", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_BLITTER = { Regs::MFP_IMRB, Regs::MFP_IMRB_BLITTER_MASK, 1, Regs::MFP_IMRB_BLITTER_SHIFT, "BLITTER", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_TIMER_D = { Regs::MFP_IMRB, Regs::MFP_IMRB_TIMER_D_MASK, 1, Regs::MFP_IMRB_TIMER_D_SHIFT, "TIMER_D", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_TIMER_C = { Regs::MFP_IMRB, Regs::MFP_IMRB_TIMER_C_MASK, 1, Regs::MFP_IMRB_TIMER_C_SHIFT, "TIMER_C", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_IKBD_MIDI = { Regs::MFP_IMRB, Regs::MFP_IMRB_IKBD_MIDI_MASK, 1, Regs::MFP_IMRB_IKBD_MIDI_SHIFT, "IKBD_MIDI", nullptr, "" };
const FieldDef g_fieldDef_MFP_IMRB_FDC_HDC = { Regs::MFP_IMRB, Regs::MFP_IMRB_FDC_HDC_MASK, 1, Regs::MFP_IMRB_FDC_HDC_SHIFT, "FDC_HDC", nullptr, "" };
const FieldDef g_fieldDef_MFP_VR_ENDINT = { Regs::MFP_VR, Regs::MFP_VR_ENDINT_MASK, 1, Regs::MFP_VR_ENDINT_SHIFT, "ENDINT", g_enumStringsENDINT, "Software End Interrupt" };
const FieldDef g_fieldDef_MFP_VR_VEC_BASE_OFFSET = { Regs::MFP_VR, Regs::MFP_VR_VEC_BASE_OFFSET_MASK, 1, Regs::MFP_VR_VEC_BASE_OFFSET_SHIFT, "VEC_BASE_OFFSET", nullptr, "Vector Base OFFset" };
const FieldDef g_fieldDef_MFP_TACR_MODE_TIMER_A = { Regs::MFP_TACR, Regs::MFP_TACR_MODE_TIMER_A_MASK, 1, Regs::MFP_TACR_MODE_TIMER_A_SHIFT, "MODE_TIMER_A", g_enumStringsTIMER_MODE_A, "Timer A Mode" };
const FieldDef g_fieldDef_MFP_TBCR_MODE_TIMER_B = { Regs::MFP_TBCR, Regs::MFP_TBCR_MODE_TIMER_B_MASK, 1, Regs::MFP_TBCR_MODE_TIMER_B_SHIFT, "MODE_TIMER_B", g_enumStringsTIMER_MODE_B, "Timer B Mode" };
const FieldDef g_fieldDef_MFP_TCDCR_MODE_TIMER_D = { Regs::MFP_TCDCR, Regs::MFP_TCDCR_MODE_TIMER_D_MASK, 1, Regs::MFP_TCDCR_MODE_TIMER_D_SHIFT, "MODE_TIMER_D", g_enumStringsTIMER_MODE_CD, "Timer D Mode" };
const FieldDef g_fieldDef_MFP_TCDCR_MODE_TIMER_C = { Regs::MFP_TCDCR, Regs::MFP_TCDCR_MODE_TIMER_C_MASK, 1, Regs::MFP_TCDCR_MODE_TIMER_C_SHIFT, "MODE_TIMER_C", g_enumStringsTIMER_MODE_CD, "Timer C Mode" };
const FieldDef g_fieldDef_MFP_TADR_ALL = { Regs::MFP_TADR, Regs::MFP_TADR_ALL_MASK, 1, Regs::MFP_TADR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_TBDR_ALL = { Regs::MFP_TBDR, Regs::MFP_TBDR_ALL_MASK, 1, Regs::MFP_TBDR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_TCDR_ALL = { Regs::MFP_TCDR, Regs::MFP_TCDR_ALL_MASK, 1, Regs::MFP_TCDR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_TDDR_ALL = { Regs::MFP_TDDR, Regs::MFP_TDDR_ALL_MASK, 1, Regs::MFP_TDDR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_SCR_ALL = { Regs::MFP_SCR, Regs::MFP_SCR_ALL_MASK, 1, Regs::MFP_SCR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_MFP_UCR_PARITY_EVEN = { Regs::MFP_UCR, Regs::MFP_UCR_PARITY_EVEN_MASK, 1, Regs::MFP_UCR_PARITY_EVEN_SHIFT, "PARITY_EVEN", nullptr, "" };
const FieldDef g_fieldDef_MFP_UCR_PARITY_IGNORE = { Regs::MFP_UCR, Regs::MFP_UCR_PARITY_IGNORE_MASK, 1, Regs::MFP_UCR_PARITY_IGNORE_SHIFT, "PARITY_IGNORE", nullptr, "" };
const FieldDef g_fieldDef_MFP_UCR_FORMAT = { Regs::MFP_UCR, Regs::MFP_UCR_FORMAT_MASK, 1, Regs::MFP_UCR_FORMAT_SHIFT, "FORMAT", nullptr, "Start/Stop/Synchronous" };
const FieldDef g_fieldDef_MFP_UCR_WORD_LEN = { Regs::MFP_UCR, Regs::MFP_UCR_WORD_LEN_MASK, 1, Regs::MFP_UCR_WORD_LEN_SHIFT, "WORD_LEN", g_enumStringsUSARTLEN, "Word Length" };
const FieldDef g_fieldDef_MFP_UCR_CLOCK_DIV = { Regs::MFP_UCR, Regs::MFP_UCR_CLOCK_DIV_MASK, 1, Regs::MFP_UCR_CLOCK_DIV_SHIFT, "CLOCK_DIV", nullptr, "Divide by 16" };
const FieldDef g_fieldDef_MFP_RSR_REC_ENABLE = { Regs::MFP_RSR, Regs::MFP_RSR_REC_ENABLE_MASK, 1, Regs::MFP_RSR_REC_ENABLE_SHIFT, "REC_ENABLE", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_STRIP = { Regs::MFP_RSR, Regs::MFP_RSR_STRIP_MASK, 1, Regs::MFP_RSR_STRIP_SHIFT, "STRIP", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_MATCH = { Regs::MFP_RSR, Regs::MFP_RSR_MATCH_MASK, 1, Regs::MFP_RSR_MATCH_SHIFT, "MATCH", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_FOUND = { Regs::MFP_RSR, Regs::MFP_RSR_FOUND_MASK, 1, Regs::MFP_RSR_FOUND_SHIFT, "FOUND", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_FRAME_ERR = { Regs::MFP_RSR, Regs::MFP_RSR_FRAME_ERR_MASK, 1, Regs::MFP_RSR_FRAME_ERR_SHIFT, "FRAME_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_PARITY_ERR = { Regs::MFP_RSR, Regs::MFP_RSR_PARITY_ERR_MASK, 1, Regs::MFP_RSR_PARITY_ERR_SHIFT, "PARITY_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_OVERRUN_ERR = { Regs::MFP_RSR, Regs::MFP_RSR_OVERRUN_ERR_MASK, 1, Regs::MFP_RSR_OVERRUN_ERR_SHIFT, "OVERRUN_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_RSR_BUFFER_FULL = { Regs::MFP_RSR, Regs::MFP_RSR_BUFFER_FULL_MASK, 1, Regs::MFP_RSR_BUFFER_FULL_SHIFT, "BUFFER_FULL", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_TRANS_ENABLE = { Regs::MFP_TSR, Regs::MFP_TSR_TRANS_ENABLE_MASK, 1, Regs::MFP_TSR_TRANS_ENABLE_SHIFT, "TRANS_ENABLE", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_LOW = { Regs::MFP_TSR, Regs::MFP_TSR_LOW_MASK, 1, Regs::MFP_TSR_LOW_SHIFT, "LOW", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_HIGH = { Regs::MFP_TSR, Regs::MFP_TSR_HIGH_MASK, 1, Regs::MFP_TSR_HIGH_SHIFT, "HIGH", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_BREAK = { Regs::MFP_TSR, Regs::MFP_TSR_BREAK_MASK, 1, Regs::MFP_TSR_BREAK_SHIFT, "BREAK", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_EOT = { Regs::MFP_TSR, Regs::MFP_TSR_EOT_MASK, 1, Regs::MFP_TSR_EOT_SHIFT, "EOT", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_AUTO_TURN = { Regs::MFP_TSR, Regs::MFP_TSR_AUTO_TURN_MASK, 1, Regs::MFP_TSR_AUTO_TURN_SHIFT, "AUTO_TURN", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_UNDERRUN_ERR = { Regs::MFP_TSR, Regs::MFP_TSR_UNDERRUN_ERR_MASK, 1, Regs::MFP_TSR_UNDERRUN_ERR_SHIFT, "UNDERRUN_ERR", nullptr, "" };
const FieldDef g_fieldDef_MFP_TSR_BUFFER_EMPTY = { Regs::MFP_TSR, Regs::MFP_TSR_BUFFER_EMPTY_MASK, 1, Regs::MFP_TSR_BUFFER_EMPTY_SHIFT, "BUFFER_EMPTY", nullptr, "" };
const FieldDef g_fieldDef_MFP_UDR_ALL = { Regs::MFP_UDR, Regs::MFP_UDR_ALL_MASK, 1, Regs::MFP_UDR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_TONE_A_OFF = { Regs::YM_MIXER, Regs::YM_MIXER_TONE_A_OFF_MASK, 1, Regs::YM_MIXER_TONE_A_OFF_SHIFT, "TONE_A_OFF", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_TONE_B_OFF = { Regs::YM_MIXER, Regs::YM_MIXER_TONE_B_OFF_MASK, 1, Regs::YM_MIXER_TONE_B_OFF_SHIFT, "TONE_B_OFF", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_TONE_C_OFF = { Regs::YM_MIXER, Regs::YM_MIXER_TONE_C_OFF_MASK, 1, Regs::YM_MIXER_TONE_C_OFF_SHIFT, "TONE_C_OFF", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_NOISE_A_OFF = { Regs::YM_MIXER, Regs::YM_MIXER_NOISE_A_OFF_MASK, 1, Regs::YM_MIXER_NOISE_A_OFF_SHIFT, "NOISE_A_OFF", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_NOISE_B_OFF = { Regs::YM_MIXER, Regs::YM_MIXER_NOISE_B_OFF_MASK, 1, Regs::YM_MIXER_NOISE_B_OFF_SHIFT, "NOISE_B_OFF", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_NOISE_C_OFF = { Regs::YM_MIXER, Regs::YM_MIXER_NOISE_C_OFF_MASK, 1, Regs::YM_MIXER_NOISE_C_OFF_SHIFT, "NOISE_C_OFF", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_PORT_A_OUT = { Regs::YM_MIXER, Regs::YM_MIXER_PORT_A_OUT_MASK, 1, Regs::YM_MIXER_PORT_A_OUT_SHIFT, "PORT_A_OUT", nullptr, "" };
const FieldDef g_fieldDef_YM_MIXER_PORT_B_OUT = { Regs::YM_MIXER, Regs::YM_MIXER_PORT_B_OUT_MASK, 1, Regs::YM_MIXER_PORT_B_OUT_SHIFT, "PORT_B_OUT", nullptr, "" };
const FieldDef g_fieldDef_YM_VOLUME_A_VOL = { Regs::YM_VOLUME_A, Regs::YM_VOLUME_A_VOL_MASK, 1, Regs::YM_VOLUME_A_VOL_SHIFT, "VOL", nullptr, "" };
const FieldDef g_fieldDef_YM_VOLUME_A_ENVELOPE = { Regs::YM_VOLUME_A, Regs::YM_VOLUME_A_ENVELOPE_MASK, 1, Regs::YM_VOLUME_A_ENVELOPE_SHIFT, "ENVELOPE", nullptr, "" };
const FieldDef g_fieldDef_YM_VOLUME_B_VOL = { Regs::YM_VOLUME_B, Regs::YM_VOLUME_B_VOL_MASK, 1, Regs::YM_VOLUME_B_VOL_SHIFT, "VOL", nullptr, "" };
const FieldDef g_fieldDef_YM_VOLUME_B_ENVELOPE = { Regs::YM_VOLUME_B, Regs::YM_VOLUME_B_ENVELOPE_MASK, 1, Regs::YM_VOLUME_B_ENVELOPE_SHIFT, "ENVELOPE", nullptr, "" };
const FieldDef g_fieldDef_YM_VOLUME_C_VOL = { Regs::YM_VOLUME_C, Regs::YM_VOLUME_C_VOL_MASK, 1, Regs::YM_VOLUME_C_VOL_SHIFT, "VOL", nullptr, "" };
const FieldDef g_fieldDef_YM_VOLUME_C_ENVELOPE = { Regs::YM_VOLUME_C, Regs::YM_VOLUME_C_ENVELOPE_MASK, 1, Regs::YM_VOLUME_C_ENVELOPE_SHIFT, "ENVELOPE", nullptr, "" };
const FieldDef g_fieldDef_YM_PERIOD_ENV_SHAPE_SHAPE = { Regs::YM_PERIOD_ENV_SHAPE, Regs::YM_PERIOD_ENV_SHAPE_SHAPE_MASK, 1, Regs::YM_PERIOD_ENV_SHAPE_SHAPE_SHIFT, "SHAPE", g_enumStringsENV_SHAPE, "" };
const FieldDef g_fieldDef_BLT_SRC_INC_X_ALL = { Regs::BLT_SRC_INC_X, Regs::BLT_SRC_INC_X_ALL_MASK, 2, Regs::BLT_SRC_INC_X_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_SRC_INC_Y_ALL = { Regs::BLT_SRC_INC_Y, Regs::BLT_SRC_INC_Y_ALL_MASK, 2, Regs::BLT_SRC_INC_Y_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_SRC_ADDR_ALL = { Regs::BLT_SRC_ADDR, Regs::BLT_SRC_ADDR_ALL_MASK, 4, Regs::BLT_SRC_ADDR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_ENDMASK_1_ALL = { Regs::BLT_ENDMASK_1, Regs::BLT_ENDMASK_1_ALL_MASK, 2, Regs::BLT_ENDMASK_1_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_ENDMASK_2_ALL = { Regs::BLT_ENDMASK_2, Regs::BLT_ENDMASK_2_ALL_MASK, 2, Regs::BLT_ENDMASK_2_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_ENDMASK_3_ALL = { Regs::BLT_ENDMASK_3, Regs::BLT_ENDMASK_3_ALL_MASK, 2, Regs::BLT_ENDMASK_3_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_DST_INC_X_ALL = { Regs::BLT_DST_INC_X, Regs::BLT_DST_INC_X_ALL_MASK, 2, Regs::BLT_DST_INC_X_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_DST_INC_Y_ALL = { Regs::BLT_DST_INC_Y, Regs::BLT_DST_INC_Y_ALL_MASK, 2, Regs::BLT_DST_INC_Y_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_DST_ADDR_ALL = { Regs::BLT_DST_ADDR, Regs::BLT_DST_ADDR_ALL_MASK, 4, Regs::BLT_DST_ADDR_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_XCOUNT_ALL = { Regs::BLT_XCOUNT, Regs::BLT_XCOUNT_ALL_MASK, 2, Regs::BLT_XCOUNT_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_YCOUNT_ALL = { Regs::BLT_YCOUNT, Regs::BLT_YCOUNT_ALL_MASK, 2, Regs::BLT_YCOUNT_ALL_SHIFT, "ALL", nullptr, "" };
const FieldDef g_fieldDef_BLT_HALFTONE_OP_OP = { Regs::BLT_HALFTONE_OP, Regs::BLT_HALFTONE_OP_OP_MASK, 1, Regs::BLT_HALFTONE_OP_OP_SHIFT, "OP", g_enumStringsBLT_HOP, "" };
const FieldDef g_fieldDef_BLT_LOGICAL_OP_OP = { Regs::BLT_LOGICAL_OP, Regs::BLT_LOGICAL_OP_OP_MASK, 1, Regs::BLT_LOGICAL_OP_OP_SHIFT, "OP", g_enumStringsBLT_OP, "" };
const FieldDef g_fieldDef_BLT_CTRL_1_HALFTONE_LINE = { Regs::BLT_CTRL_1, Regs::BLT_CTRL_1_HALFTONE_LINE_MASK, 1, Regs::BLT_CTRL_1_HALFTONE_LINE_SHIFT, "HALFTONE_LINE", nullptr, "Halftone Line" };
const FieldDef g_fieldDef_BLT_CTRL_1_SMUDGE = { Regs::BLT_CTRL_1, Regs::BLT_CTRL_1_SMUDGE_MASK, 1, Regs::BLT_CTRL_1_SMUDGE_SHIFT, "SMUDGE", nullptr, "SMUDGE mode" };
const FieldDef g_fieldDef_BLT_CTRL_1_HOG = { Regs::BLT_CTRL_1, Regs::BLT_CTRL_1_HOG_MASK, 1, Regs::BLT_CTRL_1_HOG_SHIFT, "HOG", nullptr, "HOG mode" };
const FieldDef g_fieldDef_BLT_CTRL_1_BUSY = { Regs::BLT_CTRL_1, Regs::BLT_CTRL_1_BUSY_MASK, 1, Regs::BLT_CTRL_1_BUSY_SHIFT, "BUSY", nullptr, "Blitter Busy" };
const FieldDef g_fieldDef_BLT_CTRL_2_SKEW = { Regs::BLT_CTRL_2, Regs::BLT_CTRL_2_SKEW_MASK, 1, Regs::BLT_CTRL_2_SKEW_SHIFT, "SKEW", nullptr, "Source Skew" };
const FieldDef g_fieldDef_BLT_CTRL_2_NFSR = { Regs::BLT_CTRL_2, Regs::BLT_CTRL_2_NFSR_MASK, 1, Regs::BLT_CTRL_2_NFSR_SHIFT, "NFSR", nullptr, "No Final Source Read" };
const FieldDef g_fieldDef_BLT_CTRL_2_FXSR = { Regs::BLT_CTRL_2, Regs::BLT_CTRL_2_FXSR_MASK, 1, Regs::BLT_CTRL_2_FXSR_SHIFT, "FXSR", nullptr, "Force Extra Source Read" };
const FieldDef g_fieldDef_DMA_BUFFER_INTERRUPTS_i7_REPLAY = { Regs::DMA_BUFFER_INTERRUPTS, Regs::DMA_BUFFER_INTERRUPTS_i7_REPLAY_MASK, 1, Regs::DMA_BUFFER_INTERRUPTS_i7_REPLAY_SHIFT, "i7_REPLAY", nullptr, "MFP-15-Int (I7) at end of replay buffer" };
const FieldDef g_fieldDef_DMA_BUFFER_INTERRUPTS_I7_RECORD = { Regs::DMA_BUFFER_INTERRUPTS, Regs::DMA_BUFFER_INTERRUPTS_I7_RECORD_MASK, 1, Regs::DMA_BUFFER_INTERRUPTS_I7_RECORD_SHIFT, "I7_RECORD", nullptr, "MFP-15-Int (I7) at end of record buffer" };
const FieldDef g_fieldDef_DMA_BUFFER_INTERRUPTS_TIMERA_REPLAY = { Regs::DMA_BUFFER_INTERRUPTS, Regs::DMA_BUFFER_INTERRUPTS_TIMERA_REPLAY_MASK, 1, Regs::DMA_BUFFER_INTERRUPTS_TIMERA_REPLAY_SHIFT, "TIMERA_REPLAY", nullptr, "TimerA-Int at end of replay buffer" };
const FieldDef g_fieldDef_DMA_BUFFER_INTERRUPTS_TIMERA_RECORD = { Regs::DMA_BUFFER_INTERRUPTS, Regs::DMA_BUFFER_INTERRUPTS_TIMERA_RECORD_MASK, 1, Regs::DMA_BUFFER_INTERRUPTS_TIMERA_RECORD_SHIFT, "TIMERA_RECORD", nullptr, "TimerA-Int at end of record buffer" };
const FieldDef g_fieldDef_DMA_CONTROL_REPLAY = { Regs::DMA_CONTROL, Regs::DMA_CONTROL_REPLAY_MASK, 1, Regs::DMA_CONTROL_REPLAY_SHIFT, "REPLAY", nullptr, "Replay enabled" };
const FieldDef g_fieldDef_DMA_CONTROL_LOOP_REPLAY = { Regs::DMA_CONTROL, Regs::DMA_CONTROL_LOOP_REPLAY_MASK, 1, Regs::DMA_CONTROL_LOOP_REPLAY_SHIFT, "LOOP_REPLAY", nullptr, "" };
const FieldDef g_fieldDef_DMA_CONTROL_RECORD = { Regs::DMA_CONTROL, Regs::DMA_CONTROL_RECORD_MASK, 1, Regs::DMA_CONTROL_RECORD_SHIFT, "RECORD", nullptr, "Recording enabled" };
const FieldDef g_fieldDef_DMA_CONTROL_LOOP_RECORD = { Regs::DMA_CONTROL, Regs::DMA_CONTROL_LOOP_RECORD_MASK, 1, Regs::DMA_CONTROL_LOOP_RECORD_SHIFT, "LOOP_RECORD", nullptr, "" };
const FieldDef g_fieldDef_DMA_CONTROL_SELECT = { Regs::DMA_CONTROL, Regs::DMA_CONTROL_SELECT_MASK, 1, Regs::DMA_CONTROL_SELECT_SHIFT, "SELECT", nullptr, "0=record select, 1=replay select" };
const FieldDef g_fieldDef_DMA_SND_MODE_DMA_FREQ = { Regs::DMA_SND_MODE, Regs::DMA_SND_MODE_DMA_FREQ_MASK, 1, Regs::DMA_SND_MODE_DMA_FREQ_SHIFT, "DMA_FREQ", g_enumStringsDMA_FREQ, "" };
const FieldDef g_fieldDef_DMA_SND_MODE_FORMAT = { Regs::DMA_SND_MODE, Regs::DMA_SND_MODE_FORMAT_MASK, 1, Regs::DMA_SND_MODE_FORMAT_SHIFT, "FORMAT", g_enumStringsIS_STEREO, "" };
/* Register Field Sets */

const FieldDef* g_regFieldsDef_MMU_CONFIG[] = {
	 &g_fieldDef_MMU_CONFIG_BANK1,
	 &g_fieldDef_MMU_CONFIG_BANK0,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_BASE_HIGH[] = {
	 &g_fieldDef_VID_BASE_HIGH_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_BASE_MID[] = {
	 &g_fieldDef_VID_BASE_MID_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_BASE_LOW_STE[] = {
	 &g_fieldDef_VID_BASE_LOW_STE_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_SCANLINE_OFFSET_STE[] = {
	 &g_fieldDef_VID_SCANLINE_OFFSET_STE_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_HORIZ_SCROLL_STE[] = {
	 &g_fieldDef_VID_HORIZ_SCROLL_STE_PIXELS,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_SYNC_MODE[] = {
	 &g_fieldDef_VID_SYNC_MODE_TYPE,
	 &g_fieldDef_VID_SYNC_MODE_RATE,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_PAL_0[] = {
	 &g_fieldDef_VID_PAL_0_BLUE_ST,
	 &g_fieldDef_VID_PAL_0_BLUE_STE,
	 &g_fieldDef_VID_PAL_0_GREEN_ST,
	 &g_fieldDef_VID_PAL_0_GREEN_STE,
	 &g_fieldDef_VID_PAL_0_RED_ST,
	 &g_fieldDef_VID_PAL_0_RED_STE,
	nullptr
};
const FieldDef* g_regFieldsDef_VID_SHIFTER_RES[] = {
	 &g_fieldDef_VID_SHIFTER_RES_RES,
	nullptr
};
const FieldDef* g_regFieldsDef_FDC_ACCESS[] = {
	 &g_fieldDef_FDC_ACCESS_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_FDC_STATUS[] = {
	 &g_fieldDef_FDC_STATUS_ERROR,
	 &g_fieldDef_FDC_STATUS_SECT_CNT,
	 &g_fieldDef_FDC_STATUS_DATA_REQ,
	nullptr
};
const FieldDef* g_regFieldsDef_FDC_DMA_BASE_HIGH[] = {
	 &g_fieldDef_FDC_DMA_BASE_HIGH_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_FDC_DMA_BASE_MID[] = {
	 &g_fieldDef_FDC_DMA_BASE_MID_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_FDC_DMA_BASE_LOW[] = {
	 &g_fieldDef_FDC_DMA_BASE_LOW_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_GPIP[] = {
	 &g_fieldDef_MFP_GPIP_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_AER[] = {
	 &g_fieldDef_MFP_AER_CENT_BUSY,
	 &g_fieldDef_MFP_AER_RS232_DCD,
	 &g_fieldDef_MFP_AER_RS232_CTS,
	 &g_fieldDef_MFP_AER_KBD_MIDI,
	 &g_fieldDef_MFP_AER_FDC_HDC,
	 &g_fieldDef_MFP_AER_RS232_RING,
	 &g_fieldDef_MFP_AER_MONO,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_DDR[] = {
	 &g_fieldDef_MFP_DDR_CENT_BUSY,
	 &g_fieldDef_MFP_DDR_RS232_DCD,
	 &g_fieldDef_MFP_DDR_RS232_CTS,
	 &g_fieldDef_MFP_DDR_KBD_MIDI,
	 &g_fieldDef_MFP_DDR_FDC_HDC,
	 &g_fieldDef_MFP_DDR_RS232_RING,
	 &g_fieldDef_MFP_DDR_MONO,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_IERA[] = {
	 &g_fieldDef_MFP_IERA_TIMER_B,
	 &g_fieldDef_MFP_IERA_SEND_ERR,
	 &g_fieldDef_MFP_IERA_SEND_EMPTY,
	 &g_fieldDef_MFP_IERA_REC_ERR,
	 &g_fieldDef_MFP_IERA_REC_FULL,
	 &g_fieldDef_MFP_IERA_TIMER_A,
	 &g_fieldDef_MFP_IERA_RS232_RING,
	 &g_fieldDef_MFP_IERA_MONO_DETECT,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_IERB[] = {
	 &g_fieldDef_MFP_IERB_RS232_DTD,
	 &g_fieldDef_MFP_IERB_CENT_BUSY,
	 &g_fieldDef_MFP_IERB_RS232_CTS,
	 &g_fieldDef_MFP_IERB_BLITTER,
	 &g_fieldDef_MFP_IERB_TIMER_D,
	 &g_fieldDef_MFP_IERB_TIMER_C,
	 &g_fieldDef_MFP_IERB_IKBD_MIDI,
	 &g_fieldDef_MFP_IERB_FDC_HDC,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_IPRA[] = {
	 &g_fieldDef_MFP_IPRA_TIMER_B,
	 &g_fieldDef_MFP_IPRA_SEND_ERR,
	 &g_fieldDef_MFP_IPRA_SEND_EMPTY,
	 &g_fieldDef_MFP_IPRA_REC_ERR,
	 &g_fieldDef_MFP_IPRA_REC_FULL,
	 &g_fieldDef_MFP_IPRA_TIMER_A,
	 &g_fieldDef_MFP_IPRA_RS232_RING,
	 &g_fieldDef_MFP_IPRA_MONO_DETECT,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_IPRB[] = {
	 &g_fieldDef_MFP_IPRB_RS232_DTD,
	 &g_fieldDef_MFP_IPRB_CENT_BUSY,
	 &g_fieldDef_MFP_IPRB_RS232_CTS,
	 &g_fieldDef_MFP_IPRB_BLITTER,
	 &g_fieldDef_MFP_IPRB_TIMER_D,
	 &g_fieldDef_MFP_IPRB_TIMER_C,
	 &g_fieldDef_MFP_IPRB_IKBD_MIDI,
	 &g_fieldDef_MFP_IPRB_FDC_HDC,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_ISRA[] = {
	 &g_fieldDef_MFP_ISRA_TIMER_B,
	 &g_fieldDef_MFP_ISRA_SEND_ERR,
	 &g_fieldDef_MFP_ISRA_SEND_EMPTY,
	 &g_fieldDef_MFP_ISRA_REC_ERR,
	 &g_fieldDef_MFP_ISRA_REC_FULL,
	 &g_fieldDef_MFP_ISRA_TIMER_A,
	 &g_fieldDef_MFP_ISRA_RS232_RING,
	 &g_fieldDef_MFP_ISRA_MONO_DETECT,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_ISRB[] = {
	 &g_fieldDef_MFP_ISRB_RS232_DTD,
	 &g_fieldDef_MFP_ISRB_CENT_BUSY,
	 &g_fieldDef_MFP_ISRB_RS232_CTS,
	 &g_fieldDef_MFP_ISRB_BLITTER,
	 &g_fieldDef_MFP_ISRB_TIMER_D,
	 &g_fieldDef_MFP_ISRB_TIMER_C,
	 &g_fieldDef_MFP_ISRB_IKBD_MIDI,
	 &g_fieldDef_MFP_ISRB_FDC_HDC,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_IMRA[] = {
	 &g_fieldDef_MFP_IMRA_TIMER_B,
	 &g_fieldDef_MFP_IMRA_SEND_ERR,
	 &g_fieldDef_MFP_IMRA_SEND_EMPTY,
	 &g_fieldDef_MFP_IMRA_REC_ERR,
	 &g_fieldDef_MFP_IMRA_REC_FULL,
	 &g_fieldDef_MFP_IMRA_TIMER_A,
	 &g_fieldDef_MFP_IMRA_RS232_RING,
	 &g_fieldDef_MFP_IMRA_MONO_DETECT,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_IMRB[] = {
	 &g_fieldDef_MFP_IMRB_RS232_DTD,
	 &g_fieldDef_MFP_IMRB_CENT_BUSY,
	 &g_fieldDef_MFP_IMRB_RS232_CTS,
	 &g_fieldDef_MFP_IMRB_BLITTER,
	 &g_fieldDef_MFP_IMRB_TIMER_D,
	 &g_fieldDef_MFP_IMRB_TIMER_C,
	 &g_fieldDef_MFP_IMRB_IKBD_MIDI,
	 &g_fieldDef_MFP_IMRB_FDC_HDC,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_VR[] = {
	 &g_fieldDef_MFP_VR_ENDINT,
	 &g_fieldDef_MFP_VR_VEC_BASE_OFFSET,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TACR[] = {
	 &g_fieldDef_MFP_TACR_MODE_TIMER_A,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TBCR[] = {
	 &g_fieldDef_MFP_TBCR_MODE_TIMER_B,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TCDCR[] = {
	 &g_fieldDef_MFP_TCDCR_MODE_TIMER_D,
	 &g_fieldDef_MFP_TCDCR_MODE_TIMER_C,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TADR[] = {
	 &g_fieldDef_MFP_TADR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TBDR[] = {
	 &g_fieldDef_MFP_TBDR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TCDR[] = {
	 &g_fieldDef_MFP_TCDR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TDDR[] = {
	 &g_fieldDef_MFP_TDDR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_SCR[] = {
	 &g_fieldDef_MFP_SCR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_UCR[] = {
	 &g_fieldDef_MFP_UCR_PARITY_EVEN,
	 &g_fieldDef_MFP_UCR_PARITY_IGNORE,
	 &g_fieldDef_MFP_UCR_FORMAT,
	 &g_fieldDef_MFP_UCR_WORD_LEN,
	 &g_fieldDef_MFP_UCR_CLOCK_DIV,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_RSR[] = {
	 &g_fieldDef_MFP_RSR_REC_ENABLE,
	 &g_fieldDef_MFP_RSR_STRIP,
	 &g_fieldDef_MFP_RSR_MATCH,
	 &g_fieldDef_MFP_RSR_FOUND,
	 &g_fieldDef_MFP_RSR_FRAME_ERR,
	 &g_fieldDef_MFP_RSR_PARITY_ERR,
	 &g_fieldDef_MFP_RSR_OVERRUN_ERR,
	 &g_fieldDef_MFP_RSR_BUFFER_FULL,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_TSR[] = {
	 &g_fieldDef_MFP_TSR_TRANS_ENABLE,
	 &g_fieldDef_MFP_TSR_LOW,
	 &g_fieldDef_MFP_TSR_HIGH,
	 &g_fieldDef_MFP_TSR_BREAK,
	 &g_fieldDef_MFP_TSR_EOT,
	 &g_fieldDef_MFP_TSR_AUTO_TURN,
	 &g_fieldDef_MFP_TSR_UNDERRUN_ERR,
	 &g_fieldDef_MFP_TSR_BUFFER_EMPTY,
	nullptr
};
const FieldDef* g_regFieldsDef_MFP_UDR[] = {
	 &g_fieldDef_MFP_UDR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_YM_MIXER[] = {
	 &g_fieldDef_YM_MIXER_TONE_A_OFF,
	 &g_fieldDef_YM_MIXER_TONE_B_OFF,
	 &g_fieldDef_YM_MIXER_TONE_C_OFF,
	 &g_fieldDef_YM_MIXER_NOISE_A_OFF,
	 &g_fieldDef_YM_MIXER_NOISE_B_OFF,
	 &g_fieldDef_YM_MIXER_NOISE_C_OFF,
	 &g_fieldDef_YM_MIXER_PORT_A_OUT,
	 &g_fieldDef_YM_MIXER_PORT_B_OUT,
	nullptr
};
const FieldDef* g_regFieldsDef_YM_VOLUME_A[] = {
	 &g_fieldDef_YM_VOLUME_A_VOL,
	 &g_fieldDef_YM_VOLUME_A_ENVELOPE,
	nullptr
};
const FieldDef* g_regFieldsDef_YM_VOLUME_B[] = {
	 &g_fieldDef_YM_VOLUME_B_VOL,
	 &g_fieldDef_YM_VOLUME_B_ENVELOPE,
	nullptr
};
const FieldDef* g_regFieldsDef_YM_VOLUME_C[] = {
	 &g_fieldDef_YM_VOLUME_C_VOL,
	 &g_fieldDef_YM_VOLUME_C_ENVELOPE,
	nullptr
};
const FieldDef* g_regFieldsDef_YM_PERIOD_ENV_SHAPE[] = {
	 &g_fieldDef_YM_PERIOD_ENV_SHAPE_SHAPE,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_SRC_INC_X[] = {
	 &g_fieldDef_BLT_SRC_INC_X_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_SRC_INC_Y[] = {
	 &g_fieldDef_BLT_SRC_INC_Y_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_SRC_ADDR[] = {
	 &g_fieldDef_BLT_SRC_ADDR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_ENDMASK_1[] = {
	 &g_fieldDef_BLT_ENDMASK_1_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_ENDMASK_2[] = {
	 &g_fieldDef_BLT_ENDMASK_2_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_ENDMASK_3[] = {
	 &g_fieldDef_BLT_ENDMASK_3_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_DST_INC_X[] = {
	 &g_fieldDef_BLT_DST_INC_X_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_DST_INC_Y[] = {
	 &g_fieldDef_BLT_DST_INC_Y_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_DST_ADDR[] = {
	 &g_fieldDef_BLT_DST_ADDR_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_XCOUNT[] = {
	 &g_fieldDef_BLT_XCOUNT_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_YCOUNT[] = {
	 &g_fieldDef_BLT_YCOUNT_ALL,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_HALFTONE_OP[] = {
	 &g_fieldDef_BLT_HALFTONE_OP_OP,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_LOGICAL_OP[] = {
	 &g_fieldDef_BLT_LOGICAL_OP_OP,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_CTRL_1[] = {
	 &g_fieldDef_BLT_CTRL_1_HALFTONE_LINE,
	 &g_fieldDef_BLT_CTRL_1_SMUDGE,
	 &g_fieldDef_BLT_CTRL_1_HOG,
	 &g_fieldDef_BLT_CTRL_1_BUSY,
	nullptr
};
const FieldDef* g_regFieldsDef_BLT_CTRL_2[] = {
	 &g_fieldDef_BLT_CTRL_2_SKEW,
	 &g_fieldDef_BLT_CTRL_2_NFSR,
	 &g_fieldDef_BLT_CTRL_2_FXSR,
	nullptr
};
const FieldDef* g_regFieldsDef_DMA_BUFFER_INTERRUPTS[] = {
	 &g_fieldDef_DMA_BUFFER_INTERRUPTS_i7_REPLAY,
	 &g_fieldDef_DMA_BUFFER_INTERRUPTS_I7_RECORD,
	 &g_fieldDef_DMA_BUFFER_INTERRUPTS_TIMERA_REPLAY,
	 &g_fieldDef_DMA_BUFFER_INTERRUPTS_TIMERA_RECORD,
	nullptr
};
const FieldDef* g_regFieldsDef_DMA_CONTROL[] = {
	 &g_fieldDef_DMA_CONTROL_REPLAY,
	 &g_fieldDef_DMA_CONTROL_LOOP_REPLAY,
	 &g_fieldDef_DMA_CONTROL_RECORD,
	 &g_fieldDef_DMA_CONTROL_LOOP_RECORD,
	 &g_fieldDef_DMA_CONTROL_SELECT,
	nullptr
};
const FieldDef* g_regFieldsDef_DMA_SND_MODE[] = {
	 &g_fieldDef_DMA_SND_MODE_DMA_FREQ,
	 &g_fieldDef_DMA_SND_MODE_FORMAT,
	nullptr
};
} // namespace
