`timescale 1ns/1ps

module register(clk, arstn, we, d, q);

parameter WIDTH =32;

//ports declaration
input clk;   //clock input
input arstn;  //async reset (active low)
input we;    //write enable
input [WIDTH-1:0] d;  //input data
output reg [WIDTH-1:0] q;  //output (@rising)

always @(posedge clk or negedge arstn) begin
	if (!arstn) begin
		q <= {WIDTH{1'b0}};
		end else if (we) begin
		q <= d;
		end else begin
		q <= q;
	end
end

endmodule

