{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79935,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79976,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000646343,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000265343,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000110604,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000265343,
	"finish__design__instance__count__class:buffer": 25,
	"finish__design__instance__area__class:buffer": 202.694,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 425.408,
	"finish__design__instance__count__class:timing_repair_buffer": 24,
	"finish__design__instance__area__class:timing_repair_buffer": 143.888,
	"finish__design__instance__count__class:inverter": 8,
	"finish__design__instance__area__class:inverter": 35.0336,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 68.816,
	"finish__design__instance__count__class:sequential_cell": 146,
	"finish__design__instance__area__class:sequential_cell": 4296.62,
	"finish__design__instance__count__class:multi_input_combinational_cell": 222,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1799.23,
	"finish__design__instance__count": 457,
	"finish__design__instance__area": 6971.69,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.58405,
	"finish__clock__skew__setup": 0.00790151,
	"finish__clock__skew__hold": 0.00790151,
	"finish__timing__drv__max_slew_limit": 0.593754,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.626072,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00267418,
	"finish__power__switching__total": 0.00157533,
	"finish__power__leakage__total": 2.54971e-09,
	"finish__power__total": 0.00424952,
	"finish__design__io": 22,
	"finish__design__die__area": 11204.2,
	"finish__design__core__area": 10369.9,
	"finish__design__instance__count": 593,
	"finish__design__instance__area": 7141.85,
	"finish__design__instance__count__stdcell": 593,
	"finish__design__instance__area__stdcell": 7141.85,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.688707,
	"finish__design__instance__utilization__stdcell": 0.688707,
	"finish__design__rows": 37,
	"finish__design__rows:unithd": 37,
	"finish__design__sites": 8288,
	"finish__design__sites:unithd": 8288,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}