Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 11 15:15:23 2025
| Host         : kuudere running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.274    -1471.606                    343                85660        0.139        0.000                      0                85660        3.000        0.000                       0                  9674  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                 3.223        0.000                      0                  418        0.139        0.000                      0                  418        3.000        0.000                       0                   385  
  clk_out1_cpuclk       -1.374      -86.779                    159                85026        0.212        0.000                      0                85026       18.750        0.000                       0                  9286  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  fpga_clk              -8.274    -1384.827                    184                  272        0.751        0.000                      0                  272  
fpga_clk         clk_out1_cpuclk        2.944        0.000                      0                  992        0.166        0.000                      0                  992  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 6.793        0.000                      0                    8        0.807        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.828ns (12.767%)  route 5.657ns (87.233%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          3.300    11.766    Digital_LED_0/cnt_end
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.495    14.970    Digital_LED_0/CLK
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[3]/C
                         clock pessimism              0.259    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y111        FDPE (Setup_fdpe_C_CE)      -0.205    14.989    Digital_LED_0/led_en_reg[3]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.828ns (12.767%)  route 5.657ns (87.233%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          3.300    11.766    Digital_LED_0/cnt_end
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.495    14.970    Digital_LED_0/CLK
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[4]/C
                         clock pessimism              0.259    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y111        FDPE (Setup_fdpe_C_CE)      -0.205    14.989    Digital_LED_0/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.828ns (12.767%)  route 5.657ns (87.233%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          3.300    11.766    Digital_LED_0/cnt_end
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.495    14.970    Digital_LED_0/CLK
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[5]/C
                         clock pessimism              0.259    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y111        FDPE (Setup_fdpe_C_CE)      -0.205    14.989    Digital_LED_0/led_en_reg[5]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.828ns (12.767%)  route 5.657ns (87.233%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          3.300    11.766    Digital_LED_0/cnt_end
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.495    14.970    Digital_LED_0/CLK
    SLICE_X51Y111        FDPE                                         r  Digital_LED_0/led_en_reg[6]/C
                         clock pessimism              0.259    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y111        FDPE (Setup_fdpe_C_CE)      -0.205    14.989    Digital_LED_0/led_en_reg[6]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/led_en_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.828ns (13.056%)  route 5.514ns (86.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          3.156    11.622    Digital_LED_0/cnt_end
    SLICE_X51Y114        FDPE                                         r  Digital_LED_0/led_en_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.493    14.968    Digital_LED_0/CLK
    SLICE_X51Y114        FDPE                                         r  Digital_LED_0/led_en_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X51Y114        FDPE (Setup_fdpe_C_CE)      -0.205    14.987    Digital_LED_0/led_en_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.828ns (13.446%)  route 5.330ns (86.554%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          2.972    11.438    Digital_LED_0/cnt_end
    SLICE_X44Y108        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.501    14.976    Digital_LED_0/CLK
    SLICE_X44Y108        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism              0.259    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X44Y108        FDPE (Setup_fdpe_C_CE)      -0.205    14.995    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 0.952ns (15.065%)  route 5.367ns (84.935%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          3.009    11.476    Digital_LED_0/cnt_end
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    11.600 r  Digital_LED_0/DN_data[2]_C_i_1/O
                         net (fo=1, routed)           0.000    11.600    Digital_LED_0/DN_data[2]_C_i_1_n_0
    SLICE_X40Y106        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.505    14.980    Digital_LED_0/CLK
    SLICE_X40Y106        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism              0.259    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.031    15.235    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 3.284ns (51.981%)  route 3.034ns (48.019%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.281    Timer_0/CLK
    SLICE_X33Y109        FDCE                                         r  Timer_0/FRE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.419     5.700 r  Timer_0/FRE_reg[1]/Q
                         net (fo=2, routed)           1.137     6.837    Timer_0/FRE[1]
    SLICE_X29Y106        LUT4 (Prop_lut4_I0_O)        0.299     7.136 r  Timer_0/CNT11_carry_i_8/O
                         net (fo=1, routed)           0.000     7.136    Timer_0/CNT11_carry_i_8_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.668 r  Timer_0/CNT11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.668    Timer_0/CNT11_carry_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.782    Timer_0/CNT11_carry__0_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    Timer_0/CNT11_carry__1_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.897     9.907    Timer_0/CO[0]
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.124    10.031 r  Timer_0/CNT1[0]_i_4/O
                         net (fo=1, routed)           0.000    10.031    Timer_0/CNT1[0]_i_4_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.581 r  Timer_0/CNT1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.581    Timer_0/CNT1_reg[0]_i_1_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.695 r  Timer_0/CNT1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.695    Timer_0/CNT1_reg[4]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  Timer_0/CNT1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.809    Timer_0/CNT1_reg[8]_i_1_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  Timer_0/CNT1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.923    Timer_0/CNT1_reg[12]_i_1_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.037 r  Timer_0/CNT1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.037    Timer_0/CNT1_reg[16]_i_1_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.151 r  Timer_0/CNT1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.151    Timer_0/CNT1_reg[20]_i_1_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  Timer_0/CNT1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.265    Timer_0/CNT1_reg[24]_i_1_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.599 r  Timer_0/CNT1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.599    Timer_0/CNT1_reg[28]_i_1_n_6
    SLICE_X28Y111        FDCE                                         r  Timer_0/CNT1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.505    14.980    Timer_0/CLK
    SLICE_X28Y111        FDCE                                         r  Timer_0/CNT1_reg[29]/C
                         clock pessimism              0.259    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X28Y111        FDCE (Setup_fdce_C_D)        0.062    15.266    Timer_0/CNT1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 Timer_0/FRE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timer_0/CNT1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 3.263ns (51.820%)  route 3.034ns (48.179%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.281    Timer_0/CLK
    SLICE_X33Y109        FDCE                                         r  Timer_0/FRE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.419     5.700 r  Timer_0/FRE_reg[1]/Q
                         net (fo=2, routed)           1.137     6.837    Timer_0/FRE[1]
    SLICE_X29Y106        LUT4 (Prop_lut4_I0_O)        0.299     7.136 r  Timer_0/CNT11_carry_i_8/O
                         net (fo=1, routed)           0.000     7.136    Timer_0/CNT11_carry_i_8_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.668 r  Timer_0/CNT11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.668    Timer_0/CNT11_carry_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  Timer_0/CNT11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.782    Timer_0/CNT11_carry__0_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  Timer_0/CNT11_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.896    Timer_0/CNT11_carry__1_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  Timer_0/CNT11_carry__2/CO[3]
                         net (fo=34, routed)          1.897     9.907    Timer_0/CO[0]
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.124    10.031 r  Timer_0/CNT1[0]_i_4/O
                         net (fo=1, routed)           0.000    10.031    Timer_0/CNT1[0]_i_4_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.581 r  Timer_0/CNT1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.581    Timer_0/CNT1_reg[0]_i_1_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.695 r  Timer_0/CNT1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.695    Timer_0/CNT1_reg[4]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  Timer_0/CNT1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.809    Timer_0/CNT1_reg[8]_i_1_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  Timer_0/CNT1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.923    Timer_0/CNT1_reg[12]_i_1_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.037 r  Timer_0/CNT1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.037    Timer_0/CNT1_reg[16]_i_1_n_0
    SLICE_X28Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.151 r  Timer_0/CNT1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.151    Timer_0/CNT1_reg[20]_i_1_n_0
    SLICE_X28Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  Timer_0/CNT1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.265    Timer_0/CNT1_reg[24]_i_1_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.578 r  Timer_0/CNT1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.578    Timer_0/CNT1_reg[28]_i_1_n_4
    SLICE_X28Y111        FDCE                                         r  Timer_0/CNT1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.505    14.980    Timer_0/CLK
    SLICE_X28Y111        FDCE                                         r  Timer_0/CNT1_reg[31]/C
                         clock pessimism              0.259    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X28Y111        FDCE (Setup_fdce_C_D)        0.062    15.266    Timer_0/CNT1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -11.578    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 Digital_LED_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 0.952ns (15.324%)  route 5.261ns (84.676%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.624     5.280    Digital_LED_0/CLK
    SLICE_X41Y142        FDCE                                         r  Digital_LED_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  Digital_LED_0/cnt_reg[25]/Q
                         net (fo=2, routed)           1.126     6.862    Digital_LED_0/cnt_reg[25]
    SLICE_X40Y139        LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  Digital_LED_0/led_en[7]_i_5/O
                         net (fo=1, routed)           0.585     7.571    Digital_LED_0/led_en[7]_i_5_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.695 f  Digital_LED_0/led_en[7]_i_3/O
                         net (fo=1, routed)           0.647     8.342    Digital_LED_0/led_en[7]_i_3_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.124     8.466 r  Digital_LED_0/led_en[7]_i_1/O
                         net (fo=34, routed)          2.903    11.369    Digital_LED_0/cnt_end
    SLICE_X44Y107        LUT5 (Prop_lut5_I3_O)        0.124    11.493 r  Digital_LED_0/DN_data[3]_C_i_1/O
                         net (fo=1, routed)           0.000    11.493    Digital_LED_0/DN_data[3]_C_i_1_n_0
    SLICE_X44Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.501    14.976    Digital_LED_0/CLK
    SLICE_X44Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism              0.259    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X44Y107        FDCE (Setup_fdce_C_D)        0.029    15.229    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  3.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.355ns (69.093%)  route 0.159ns (30.907%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Button_0/CLK
    SLICE_X65Y99         FDCE                                         r  Button_0/timer_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Button_0/timer_reg[4][3]/Q
                         net (fo=1, routed)           0.158     1.844    Button_0/timer_reg_n_0_[4][3]
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  Button_0/timer[4][0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    Button_0/timer[4][0]_i_3_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  Button_0/timer_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.005    Button_0/timer_reg[4][0]_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.059 r  Button_0/timer_reg[4][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.059    Button_0/timer_reg[4][4]_i_1_n_7
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.837     2.061    Button_0/CLK
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][4]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.105     1.920    Button_0/timer_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.366ns (69.741%)  route 0.159ns (30.259%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Button_0/CLK
    SLICE_X65Y99         FDCE                                         r  Button_0/timer_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Button_0/timer_reg[4][3]/Q
                         net (fo=1, routed)           0.158     1.844    Button_0/timer_reg_n_0_[4][3]
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  Button_0/timer[4][0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    Button_0/timer[4][0]_i_3_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  Button_0/timer_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.005    Button_0/timer_reg[4][0]_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.070 r  Button_0/timer_reg[4][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.070    Button_0/timer_reg[4][4]_i_1_n_5
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.837     2.061    Button_0/CLK
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][6]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.105     1.920    Button_0/timer_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.541    Button_0/CLK
    SLICE_X52Y99         FDCE                                         r  Button_0/timer_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  Button_0/timer_reg[0][11]/Q
                         net (fo=2, routed)           0.172     1.854    Button_0/timer_reg[0]_0[11]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  Button_0/timer[0][8]_i_2/O
                         net (fo=1, routed)           0.000     1.899    Button_0/timer[0][8]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.014 r  Button_0/timer_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.015    Button_0/timer_reg[0][8]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.069 r  Button_0/timer_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.069    Button_0/timer_reg[0][12]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  Button_0/timer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.830     2.055    Button_0/CLK
    SLICE_X52Y100        FDCE                                         r  Button_0/timer_reg[0][12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.914    Button_0/timer_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Button_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.249ns (46.718%)  route 0.284ns (53.282%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.561     1.539    Button_0/CLK
    SLICE_X53Y102        FDCE                                         r  Button_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  Button_0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.284     1.964    Button_0/state_reg[0]_5
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  Button_0/timer[0][8]_i_2/O
                         net (fo=1, routed)           0.000     2.009    Button_0/timer[0][8]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.072 r  Button_0/timer_reg[0][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.072    Button_0/timer_reg[0][8]_i_1_n_4
    SLICE_X52Y99         FDCE                                         r  Button_0/timer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833     2.057    Button_0/CLK
    SLICE_X52Y99         FDCE                                         r  Button_0/timer_reg[0][11]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105     1.916    Button_0/timer_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Button_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.252ns (47.118%)  route 0.283ns (52.882%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.561     1.539    Button_0/CLK
    SLICE_X53Y102        FDCE                                         r  Button_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  Button_0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.283     1.963    Button_0/state_reg[0]_5
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.008 r  Button_0/timer[0][8]_i_3/O
                         net (fo=1, routed)           0.000     2.008    Button_0/timer[0][8]_i_3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.074 r  Button_0/timer_reg[0][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    Button_0/timer_reg[0][8]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  Button_0/timer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833     2.057    Button_0/CLK
    SLICE_X52Y99         FDCE                                         r  Button_0/timer_reg[0][10]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105     1.916    Button_0/timer_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.541    Button_0/CLK
    SLICE_X52Y99         FDCE                                         r  Button_0/timer_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  Button_0/timer_reg[0][11]/Q
                         net (fo=2, routed)           0.172     1.854    Button_0/timer_reg[0]_0[11]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  Button_0/timer[0][8]_i_2/O
                         net (fo=1, routed)           0.000     1.899    Button_0/timer[0][8]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.014 r  Button_0/timer_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.015    Button_0/timer_reg[0][8]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.080 r  Button_0/timer_reg[0][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.080    Button_0/timer_reg[0][12]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  Button_0/timer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.830     2.055    Button_0/CLK
    SLICE_X52Y100        FDCE                                         r  Button_0/timer_reg[0][14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.914    Button_0/timer_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.391ns (71.117%)  route 0.159ns (28.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Button_0/CLK
    SLICE_X65Y99         FDCE                                         r  Button_0/timer_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Button_0/timer_reg[4][3]/Q
                         net (fo=1, routed)           0.158     1.844    Button_0/timer_reg_n_0_[4][3]
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  Button_0/timer[4][0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    Button_0/timer[4][0]_i_3_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  Button_0/timer_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.005    Button_0/timer_reg[4][0]_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.095 r  Button_0/timer_reg[4][4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.095    Button_0/timer_reg[4][4]_i_1_n_6
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.837     2.061    Button_0/CLK
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][5]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.105     1.920    Button_0/timer_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.391ns (71.117%)  route 0.159ns (28.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Button_0/CLK
    SLICE_X65Y99         FDCE                                         r  Button_0/timer_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Button_0/timer_reg[4][3]/Q
                         net (fo=1, routed)           0.158     1.844    Button_0/timer_reg_n_0_[4][3]
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  Button_0/timer[4][0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    Button_0/timer[4][0]_i_3_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  Button_0/timer_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.005    Button_0/timer_reg[4][0]_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.095 r  Button_0/timer_reg[4][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    Button_0/timer_reg[4][4]_i_1_n_4
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.837     2.061    Button_0/CLK
    SLICE_X65Y100        FDCE                                         r  Button_0/timer_reg[4][7]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.105     1.920    Button_0/timer_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[4][8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.394ns (71.274%)  route 0.159ns (28.726%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Button_0/CLK
    SLICE_X65Y99         FDCE                                         r  Button_0/timer_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Button_0/timer_reg[4][3]/Q
                         net (fo=1, routed)           0.158     1.844    Button_0/timer_reg_n_0_[4][3]
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  Button_0/timer[4][0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    Button_0/timer[4][0]_i_3_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  Button_0/timer_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.005    Button_0/timer_reg[4][0]_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.044 r  Button_0/timer_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.044    Button_0/timer_reg[4][4]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.098 r  Button_0/timer_reg[4][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.098    Button_0/timer_reg[4][8]_i_1_n_7
    SLICE_X65Y101        FDCE                                         r  Button_0/timer_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.837     2.061    Button_0/CLK
    SLICE_X65Y101        FDCE                                         r  Button_0/timer_reg[4][8]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.105     1.920    Button_0/timer_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Button_0/timer_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button_0/timer_reg[4][10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.405ns (71.834%)  route 0.159ns (28.166%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Button_0/CLK
    SLICE_X65Y99         FDCE                                         r  Button_0/timer_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Button_0/timer_reg[4][3]/Q
                         net (fo=1, routed)           0.158     1.844    Button_0/timer_reg_n_0_[4][3]
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  Button_0/timer[4][0]_i_3/O
                         net (fo=1, routed)           0.000     1.889    Button_0/timer[4][0]_i_3_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  Button_0/timer_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.005    Button_0/timer_reg[4][0]_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.044 r  Button_0/timer_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.044    Button_0/timer_reg[4][4]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.109 r  Button_0/timer_reg[4][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.109    Button_0/timer_reg[4][8]_i_1_n_5
    SLICE_X65Y101        FDCE                                         r  Button_0/timer_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.837     2.061    Button_0/CLK
    SLICE_X65Y101        FDCE                                         r  Button_0/timer_reg[4][10]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.105     1.920    Button_0/timer_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X53Y102   Button_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X87Y97    Button_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y97    Button_0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y107   Button_0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y105   Button_0/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X52Y102   Button_0/button_sync1_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X87Y97    Button_0/button_sync1_reg[1]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X85Y100   Button_0/button_sync1_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y139   Digital_LED_0/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y139   Digital_LED_0/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y139   Digital_LED_0/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y139   Digital_LED_0/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y140   Digital_LED_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y140   Digital_LED_0/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y140   Digital_LED_0/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y140   Digital_LED_0/cnt_reg[19]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X86Y92    Button_0/timer_reg[1][0]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X86Y92    Button_0/timer_reg[1][1]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X86Y92    Button_0/timer_reg[1][2]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X86Y92    Button_0/timer_reg[1][3]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X37Y107   Digital_LED_0/DN_data_reg[1]_C/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X41Y107   Digital_LED_0/DN_data_reg[2]_P/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y141   Digital_LED_0/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y141   Digital_LED_0/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          159  Failing Endpoints,  Worst Slack       -1.374ns,  Total Violation      -86.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        21.101ns  (logic 3.589ns (17.009%)  route 17.512ns (82.991%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.847ns = ( 47.847 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.559    33.092    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.124    33.216 f  Core_cpu/RF_0/Mem_DRAM_i_151/O
                         net (fo=2, routed)           0.000    33.216    Core_cpu/RF_0/Mem_DRAM_i_151_n_0
    SLICE_X41Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.428 f  Core_cpu/RF_0/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.448    33.876    Core_cpu/RF_0/Mem_DRAM_i_81_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.299    34.175 r  Core_cpu/RF_0/Mem_DRAM_i_38/O
                         net (fo=8205, routed)        3.929    38.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/A2
    SLICE_X70Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    38.373 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    38.373    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/OA
    SLICE_X70Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    38.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F7.A/O
                         net (fo=1, routed)           0.000    38.587    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/O1
    SLICE_X70Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    38.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F8/O
                         net (fo=1, routed)           1.080    39.755    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I1_O)        0.319    40.074 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    40.074    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24_n_0
    SLICE_X67Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    40.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10_n_0
    SLICE_X67Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    40.385 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.284    41.669    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I3_O)        0.316    41.985 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           2.450    44.434    Core_cpu/RF_0/rf_reg[23][31]_1[8]
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.558 r  Core_cpu/RF_0/rf[7][8]_i_3/O
                         net (fo=1, routed)           1.537    46.095    Core_cpu/RF_0/rf[7][8]_i_3_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.219 r  Core_cpu/RF_0/rf[7][8]_i_2/O
                         net (fo=5, routed)           2.194    48.413    Core_cpu/RF_0/rf[7][8]_i_2_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124    48.537 r  Core_cpu/RF_0/rf[10][8]_i_1/O
                         net (fo=6, routed)           1.064    49.601    Core_cpu/RF_0/rf[10][8]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  Core_cpu/RF_0/rf_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.501    47.847    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y118        FDRE                                         r  Core_cpu/RF_0/rf_reg[13][8]/C
                         clock pessimism              0.623    48.470    
                         clock uncertainty           -0.161    48.309    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)       -0.081    48.228    Core_cpu/RF_0/rf_reg[13][8]
  -------------------------------------------------------------------
                         required time                         48.228    
                         arrival time                         -49.601    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.978ns  (logic 3.589ns (17.109%)  route 17.388ns (82.891%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.842ns = ( 47.842 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.559    33.092    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.124    33.216 f  Core_cpu/RF_0/Mem_DRAM_i_151/O
                         net (fo=2, routed)           0.000    33.216    Core_cpu/RF_0/Mem_DRAM_i_151_n_0
    SLICE_X41Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.428 f  Core_cpu/RF_0/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.448    33.876    Core_cpu/RF_0/Mem_DRAM_i_81_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.299    34.175 r  Core_cpu/RF_0/Mem_DRAM_i_38/O
                         net (fo=8205, routed)        3.929    38.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/A2
    SLICE_X70Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    38.373 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    38.373    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/OA
    SLICE_X70Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    38.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F7.A/O
                         net (fo=1, routed)           0.000    38.587    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/O1
    SLICE_X70Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    38.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F8/O
                         net (fo=1, routed)           1.080    39.755    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I1_O)        0.319    40.074 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    40.074    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24_n_0
    SLICE_X67Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    40.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10_n_0
    SLICE_X67Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    40.385 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.284    41.669    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I3_O)        0.316    41.985 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           2.450    44.434    Core_cpu/RF_0/rf_reg[23][31]_1[8]
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.558 r  Core_cpu/RF_0/rf[7][8]_i_3/O
                         net (fo=1, routed)           1.537    46.095    Core_cpu/RF_0/rf[7][8]_i_3_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.219 r  Core_cpu/RF_0/rf[7][8]_i_2/O
                         net (fo=5, routed)           2.307    48.526    Core_cpu/RF_0/rf[7][8]_i_2_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124    48.650 r  Core_cpu/RF_0/rf[19][8]_i_1/O
                         net (fo=3, routed)           0.827    49.478    Core_cpu/RF_0/rf[19][8]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  Core_cpu/RF_0/rf_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.496    47.842    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y123        FDRE                                         r  Core_cpu/RF_0/rf_reg[19][8]/C
                         clock pessimism              0.623    48.465    
                         clock uncertainty           -0.161    48.304    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)       -0.081    48.223    Core_cpu/RF_0/rf_reg[19][8]
  -------------------------------------------------------------------
                         required time                         48.223    
                         arrival time                         -49.478    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[30][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        21.010ns  (logic 3.849ns (18.319%)  route 17.161ns (81.681%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.855ns = ( 47.855 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.424    32.957    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I3_O)        0.124    33.081 f  Core_cpu/RF_0/rf[1][5]_i_11/O
                         net (fo=2, routed)           0.000    33.081    Core_cpu/RF_0/rf[1][5]_i_11_n_0
    SLICE_X47Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.293 f  Core_cpu/RF_0/rf_reg[1][5]_i_8/O
                         net (fo=2, routed)           0.617    33.910    Core_cpu/RF_0/rf_reg[1][5]_i_8_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I5_O)        0.299    34.209 r  Core_cpu/RF_0/rf[1][5]_i_3/O
                         net (fo=8204, routed)        3.596    37.805    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/A3
    SLICE_X78Y50         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.486    38.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/OC
    SLICE_X78Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    38.538 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/F7.B/O
                         net (fo=1, routed)           0.000    38.538    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/O0
    SLICE_X78Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    38.636 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/F8/O
                         net (fo=1, routed)           1.295    39.931    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7_n_0
    SLICE_X77Y58         LUT6 (Prop_lut6_I0_O)        0.319    40.250 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    40.250    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_20_n_0
    SLICE_X77Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    40.467 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.467    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_8_n_0
    SLICE_X77Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    40.561 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.213    41.774    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I1_O)        0.316    42.090 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.924    44.013    Core_cpu/RF_0/rf_reg[23][31]_1[7]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.124    44.137 r  Core_cpu/RF_0/rf[7][7]_i_3/O
                         net (fo=1, routed)           1.811    45.948    Core_cpu/RF_0/rf[7][7]_i_3_n_0
    SLICE_X40Y106        LUT6 (Prop_lut6_I0_O)        0.124    46.072 r  Core_cpu/RF_0/rf[7][7]_i_2/O
                         net (fo=5, routed)           2.166    48.238    Core_cpu/RF_0/rf[7][7]_i_2_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.124    48.362 r  Core_cpu/RF_0/rf[10][7]_i_1/O
                         net (fo=6, routed)           1.148    49.510    Core_cpu/RF_0/rf[10][7]_i_1_n_0
    SLICE_X15Y110        FDRE                                         r  Core_cpu/RF_0/rf_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.509    47.855    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y110        FDRE                                         r  Core_cpu/RF_0/rf_reg[30][7]/C
                         clock pessimism              0.623    48.478    
                         clock uncertainty           -0.161    48.317    
    SLICE_X15Y110        FDRE (Setup_fdre_C_D)       -0.058    48.259    Core_cpu/RF_0/rf_reg[30][7]
  -------------------------------------------------------------------
                         required time                         48.259    
                         arrival time                         -49.510    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[21][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.993ns  (logic 3.849ns (18.334%)  route 17.144ns (81.666%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.853ns = ( 47.853 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.424    32.957    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I3_O)        0.124    33.081 f  Core_cpu/RF_0/rf[1][5]_i_11/O
                         net (fo=2, routed)           0.000    33.081    Core_cpu/RF_0/rf[1][5]_i_11_n_0
    SLICE_X47Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.293 f  Core_cpu/RF_0/rf_reg[1][5]_i_8/O
                         net (fo=2, routed)           0.617    33.910    Core_cpu/RF_0/rf_reg[1][5]_i_8_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I5_O)        0.299    34.209 r  Core_cpu/RF_0/rf[1][5]_i_3/O
                         net (fo=8204, routed)        3.596    37.805    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/A3
    SLICE_X78Y50         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.486    38.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/OC
    SLICE_X78Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    38.538 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/F7.B/O
                         net (fo=1, routed)           0.000    38.538    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/O0
    SLICE_X78Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    38.636 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/F8/O
                         net (fo=1, routed)           1.295    39.931    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7_n_0
    SLICE_X77Y58         LUT6 (Prop_lut6_I0_O)        0.319    40.250 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    40.250    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_20_n_0
    SLICE_X77Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    40.467 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.467    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_8_n_0
    SLICE_X77Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    40.561 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.213    41.774    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I1_O)        0.316    42.090 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.924    44.013    Core_cpu/RF_0/rf_reg[23][31]_1[7]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.124    44.137 r  Core_cpu/RF_0/rf[7][7]_i_3/O
                         net (fo=1, routed)           1.811    45.948    Core_cpu/RF_0/rf[7][7]_i_3_n_0
    SLICE_X40Y106        LUT6 (Prop_lut6_I0_O)        0.124    46.072 r  Core_cpu/RF_0/rf[7][7]_i_2/O
                         net (fo=5, routed)           2.166    48.238    Core_cpu/RF_0/rf[7][7]_i_2_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.124    48.362 r  Core_cpu/RF_0/rf[10][7]_i_1/O
                         net (fo=6, routed)           1.131    49.493    Core_cpu/RF_0/rf[10][7]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  Core_cpu/RF_0/rf_reg[21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.507    47.853    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X13Y112        FDRE                                         r  Core_cpu/RF_0/rf_reg[21][7]/C
                         clock pessimism              0.623    48.476    
                         clock uncertainty           -0.161    48.315    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)       -0.067    48.248    Core_cpu/RF_0/rf_reg[21][7]
  -------------------------------------------------------------------
                         required time                         48.248    
                         arrival time                         -49.493    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[26][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.981ns  (logic 3.849ns (18.345%)  route 17.132ns (81.655%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.855ns = ( 47.855 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.424    32.957    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I3_O)        0.124    33.081 f  Core_cpu/RF_0/rf[1][5]_i_11/O
                         net (fo=2, routed)           0.000    33.081    Core_cpu/RF_0/rf[1][5]_i_11_n_0
    SLICE_X47Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.293 f  Core_cpu/RF_0/rf_reg[1][5]_i_8/O
                         net (fo=2, routed)           0.617    33.910    Core_cpu/RF_0/rf_reg[1][5]_i_8_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I5_O)        0.299    34.209 r  Core_cpu/RF_0/rf[1][5]_i_3/O
                         net (fo=8204, routed)        3.596    37.805    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/A3
    SLICE_X78Y50         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.486    38.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/OC
    SLICE_X78Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    38.538 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/F7.B/O
                         net (fo=1, routed)           0.000    38.538    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/O0
    SLICE_X78Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    38.636 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/F8/O
                         net (fo=1, routed)           1.295    39.931    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7_n_0
    SLICE_X77Y58         LUT6 (Prop_lut6_I0_O)        0.319    40.250 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    40.250    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_20_n_0
    SLICE_X77Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    40.467 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.467    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_8_n_0
    SLICE_X77Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    40.561 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.213    41.774    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I1_O)        0.316    42.090 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.924    44.013    Core_cpu/RF_0/rf_reg[23][31]_1[7]
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.124    44.137 r  Core_cpu/RF_0/rf[7][7]_i_3/O
                         net (fo=1, routed)           1.811    45.948    Core_cpu/RF_0/rf[7][7]_i_3_n_0
    SLICE_X40Y106        LUT6 (Prop_lut6_I0_O)        0.124    46.072 r  Core_cpu/RF_0/rf[7][7]_i_2/O
                         net (fo=5, routed)           2.166    48.238    Core_cpu/RF_0/rf[7][7]_i_2_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.124    48.362 r  Core_cpu/RF_0/rf[10][7]_i_1/O
                         net (fo=6, routed)           1.119    49.481    Core_cpu/RF_0/rf[10][7]_i_1_n_0
    SLICE_X15Y109        FDRE                                         r  Core_cpu/RF_0/rf_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.509    47.855    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y109        FDRE                                         r  Core_cpu/RF_0/rf_reg[26][7]/C
                         clock pessimism              0.623    48.478    
                         clock uncertainty           -0.161    48.317    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.081    48.236    Core_cpu/RF_0/rf_reg[26][7]
  -------------------------------------------------------------------
                         required time                         48.236    
                         arrival time                         -49.481    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.995ns  (logic 3.589ns (17.095%)  route 17.406ns (82.905%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.846ns = ( 47.846 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.559    33.092    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.124    33.216 f  Core_cpu/RF_0/Mem_DRAM_i_151/O
                         net (fo=2, routed)           0.000    33.216    Core_cpu/RF_0/Mem_DRAM_i_151_n_0
    SLICE_X41Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.428 f  Core_cpu/RF_0/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.448    33.876    Core_cpu/RF_0/Mem_DRAM_i_81_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.299    34.175 r  Core_cpu/RF_0/Mem_DRAM_i_38/O
                         net (fo=8205, routed)        3.929    38.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/A2
    SLICE_X70Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    38.373 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    38.373    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/OA
    SLICE_X70Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    38.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F7.A/O
                         net (fo=1, routed)           0.000    38.587    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/O1
    SLICE_X70Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    38.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F8/O
                         net (fo=1, routed)           1.080    39.755    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I1_O)        0.319    40.074 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    40.074    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24_n_0
    SLICE_X67Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    40.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10_n_0
    SLICE_X67Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    40.385 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.284    41.669    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I3_O)        0.316    41.985 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           2.450    44.434    Core_cpu/RF_0/rf_reg[23][31]_1[8]
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.558 r  Core_cpu/RF_0/rf[7][8]_i_3/O
                         net (fo=1, routed)           1.537    46.095    Core_cpu/RF_0/rf[7][8]_i_3_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.219 r  Core_cpu/RF_0/rf[7][8]_i_2/O
                         net (fo=5, routed)           2.381    48.600    Core_cpu/RF_0/rf[7][8]_i_2_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124    48.724 r  Core_cpu/RF_0/rf[8][8]_i_1/O
                         net (fo=2, routed)           0.770    49.495    Core_cpu/RF_0/rf[8][8]_i_1_n_0
    SLICE_X15Y120        FDRE                                         r  Core_cpu/RF_0/rf_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.500    47.846    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y120        FDRE                                         r  Core_cpu/RF_0/rf_reg[8][8]/C
                         clock pessimism              0.623    48.469    
                         clock uncertainty           -0.161    48.308    
    SLICE_X15Y120        FDRE (Setup_fdre_C_D)       -0.058    48.250    Core_cpu/RF_0/rf_reg[8][8]
  -------------------------------------------------------------------
                         required time                         48.250    
                         arrival time                         -49.495    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.989ns  (logic 3.589ns (17.100%)  route 17.400ns (82.900%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.840ns = ( 47.840 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.559    33.092    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.124    33.216 f  Core_cpu/RF_0/Mem_DRAM_i_151/O
                         net (fo=2, routed)           0.000    33.216    Core_cpu/RF_0/Mem_DRAM_i_151_n_0
    SLICE_X41Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.428 f  Core_cpu/RF_0/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.448    33.876    Core_cpu/RF_0/Mem_DRAM_i_81_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.299    34.175 r  Core_cpu/RF_0/Mem_DRAM_i_38/O
                         net (fo=8205, routed)        3.929    38.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/A2
    SLICE_X70Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    38.373 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    38.373    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/OA
    SLICE_X70Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    38.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F7.A/O
                         net (fo=1, routed)           0.000    38.587    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/O1
    SLICE_X70Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    38.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F8/O
                         net (fo=1, routed)           1.080    39.755    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I1_O)        0.319    40.074 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    40.074    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24_n_0
    SLICE_X67Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    40.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10_n_0
    SLICE_X67Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    40.385 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.284    41.669    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I3_O)        0.316    41.985 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           2.450    44.434    Core_cpu/RF_0/rf_reg[23][31]_1[8]
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.558 r  Core_cpu/RF_0/rf[7][8]_i_3/O
                         net (fo=1, routed)           1.537    46.095    Core_cpu/RF_0/rf[7][8]_i_3_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.219 r  Core_cpu/RF_0/rf[7][8]_i_2/O
                         net (fo=5, routed)           2.381    48.600    Core_cpu/RF_0/rf[7][8]_i_2_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124    48.724 r  Core_cpu/RF_0/rf[8][8]_i_1/O
                         net (fo=2, routed)           0.764    49.489    Core_cpu/RF_0/rf[8][8]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  Core_cpu/RF_0/rf_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.494    47.840    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y124        FDRE                                         r  Core_cpu/RF_0/rf_reg[12][8]/C
                         clock pessimism              0.623    48.463    
                         clock uncertainty           -0.161    48.302    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)       -0.047    48.255    Core_cpu/RF_0/rf_reg[12][8]
  -------------------------------------------------------------------
                         required time                         48.255    
                         arrival time                         -49.489    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[28][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.967ns  (logic 3.512ns (16.750%)  route 17.455ns (83.250%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.926ns = ( 47.926 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.424    32.957    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I3_O)        0.124    33.081 f  Core_cpu/RF_0/rf[1][5]_i_11/O
                         net (fo=2, routed)           0.000    33.081    Core_cpu/RF_0/rf[1][5]_i_11_n_0
    SLICE_X47Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.293 f  Core_cpu/RF_0/rf_reg[1][5]_i_8/O
                         net (fo=2, routed)           0.617    33.910    Core_cpu/RF_0/rf_reg[1][5]_i_8_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I5_O)        0.299    34.209 r  Core_cpu/RF_0/rf[1][5]_i_3/O
                         net (fo=8204, routed)        3.966    38.176    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11/A3
    SLICE_X74Y45         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    38.300 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    38.300    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11/OD
    SLICE_X74Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    38.541 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11/F7.B/O
                         net (fo=1, routed)           0.000    38.541    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11/O0
    SLICE_X74Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    38.639 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11/F8/O
                         net (fo=1, routed)           1.320    39.959    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_11_11_n_0
    SLICE_X75Y62         LUT6 (Prop_lut6_I0_O)        0.319    40.278 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    40.278    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_13_n_0
    SLICE_X75Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    40.516 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    40.516    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_5_n_0
    SLICE_X75Y62         MUXF8 (Prop_muxf8_I0_O)      0.104    40.620 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.427    42.046    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_1_n_0
    SLICE_X71Y74         LUT6 (Prop_lut6_I0_O)        0.316    42.362 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=2, routed)           2.101    44.464    Core_cpu/RF_0/rf_reg[23][31]_1[11]
    SLICE_X71Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.588 r  Core_cpu/RF_0/rf[7][11]_i_3/O
                         net (fo=1, routed)           1.440    46.027    Core_cpu/RF_0/rf[7][11]_i_3_n_0
    SLICE_X71Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.151 r  Core_cpu/RF_0/rf[7][11]_i_2/O
                         net (fo=5, routed)           2.349    48.500    Core_cpu/RF_0/rf[7][11]_i_2_n_0
    SLICE_X81Y129        LUT6 (Prop_lut6_I3_O)        0.124    48.624 r  Core_cpu/RF_0/rf[10][11]_i_1/O
                         net (fo=6, routed)           0.843    49.467    Core_cpu/RF_0/rf[10][11]_i_1_n_0
    SLICE_X79Y133        FDRE                                         r  Core_cpu/RF_0/rf_reg[28][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.580    47.926    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X79Y133        FDRE                                         r  Core_cpu/RF_0/rf_reg[28][11]/C
                         clock pessimism              0.552    48.478    
                         clock uncertainty           -0.161    48.317    
    SLICE_X79Y133        FDRE (Setup_fdre_C_D)       -0.067    48.250    Core_cpu/RF_0/rf_reg[28][11]
  -------------------------------------------------------------------
                         required time                         48.250    
                         arrival time                         -49.467    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.214ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[21][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.958ns  (logic 3.589ns (17.125%)  route 17.369ns (82.875%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.843ns = ( 47.843 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.559    33.092    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.124    33.216 f  Core_cpu/RF_0/Mem_DRAM_i_151/O
                         net (fo=2, routed)           0.000    33.216    Core_cpu/RF_0/Mem_DRAM_i_151_n_0
    SLICE_X41Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.428 f  Core_cpu/RF_0/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.448    33.876    Core_cpu/RF_0/Mem_DRAM_i_81_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.299    34.175 r  Core_cpu/RF_0/Mem_DRAM_i_38/O
                         net (fo=8205, routed)        3.929    38.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/A2
    SLICE_X70Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    38.373 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    38.373    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/OA
    SLICE_X70Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    38.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F7.A/O
                         net (fo=1, routed)           0.000    38.587    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/O1
    SLICE_X70Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    38.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F8/O
                         net (fo=1, routed)           1.080    39.755    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I1_O)        0.319    40.074 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    40.074    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24_n_0
    SLICE_X67Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    40.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10_n_0
    SLICE_X67Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    40.385 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.284    41.669    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I3_O)        0.316    41.985 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           2.450    44.434    Core_cpu/RF_0/rf_reg[23][31]_1[8]
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.558 r  Core_cpu/RF_0/rf[7][8]_i_3/O
                         net (fo=1, routed)           1.537    46.095    Core_cpu/RF_0/rf[7][8]_i_3_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.219 r  Core_cpu/RF_0/rf[7][8]_i_2/O
                         net (fo=5, routed)           2.194    48.413    Core_cpu/RF_0/rf[7][8]_i_2_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124    48.537 r  Core_cpu/RF_0/rf[10][8]_i_1/O
                         net (fo=6, routed)           0.921    49.458    Core_cpu/RF_0/rf[10][8]_i_1_n_0
    SLICE_X15Y122        FDRE                                         r  Core_cpu/RF_0/rf_reg[21][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.497    47.843    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y122        FDRE                                         r  Core_cpu/RF_0/rf_reg[21][8]/C
                         clock pessimism              0.623    48.466    
                         clock uncertainty           -0.161    48.305    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)       -0.061    48.244    Core_cpu/RF_0/rf_reg[21][8]
  -------------------------------------------------------------------
                         required time                         48.244    
                         arrival time                         -49.458    
  -------------------------------------------------------------------
                         slack                                 -1.214    

Slack (VIOLATED) :        -1.189ns  (required time - arrival time)
  Source:                 Core_cpu/RF_0/rD2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[10][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        20.943ns  (logic 3.589ns (17.137%)  route 17.354ns (82.863%))
  Logic Levels:           16  (LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.840ns = ( 47.840 - 40.000 ) 
    Source Clock Delay      (SCD):    8.500ns = ( 28.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    21.545 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    23.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.656 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830    25.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    21.548 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.656 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    25.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    26.075 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    26.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.891 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.609    28.500    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.459    28.959 r  Core_cpu/RF_0/rD2_reg[3]/Q
                         net (fo=261, routed)         0.512    29.471    Core_cpu/RF_0/rD2_reg[31]_0[3]
    SLICE_X43Y119        LUT6 (Prop_lut6_I5_O)        0.124    29.595 r  Core_cpu/RF_0/p_2_out_carry_i_9/O
                         net (fo=155, routed)         1.314    30.908    Core_cpu/RF_0/p_2_out_carry_i_9_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.150    31.058 f  Core_cpu/RF_0/rf[1][5]_i_23/O
                         net (fo=2, routed)           1.143    32.201    Core_cpu/RF_0/rf[1][5]_i_23_n_0
    SLICE_X44Y112        LUT6 (Prop_lut6_I1_O)        0.332    32.533 f  Core_cpu/RF_0/rf[1][5]_i_17/O
                         net (fo=2, routed)           0.559    33.092    Core_cpu/RF_0/rf[1][5]_i_17_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.124    33.216 f  Core_cpu/RF_0/Mem_DRAM_i_151/O
                         net (fo=2, routed)           0.000    33.216    Core_cpu/RF_0/Mem_DRAM_i_151_n_0
    SLICE_X41Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    33.428 f  Core_cpu/RF_0/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.448    33.876    Core_cpu/RF_0/Mem_DRAM_i_81_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.299    34.175 r  Core_cpu/RF_0/Mem_DRAM_i_38/O
                         net (fo=8205, routed)        3.929    38.104    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/A2
    SLICE_X70Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    38.373 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    38.373    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/OA
    SLICE_X70Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    38.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F7.A/O
                         net (fo=1, routed)           0.000    38.587    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/O1
    SLICE_X70Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    38.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8/F8/O
                         net (fo=1, routed)           1.080    39.755    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_8_8_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I1_O)        0.319    40.074 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    40.074    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_24_n_0
    SLICE_X67Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    40.291 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.291    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_10_n_0
    SLICE_X67Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    40.385 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.284    41.669    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I3_O)        0.316    41.985 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           2.450    44.434    Core_cpu/RF_0/rf_reg[23][31]_1[8]
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    44.558 r  Core_cpu/RF_0/rf[7][8]_i_3/O
                         net (fo=1, routed)           1.537    46.095    Core_cpu/RF_0/rf[7][8]_i_3_n_0
    SLICE_X29Y118        LUT6 (Prop_lut6_I0_O)        0.124    46.219 r  Core_cpu/RF_0/rf[7][8]_i_2/O
                         net (fo=5, routed)           2.194    48.413    Core_cpu/RF_0/rf[7][8]_i_2_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I3_O)        0.124    48.537 r  Core_cpu/RF_0/rf[10][8]_i_1/O
                         net (fo=6, routed)           0.906    49.443    Core_cpu/RF_0/rf[10][8]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  Core_cpu/RF_0/rf_reg[10][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.494    47.840    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X15Y125        FDRE                                         r  Core_cpu/RF_0/rf_reg[10][8]/C
                         clock pessimism              0.623    48.463    
                         clock uncertainty           -0.161    48.302    
    SLICE_X15Y125        FDRE (Setup_fdre_C_D)       -0.047    48.255    Core_cpu/RF_0/rf_reg[10][8]
  -------------------------------------------------------------------
                         required time                         48.255    
                         arrival time                         -49.443    
  -------------------------------------------------------------------
                         slack                                 -1.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.561     2.671    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X44Y137        FDPE                                         r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDPE (Prop_fdpe_C_Q)         0.128     2.799 f  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[0]/Q
                         net (fo=2, routed)           0.076     2.875    Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg_n_0_[0]
    SLICE_X44Y137        LUT3 (Prop_lut3_I0_O)        0.099     2.974 r  Core_cpu/PC_0/FSM_onehot_if_pc_updata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.974    Core_cpu/PC_0/FSM_onehot_if_pc_updata[2]_i_1_n_0
    SLICE_X44Y137        FDCE                                         r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.829     3.554    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X44Y137        FDCE                                         r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[2]/C
                         clock pessimism             -0.883     2.671    
    SLICE_X44Y137        FDCE (Hold_fdce_C_D)         0.091     2.762    Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.561     2.671    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X44Y137        FDPE                                         r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDPE (Prop_fdpe_C_Q)         0.128     2.799 r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[0]/Q
                         net (fo=2, routed)           0.134     2.932    Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg_n_0_[0]
    SLICE_X44Y137        FDCE                                         r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.829     3.554    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X44Y137        FDCE                                         r  Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[1]/C
                         clock pessimism             -0.883     2.671    
    SLICE_X44Y137        FDCE (Hold_fdce_C_D)         0.012     2.683    Core_cpu/PC_0/FSM_onehot_if_pc_updata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.558     2.668    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X64Y117        FDCE                                         r  Core_cpu/PC_0/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDCE (Prop_fdce_C_Q)         0.141     2.809 r  Core_cpu/PC_0/pc_reg[0]/Q
                         net (fo=4, routed)           0.185     2.993    Core_cpu/RF_0/pc[0]
    SLICE_X64Y117        LUT6 (Prop_lut6_I3_O)        0.045     3.038 r  Core_cpu/RF_0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     3.038    Core_cpu/PC_0/din[0]
    SLICE_X64Y117        FDCE                                         r  Core_cpu/PC_0/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.827     3.552    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X64Y117        FDCE                                         r  Core_cpu/PC_0/pc_reg[0]/C
                         clock pessimism             -0.884     2.668    
    SLICE_X64Y117        FDCE (Hold_fdce_C_D)         0.091     2.759    Core_cpu/PC_0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.406ns (55.971%)  route 0.319ns (44.029%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.551     2.661    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDCE (Prop_fdce_C_Q)         0.141     2.802 r  Core_cpu/PC_0/pc_reg[24]/Q
                         net (fo=3, routed)           0.126     2.927    Core_cpu/NPC_0/Q[24]
    SLICE_X64Y124        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     3.084 r  Core_cpu/NPC_0/npc1_carry__5/O[2]
                         net (fo=2, routed)           0.194     3.278    Core_cpu/NPC_0/data1[26]
    SLICE_X67Y124        LUT5 (Prop_lut5_I2_O)        0.108     3.386 r  Core_cpu/NPC_0/pc[26]_i_1/O
                         net (fo=1, routed)           0.000     3.386    Core_cpu/PC_0/din[26]
    SLICE_X67Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.820     3.544    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[26]/C
                         clock pessimism             -0.883     2.661    
    SLICE_X67Y124        FDCE (Hold_fdce_C_D)         0.092     2.753    Core_cpu/PC_0/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.395ns (51.372%)  route 0.374ns (48.628%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.554     2.664    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X68Y121        FDCE                                         r  Core_cpu/PC_0/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDCE (Prop_fdce_C_Q)         0.141     2.805 r  Core_cpu/PC_0/pc_reg[17]/Q
                         net (fo=3, routed)           0.176     2.980    Core_cpu/NPC_0/Q[17]
    SLICE_X64Y122        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     3.126 r  Core_cpu/NPC_0/npc1_carry__3/O[2]
                         net (fo=2, routed)           0.198     3.325    Core_cpu/NPC_0/data1[18]
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.108     3.433 r  Core_cpu/NPC_0/pc[18]_i_1/O
                         net (fo=1, routed)           0.000     3.433    Core_cpu/PC_0/din[18]
    SLICE_X67Y119        FDCE                                         r  Core_cpu/PC_0/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.826     3.550    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y119        FDCE                                         r  Core_cpu/PC_0/pc_reg[18]/C
                         clock pessimism             -0.848     2.702    
    SLICE_X67Y119        FDCE (Hold_fdce_C_D)         0.091     2.793    Core_cpu/PC_0/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.372ns (46.456%)  route 0.429ns (53.544%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.552     2.662    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y123        FDCE                                         r  Core_cpu/PC_0/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y123        FDCE (Prop_fdce_C_Q)         0.141     2.803 r  Core_cpu/PC_0/pc_reg[20]/Q
                         net (fo=3, routed)           0.128     2.931    Core_cpu/NPC_0/Q[20]
    SLICE_X64Y123        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     3.055 r  Core_cpu/NPC_0/npc1_carry__4/O[1]
                         net (fo=2, routed)           0.301     3.355    Core_cpu/NPC_0/data1[21]
    SLICE_X63Y123        LUT6 (Prop_lut6_I3_O)        0.107     3.462 r  Core_cpu/NPC_0/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     3.462    Core_cpu/PC_0/din[21]
    SLICE_X63Y123        FDCE                                         r  Core_cpu/PC_0/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.819     3.544    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X63Y123        FDCE                                         r  Core_cpu/PC_0/pc_reg[21]/C
                         clock pessimism             -0.848     2.696    
    SLICE_X63Y123        FDCE (Hold_fdce_C_D)         0.091     2.787    Core_cpu/PC_0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.429ns (54.625%)  route 0.356ns (45.375%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.551     2.661    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDCE (Prop_fdce_C_Q)         0.141     2.802 r  Core_cpu/PC_0/pc_reg[24]/Q
                         net (fo=3, routed)           0.126     2.927    Core_cpu/NPC_0/Q[24]
    SLICE_X64Y124        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     3.105 r  Core_cpu/NPC_0/npc1_carry__5/O[3]
                         net (fo=2, routed)           0.231     3.336    Core_cpu/NPC_0/data1[27]
    SLICE_X67Y120        LUT6 (Prop_lut6_I3_O)        0.110     3.446 r  Core_cpu/NPC_0/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     3.446    Core_cpu/PC_0/din[27]
    SLICE_X67Y120        FDCE                                         r  Core_cpu/PC_0/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.825     3.549    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y120        FDCE                                         r  Core_cpu/PC_0/pc_reg[27]/C
                         clock pessimism             -0.870     2.679    
    SLICE_X67Y120        FDCE (Hold_fdce_C_D)         0.091     2.770    Core_cpu/PC_0/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.502ns (62.622%)  route 0.300ns (37.378%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.551     2.661    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDCE (Prop_fdce_C_Q)         0.141     2.802 r  Core_cpu/PC_0/pc_reg[26]/Q
                         net (fo=3, routed)           0.105     2.907    Core_cpu/NPC_0/Q[26]
    SLICE_X65Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     3.107 r  Core_cpu/NPC_0/pc4_carry__5/CO[3]
                         net (fo=1, routed)           0.009     3.116    Core_cpu/NPC_0/pc4_carry__5_n_0
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.170 r  Core_cpu/NPC_0/pc4_carry__6/O[0]
                         net (fo=4, routed)           0.186     3.355    Core_cpu/NPC_0/NPC_pc4[28]
    SLICE_X63Y124        LUT6 (Prop_lut6_I5_O)        0.107     3.462 r  Core_cpu/NPC_0/pc[29]_i_1/O
                         net (fo=1, routed)           0.000     3.462    Core_cpu/PC_0/din[29]
    SLICE_X63Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.818     3.543    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X63Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[29]/C
                         clock pessimism             -0.848     2.695    
    SLICE_X63Y124        FDCE (Hold_fdce_C_D)         0.091     2.786    Core_cpu/PC_0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.395ns (48.990%)  route 0.411ns (51.010%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.551     2.661    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y125        FDCE                                         r  Core_cpu/PC_0/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDCE (Prop_fdce_C_Q)         0.141     2.802 r  Core_cpu/PC_0/pc_reg[30]/Q
                         net (fo=3, routed)           0.151     2.953    Core_cpu/PC_0/pc[30]
    SLICE_X64Y125        LUT2 (Prop_lut2_I0_O)        0.045     2.998 r  Core_cpu/PC_0/npc1_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.998    Core_cpu/NPC_0/pc_reg[31][2]
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     3.097 r  Core_cpu/NPC_0/npc1_carry__6/O[3]
                         net (fo=2, routed)           0.260     3.357    Core_cpu/NPC_0/pc_reg[30][3]
    SLICE_X63Y126        LUT5 (Prop_lut5_I2_O)        0.110     3.467 r  Core_cpu/NPC_0/pc[31]_i_2/O
                         net (fo=1, routed)           0.000     3.467    Core_cpu/PC_0/din[31]
    SLICE_X63Y126        FDCE                                         r  Core_cpu/PC_0/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.819     3.544    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X63Y126        FDCE                                         r  Core_cpu/PC_0/pc_reg[31]/C
                         clock pessimism             -0.848     2.696    
    SLICE_X63Y126        FDCE (Hold_fdce_C_D)         0.091     2.787    Core_cpu/PC_0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Core_cpu/PC_0/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.360ns (45.647%)  route 0.429ns (54.353%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627     1.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.551     2.661    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y125        FDCE                                         r  Core_cpu/PC_0/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDCE (Prop_fdce_C_Q)         0.141     2.802 r  Core_cpu/PC_0/pc_reg[30]/Q
                         net (fo=3, routed)           0.151     2.953    Core_cpu/PC_0/pc[30]
    SLICE_X64Y125        LUT2 (Prop_lut2_I0_O)        0.045     2.998 r  Core_cpu/PC_0/npc1_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.998    Core_cpu/NPC_0/pc_reg[31][2]
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.064 r  Core_cpu/NPC_0/npc1_carry__6/O[2]
                         net (fo=2, routed)           0.278     3.341    Core_cpu/NPC_0/data1[30]
    SLICE_X67Y125        LUT5 (Prop_lut5_I4_O)        0.108     3.449 r  Core_cpu/NPC_0/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     3.449    Core_cpu/PC_0/din[30]
    SLICE_X67Y125        FDCE                                         r  Core_cpu/PC_0/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.820     3.544    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X67Y125        FDCE                                         r  Core_cpu/PC_0/pc_reg[30]/C
                         clock pessimism             -0.883     2.661    
    SLICE_X67Y125        FDCE (Hold_fdce_C_D)         0.091     2.752    Core_cpu/PC_0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.698    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y133   Core_cpu/RF_0/rf_reg[15][27]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X72Y133   Core_cpu/RF_0/rf_reg[15][28]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X51Y133   Core_cpu/RF_0/rf_reg[15][29]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y104   Core_cpu/RF_0/rf_reg[15][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X67Y129   Core_cpu/RF_0/rf_reg[15][30]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X64Y132   Core_cpu/RF_0/rf_reg[15][31]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X12Y123   Core_cpu/RF_0/rf_reg[15][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y79    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y79    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y79    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y79    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y77    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y81    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y103   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y154   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y154   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_31_31/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y155   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y155   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y155   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y155   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_7_7/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  fpga_clk

Setup :          184  Failing Endpoints,  Worst Slack       -8.274ns,  Total Violation    -1384.827ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.274ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 2.192ns (15.322%)  route 12.114ns (84.678%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.542    22.798    Digital_LED_0/E[0]
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.496    14.971    Digital_LED_0/CLK
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[14]/C
                         clock pessimism              0.181    15.152    
                         clock uncertainty           -0.423    14.729    
    SLICE_X51Y110        FDCE (Setup_fdce_C_CE)      -0.205    14.524    Digital_LED_0/data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -22.798    
  -------------------------------------------------------------------
                         slack                                 -8.274    

Slack (VIOLATED) :        -8.274ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 2.192ns (15.322%)  route 12.114ns (84.678%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.542    22.798    Digital_LED_0/E[0]
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.496    14.971    Digital_LED_0/CLK
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[1]/C
                         clock pessimism              0.181    15.152    
                         clock uncertainty           -0.423    14.729    
    SLICE_X51Y110        FDCE (Setup_fdce_C_CE)      -0.205    14.524    Digital_LED_0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -22.798    
  -------------------------------------------------------------------
                         slack                                 -8.274    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[15]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X49Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[16]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X49Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[16]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X48Y109        FDCE                                         r  Digital_LED_0/data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X48Y109        FDCE                                         r  Digital_LED_0/data_reg[17]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X48Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[17]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X48Y109        FDCE                                         r  Digital_LED_0/data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X48Y109        FDCE                                         r  Digital_LED_0/data_reg[18]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X48Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[18]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X48Y109        FDCE                                         r  Digital_LED_0/data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X48Y109        FDCE                                         r  Digital_LED_0/data_reg[19]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X48Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[19]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[20]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X49Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[21]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X49Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[21]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 Core_cpu/PC_0/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 2.192ns (15.341%)  route 12.096ns (84.659%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT6=10)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.492ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.830     5.487    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.601     8.492    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X43Y124        FDCE                                         r  Core_cpu/PC_0/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.456     8.948 r  Core_cpu/PC_0/pc_reg[6]/Q
                         net (fo=86, routed)          1.139    10.087    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.124    10.211 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.964    11.175    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_3_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.299 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.404    11.703    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.827 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=18, routed)          0.689    12.516    Core_cpu/NPC_0/spo[11]
    SLICE_X41Y121        LUT3 (Prop_lut3_I0_O)        0.124    12.640 f  Core_cpu/NPC_0/p_2_out_carry_i_19/O
                         net (fo=1, routed)           0.973    13.613    Core_cpu/NPC_0/p_2_out_carry_i_19_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.124    13.737 r  Core_cpu/NPC_0/p_2_out_carry_i_12/O
                         net (fo=5, routed)           0.654    14.391    Core_cpu/RF_0/p_2_out_carry_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.515 r  Core_cpu/RF_0/p_2_out_carry__0_i_5/O
                         net (fo=158, routed)         1.317    15.832    Core_cpu/RF_0/p_2_out_carry__0_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.956 r  Core_cpu/RF_0/Mem_DRAM_i_140/O
                         net (fo=2, routed)           0.848    16.804    Core_cpu/RF_0/Mem_DRAM_i_140_n_0
    SLICE_X43Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.928 r  Core_cpu/RF_0/Mem_DRAM_i_74/O
                         net (fo=2, routed)           0.754    17.682    Core_cpu/RF_0/Mem_DRAM_i_74_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  Core_cpu/RF_0/Mem_DRAM_i_34/O
                         net (fo=1, routed)           0.566    18.372    Core_cpu/RF_0/Mem_DRAM_i_34_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I4_O)        0.124    18.496 f  Core_cpu/RF_0/Mem_DRAM_i_8/O
                         net (fo=12292, routed)       0.929    19.425    Core_cpu/RF_0/rD1_reg[11]_0[3]
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.549 f  Core_cpu/RF_0/FRE[31]_i_11/O
                         net (fo=7, routed)           0.458    20.006    Core_cpu/RF_0/FRE[31]_i_11_n_0
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.124    20.130 f  Core_cpu/RF_0/CNT0[31]_i_4/O
                         net (fo=36, routed)          1.427    21.558    Core_cpu/RF_0/CNT0[31]_i_4_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.682 r  Core_cpu/RF_0/data[31]_i_2/O
                         net (fo=1, routed)           0.451    22.132    Core_cpu/RF_0/data[31]_i_2_n_0
    SLICE_X51Y110        LUT2 (Prop_lut2_I0_O)        0.124    22.256 r  Core_cpu/RF_0/data[31]_i_1/O
                         net (fo=32, routed)          0.524    22.780    Digital_LED_0/E[0]
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.498    14.973    Digital_LED_0/CLK
    SLICE_X49Y109        FDCE                                         r  Digital_LED_0/data_reg[23]/C
                         clock pessimism              0.181    15.154    
                         clock uncertainty           -0.423    14.731    
    SLICE_X49Y109        FDCE (Setup_fdce_C_CE)      -0.205    14.526    Digital_LED_0/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 -8.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_0/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.715%)  route 0.213ns (59.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 22.058 - 20.000 ) 
    Source Clock Delay      (SCD):    2.673ns = ( 22.673 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.563    22.673    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X33Y115        FDRE                                         r  Core_cpu/RF_0/rD2_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.146    22.819 r  Core_cpu/RF_0/rD2_reg[0]/Q
                         net (fo=262, routed)         0.213    23.031    LED_0/D[0]
    SLICE_X33Y112        FDCE                                         r  LED_0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833    22.058    LED_0/CLK
    SLICE_X33Y112        FDCE                                         r  LED_0/led_reg[0]/C
                         clock pessimism             -0.246    21.812    
                         clock uncertainty            0.423    22.235    
    SLICE_X33Y112        FDCE (Hold_fdce_C_D)         0.046    22.281    LED_0/led_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.281    
                         arrival time                          23.031    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Timer_0/FRE_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.397ns  (logic 0.146ns (36.803%)  route 0.251ns (63.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 22.061 - 20.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 22.670 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.560    22.670    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y113        FDRE                                         r  Core_cpu/RF_0/rD2_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.146    22.816 r  Core_cpu/RF_0/rD2_reg[7]/Q
                         net (fo=263, routed)         0.251    23.066    Timer_0/D[7]
    SLICE_X33Y108        FDCE                                         r  Timer_0/FRE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836    22.061    Timer_0/CLK
    SLICE_X33Y108        FDCE                                         r  Timer_0/FRE_reg[7]/C
                         clock pessimism             -0.246    21.815    
                         clock uncertainty            0.423    22.238    
    SLICE_X33Y108        FDCE (Hold_fdce_C_D)         0.075    22.313    Timer_0/FRE_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.313    
                         arrival time                          23.066    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_0/led_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.283%)  route 0.246ns (62.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 22.058 - 20.000 ) 
    Source Clock Delay      (SCD):    2.669ns = ( 22.669 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.559    22.669    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X37Y118        FDRE                                         r  Core_cpu/RF_0/rD2_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.146    22.815 r  Core_cpu/RF_0/rD2_reg[13]/Q
                         net (fo=261, routed)         0.246    23.060    LED_0/D[13]
    SLICE_X32Y112        FDCE                                         r  LED_0/led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833    22.058    LED_0/CLK
    SLICE_X32Y112        FDCE                                         r  LED_0/led_reg[13]/C
                         clock pessimism             -0.246    21.812    
                         clock uncertainty            0.423    22.235    
    SLICE_X32Y112        FDCE (Hold_fdce_C_D)         0.070    22.305    LED_0/led_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.305    
                         arrival time                          23.060    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Timer_0/FRE_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.431ns  (logic 0.146ns (33.852%)  route 0.285ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 22.060 - 20.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 22.670 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.560    22.670    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X40Y114        FDRE                                         r  Core_cpu/RF_0/rD2_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.146    22.816 r  Core_cpu/RF_0/rD2_reg[9]/Q
                         net (fo=263, routed)         0.285    23.101    Timer_0/D[9]
    SLICE_X35Y108        FDCE                                         r  Timer_0/FRE_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836    22.060    Timer_0/CLK
    SLICE_X35Y108        FDCE                                         r  Timer_0/FRE_reg[9]/C
                         clock pessimism             -0.246    21.814    
                         clock uncertainty            0.423    22.237    
    SLICE_X35Y108        FDCE (Hold_fdce_C_D)         0.072    22.309    Timer_0/FRE_reg[9]
  -------------------------------------------------------------------
                         required time                        -22.309    
                         arrival time                          23.101    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.707%)  route 0.300ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 22.055 - 20.000 ) 
    Source Clock Delay      (SCD):    2.664ns = ( 22.664 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.554    22.664    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X48Y119        FDRE                                         r  Core_cpu/RF_0/rD2_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.146    22.810 r  Core_cpu/RF_0/rD2_reg[4]/Q
                         net (fo=261, routed)         0.300    23.110    Digital_LED_0/D[4]
    SLICE_X49Y110        FDCE                                         r  Digital_LED_0/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.831    22.055    Digital_LED_0/CLK
    SLICE_X49Y110        FDCE                                         r  Digital_LED_0/data_reg[4]/C
                         clock pessimism             -0.246    21.809    
                         clock uncertainty            0.423    22.232    
    SLICE_X49Y110        FDCE (Hold_fdce_C_D)         0.071    22.303    Digital_LED_0/data_reg[4]
  -------------------------------------------------------------------
                         required time                        -22.303    
                         arrival time                          23.110    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Timer_0/CNT0_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.477ns  (logic 0.191ns (40.006%)  route 0.286ns (59.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 22.060 - 20.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 22.670 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.560    22.670    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y115        FDRE                                         r  Core_cpu/RF_0/rD2_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.146    22.816 r  Core_cpu/RF_0/rD2_reg[11]/Q
                         net (fo=262, routed)         0.286    23.102    Core_cpu/RF_0/rD2_reg[31]_0[11]
    SLICE_X37Y109        LUT6 (Prop_lut6_I5_O)        0.045    23.147 r  Core_cpu/RF_0/CNT0[11]_i_1/O
                         net (fo=1, routed)           0.000    23.147    Timer_0/CNT0_reg[31]_1[11]
    SLICE_X37Y109        FDCE                                         r  Timer_0/CNT0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836    22.060    Timer_0/CLK
    SLICE_X37Y109        FDCE                                         r  Timer_0/CNT0_reg[11]/C
                         clock pessimism             -0.246    21.814    
                         clock uncertainty            0.423    22.237    
    SLICE_X37Y109        FDCE (Hold_fdce_C_D)         0.092    22.329    Timer_0/CNT0_reg[11]
  -------------------------------------------------------------------
                         required time                        -22.329    
                         arrival time                          23.147    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_0/led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.686%)  route 0.315ns (68.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 22.060 - 20.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 22.670 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.560    22.670    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y115        FDRE                                         r  Core_cpu/RF_0/rD2_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.146    22.816 r  Core_cpu/RF_0/rD2_reg[8]/Q
                         net (fo=263, routed)         0.315    23.130    LED_0/D[8]
    SLICE_X33Y111        FDCE                                         r  LED_0/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836    22.060    LED_0/CLK
    SLICE_X33Y111        FDCE                                         r  LED_0/led_reg[8]/C
                         clock pessimism             -0.246    21.814    
                         clock uncertainty            0.423    22.237    
    SLICE_X33Y111        FDCE (Hold_fdce_C_D)         0.070    22.307    LED_0/led_reg[8]
  -------------------------------------------------------------------
                         required time                        -22.307    
                         arrival time                          23.130    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Timer_0/FRE_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.465ns  (logic 0.146ns (31.379%)  route 0.319ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 22.061 - 20.000 ) 
    Source Clock Delay      (SCD):    2.671ns = ( 22.671 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.561    22.671    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y112        FDRE                                         r  Core_cpu/RF_0/rD2_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDRE (Prop_fdre_C_Q)         0.146    22.817 r  Core_cpu/RF_0/rD2_reg[5]/Q
                         net (fo=263, routed)         0.319    23.136    Timer_0/D[5]
    SLICE_X33Y108        FDCE                                         r  Timer_0/FRE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836    22.061    Timer_0/CLK
    SLICE_X33Y108        FDCE                                         r  Timer_0/FRE_reg[5]/C
                         clock pessimism             -0.246    21.815    
                         clock uncertainty            0.423    22.238    
    SLICE_X33Y108        FDCE (Hold_fdce_C_D)         0.072    22.310    Timer_0/FRE_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.310    
                         arrival time                          23.136    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_0/led_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.469ns  (logic 0.146ns (31.144%)  route 0.323ns (68.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 22.058 - 20.000 ) 
    Source Clock Delay      (SCD):    2.671ns = ( 22.671 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.561    22.671    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X33Y117        FDRE                                         r  Core_cpu/RF_0/rD2_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.146    22.817 r  Core_cpu/RF_0/rD2_reg[12]/Q
                         net (fo=261, routed)         0.323    23.139    LED_0/D[12]
    SLICE_X33Y112        FDCE                                         r  LED_0/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.833    22.058    LED_0/CLK
    SLICE_X33Y112        FDCE                                         r  LED_0/led_reg[12]/C
                         clock pessimism             -0.246    21.812    
                         clock uncertainty            0.423    22.235    
    SLICE_X33Y112        FDCE (Hold_fdce_C_D)         0.072    22.307    LED_0/led_reg[12]
  -------------------------------------------------------------------
                         required time                        -22.307    
                         arrival time                          23.139    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 Core_cpu/RF_0/rD2_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED_0/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@20.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        0.447ns  (logic 0.146ns (32.639%)  route 0.301ns (67.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 22.054 - 20.000 ) 
    Source Clock Delay      (SCD):    2.668ns = ( 22.668 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                                               0.000    20.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.312 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640    20.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.978 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.627    21.605    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    20.289 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    20.978 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    21.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    21.818 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    22.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.110 f  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.558    22.668    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X40Y117        FDRE                                         r  Core_cpu/RF_0/rD2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.146    22.814 r  Core_cpu/RF_0/rD2_reg[2]/Q
                         net (fo=261, routed)         0.301    23.115    Digital_LED_0/D[2]
    SLICE_X51Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695    21.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.830    22.054    Digital_LED_0/CLK
    SLICE_X51Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
                         clock pessimism             -0.246    21.808    
                         clock uncertainty            0.423    22.231    
    SLICE_X51Y109        FDCE (Hold_fdce_C_D)         0.047    22.278    Digital_LED_0/data_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.278    
                         arrival time                          23.115    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 Button_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        9.321ns  (logic 0.828ns (8.883%)  route 8.493ns (91.117%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.851ns = ( 47.851 - 40.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 35.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.620    35.276    Button_0/CLK
    SLICE_X48Y103        FDCE                                         r  Button_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.456    35.732 r  Button_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.886    38.619    Core_cpu/RF_0/rf_reg[29][4]_0[2]
    SLICE_X47Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.743 r  Core_cpu/RF_0/rf[7][2]_i_3/O
                         net (fo=1, routed)           1.690    40.432    Core_cpu/RF_0/rf[7][2]_i_3_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.556 r  Core_cpu/RF_0/rf[7][2]_i_2/O
                         net (fo=5, routed)           3.082    43.638    Core_cpu/RF_0/rf[7][2]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    43.762 r  Core_cpu/RF_0/rf[10][2]_i_1/O
                         net (fo=6, routed)           0.836    44.598    Core_cpu/RF_0/rf[10][2]_i_1_n_0
    SLICE_X40Y104        FDRE                                         r  Core_cpu/RF_0/rf_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.505    47.851    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X40Y104        FDRE                                         r  Core_cpu/RF_0/rf_reg[10][2]/C
                         clock pessimism              0.181    48.032    
                         clock uncertainty           -0.423    47.609    
    SLICE_X40Y104        FDRE (Setup_fdre_C_D)       -0.067    47.542    Core_cpu/RF_0/rf_reg[10][2]
  -------------------------------------------------------------------
                         required time                         47.542    
                         arrival time                         -44.598    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 Button_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[28][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        9.018ns  (logic 0.828ns (9.181%)  route 8.190ns (90.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.851ns = ( 47.851 - 40.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 35.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.620    35.276    Button_0/CLK
    SLICE_X48Y103        FDCE                                         r  Button_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.456    35.732 r  Button_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.886    38.619    Core_cpu/RF_0/rf_reg[29][4]_0[2]
    SLICE_X47Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.743 r  Core_cpu/RF_0/rf[7][2]_i_3/O
                         net (fo=1, routed)           1.690    40.432    Core_cpu/RF_0/rf[7][2]_i_3_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.556 r  Core_cpu/RF_0/rf[7][2]_i_2/O
                         net (fo=5, routed)           3.082    43.638    Core_cpu/RF_0/rf[7][2]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    43.762 r  Core_cpu/RF_0/rf[10][2]_i_1/O
                         net (fo=6, routed)           0.532    44.295    Core_cpu/RF_0/rf[10][2]_i_1_n_0
    SLICE_X39Y104        FDRE                                         r  Core_cpu/RF_0/rf_reg[28][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.505    47.851    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y104        FDRE                                         r  Core_cpu/RF_0/rf_reg[28][2]/C
                         clock pessimism              0.181    48.032    
                         clock uncertainty           -0.423    47.609    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.067    47.542    Core_cpu/RF_0/rf_reg[28][2]
  -------------------------------------------------------------------
                         required time                         47.542    
                         arrival time                         -44.295    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 Timer_0/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[16][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        9.001ns  (logic 0.934ns (10.377%)  route 8.067ns (89.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.839ns = ( 47.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 35.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.619    35.275    Timer_0/CLK
    SLICE_X44Y109        FDRE                                         r  Timer_0/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    35.731 r  Timer_0/rdata_reg[23]/Q
                         net (fo=2, routed)           4.463    40.194    Core_cpu/RF_0/rf_reg[23][31]_0[23]
    SLICE_X68Y126        LUT4 (Prop_lut4_I0_O)        0.152    40.346 r  Core_cpu/RF_0/rf[1][23]_i_2/O
                         net (fo=1, routed)           1.101    41.448    Core_cpu/RF_0/rf[1][23]_i_2_n_0
    SLICE_X68Y126        LUT6 (Prop_lut6_I2_O)        0.326    41.774 r  Core_cpu/RF_0/rf[1][23]_i_1/O
                         net (fo=17, routed)          2.503    44.276    Core_cpu/RF_0/rf[1][23]_i_1_n_0
    SLICE_X63Y136        FDRE                                         r  Core_cpu/RF_0/rf_reg[16][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.493    47.839    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X63Y136        FDRE                                         r  Core_cpu/RF_0/rf_reg[16][23]/C
                         clock pessimism              0.181    48.020    
                         clock uncertainty           -0.423    47.597    
    SLICE_X63Y136        FDRE (Setup_fdre_C_D)       -0.067    47.530    Core_cpu/RF_0/rf_reg[16][23]
  -------------------------------------------------------------------
                         required time                         47.530    
                         arrival time                         -44.276    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 Button_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        9.001ns  (logic 0.828ns (9.199%)  route 8.173ns (90.801%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.852ns = ( 47.852 - 40.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 35.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.620    35.276    Button_0/CLK
    SLICE_X48Y103        FDCE                                         r  Button_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.456    35.732 r  Button_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.886    38.619    Core_cpu/RF_0/rf_reg[29][4]_0[2]
    SLICE_X47Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.743 r  Core_cpu/RF_0/rf[7][2]_i_3/O
                         net (fo=1, routed)           1.690    40.432    Core_cpu/RF_0/rf[7][2]_i_3_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.556 r  Core_cpu/RF_0/rf[7][2]_i_2/O
                         net (fo=5, routed)           3.082    43.638    Core_cpu/RF_0/rf[7][2]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    43.762 r  Core_cpu/RF_0/rf[10][2]_i_1/O
                         net (fo=6, routed)           0.515    44.277    Core_cpu/RF_0/rf[10][2]_i_1_n_0
    SLICE_X37Y105        FDRE                                         r  Core_cpu/RF_0/rf_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.506    47.852    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X37Y105        FDRE                                         r  Core_cpu/RF_0/rf_reg[13][2]/C
                         clock pessimism              0.181    48.033    
                         clock uncertainty           -0.423    47.610    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)       -0.067    47.543    Core_cpu/RF_0/rf_reg[13][2]
  -------------------------------------------------------------------
                         required time                         47.543    
                         arrival time                         -44.277    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 Timer_0/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        8.885ns  (logic 0.934ns (10.512%)  route 7.951ns (89.488%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.841ns = ( 47.841 - 40.000 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 35.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.619    35.275    Timer_0/CLK
    SLICE_X44Y109        FDRE                                         r  Timer_0/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    35.731 r  Timer_0/rdata_reg[23]/Q
                         net (fo=2, routed)           4.463    40.194    Core_cpu/RF_0/rf_reg[23][31]_0[23]
    SLICE_X68Y126        LUT4 (Prop_lut4_I0_O)        0.152    40.346 r  Core_cpu/RF_0/rf[1][23]_i_2/O
                         net (fo=1, routed)           1.101    41.448    Core_cpu/RF_0/rf[1][23]_i_2_n_0
    SLICE_X68Y126        LUT6 (Prop_lut6_I2_O)        0.326    41.774 r  Core_cpu/RF_0/rf[1][23]_i_1/O
                         net (fo=17, routed)          2.387    44.160    Core_cpu/RF_0/rf[1][23]_i_1_n_0
    SLICE_X71Y137        FDRE                                         r  Core_cpu/RF_0/rf_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.495    47.841    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X71Y137        FDRE                                         r  Core_cpu/RF_0/rf_reg[4][23]/C
                         clock pessimism              0.181    48.022    
                         clock uncertainty           -0.423    47.599    
    SLICE_X71Y137        FDRE (Setup_fdre_C_D)       -0.081    47.518    Core_cpu/RF_0/rf_reg[4][23]
  -------------------------------------------------------------------
                         required time                         47.518    
                         arrival time                         -44.160    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 Timer_0/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[14][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        8.867ns  (logic 0.934ns (10.534%)  route 7.933ns (89.466%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.840ns = ( 47.840 - 40.000 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 35.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.619    35.275    Timer_0/CLK
    SLICE_X44Y109        FDRE                                         r  Timer_0/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    35.731 r  Timer_0/rdata_reg[23]/Q
                         net (fo=2, routed)           4.463    40.194    Core_cpu/RF_0/rf_reg[23][31]_0[23]
    SLICE_X68Y126        LUT4 (Prop_lut4_I0_O)        0.152    40.346 r  Core_cpu/RF_0/rf[1][23]_i_2/O
                         net (fo=1, routed)           1.101    41.448    Core_cpu/RF_0/rf[1][23]_i_2_n_0
    SLICE_X68Y126        LUT6 (Prop_lut6_I2_O)        0.326    41.774 r  Core_cpu/RF_0/rf[1][23]_i_1/O
                         net (fo=17, routed)          2.369    44.142    Core_cpu/RF_0/rf[1][23]_i_1_n_0
    SLICE_X67Y136        FDRE                                         r  Core_cpu/RF_0/rf_reg[14][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.494    47.840    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X67Y136        FDRE                                         r  Core_cpu/RF_0/rf_reg[14][23]/C
                         clock pessimism              0.181    48.021    
                         clock uncertainty           -0.423    47.598    
    SLICE_X67Y136        FDRE (Setup_fdre_C_D)       -0.093    47.505    Core_cpu/RF_0/rf_reg[14][23]
  -------------------------------------------------------------------
                         required time                         47.505    
                         arrival time                         -44.142    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 Button_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        8.832ns  (logic 0.828ns (9.375%)  route 8.004ns (90.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.853ns = ( 47.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 35.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.620    35.276    Button_0/CLK
    SLICE_X48Y103        FDCE                                         r  Button_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.456    35.732 r  Button_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.886    38.619    Core_cpu/RF_0/rf_reg[29][4]_0[2]
    SLICE_X47Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.743 r  Core_cpu/RF_0/rf[7][2]_i_3/O
                         net (fo=1, routed)           1.690    40.432    Core_cpu/RF_0/rf[7][2]_i_3_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.556 r  Core_cpu/RF_0/rf[7][2]_i_2/O
                         net (fo=5, routed)           3.082    43.638    Core_cpu/RF_0/rf[7][2]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    43.762 r  Core_cpu/RF_0/rf[10][2]_i_1/O
                         net (fo=6, routed)           0.346    44.108    Core_cpu/RF_0/rf[10][2]_i_1_n_0
    SLICE_X33Y104        FDRE                                         r  Core_cpu/RF_0/rf_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.507    47.853    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X33Y104        FDRE                                         r  Core_cpu/RF_0/rf_reg[26][2]/C
                         clock pessimism              0.181    48.034    
                         clock uncertainty           -0.423    47.611    
    SLICE_X33Y104        FDRE (Setup_fdre_C_D)       -0.081    47.530    Core_cpu/RF_0/rf_reg[26][2]
  -------------------------------------------------------------------
                         required time                         47.530    
                         arrival time                         -44.108    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 Timer_0/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[17][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        8.817ns  (logic 0.934ns (10.593%)  route 7.883ns (89.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.840ns = ( 47.840 - 40.000 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 35.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.619    35.275    Timer_0/CLK
    SLICE_X44Y109        FDRE                                         r  Timer_0/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    35.731 r  Timer_0/rdata_reg[23]/Q
                         net (fo=2, routed)           4.463    40.194    Core_cpu/RF_0/rf_reg[23][31]_0[23]
    SLICE_X68Y126        LUT4 (Prop_lut4_I0_O)        0.152    40.346 r  Core_cpu/RF_0/rf[1][23]_i_2/O
                         net (fo=1, routed)           1.101    41.448    Core_cpu/RF_0/rf[1][23]_i_2_n_0
    SLICE_X68Y126        LUT6 (Prop_lut6_I2_O)        0.326    41.774 r  Core_cpu/RF_0/rf[1][23]_i_1/O
                         net (fo=17, routed)          2.319    44.093    Core_cpu/RF_0/rf[1][23]_i_1_n_0
    SLICE_X71Y135        FDRE                                         r  Core_cpu/RF_0/rf_reg[17][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.494    47.840    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X71Y135        FDRE                                         r  Core_cpu/RF_0/rf_reg[17][23]/C
                         clock pessimism              0.181    48.021    
                         clock uncertainty           -0.423    47.598    
    SLICE_X71Y135        FDRE (Setup_fdre_C_D)       -0.081    47.517    Core_cpu/RF_0/rf_reg[17][23]
  -------------------------------------------------------------------
                         required time                         47.517    
                         arrival time                         -44.093    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 Timer_0/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[9][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        8.820ns  (logic 0.932ns (10.567%)  route 7.888ns (89.433%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.846ns = ( 47.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.275ns = ( 35.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.619    35.275    Timer_0/CLK
    SLICE_X43Y110        FDRE                                         r  Timer_0/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.456    35.731 r  Timer_0/rdata_reg[15]/Q
                         net (fo=2, routed)           4.230    39.961    Core_cpu/RF_0/rf_reg[23][31]_0[15]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.150    40.111 r  Core_cpu/RF_0/rf[1][15]_i_2/O
                         net (fo=1, routed)           1.292    41.403    Core_cpu/RF_0/rf[1][15]_i_2_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I2_O)        0.326    41.729 r  Core_cpu/RF_0/rf[1][15]_i_1/O
                         net (fo=17, routed)          2.367    44.096    Core_cpu/RF_0/rf[1][15]_i_1_n_0
    SLICE_X13Y129        FDRE                                         r  Core_cpu/RF_0/rf_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.500    47.846    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X13Y129        FDRE                                         r  Core_cpu/RF_0/rf_reg[9][15]/C
                         clock pessimism              0.181    48.027    
                         clock uncertainty           -0.423    47.604    
    SLICE_X13Y129        FDRE (Setup_fdre_C_D)       -0.081    47.523    Core_cpu/RF_0/rf_reg[9][15]
  -------------------------------------------------------------------
                         required time                         47.523    
                         arrival time                         -44.096    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 Button_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[21][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@40.000ns - fpga_clk rise@30.000ns)
  Data Path Delay:        8.839ns  (logic 0.828ns (9.368%)  route 8.011ns (90.632%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.853ns = ( 47.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 35.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    30.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    31.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016    33.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.620    35.276    Button_0/CLK
    SLICE_X48Y103        FDCE                                         r  Button_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.456    35.732 r  Button_0/rdata_reg[2]/Q
                         net (fo=2, routed)           2.886    38.619    Core_cpu/RF_0/rf_reg[29][4]_0[2]
    SLICE_X47Y108        LUT6 (Prop_lut6_I0_O)        0.124    38.743 r  Core_cpu/RF_0/rf[7][2]_i_3/O
                         net (fo=1, routed)           1.690    40.432    Core_cpu/RF_0/rf[7][2]_i_3_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.556 r  Core_cpu/RF_0/rf[7][2]_i_2/O
                         net (fo=5, routed)           3.082    43.638    Core_cpu/RF_0/rf[7][2]_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    43.762 r  Core_cpu/RF_0/rf[10][2]_i_1/O
                         net (fo=6, routed)           0.353    44.115    Core_cpu/RF_0/rf[10][2]_i_1_n_0
    SLICE_X31Y103        FDRE                                         r  Core_cpu/RF_0/rf_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.702    45.178    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    45.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    46.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.346 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        1.507    47.853    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X31Y103        FDRE                                         r  Core_cpu/RF_0/rf_reg[21][2]/C
                         clock pessimism              0.181    48.034    
                         clock uncertainty           -0.423    47.611    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)       -0.067    47.544    Core_cpu/RF_0/rf_reg[21][2]
  -------------------------------------------------------------------
                         required time                         47.544    
                         arrival time                         -44.115    
  -------------------------------------------------------------------
                         slack                                  3.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Switch_0/rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.231ns (9.527%)  route 2.194ns (90.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.567     1.545    Switch_0/CLK
    SLICE_X40Y98         FDCE                                         r  Switch_0/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Switch_0/rdata_reg[7]/Q
                         net (fo=2, routed)           0.818     2.504    Core_cpu/RF_0/rf_reg[29][23]_0[6]
    SLICE_X40Y103        LUT5 (Prop_lut5_I1_O)        0.045     2.549 r  Core_cpu/RF_0/rf[1][7]_i_3/O
                         net (fo=1, routed)           0.775     3.324    Core_cpu/RF_0/rf[1][7]_i_3_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I3_O)        0.045     3.369 r  Core_cpu/RF_0/rf[1][7]_i_1/O
                         net (fo=17, routed)          0.601     3.969    Core_cpu/RF_0/rf[1][7]_i_1_n_0
    SLICE_X31Y107        FDRE                                         r  Core_cpu/RF_0/rf_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.836     3.561    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X31Y107        FDRE                                         r  Core_cpu/RF_0/rf_reg[9][7]/C
                         clock pessimism             -0.246     3.314    
                         clock uncertainty            0.423     3.737    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.066     3.803    Core_cpu/RF_0/rf_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[15][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.231ns (9.432%)  route 2.218ns (90.568%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Timer_0/CLK
    SLICE_X47Y110        FDRE                                         r  Timer_0/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  Timer_0/rdata_reg[31]/Q
                         net (fo=1, routed)           1.195     2.874    Core_cpu/RF_0/rf_reg[23][31]_0[31]
    SLICE_X57Y128        LUT6 (Prop_lut6_I1_O)        0.045     2.919 r  Core_cpu/RF_0/rf[1][31]_i_7/O
                         net (fo=6, routed)           1.023     3.942    Core_cpu/RF_0/rf[1][31]_i_7_n_0
    SLICE_X64Y132        LUT6 (Prop_lut6_I2_O)        0.045     3.987 r  Core_cpu/RF_0/rf[15][31]_i_3/O
                         net (fo=1, routed)           0.000     3.987    Core_cpu/RF_0/rf[15][31]_i_3_n_0
    SLICE_X64Y132        FDRE                                         r  Core_cpu/RF_0/rf_reg[15][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.827     3.552    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X64Y132        FDRE                                         r  Core_cpu/RF_0/rf_reg[15][31]/C
                         clock pessimism             -0.246     3.305    
                         clock uncertainty            0.423     3.728    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.092     3.820    Core_cpu/RF_0/rf_reg[15][31]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Switch_0/rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[22][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.231ns (9.396%)  route 2.227ns (90.604%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.532    Switch_0/CLK
    SLICE_X67Y127        FDCE                                         r  Switch_0/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  Switch_0/rdata_reg[16]/Q
                         net (fo=2, routed)           0.668     2.341    Core_cpu/RF_0/rf_reg[29][23]_0[15]
    SLICE_X63Y127        LUT5 (Prop_lut5_I1_O)        0.045     2.386 r  Core_cpu/RF_0/rf[1][16]_i_3/O
                         net (fo=1, routed)           0.397     2.783    Core_cpu/RF_0/rf[1][16]_i_3_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.828 r  Core_cpu/RF_0/rf[1][16]_i_1/O
                         net (fo=17, routed)          1.163     3.990    Core_cpu/RF_0/rf[1][16]_i_1_n_0
    SLICE_X59Y137        FDRE                                         r  Core_cpu/RF_0/rf_reg[22][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.828     3.553    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X59Y137        FDRE                                         r  Core_cpu/RF_0/rf_reg[22][16]/C
                         clock pessimism             -0.246     3.306    
                         clock uncertainty            0.423     3.729    
    SLICE_X59Y137        FDRE (Hold_fdre_C_D)         0.070     3.799    Core_cpu/RF_0/rf_reg[22][16]
  -------------------------------------------------------------------
                         required time                         -3.799    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[15][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.272ns (10.919%)  route 2.219ns (89.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.541    Timer_0/CLK
    SLICE_X45Y109        FDRE                                         r  Timer_0/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.128     1.669 r  Timer_0/rdata_reg[14]/Q
                         net (fo=2, routed)           1.350     3.019    Core_cpu/RF_0/rf_reg[23][31]_0[14]
    SLICE_X36Y126        LUT6 (Prop_lut6_I5_O)        0.099     3.118 r  Core_cpu/RF_0/rf[7][14]_i_2/O
                         net (fo=5, routed)           0.869     3.987    Core_cpu/RF_0/rf[7][14]_i_2_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.045     4.032 r  Core_cpu/RF_0/rf[15][14]_i_1/O
                         net (fo=1, routed)           0.000     4.032    Core_cpu/RF_0/rf[15][14]_i_1_n_0
    SLICE_X48Y128        FDRE                                         r  Core_cpu/RF_0/rf_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.821     3.545    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X48Y128        FDRE                                         r  Core_cpu/RF_0/rf_reg[15][14]/C
                         clock pessimism             -0.246     3.298    
                         clock uncertainty            0.423     3.721    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.091     3.812    Core_cpu/RF_0/rf_reg[15][14]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Switch_0/rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.231ns (9.267%)  route 2.262ns (90.733%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.532    Switch_0/CLK
    SLICE_X67Y127        FDCE                                         r  Switch_0/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  Switch_0/rdata_reg[16]/Q
                         net (fo=2, routed)           0.668     2.341    Core_cpu/RF_0/rf_reg[29][23]_0[15]
    SLICE_X63Y127        LUT5 (Prop_lut5_I1_O)        0.045     2.386 r  Core_cpu/RF_0/rf[1][16]_i_3/O
                         net (fo=1, routed)           0.397     2.783    Core_cpu/RF_0/rf[1][16]_i_3_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.828 r  Core_cpu/RF_0/rf[1][16]_i_1/O
                         net (fo=17, routed)          1.197     4.025    Core_cpu/RF_0/rf[1][16]_i_1_n_0
    SLICE_X53Y139        FDRE                                         r  Core_cpu/RF_0/rf_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.827     3.552    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X53Y139        FDRE                                         r  Core_cpu/RF_0/rf_reg[1][16]/C
                         clock pessimism             -0.246     3.305    
                         clock uncertainty            0.423     3.728    
    SLICE_X53Y139        FDRE (Hold_fdre_C_D)         0.070     3.798    Core_cpu/RF_0/rf_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           4.025    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Switch_0/rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.231ns (9.246%)  route 2.267ns (90.754%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.532    Switch_0/CLK
    SLICE_X67Y127        FDCE                                         r  Switch_0/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  Switch_0/rdata_reg[16]/Q
                         net (fo=2, routed)           0.668     2.341    Core_cpu/RF_0/rf_reg[29][23]_0[15]
    SLICE_X63Y127        LUT5 (Prop_lut5_I1_O)        0.045     2.386 r  Core_cpu/RF_0/rf[1][16]_i_3/O
                         net (fo=1, routed)           0.397     2.783    Core_cpu/RF_0/rf[1][16]_i_3_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.828 r  Core_cpu/RF_0/rf[1][16]_i_1/O
                         net (fo=17, routed)          1.203     4.030    Core_cpu/RF_0/rf[1][16]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  Core_cpu/RF_0/rf_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.827     3.552    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X55Y138        FDRE                                         r  Core_cpu/RF_0/rf_reg[2][16]/C
                         clock pessimism             -0.246     3.305    
                         clock uncertainty            0.423     3.728    
    SLICE_X55Y138        FDRE (Hold_fdre_C_D)         0.070     3.798    Core_cpu/RF_0/rf_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[23][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.231ns (9.269%)  route 2.261ns (90.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Timer_0/CLK
    SLICE_X47Y110        FDRE                                         r  Timer_0/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  Timer_0/rdata_reg[31]/Q
                         net (fo=1, routed)           1.195     2.874    Core_cpu/RF_0/rf_reg[23][31]_0[31]
    SLICE_X57Y128        LUT6 (Prop_lut6_I1_O)        0.045     2.919 r  Core_cpu/RF_0/rf[1][31]_i_7/O
                         net (fo=6, routed)           0.790     3.709    Core_cpu/RF_0/rf[1][31]_i_7_n_0
    SLICE_X65Y132        LUT6 (Prop_lut6_I2_O)        0.045     3.754 r  Core_cpu/RF_0/rf[7][31]_i_3/O
                         net (fo=2, routed)           0.276     4.030    Core_cpu/RF_0/rf[7][31]_i_3_n_0
    SLICE_X63Y133        FDRE                                         r  Core_cpu/RF_0/rf_reg[23][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.827     3.552    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X63Y133        FDRE                                         r  Core_cpu/RF_0/rf_reg[23][31]/C
                         clock pessimism             -0.246     3.305    
                         clock uncertainty            0.423     3.728    
    SLICE_X63Y133        FDRE (Hold_fdre_C_D)         0.066     3.794    Core_cpu/RF_0/rf_reg[23][31]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Switch_0/rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[18][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.231ns (9.193%)  route 2.282ns (90.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.554     1.532    Switch_0/CLK
    SLICE_X67Y127        FDCE                                         r  Switch_0/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  Switch_0/rdata_reg[16]/Q
                         net (fo=2, routed)           0.668     2.341    Core_cpu/RF_0/rf_reg[29][23]_0[15]
    SLICE_X63Y127        LUT5 (Prop_lut5_I1_O)        0.045     2.386 r  Core_cpu/RF_0/rf[1][16]_i_3/O
                         net (fo=1, routed)           0.397     2.783    Core_cpu/RF_0/rf[1][16]_i_3_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.828 r  Core_cpu/RF_0/rf[1][16]_i_1/O
                         net (fo=17, routed)          1.217     4.045    Core_cpu/RF_0/rf[1][16]_i_1_n_0
    SLICE_X61Y136        FDRE                                         r  Core_cpu/RF_0/rf_reg[18][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.827     3.552    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X61Y136        FDRE                                         r  Core_cpu/RF_0/rf_reg[18][16]/C
                         clock pessimism             -0.246     3.305    
                         clock uncertainty            0.423     3.728    
    SLICE_X61Y136        FDRE (Hold_fdre_C_D)         0.070     3.798    Core_cpu/RF_0/rf_reg[18][16]
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.271ns (10.699%)  route 2.262ns (89.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.540    Timer_0/CLK
    SLICE_X44Y111        FDRE                                         r  Timer_0/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.128     1.668 r  Timer_0/rdata_reg[5]/Q
                         net (fo=1, routed)           0.886     2.554    Core_cpu/RF_0/rf_reg[23][31]_0[5]
    SLICE_X51Y105        LUT6 (Prop_lut6_I3_O)        0.098     2.652 r  Core_cpu/RF_0/rf[1][5]_i_2/O
                         net (fo=6, routed)           1.376     4.028    Core_cpu/RF_0/rf[1][5]_i_2_n_0
    SLICE_X64Y107        LUT6 (Prop_lut6_I3_O)        0.045     4.073 r  Core_cpu/RF_0/rf[15][5]_i_1/O
                         net (fo=1, routed)           0.000     4.073    Core_cpu/RF_0/rf[15][5]_i_1_n_0
    SLICE_X64Y107        FDRE                                         r  Core_cpu/RF_0/rf_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.835     3.559    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X64Y107        FDRE                                         r  Core_cpu/RF_0/rf_reg[15][5]/C
                         clock pessimism             -0.246     3.312    
                         clock uncertainty            0.423     3.735    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.091     3.826    Core_cpu/RF_0/rf_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Timer_0/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/RF_0/rf_reg[7][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.231ns (9.188%)  route 2.283ns (90.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Timer_0/CLK
    SLICE_X47Y110        FDRE                                         r  Timer_0/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  Timer_0/rdata_reg[31]/Q
                         net (fo=1, routed)           1.195     2.874    Core_cpu/RF_0/rf_reg[23][31]_0[31]
    SLICE_X57Y128        LUT6 (Prop_lut6_I1_O)        0.045     2.919 r  Core_cpu/RF_0/rf[1][31]_i_7/O
                         net (fo=6, routed)           0.790     3.709    Core_cpu/RF_0/rf[1][31]_i_7_n_0
    SLICE_X65Y132        LUT6 (Prop_lut6_I2_O)        0.045     3.754 r  Core_cpu/RF_0/rf[7][31]_i_3/O
                         net (fo=2, routed)           0.298     4.052    Core_cpu/RF_0/rf[7][31]_i_3_n_0
    SLICE_X65Y134        FDRE                                         r  Core_cpu/RF_0/rf_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.901     2.125    Clkgen/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=9283, routed)        0.830     3.554    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X65Y134        FDRE                                         r  Core_cpu/RF_0/rf_reg[7][31]/C
                         clock pessimism             -0.246     3.307    
                         clock uncertainty            0.423     3.730    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.075     3.805    Core_cpu/RF_0/rf_reg[7][31]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           4.052    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.716ns (25.757%)  route 2.064ns (74.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.617     5.273    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.419     5.692 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           1.012     6.704    Digital_LED_0/data[0]
    SLICE_X29Y112        LUT2 (Prop_lut2_I1_O)        0.297     7.001 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.052     8.053    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X13Y114        FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.506    14.981    Digital_LED_0/CLK
    SLICE_X13Y114        FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism              0.259    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X13Y114        FDPE (Recov_fdpe_C_PRE)     -0.359    14.846    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.716ns (27.804%)  route 1.859ns (72.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.617     5.273    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.419     5.692 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           1.009     6.701    Digital_LED_0/data[0]
    SLICE_X29Y112        LUT2 (Prop_lut2_I1_O)        0.297     6.998 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.850     7.849    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X13Y113        FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.506    14.981    Digital_LED_0/CLK
    SLICE_X13Y113        FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism              0.259    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X13Y113        FDCE (Recov_fdce_C_CLR)     -0.405    14.800    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.580ns (23.240%)  route 1.916ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.617     5.273    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.729 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.970     6.699    Digital_LED_0/data[3]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.124     6.823 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.946     7.769    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X44Y108        FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.501    14.976    Digital_LED_0/CLK
    SLICE_X44Y108        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism              0.259    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X44Y108        FDPE (Recov_fdpe_C_PRE)     -0.359    14.841    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.606ns (27.368%)  route 1.608ns (72.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.616     5.272    Digital_LED_0/CLK
    SLICE_X51Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.456     5.728 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           1.112     6.841    Digital_LED_0/data[2]
    SLICE_X41Y107        LUT2 (Prop_lut2_I1_O)        0.150     6.991 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.496     7.487    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X40Y106        FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.505    14.980    Digital_LED_0/CLK
    SLICE_X40Y106        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism              0.259    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.607    14.597    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.580ns (24.719%)  route 1.766ns (75.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.616     5.272    Digital_LED_0/CLK
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     5.728 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           1.190     6.918    Digital_LED_0/data[1]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.124     7.042 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.577     7.619    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X37Y106        FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.506    14.981    Digital_LED_0/CLK
    SLICE_X37Y106        FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism              0.259    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X37Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    14.846    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.580ns (25.029%)  route 1.737ns (74.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.616     5.272    Digital_LED_0/CLK
    SLICE_X51Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.456     5.728 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           1.350     7.079    Digital_LED_0/data[2]
    SLICE_X41Y107        LUT2 (Prop_lut2_I1_O)        0.124     7.203 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.387     7.590    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X41Y107        FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.504    14.979    Digital_LED_0/CLK
    SLICE_X41Y107        FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism              0.259    15.238    
                         clock uncertainty           -0.035    15.203    
    SLICE_X41Y107        FDPE (Recov_fdpe_C_PRE)     -0.359    14.844    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.661%)  route 1.595ns (73.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.617     5.273    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.729 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.810     6.540    Digital_LED_0/data[3]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.124     6.664 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.785     7.449    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X44Y107        FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.501    14.976    Digital_LED_0/CLK
    SLICE_X44Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism              0.259    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X44Y107        FDCE (Recov_fdce_C_CLR)     -0.405    14.795    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.580ns (28.516%)  route 1.454ns (71.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.616     5.272    Digital_LED_0/CLK
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     5.728 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.914     6.642    Digital_LED_0/data[1]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.766 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.540     7.306    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X37Y107        FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.505    14.980    Digital_LED_0/CLK
    SLICE_X37Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism              0.259    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X37Y107        FDCE (Recov_fdce_C_CLR)     -0.405    14.799    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.541%)  route 0.572ns (75.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.537    Digital_LED_0/CLK
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.385     2.063    Digital_LED_0/data[1]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.045     2.108 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.187     2.295    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X37Y107        FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X37Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism             -0.480     1.580    
    SLICE_X37Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.492%)  route 0.573ns (75.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.297     1.976    Digital_LED_0/data[3]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.021 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.276     2.297    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X44Y107        FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.832     2.057    Digital_LED_0/CLK
    SLICE_X44Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism             -0.480     1.577    
    SLICE_X44Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.485    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.386%)  route 0.609ns (76.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Digital_LED_0/CLK
    SLICE_X51Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141     1.679 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.490     2.169    Digital_LED_0/data[2]
    SLICE_X41Y107        LUT2 (Prop_lut2_I1_O)        0.045     2.214 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.119     2.333    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X41Y107        FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.835     2.059    Digital_LED_0/CLK
    SLICE_X41Y107        FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.480     1.579    
    SLICE_X41Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     1.484    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.291%)  route 0.648ns (77.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.537    Digital_LED_0/CLK
    SLICE_X51Y110        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.141     1.678 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.469     2.147    Digital_LED_0/data[1]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.045     2.192 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.180     2.371    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X37Y106        FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.061    Digital_LED_0/CLK
    SLICE_X37Y106        FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.480     1.581    
    SLICE_X37Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     1.486    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.187ns (23.998%)  route 0.592ns (76.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Digital_LED_0/CLK
    SLICE_X51Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.402     2.081    Digital_LED_0/data[2]
    SLICE_X41Y107        LUT2 (Prop_lut2_I1_O)        0.046     2.127 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.190     2.317    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X40Y106        FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.060    Digital_LED_0/CLK
    SLICE_X40Y106        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.480     1.580    
    SLICE_X40Y106        FDCE (Remov_fdce_C_CLR)     -0.154     1.426    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.930%)  route 0.703ns (79.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.141     1.679 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.346     2.025    Digital_LED_0/data[3]
    SLICE_X45Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.070 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.357     2.427    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X44Y108        FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.832     2.057    Digital_LED_0/CLK
    SLICE_X44Y108        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.480     1.577    
    SLICE_X44Y108        FDPE (Remov_fdpe_C_PRE)     -0.095     1.482    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.226ns (23.368%)  route 0.741ns (76.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.128     1.666 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.416     2.082    Digital_LED_0/data[0]
    SLICE_X29Y112        LUT2 (Prop_lut2_I1_O)        0.098     2.180 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.325     2.505    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X13Y113        FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.061    Digital_LED_0/CLK
    SLICE_X13Y113        FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.480     1.581    
    SLICE_X13Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.489    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.226ns (21.365%)  route 0.832ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.560     1.538    Digital_LED_0/CLK
    SLICE_X51Y108        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.128     1.666 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.417     2.083    Digital_LED_0/data[0]
    SLICE_X29Y112        LUT2 (Prop_lut2_I1_O)        0.098     2.181 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.415     2.596    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X13Y114        FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.836     2.061    Digital_LED_0/CLK
    SLICE_X13Y114        FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.480     1.581    
    SLICE_X13Y114        FDPE (Remov_fdpe_C_PRE)     -0.095     1.486    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.110    





