{
  "design": {
    "design_info": {
      "boundary_crc": "0xC80B875C2E61A74D",
      "device": "xc7a100tfgg484-2",
      "name": "msys",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.1.1",
      "validated": "true"
    },
    "design_tree": {
      "labtools_fmeter_0": "",
      "microblaze_0_local_memory": {
        "lmb_bram": "",
        "dlmb_bram_if_cntlr": "",
        "dlmb_v10": "",
        "ilmb_bram_if_cntlr": "",
        "ilmb_v10": ""
      },
      "mig_7series_0": "",
      "rst_mig_7series_0_100M": "",
      "rst_mig_7series_0_50M": "",
      "vio_0": "",
      "lt_fmeter_xlconcat_0": "",
      "UART0": {
        "UART0_xlslice_0": "",
        "UART0_xlslice_1": "",
        "UART0_xlslice_2": "",
        "UART0_xlslice_3": "",
        "UART0_xlconcat_1": "",
        "rst_mig_7series_0_12M": "",
        "axi_UART0_gpio_0": "",
        "axi_UART0_uartlite_0": ""
      },
      "PWM_lights": {
        "PWM_counter_binary_0": "",
        "PWM_ctr_xlslice_17to10_0": "",
        "PWM_gpio_xlslice_7to0_0": "",
        "PWM_gpio_xlslice_31to24_0": "",
        "PWM_gpio_xlslice_15to8_0": "",
        "PWM_gpio_xlslice_23to16_0": "",
        "RGB_blue_compare_0": "",
        "RGB_green_compare_0": "",
        "LCD_BL_compare_0": "",
        "RGB_red_compare_0": "",
        "PWM_GPIO_xlslice_0to0_0": "",
        "RGB_blue_xlslice_8to8_0": "",
        "RGB_green_xlslice_8to8_0": "",
        "LCD_BL_xlslice_8to8_0": "",
        "RGB_red_xlslice_8to8_0": "",
        "PWM_GPIO2_xlconcat_0": "",
        "axi_PWM_gpio_0": "",
        "xlconstant_0_len16": "",
        "PWM_GPIO2_xlslice_15to0_0": ""
      },
      "ROTENC_decoder": {
        "ROTENC_counter_32bit_0": "",
        "axi_ROTENC_gpio_0": ""
      },
      "TRX": {
        "TRX_proc_sys_reset_0": "",
        "TRX_io_reset_counter_binary_0": "",
        "TRX_LVDS": {
          "TRX_rx09_concat": {
            "TRX_rx09_xlconcat_0": "",
            "TRX_rx_xlslice_00to00": "",
            "TRX_rx_xlslice_02to02": "",
            "TRX_rx_xlslice_04to04": "",
            "TRX_rx_xlslice_06to06": "",
            "TRX_rx_xlslice_10to10": "",
            "TRX_rx_xlslice_12to12": "",
            "TRX_rx_xlslice_14to14": "",
            "TRX_rx_xlslice_08to08": ""
          },
          "TRX_rx24_concat": {
            "TRX_rx24_xlconcat_0": "",
            "TRX_rx_xlslice_15to15": "",
            "TRX_rx_xlslice_13to13": "",
            "TRX_rx_xlslice_11to11": "",
            "TRX_rx_xlslice_09to09": "",
            "TRX_rx_xlslice_07to07": "",
            "TRX_rx_xlslice_05to05": "",
            "TRX_rx_xlslice_03to03": "",
            "TRX_rx_xlslice_01to01": ""
          },
          "TRX_rx09_fifo_generator_0": "",
          "TRX_rx24_fifo_generator_0": "",
          "TRX_tx09_fifo_generator_0": "",
          "TRX_tx_concat": {
            "TRX_tx_LVDS_interleave_xlconcat_0": "",
            "xlslice_00to00": "",
            "xlslice_01to01": "",
            "xlslice_02to02": "",
            "xlslice_03to03": "",
            "xlslice_04to04": "",
            "xlslice_05to05": "",
            "xlslice_06to06": "",
            "xlslice_07to07": "",
            "TRX_tx_word_format_xlconcat_0": "",
            "xlconstant_val0_len1": "",
            "xlconstant_val1_len1": "",
            "TRX_blank_tx_util_vector_logic_0": "",
            "TRX_blank_tx_xlconcat_0": "",
            "TRX_blank_tx_util_vector_logic_1": "",
            "TRX_blank_tx_c_shift_ram_0": ""
          },
          "TRX_LVDS_selectio_wiz_0": "",
          "xlconstant_1_len1": "",
          "TRX_LVDS_util_ds_buf_0": ""
        },
        "TRX_rx_FFT_unit": {
          "TRX_rx_FFT_calc": {
            "delay_rx09_3449minus1024clk": {
              "c_shift_ram_dly1024_0": "",
              "c_shift_ram_dly1024_1": "",
              "c_shift_ram_dly377_2": "",
              "xlconcat_0": ""
            },
            "cordic_rx09": "",
            "cordic_rx24": "",
            "rx09_xlslice_31to16": "",
            "rx24_xlslice_31to16": "",
            "fft_rx09_s_data_xlconcat_0": "",
            "fft_rx24_s_data_xlconcat_0": "",
            "cordic_rx09_xlconcat_0": "",
            "cordic_rx24_xlconcat_0": "",
            "cordic_rx09_addra_xlslice_9to0": "",
            "cordic_rx24_addra_xlslice_9to0": "",
            "delay_rx24_3449minus1024clk": {
              "c_shift_ram_dly1024_0": "",
              "c_shift_ram_dly1024_1": "",
              "c_shift_ram_dly377_2": "",
              "xlconcat_0": ""
            },
            "xfft_rx09_dly3449": "",
            "xfft_rx24_dly3449": "",
            "xlconstant_0x0_len3": "",
            "cordic_rx09_xlslice_4downto0": "",
            "cordic_rx24_xlslice_4downto0": ""
          },
          "pre_fft_rx09_blk_mem_gen_0": "",
          "post_fft_rx09_blk_mem_gen_0": "",
          "post_fft_rx24_blk_mem_gen_0": "",
          "pre_fft_rx24_blk_mem_gen_0": "",
          "premem_fft_rx09_xlslice_25to13": "",
          "premem_fft_rx09_xlslice_12to00": "",
          "premem_fft_rx24_xlslice_25to13": "",
          "premem_fft_rx24_xlslice_12to00": ""
        },
        "TRX_config": {
          "TRX_gpio_xlslice_31downto31_resetn_0": "",
          "TRX_gpio_xlslice_30downto30_rfxmode_0": "",
          "axi_TRX_gpio_0": "",
          "TRX_axi_quad_spi_0": "",
          "TRX_gpio_xlslice_0downto0_blankTx_0": "",
          "TRX_gpio_xlconcat_0": ""
        },
        "TRX_clock": {
          "TRX_PLL_clk_wiz_0": "",
          "TRX_PLL_util_ds_buf_0": ""
        },
        "util_vector_logic_0": "",
        "TRX_tx_DDS_unit": {
          "TRX_tx_4to1_c_counter_binary_0": "",
          "TRX_tx0_re_xlslice_12to00": "",
          "TRX_tx1_re_xlslice_12to00": "",
          "TRX_tx0_im_xlslice_28to16": "",
          "TRX_tx1_im_xlslice_28to16": "",
          "TRX_tx0_re_xbip_multadd_0": "",
          "TRX_tx0_im_xbip_multadd_0": "",
          "TRX_CDC_dds_tx0_c_shift_ram_0": "",
          "TRX_CDC_dds_tx1_c_shift_ram_0": "",
          "TRX_ampt_tx1_xslice_15to8": "",
          "TRX_ampt_tx1_xslice_7to0": "",
          "TRX_tx1_re_xbip_multadd_0": "",
          "TRX_tx1_im_xbip_multadd_0": "",
          "TRX_tx1_dds_compiler_0": "",
          "TRX_tx_dds_inc_axi_gpio_0": "",
          "TRX_tx0_dds_compiler_0": "",
          "xlconstant_val0_len1": "",
          "xlconstant_val1_len1": "",
          "TRX_tx_dds_ampt_axi_gpio_0": "",
          "TRX_CDC_ampt_tx0_c_shift_ram_0": "",
          "TRX_CDC_ampt_tx1_c_shift_ram_0": "",
          "TRX_ampt_tx0_xslice_15to8": "",
          "TRX_ampt_tx0_xslice_7to0": ""
        }
      },
      "ETH0": {
        "ETH0_LEDs": {
          "ETH0_LEDs_util_reduced_logic_0": "",
          "ETH0_LEDs_xlconcat_0": "",
          "ETH0_LEDs_c_counter_binary_0": "",
          "ETH0_LEDs_util_vector_logic_0": ""
        },
        "ETH0_mii_to_rmii_0": "",
        "ETH0_LEDs_proc_sys_reset_0": "",
        "ETH0_util_vector_logic_0": "",
        "ETH0_LEDstatus_CDC_c_shift_ram_0": "",
        "ETH0_LEDs_xlconcat_0": "",
        "ETH0_txd_CDC_c_shift_ram_0": "",
        "ETH0_rxd_CDC_c_shift_ram_0": "",
        "ETH0_MIIstatus_xlconcat_0": "",
        "ETH0_MIIstatus_CDC_c_shift_ram_0": "",
        "ETH0_axi_ethernetlite_0": "",
        "ETH0_xlconstant_val0_len1": ""
      },
      "INT_ctrl": {
        "microblaze_0_xlconcat": "",
        "microblaze_0_axi_intc": ""
      },
      "axi_BOARD_iic_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {}
      },
      "axi_timer_0": "",
      "BOARD_clk_wiz_0": "",
      "mdm_USER2_0": "",
      "microblaze_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {
          "auto_cc": ""
        },
        "m04_couplers": {},
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {},
        "m17_couplers": {},
        "m18_couplers": {
          "auto_cc": ""
        },
        "m19_couplers": {}
      },
      "mgt_clk0_CLK2_util_ds_buf_1": "",
      "CLK0_util_ds_buf_0": "",
      "PTT_xlconstant_1_len1": "",
      "CLK0_util_ds_buf_1": "",
      "EUI48": {
        "axi_EUI48_gpio_0": "",
        "EUI48_xlslice_47to32_0": "",
        "EUI48_xlslice_31to0_0": "",
        "EUI48_xlconcat_0": "",
        "EUI48_xlconstant_len14_val0": "",
        "EUI48_xlslice_31to31_0": "",
        "EUI48_xlconstant_len1_val0": ""
      },
      "CLK1B_CW_0": {
        "CLK1B_clk_wiz_0": "",
        "CLK1B_axi_gpio_0": "",
        "CLK1B_c_shift_ram_0": "",
        "CLK1B_xlslice_0to0": "",
        "CLK1B_xlslice_1to1": "",
        "CLK1B_util_vector_logic_0": "",
        "CLK1B_util_reduced_logic_1": "",
        "CLK1B_xlconcat_0": ""
      },
      "SCOPE": {
        "SCOPE_axi_gpio_0": "",
        "SCOPE_Timebase_c_counter_binary_0": "",
        "SCOPE_Signals_xlconcat_0": "",
        "SCOPE_Signals_CDC_c_shift_ram_0": "",
        "SCOPE_fifo_generator_0": "",
        "SCOPE_axi_gpio_1": "",
        "SCOPE_GPIO3_Out_xlslice_63downto32": "",
        "SCOPE_GPIO4_Out_xlslice_31downto0": "",
        "SCOPE_Signals_CDC_c_shift_ram_1": "",
        "SCOPE_Signals_CDC_c_shift_ram_2": "",
        "SCOPE_Signals_CDC_c_shift_ram_7": "",
        "SCOPE_Signals_CDC_c_shift_ram_8": "",
        "SCOPE_Signals_CDC_c_shift_ram_9": "",
        "SCOPE_Signals_CDC_c_shift_ram_10": "",
        "SCOPE_Signals_CDC_c_shift_ram_11": "",
        "SCOPE_Signals_CDC_c_shift_ram_12": "",
        "SCOPE_Signals_CDC_c_shift_ram_13": "",
        "SCOPE_Signals_CDC_c_shift_ram_14": "",
        "SCOPE_Signals_CDC_c_shift_ram_15": "",
        "SCOPE_Signals_CDC_c_shift_ram_16": "",
        "SCOPE_Signals_xlconcat_1": ""
      },
      "USER_dbg": {
        "USER_dbg_out_xlconcat_0": ""
      },
      "BOOT_PLL": {
        "BOOT_PLL_microblaze_0": "",
        "BOOT_PLL_Local_BRAM": {
          "dlmb_v10_0": "",
          "ilmb_v10_1": "",
          "blk_mem_gen_0": "",
          "ilmb_bram_if_cntlr_0": "",
          "dlmb_bram_if_cntlr_0": ""
        },
        "BOOT_PLL_axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_pc": ""
          },
          "s02_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "BOOT_PLL_axi_gpio_0": "",
        "BOOT_PLL_axi_iic_0": "",
        "BOOT_PLL_proc_sys_reset_0": ""
      },
      "CFG": {
        "CFG_axi_quad_spi_0": "",
        "CFG_clk_wiz_0": "",
        "SC0712_0": ""
      },
      "CLOCK": {
        "CLOCK_c_counter_binary_0": "",
        "CLOCK_CDC_c_shift_ram_0": "",
        "axi_gpio_0": "",
        "CLOCK_CDC_c_shift_ram_1": "",
        "CLOCK_xlslice_31to0": "",
        "CLOCK_xlslice_63to32": ""
      },
      "vio_xlslice_40": "",
      "vio_xlslice_41": "",
      "vio_xlconcat_40": "",
      "vio_xlconcat_41": "",
      "vio_xlslice_rx09_re_12to0_in44": "",
      "vio_xlslice_rx09_im_25to13_in45": "",
      "vio_xlslice_rx24_re_12to0_in46": "",
      "vio_xlslice_rx24_im_25to13_in47": ""
    },
    "interface_ports": {
      "CLK0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "DDR3_SDRAM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "ETH0_MDIO_MDC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "RMII_PHY_M_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      },
      "UART0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "CLK2_mgt_clk0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "qspi_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "CLK3_sys_diff": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "BOARD_IIC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "TRX_spi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "TRX_rx_clk_64MHz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000"
          }
        }
      },
      "TRX_tx_clk": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000"
          }
        }
      }
    },
    "ports": {
      "PLL_I2C_ext_scl_o": {
        "direction": "O"
      },
      "PLL_I2C_ext_sda": {
        "direction": "IO"
      },
      "phy_rst_n": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "UART0EXT_RTSn": {
        "direction": "I"
      },
      "UART0EXT_DTRn": {
        "direction": "I"
      },
      "UART0EXT_CTSn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0EXT_DSRn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0EXT_DCDn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0EXT_RIn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "UART0_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_100M_peripheral_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "/BOARD_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "DDR3_init_calib_complete": {
        "direction": "O"
      },
      "ETH0_DA_Y": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ETH0_DA_G": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ETH0_LINK_LED_g": {
        "direction": "I"
      },
      "LED_RGB_red": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_RGB_green": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_RGB_blue": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LCD_BL": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LCD_rstn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_Clk_100MHz_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "fft09_aresetn_in:fft24_aresetn_in:SCOPE_FSM_Timebase_SCLR"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "rst_100M_peripheral_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "rotenc_dec_cnt_up_dwn": {
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "rotenc_dec_cnt_en": {
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "BOARD_ROTENC_PUSH": {
        "direction": "I"
      },
      "PLL_int": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "TRX_int": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "TRX_resetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TRX_rfx_mode": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_clk_26MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "msys_TRX_clk_26MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "26000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "FPGA_IO": {
        "direction": "I"
      },
      "ULI_SYSTEM_XIO": {
        "direction": "I"
      },
      "TRX_PLL_clk_25MHz_P": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_PLL_clk_25MHz_N": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_rx_data_p": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "TRX_rx_data_n": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "TRX_tx_data_p": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "TRX_tx_data_n": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "CLK1B_clk": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "msys_CLK1B_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "TRX_rx09_fifo_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "TRX_rx24_fifo_o": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "TRX_rx09_fifo_valid_o": {
        "direction": "O"
      },
      "TRX_rx24_fifo_valid_o": {
        "direction": "O"
      },
      "fft09_data_tlast_in": {
        "direction": "I"
      },
      "fft09_data_tready_out": {
        "direction": "O"
      },
      "fft09_data_tvalid_in": {
        "direction": "I"
      },
      "fft09_config_tdata_in": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "fft09_config_tvalid_in": {
        "direction": "I"
      },
      "fft09_aresetn_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "premem_rx09_addra_in": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "premem_rx09_dina_in": {
        "direction": "I",
        "left": "25",
        "right": "0"
      },
      "premem_rx24_dina_in": {
        "direction": "I",
        "left": "25",
        "right": "0"
      },
      "premem_rx09_wea_in": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "premem_rx09_addrb_in": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "premem_rx24_addra_in": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "premem_rx24_wea_in": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "RF09_quarterfrm": {
        "type": "data",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortType": {
            "value": "data",
            "value_src": "default"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "RF24_quarterfrm": {
        "type": "data",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortType": {
            "value": "data",
            "value_src": "default"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "fft24_data_tready_out": {
        "direction": "O"
      },
      "fft24_data_tlast_in": {
        "direction": "I"
      },
      "fft24_data_tvalid_in": {
        "direction": "I"
      },
      "fft24_config_tdata_in": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "fft24_config_tvalid_in": {
        "direction": "I"
      },
      "premem_rx24_addrb_in": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "fft24_aresetn_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "EUI48_FSM_start": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "EUI48_FSM_run": {
        "direction": "I"
      },
      "EUI48_data": {
        "type": "data",
        "direction": "I",
        "left": "47",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "EUI48_state": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "EUI48_abort": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SCOPE_FSM_Timebase_SCLR": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "SCOPE_FSM_Timebase_CE": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "SCOPE_FSM_FIFO_Rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "SCOPE_FSM_FIFO_RdEn": {
        "direction": "I"
      },
      "SCOPE_FSM_FIFO_WrFull": {
        "direction": "O"
      },
      "SCOPE_FSM_FIFO_RdValid": {
        "direction": "O"
      },
      "SCOPE_FSM_FIFO_RdEmpty": {
        "direction": "O"
      },
      "SCOPE_FSM_TrigSrc": {
        "direction": "O",
        "left": "47",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "48",
            "value_src": "ip_prop"
          }
        }
      },
      "SCOPE_FSM_FIFO_WrEn": {
        "direction": "I"
      },
      "USER_dbg_out": {
        "direction": "O",
        "left": "13",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "NULL:16000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "NULL:0.000",
            "value_src": "ip_prop"
          },
          "PortType": {
            "value": "clk",
            "value_src": "ip_prop"
          },
          "PortWidth": {
            "value": "14",
            "value_src": "ip_prop"
          }
        }
      },
      "SCOPE_FSM_FIFO_rd_rst_busy": {
        "direction": "O"
      },
      "SCOPE_FSM_FIFO_wr_rst_busy": {
        "direction": "O"
      },
      "SCOPE_FSM_GPIO0_Out": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "SCOPE_FSM_GPIO1_In": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "LVDS_rx09_synced": {
        "direction": "I"
      },
      "LVDS_rx24_synced": {
        "direction": "I"
      },
      "RF09_framectr": {
        "direction": "I",
        "left": "29",
        "right": "0"
      },
      "RF24_framectr": {
        "direction": "I",
        "left": "29",
        "right": "0"
      }
    },
    "components": {
      "labtools_fmeter_0": {
        "vlnv": "trenz.biz:user:labtools_fmeter:1.0",
        "xci_name": "msys_labtools_fmeter_0_0",
        "parameters": {
          "C_CHANNELS": {
            "value": "10"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "mdm_USER2_0_microblaze_LMB_1_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "msys_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "msys_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              },
              "C_NUM_LMB": {
                "value": "2"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00010000 32 > msys microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "msys_dlmb_v10_0",
            "addressing": {
              "interface_ports": {
                "LMB_M": {
                  "mode": "MirroredMaster",
                  "bridges": [
                    "LMB_Sl_0"
                  ]
                }
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "msys_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "msys_ilmb_v10_0",
            "addressing": {
              "interface_ports": {
                "LMB_M": {
                  "mode": "MirroredMaster",
                  "bridges": [
                    "LMB_Sl_0"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/SLMB",
              "dlmb_v10/LMB_Sl_0"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "mdm_USER2_0_microblaze_LMB_1": {
            "interface_ports": [
              "mdm_USER2_0_microblaze_LMB_1_in",
              "dlmb_bram_if_cntlr/SLMB1"
            ]
          },
          "ilmb_bram_if_cntlr_BRAM_PORT": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "dlmb_bram_if_cntlr_BRAM_PORT": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/SLMB",
              "ilmb_v10/LMB_Sl_0"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk"
            ]
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "msys_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "DDR3_SDRAM"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "rst_mig_7series_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_rst_mig_7series_0_100M_0"
      },
      "rst_mig_7series_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_rst_mig_7series_0_50M_0"
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "msys_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "48"
          },
          "C_NUM_PROBE_OUT": {
            "value": "1"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "15"
          }
        }
      },
      "lt_fmeter_xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "10"
          }
        }
      },
      "UART0": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UART0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "UART0EXT_CTSn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "UART0EXT_DSRn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "UART0EXT_DCDn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "UART0EXT_RIn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "UART0EXT_RTSn": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "UART0EXT_DTRn": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "UART0_rst_n": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "UART0_xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "UART0_xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_uart0_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "UART0_xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_uart0_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "UART0_xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_uart0_xlslice_1_1",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "UART0_xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "rst_mig_7series_0_12M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "msys_rst_mig_7series_0_50M_1"
          },
          "axi_UART0_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_gpio_0_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x0000000f"
              },
              "C_GPIO2_WIDTH": {
                "value": "2"
              },
              "C_GPIO_WIDTH": {
                "value": "4"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_UART0_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "msys_axi_uartlite_0_0",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              },
              "UARTLITE_BOARD_INTERFACE": {
                "value": "UART0"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "axi_UART0_uartlite_0/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_UART0_gpio_0/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "UART0",
              "axi_UART0_uartlite_0/UART"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "axi_UART0_gpio_0/gpio_io_o",
              "UART0_xlslice_0/Din",
              "UART0_xlslice_1/Din",
              "UART0_xlslice_2/Din",
              "UART0_xlslice_3/Din"
            ]
          },
          "UART0_xlslice_0_Dout": {
            "ports": [
              "UART0_xlslice_0/Dout",
              "UART0EXT_CTSn"
            ]
          },
          "UART0_xlslice_1_Dout": {
            "ports": [
              "UART0_xlslice_1/Dout",
              "UART0EXT_DSRn"
            ]
          },
          "UART0_xlslice_2_Dout": {
            "ports": [
              "UART0_xlslice_2/Dout",
              "UART0EXT_DCDn"
            ]
          },
          "UART0_xlslice_3_Dout": {
            "ports": [
              "UART0_xlslice_3/Dout",
              "UART0EXT_RIn"
            ]
          },
          "axi_UART0_gpio_0_ip2intc_irpt": {
            "ports": [
              "axi_UART0_gpio_0/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_UART0_gpio_0/s_axi_aclk",
              "axi_UART0_uartlite_0/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_UART0_gpio_0/s_axi_aresetn",
              "axi_UART0_uartlite_0/s_axi_aresetn"
            ]
          },
          "UART0_xlconcat_1_dout": {
            "ports": [
              "UART0_xlconcat_1/dout",
              "axi_UART0_gpio_0/gpio2_io_i"
            ]
          },
          "UART0EXT_RTSn_1": {
            "ports": [
              "UART0EXT_RTSn",
              "UART0_xlconcat_1/In0"
            ]
          },
          "UART0EXT_DTRn_1": {
            "ports": [
              "UART0EXT_DTRn",
              "UART0_xlconcat_1/In1"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "rst_mig_7series_0_12M/ext_reset_in"
            ]
          },
          "rst_mig_7series_0_12M_peripheral_reset": {
            "ports": [
              "rst_mig_7series_0_12M/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "slowest_sync_clk",
              "rst_mig_7series_0_12M/slowest_sync_clk"
            ]
          },
          "rst_mig_7series_0_12M_peripheral_aresetn": {
            "ports": [
              "rst_mig_7series_0_12M/peripheral_aresetn",
              "UART0_rst_n"
            ]
          },
          "axi_UART0_uartlite_0_interrupt": {
            "ports": [
              "axi_UART0_uartlite_0/interrupt",
              "interrupt"
            ]
          }
        }
      },
      "PWM_lights": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "LCD_rstn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LED_RGB_blue": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LED_RGB_green": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LCD_BL": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LED_RGB_red": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "PWM_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "msys_c_counter_binary_0_0",
            "parameters": {
              "Implementation": {
                "value": "DSP48"
              },
              "Output_Width": {
                "value": "18"
              }
            }
          },
          "PWM_ctr_xlslice_17to10_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_LCD_BL_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "17"
              },
              "DIN_TO": {
                "value": "10"
              },
              "DIN_WIDTH": {
                "value": "18"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "PWM_gpio_xlslice_7to0_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_PWM_gpio_xlslice_3_2",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "PWM_gpio_xlslice_31to24_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_PWM_ctr_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "24"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "PWM_gpio_xlslice_15to8_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_PWM_gpio_xlslice_3_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "PWM_gpio_xlslice_23to16_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_PWM_gpio_xlslice_3_0",
            "parameters": {
              "DIN_FROM": {
                "value": "23"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "RGB_blue_compare_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "msys_RGB_green_c_addsub_0_0",
            "parameters": {
              "A_Type": {
                "value": "Unsigned"
              },
              "A_Width": {
                "value": "8"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Unsigned"
              },
              "B_Value": {
                "value": "00000000"
              },
              "B_Width": {
                "value": "8"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "9"
              }
            }
          },
          "RGB_green_compare_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "msys_RGB_red_c_addsub_0_0",
            "parameters": {
              "A_Type": {
                "value": "Unsigned"
              },
              "A_Width": {
                "value": "8"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Unsigned"
              },
              "B_Value": {
                "value": "00000000"
              },
              "B_Width": {
                "value": "8"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "9"
              }
            }
          },
          "LCD_BL_compare_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "msys_RGB_blue_compare_0_0",
            "parameters": {
              "A_Type": {
                "value": "Unsigned"
              },
              "A_Width": {
                "value": "8"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Unsigned"
              },
              "B_Value": {
                "value": "00000000"
              },
              "B_Width": {
                "value": "8"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "9"
              }
            }
          },
          "RGB_red_compare_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "msys_c_addsub_0_0",
            "parameters": {
              "A_Type": {
                "value": "Unsigned"
              },
              "A_Width": {
                "value": "8"
              },
              "Add_Mode": {
                "value": "Subtract"
              },
              "B_Type": {
                "value": "Unsigned"
              },
              "B_Value": {
                "value": "00000000"
              },
              "B_Width": {
                "value": "8"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "9"
              }
            }
          },
          "PWM_GPIO_xlslice_0to0_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_RGB_red_xlslice_0_3",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "RGB_blue_xlslice_8to8_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_RGB_red_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "RGB_green_xlslice_8to8_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_RGB_red_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "LCD_BL_xlslice_8to8_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_RGB_red_xlslice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "RGB_red_xlslice_8to8_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "PWM_GPIO2_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_1_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "IN4_WIDTH": {
                "value": "1"
              },
              "IN5_WIDTH": {
                "value": "12"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "axi_PWM_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_uart0_gpio_0_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "0"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x20010101"
              },
              "C_GPIO2_WIDTH": {
                "value": "32"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              },
              "C_TRI_DEFAULT_2": {
                "value": "0x0000FFFF"
              }
            }
          },
          "xlconstant_0_len16": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "msys_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "PWM_GPIO2_xlslice_15to0_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_33",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_PWM_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_PWM_gpio_0_ip2intc_irpt": {
            "ports": [
              "axi_PWM_gpio_0/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "PWM_counter_binary_0/CLK",
              "RGB_blue_compare_0/CLK",
              "RGB_green_compare_0/CLK",
              "LCD_BL_compare_0/CLK",
              "RGB_red_compare_0/CLK",
              "axi_PWM_gpio_0/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_PWM_gpio_0/s_axi_aresetn"
            ]
          },
          "axi_PWM_gpio_0_gpio_io_o": {
            "ports": [
              "axi_PWM_gpio_0/gpio_io_o",
              "PWM_gpio_xlslice_7to0_0/Din",
              "PWM_gpio_xlslice_31to24_0/Din",
              "PWM_gpio_xlslice_15to8_0/Din",
              "PWM_gpio_xlslice_23to16_0/Din"
            ]
          },
          "PWM_counter_binary_0_Q": {
            "ports": [
              "PWM_counter_binary_0/Q",
              "PWM_ctr_xlslice_17to10_0/Din"
            ]
          },
          "PWM_ctr_xlslice_0_Dout": {
            "ports": [
              "PWM_ctr_xlslice_17to10_0/Dout",
              "RGB_blue_compare_0/A",
              "RGB_green_compare_0/A",
              "LCD_BL_compare_0/A",
              "RGB_red_compare_0/A"
            ]
          },
          "PWM_gpio_xlslice_21to16_0_Dout": {
            "ports": [
              "PWM_gpio_xlslice_23to16_0/Dout",
              "RGB_blue_compare_0/B"
            ]
          },
          "PWM_gpio_xlslice_15to8_0_Dout": {
            "ports": [
              "PWM_gpio_xlslice_15to8_0/Dout",
              "RGB_green_compare_0/B"
            ]
          },
          "PWM_gpio_xlslice_31to24_0_Dout": {
            "ports": [
              "PWM_gpio_xlslice_31to24_0/Dout",
              "LCD_BL_compare_0/B"
            ]
          },
          "PWM_gpio_xlslice_7to0_0_Dout": {
            "ports": [
              "PWM_gpio_xlslice_7to0_0/Dout",
              "RGB_red_compare_0/B"
            ]
          },
          "PWM_GPIO_xlslice_1_Dout": {
            "ports": [
              "PWM_GPIO_xlslice_0to0_0/Dout",
              "LCD_rstn"
            ]
          },
          "RGB_blue_compare_0_S": {
            "ports": [
              "RGB_blue_compare_0/S",
              "RGB_blue_xlslice_8to8_0/Din"
            ]
          },
          "RGB_blue_xlslice_0_Dout": {
            "ports": [
              "RGB_blue_xlslice_8to8_0/Dout",
              "LED_RGB_blue"
            ]
          },
          "RGB_green_compare_0_S": {
            "ports": [
              "RGB_green_compare_0/S",
              "RGB_green_xlslice_8to8_0/Din"
            ]
          },
          "RGB_green_xlslice_0_Dout": {
            "ports": [
              "RGB_green_xlslice_8to8_0/Dout",
              "LED_RGB_green"
            ]
          },
          "LCD_BL_xlslice_0_Dout": {
            "ports": [
              "LCD_BL_xlslice_8to8_0/Dout",
              "LCD_BL"
            ]
          },
          "LCD_BL_compare_0_S": {
            "ports": [
              "LCD_BL_compare_0/S",
              "LCD_BL_xlslice_8to8_0/Din"
            ]
          },
          "RGB_red_compare_0_S": {
            "ports": [
              "RGB_red_compare_0/S",
              "RGB_red_xlslice_8to8_0/Din"
            ]
          },
          "PWM_GPIO2_xlconcat_0_dout": {
            "ports": [
              "PWM_GPIO2_xlconcat_0/dout",
              "axi_PWM_gpio_0/gpio2_io_i"
            ]
          },
          "axi_PWM_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_PWM_gpio_0/gpio2_io_o",
              "PWM_GPIO_xlslice_0to0_0/Din",
              "PWM_GPIO2_xlslice_15to0_0/Din"
            ]
          },
          "PWM_GPIO2_xlslice_15to0_0_Dout": {
            "ports": [
              "PWM_GPIO2_xlslice_15to0_0/Dout",
              "PWM_GPIO2_xlconcat_0/In0"
            ]
          },
          "xlconstant_0_len15_dout": {
            "ports": [
              "xlconstant_0_len16/dout",
              "PWM_GPIO2_xlconcat_0/In1"
            ]
          },
          "RGB_red_xlslice_8to8_0_Dout": {
            "ports": [
              "RGB_red_xlslice_8to8_0/Dout",
              "LED_RGB_red"
            ]
          }
        }
      },
      "ROTENC_decoder": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "SINIT": {
            "type": "data",
            "direction": "I"
          },
          "rotenc_dec_cnt_up_dwn": {
            "type": "data",
            "direction": "I"
          },
          "rotenc_dec_cnt_en": {
            "type": "ce",
            "direction": "I"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "BOARD_ROTENC_PUSH": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "ROTENC_counter_32bit_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "msys_c_counter_binary_0_1",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Count_Mode": {
                "value": "UPDOWN"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "32"
              },
              "SINIT": {
                "value": "true"
              },
              "SINIT_Value": {
                "value": "40000000"
              }
            }
          },
          "axi_ROTENC_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_pwm_gpio_0_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_ROTENC_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK",
              "ROTENC_counter_32bit_0/CLK",
              "axi_ROTENC_gpio_0/s_axi_aclk"
            ]
          },
          "SINIT_1": {
            "ports": [
              "SINIT",
              "ROTENC_counter_32bit_0/SINIT"
            ]
          },
          "rotenc_dec_cnt_up_dwn_1": {
            "ports": [
              "rotenc_dec_cnt_up_dwn",
              "ROTENC_counter_32bit_0/UP"
            ]
          },
          "rotenc_dec_cnt_en_1": {
            "ports": [
              "rotenc_dec_cnt_en",
              "ROTENC_counter_32bit_0/CE"
            ]
          },
          "axi_ROTENC_gpio_0_ip2intc_irpt": {
            "ports": [
              "axi_ROTENC_gpio_0/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_ROTENC_gpio_0/s_axi_aresetn"
            ]
          },
          "BOARD_ROTENC_PUSH_1": {
            "ports": [
              "BOARD_ROTENC_PUSH",
              "axi_ROTENC_gpio_0/gpio2_io_i"
            ]
          },
          "ROTENC_counter_32bit_0_Q": {
            "ports": [
              "ROTENC_counter_32bit_0/Q",
              "axi_ROTENC_gpio_0/gpio_io_i",
              "Q"
            ]
          }
        }
      },
      "TRX": {
        "interface_ports": {
          "S_AXI_gpio": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TRX_spi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "S_AXI_spi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TRX_tx_clk": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "TRX_rx_clk_64MHz": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "S_AXI_dds": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "TRX_resetn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRX_rfx_mode": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRX_clk_26MHz": {
            "type": "clk",
            "direction": "I"
          },
          "TRX_PLL_clk_25MHz_P": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRX_PLL_clk_25MHz_N": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "TRX_rx_clkdiv_16MHz_o": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ref_clock": {
            "direction": "I"
          },
          "reset_CD100_i": {
            "type": "rst",
            "direction": "I"
          },
          "TRX_rx_data_p": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "TRX_rx_data_n": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "TRX_tx_data_p": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "TRX_tx_data_n": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "rx24_32bits_CD100_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rx09_32bits_CD100_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rd_data_count_CD100_o": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "TRX_rx09_fifo_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_rx24_fifo_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_rx09_fifo_valid_o": {
            "direction": "O"
          },
          "TRX_rx24_fifo_valid_o": {
            "direction": "O"
          },
          "fft09_data_tlast_in": {
            "direction": "I"
          },
          "fft09_data_tready_out": {
            "direction": "O"
          },
          "fft09_data_tvalid_in": {
            "direction": "I"
          },
          "fft09_config_tdata_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "fft09_config_tvalid_in": {
            "direction": "I"
          },
          "fft09_aresetn_in": {
            "type": "rst",
            "direction": "I"
          },
          "xfft_rx09_dly3449_event_frame_started_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx09_dly3449_event_tlast_unexpected_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx09_dly3449_event_tlast_missing_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx09_dly3449_event_data_in_channel_halt_out": {
            "type": "intr",
            "direction": "O"
          },
          "premem_rx09_addra_in": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "premem_rx09_dina_in": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "premem_rx24_dina_in": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "premem_rx09_wea_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "premem_rx09_addrb_in": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "postmem_rx09_doutb_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "postmem_rx24_doutb_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "premem_rx24_addra_in": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "premem_rx24_wea_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RF09_quarterfrm": {
            "type": "data",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RF24_quarterfrm": {
            "type": "data",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "postmem_rx_addrb_in": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "fft24_data_tready_out": {
            "direction": "O"
          },
          "xfft_rx24_dly3449_event_frame_started_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx24_dly3198_event_tlast_unexpected_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx24_dly3198_event_tlast_missing_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx24_dly3198_event_data_in_channel_halt_out": {
            "type": "intr",
            "direction": "O"
          },
          "fft24_data_tlast_in": {
            "direction": "I"
          },
          "fft24_data_tvalid_in": {
            "direction": "I"
          },
          "fft24_config_tdata_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "fft24_config_tvalid_in": {
            "direction": "I"
          },
          "premem_rx24_addrb_in": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "fft24_aresetn_in": {
            "type": "rst",
            "direction": "I"
          },
          "TRX_tx_PTT_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_trx_26MHz_vio": {
            "type": "clk",
            "direction": "O"
          },
          "clk_trx_pll_25MHz_vio": {
            "type": "clk",
            "direction": "O"
          },
          "Status_LVDS_rx09_synced": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Status_LVDS_rx24_synced": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TRX_tx_re_out": {
            "type": "data",
            "direction": "O",
            "left": "20",
            "right": "8"
          },
          "TRX_tx_im_out": {
            "type": "data",
            "direction": "O",
            "left": "20",
            "right": "8"
          },
          "RF09_framectr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "RF24_framectr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          }
        },
        "components": {
          "TRX_proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "msys_proc_sys_reset_0_1",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "TRX_io_reset_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "msys_c_counter_binary_0_2",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Count_Mode": {
                "value": "UP"
              },
              "Final_Count_Value": {
                "value": "1e"
              },
              "Output_Width": {
                "value": "5"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "true"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "1e"
              }
            }
          },
          "TRX_LVDS": {
            "interface_ports": {
              "TRX_rx_clk_64MHz": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "TRX_tx_clk": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "ports": {
              "TRX_rx_data_p": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "TRX_rx_data_n": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "TRX_tx_data_p": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "TRX_tx_data_n": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "TRX_io_reset_i": {
                "type": "rst",
                "direction": "I"
              },
              "ref_clock_i": {
                "direction": "I"
              },
              "TRX_rx_clkdiv_16MHz_o": {
                "type": "clk",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "clk_rst_i": {
                "direction": "I"
              },
              "rx09_rd_data_count_CD100_o": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "TRX_rx09_fifo_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRX_rx24_fifo_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRX_rx09_fifo_valid_o": {
                "direction": "O"
              },
              "TRX_rx24_fifo_valid_o": {
                "direction": "O"
              },
              "TRX_tx_im_out": {
                "type": "data",
                "direction": "I",
                "left": "20",
                "right": "8"
              },
              "TRX_tx_re_out": {
                "type": "data",
                "direction": "I",
                "left": "20",
                "right": "8"
              },
              "TRX_tx_PTT_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz": {
                "type": "data",
                "direction": "I"
              },
              "TRX_config_LVDS_tx_blank_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "reset_CD100_i": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "TRX_rx09_concat": {
                "ports": {
                  "rx09_o": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  }
                },
                "components": {
                  "TRX_rx09_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_1_3",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "8"
                      }
                    }
                  },
                  "TRX_rx_xlslice_00to00": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_15to16_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "0"
                      },
                      "DIN_TO": {
                        "value": "0"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_02to02": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_13to13_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "2"
                      },
                      "DIN_TO": {
                        "value": "2"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_04to04": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_13to13_2",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "4"
                      },
                      "DIN_TO": {
                        "value": "4"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_06to06": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_1",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "6"
                      },
                      "DIN_TO": {
                        "value": "6"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_10to10": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_5",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "10"
                      },
                      "DIN_TO": {
                        "value": "10"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_12to12": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_7",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "12"
                      },
                      "DIN_TO": {
                        "value": "12"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_14to14": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_9",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "14"
                      },
                      "DIN_TO": {
                        "value": "14"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_08to08": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_3",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "8"
                      },
                      "DIN_TO": {
                        "value": "8"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "TRX_rx09_8bits": {
                    "ports": [
                      "TRX_rx09_xlconcat_0/dout",
                      "rx09_o"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "TRX_rx_xlslice_00to00/Din",
                      "TRX_rx_xlslice_02to02/Din",
                      "TRX_rx_xlslice_04to04/Din",
                      "TRX_rx_xlslice_06to06/Din",
                      "TRX_rx_xlslice_10to10/Din",
                      "TRX_rx_xlslice_12to12/Din",
                      "TRX_rx_xlslice_14to14/Din",
                      "TRX_rx_xlslice_08to08/Din"
                    ]
                  },
                  "TRX_rx_xlslice_14to14_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_00to00/Dout",
                      "TRX_rx09_xlconcat_0/In7"
                    ]
                  },
                  "TRX_rx_xlslice_12to12_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_02to02/Dout",
                      "TRX_rx09_xlconcat_0/In6"
                    ]
                  },
                  "TRX_rx_xlslice_10to10_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_04to04/Dout",
                      "TRX_rx09_xlconcat_0/In5"
                    ]
                  },
                  "TRX_rx_xlslice_08to08_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_06to06/Dout",
                      "TRX_rx09_xlconcat_0/In4"
                    ]
                  },
                  "TRX_rx_xlslice_04to04_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_10to10/Dout",
                      "TRX_rx09_xlconcat_0/In2"
                    ]
                  },
                  "TRX_rx_xlslice_02to02_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_12to12/Dout",
                      "TRX_rx09_xlconcat_0/In1"
                    ]
                  },
                  "TRX_rx_xlslice_00to00_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_14to14/Dout",
                      "TRX_rx09_xlconcat_0/In0"
                    ]
                  },
                  "TRX_rx_xlslice_06to06_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_08to08/Dout",
                      "TRX_rx09_xlconcat_0/In3"
                    ]
                  }
                }
              },
              "TRX_rx24_concat": {
                "ports": {
                  "rx24_o": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  }
                },
                "components": {
                  "TRX_rx24_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_TRX_rx09_xlconcat_0_0",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "8"
                      }
                    }
                  },
                  "TRX_rx_xlslice_15to15": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_8",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "15"
                      },
                      "DIN_TO": {
                        "value": "15"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_13to13": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_6",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "13"
                      },
                      "DIN_TO": {
                        "value": "13"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_11to11": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_4",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "11"
                      },
                      "DIN_TO": {
                        "value": "11"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_09to09": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_2",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "9"
                      },
                      "DIN_TO": {
                        "value": "9"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_07to07": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_10to10_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "7"
                      },
                      "DIN_TO": {
                        "value": "7"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_05to05": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_13to13_1",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "5"
                      },
                      "DIN_TO": {
                        "value": "5"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_03to03": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_TRX_rx_xlslice_15to15_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "3"
                      },
                      "DIN_TO": {
                        "value": "3"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_rx_xlslice_01to01": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_4",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "1"
                      },
                      "DIN_TO": {
                        "value": "1"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "TRX_rx24_8bits": {
                    "ports": [
                      "TRX_rx24_xlconcat_0/dout",
                      "rx24_o"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "TRX_rx_xlslice_15to15/Din",
                      "TRX_rx_xlslice_13to13/Din",
                      "TRX_rx_xlslice_11to11/Din",
                      "TRX_rx_xlslice_09to09/Din",
                      "TRX_rx_xlslice_07to07/Din",
                      "TRX_rx_xlslice_05to05/Din",
                      "TRX_rx_xlslice_03to03/Din",
                      "TRX_rx_xlslice_01to01/Din"
                    ]
                  },
                  "TRX_rx_xlslice_01to01_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_15to15/Dout",
                      "TRX_rx24_xlconcat_0/In0"
                    ]
                  },
                  "TRX_rx_xlslice_03to03_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_13to13/Dout",
                      "TRX_rx24_xlconcat_0/In1"
                    ]
                  },
                  "TRX_rx_xlslice_05to05_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_11to11/Dout",
                      "TRX_rx24_xlconcat_0/In2"
                    ]
                  },
                  "TRX_rx_xlslice_07to07_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_09to09/Dout",
                      "TRX_rx24_xlconcat_0/In3"
                    ]
                  },
                  "TRX_rx_xlslice_09to09_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_07to07/Dout",
                      "TRX_rx24_xlconcat_0/In4"
                    ]
                  },
                  "TRX_rx_xlslice_11to11_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_05to05/Dout",
                      "TRX_rx24_xlconcat_0/In5"
                    ]
                  },
                  "TRX_rx_xlslice_13to13_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_03to03/Dout",
                      "TRX_rx24_xlconcat_0/In6"
                    ]
                  },
                  "TRX_rx_xlslice_15to15_Dout": {
                    "ports": [
                      "TRX_rx_xlslice_01to01/Dout",
                      "TRX_rx24_xlconcat_0/In7"
                    ]
                  }
                }
              },
              "TRX_rx09_fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "msys_TRX_rx09_fifo_generator_0_0",
                "parameters": {
                  "Almost_Empty_Flag": {
                    "value": "false"
                  },
                  "Enable_Safety_Circuit": {
                    "value": "true"
                  },
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Block_RAM"
                  },
                  "Full_Flags_Reset_Value": {
                    "value": "1"
                  },
                  "Input_Data_Width": {
                    "value": "8"
                  },
                  "Input_Depth": {
                    "value": "2048"
                  },
                  "Output_Data_Width": {
                    "value": "32"
                  },
                  "Read_Data_Count": {
                    "value": "true"
                  },
                  "Read_Data_Count_Width": {
                    "value": "9"
                  },
                  "Underflow_Flag": {
                    "value": "false"
                  },
                  "Use_Dout_Reset": {
                    "value": "true"
                  },
                  "Use_Embedded_Registers": {
                    "value": "true"
                  },
                  "Valid_Flag": {
                    "value": "true"
                  },
                  "Write_Data_Count": {
                    "value": "true"
                  },
                  "Write_Data_Count_Width": {
                    "value": "11"
                  },
                  "synchronization_stages": {
                    "value": "3"
                  }
                }
              },
              "TRX_rx24_fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "msys_fifo_generator_0_0",
                "parameters": {
                  "Almost_Empty_Flag": {
                    "value": "false"
                  },
                  "Enable_Safety_Circuit": {
                    "value": "true"
                  },
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Block_RAM"
                  },
                  "Full_Flags_Reset_Value": {
                    "value": "1"
                  },
                  "Input_Data_Width": {
                    "value": "8"
                  },
                  "Input_Depth": {
                    "value": "2048"
                  },
                  "Output_Data_Width": {
                    "value": "32"
                  },
                  "Read_Data_Count": {
                    "value": "false"
                  },
                  "Underflow_Flag": {
                    "value": "false"
                  },
                  "Use_Dout_Reset": {
                    "value": "true"
                  },
                  "Use_Embedded_Registers": {
                    "value": "true"
                  },
                  "Valid_Flag": {
                    "value": "true"
                  },
                  "Write_Data_Count": {
                    "value": "false"
                  },
                  "synchronization_stages": {
                    "value": "3"
                  }
                }
              },
              "TRX_tx09_fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "msys_TRX_rx09_fifo_generator_0_1",
                "parameters": {
                  "Almost_Empty_Flag": {
                    "value": "false"
                  },
                  "Enable_Safety_Circuit": {
                    "value": "true"
                  },
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Block_RAM"
                  },
                  "Full_Flags_Reset_Value": {
                    "value": "1"
                  },
                  "Input_Data_Width": {
                    "value": "32"
                  },
                  "Input_Depth": {
                    "value": "16"
                  },
                  "Output_Data_Width": {
                    "value": "8"
                  },
                  "Read_Data_Count": {
                    "value": "true"
                  },
                  "Read_Data_Count_Width": {
                    "value": "6"
                  },
                  "Underflow_Flag": {
                    "value": "false"
                  },
                  "Use_Dout_Reset": {
                    "value": "true"
                  },
                  "Use_Embedded_Registers": {
                    "value": "true"
                  },
                  "Valid_Flag": {
                    "value": "true"
                  },
                  "Write_Data_Count": {
                    "value": "true"
                  },
                  "Write_Data_Count_Width": {
                    "value": "4"
                  },
                  "synchronization_stages": {
                    "value": "3"
                  }
                }
              },
              "TRX_tx_concat": {
                "ports": {
                  "TRX_tx_data_out_from_device_in": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TRX_tx09_fifo_dout": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TRX_tx_im_out": {
                    "direction": "I",
                    "left": "20",
                    "right": "8"
                  },
                  "TRX_tx_re_out": {
                    "direction": "I",
                    "left": "20",
                    "right": "8"
                  },
                  "TRX_tx_PTT_in": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "TRX_tx09_fifo_din": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TRX_config_LVDS_tx_blank_in": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "clk_div_out": {
                    "type": "clk",
                    "direction": "I"
                  }
                },
                "components": {
                  "TRX_tx_LVDS_interleave_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_0_6",
                    "parameters": {
                      "NUM_PORTS": {
                        "value": "16"
                      }
                    }
                  },
                  "xlslice_00to00": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_26",
                    "parameters": {
                      "DIN_WIDTH": {
                        "value": "8"
                      }
                    }
                  },
                  "xlslice_01to01": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_1_1",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "1"
                      },
                      "DIN_TO": {
                        "value": "1"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_02to02": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_2_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "2"
                      },
                      "DIN_TO": {
                        "value": "2"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_03to03": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_3_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "3"
                      },
                      "DIN_TO": {
                        "value": "3"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_04to04": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_4_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "4"
                      },
                      "DIN_TO": {
                        "value": "4"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_05to05": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_5_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "5"
                      },
                      "DIN_TO": {
                        "value": "5"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_06to06": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_6_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "6"
                      },
                      "DIN_TO": {
                        "value": "6"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_07to07": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_7_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "7"
                      },
                      "DIN_TO": {
                        "value": "7"
                      },
                      "DIN_WIDTH": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_tx_word_format_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_0_7",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "1"
                      },
                      "IN1_WIDTH": {
                        "value": "13"
                      },
                      "IN2_WIDTH": {
                        "value": "1"
                      },
                      "IN3_WIDTH": {
                        "value": "1"
                      },
                      "IN4_WIDTH": {
                        "value": "1"
                      },
                      "IN5_WIDTH": {
                        "value": "13"
                      },
                      "IN6_WIDTH": {
                        "value": "1"
                      },
                      "IN7_WIDTH": {
                        "value": "1"
                      },
                      "NUM_PORTS": {
                        "value": "8"
                      }
                    }
                  },
                  "xlconstant_val0_len1": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "msys_xlconstant_0_14",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      }
                    }
                  },
                  "xlconstant_val1_len1": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "msys_xlconstant_0_17"
                  },
                  "TRX_blank_tx_util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "msys_util_vector_logic_0_9",
                    "parameters": {
                      "C_SIZE": {
                        "value": "16"
                      }
                    }
                  },
                  "TRX_blank_tx_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_1_4",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "1"
                      },
                      "IN10_WIDTH": {
                        "value": "1"
                      },
                      "IN11_WIDTH": {
                        "value": "1"
                      },
                      "IN12_WIDTH": {
                        "value": "1"
                      },
                      "IN13_WIDTH": {
                        "value": "1"
                      },
                      "IN14_WIDTH": {
                        "value": "1"
                      },
                      "IN15_WIDTH": {
                        "value": "1"
                      },
                      "IN1_WIDTH": {
                        "value": "1"
                      },
                      "IN2_WIDTH": {
                        "value": "1"
                      },
                      "IN3_WIDTH": {
                        "value": "1"
                      },
                      "IN4_WIDTH": {
                        "value": "1"
                      },
                      "IN5_WIDTH": {
                        "value": "1"
                      },
                      "IN6_WIDTH": {
                        "value": "1"
                      },
                      "IN7_WIDTH": {
                        "value": "1"
                      },
                      "IN8_WIDTH": {
                        "value": "1"
                      },
                      "IN9_WIDTH": {
                        "value": "1"
                      },
                      "NUM_PORTS": {
                        "value": "16"
                      }
                    }
                  },
                  "TRX_blank_tx_util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "msys_util_vector_logic_0_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "TRX_blank_tx_c_shift_ram_0": {
                    "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                    "xci_name": "msys_c_shift_ram_0_25",
                    "parameters": {
                      "AsyncInitVal": {
                        "value": "0"
                      },
                      "DefaultData": {
                        "value": "0"
                      },
                      "Depth": {
                        "value": "2"
                      },
                      "Width": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "xlconstant_val0_len1_dout": {
                    "ports": [
                      "xlconstant_val0_len1/dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In1",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In3",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In5",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In7",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In9",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In11",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In13",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In15",
                      "TRX_tx_word_format_xlconcat_0/In6",
                      "TRX_tx_word_format_xlconcat_0/In3",
                      "TRX_tx_word_format_xlconcat_0/In0"
                    ]
                  },
                  "TRX_tx09_fifo_dout_0": {
                    "ports": [
                      "TRX_tx09_fifo_dout",
                      "xlslice_07to07/Din",
                      "xlslice_06to06/Din",
                      "xlslice_05to05/Din",
                      "xlslice_04to04/Din",
                      "xlslice_02to02/Din",
                      "xlslice_01to01/Din",
                      "xlslice_00to00/Din",
                      "xlslice_03to03/Din"
                    ]
                  },
                  "TRX_tx_im_out_0": {
                    "ports": [
                      "TRX_tx_im_out",
                      "TRX_tx_word_format_xlconcat_0/In1"
                    ]
                  },
                  "TRX_tx_re_out_0": {
                    "ports": [
                      "TRX_tx_re_out",
                      "TRX_tx_word_format_xlconcat_0/In5"
                    ]
                  },
                  "xlconstant_val1_len1_dout": {
                    "ports": [
                      "xlconstant_val1_len1/dout",
                      "TRX_tx_word_format_xlconcat_0/In7",
                      "TRX_tx_word_format_xlconcat_0/In2"
                    ]
                  },
                  "TRX_tx_PTT_in_0": {
                    "ports": [
                      "TRX_tx_PTT_in",
                      "TRX_tx_word_format_xlconcat_0/In4"
                    ]
                  },
                  "TRX_blank_tx_xlconcat_0_dout": {
                    "ports": [
                      "TRX_blank_tx_xlconcat_0/dout",
                      "TRX_blank_tx_util_vector_logic_0/Op2"
                    ]
                  },
                  "TRX_config_LVDS_tx_blankn_0": {
                    "ports": [
                      "TRX_blank_tx_util_vector_logic_1/Res",
                      "TRX_blank_tx_xlconcat_0/In0",
                      "TRX_blank_tx_xlconcat_0/In1",
                      "TRX_blank_tx_xlconcat_0/In2",
                      "TRX_blank_tx_xlconcat_0/In3",
                      "TRX_blank_tx_xlconcat_0/In4",
                      "TRX_blank_tx_xlconcat_0/In5",
                      "TRX_blank_tx_xlconcat_0/In6",
                      "TRX_blank_tx_xlconcat_0/In7",
                      "TRX_blank_tx_xlconcat_0/In8",
                      "TRX_blank_tx_xlconcat_0/In9",
                      "TRX_blank_tx_xlconcat_0/In10",
                      "TRX_blank_tx_xlconcat_0/In11",
                      "TRX_blank_tx_xlconcat_0/In12",
                      "TRX_blank_tx_xlconcat_0/In13",
                      "TRX_blank_tx_xlconcat_0/In14",
                      "TRX_blank_tx_xlconcat_0/In15"
                    ]
                  },
                  "TRX_config_LVDS_tx_blank_in_1": {
                    "ports": [
                      "TRX_config_LVDS_tx_blank_in",
                      "TRX_blank_tx_c_shift_ram_0/D"
                    ]
                  },
                  "TRX_blank_tx_c_shift_ram_0_Q": {
                    "ports": [
                      "TRX_blank_tx_c_shift_ram_0/Q",
                      "TRX_blank_tx_util_vector_logic_1/Op1"
                    ]
                  },
                  "TRX_tx_word_format_xlconcat_0_dout": {
                    "ports": [
                      "TRX_tx_word_format_xlconcat_0/dout",
                      "TRX_tx09_fifo_din"
                    ]
                  },
                  "TRX_tx_LVDS_interleave_xlconcat_0_dout": {
                    "ports": [
                      "TRX_tx_LVDS_interleave_xlconcat_0/dout",
                      "TRX_blank_tx_util_vector_logic_0/Op1"
                    ]
                  },
                  "TRX_blank_tx_util_vector_logic_0_Res": {
                    "ports": [
                      "TRX_blank_tx_util_vector_logic_0/Res",
                      "TRX_tx_data_out_from_device_in"
                    ]
                  },
                  "clk_div_out_1": {
                    "ports": [
                      "clk_div_out",
                      "TRX_blank_tx_c_shift_ram_0/CLK"
                    ]
                  },
                  "xlslice_00to00_Dout": {
                    "ports": [
                      "xlslice_00to00/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In14"
                    ]
                  },
                  "xlslice_07to07_Dout": {
                    "ports": [
                      "xlslice_07to07/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In0"
                    ]
                  },
                  "xlslice_06to06_Dout": {
                    "ports": [
                      "xlslice_06to06/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In2"
                    ]
                  },
                  "xlslice_05to05_Dout": {
                    "ports": [
                      "xlslice_05to05/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In4"
                    ]
                  },
                  "xlslice_04to04_Dout": {
                    "ports": [
                      "xlslice_04to04/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In6"
                    ]
                  },
                  "xlslice_03to03_Dout": {
                    "ports": [
                      "xlslice_03to03/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In8"
                    ]
                  },
                  "xlslice_02to02_Dout": {
                    "ports": [
                      "xlslice_02to02/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In10"
                    ]
                  },
                  "xlslice_01to01_Dout": {
                    "ports": [
                      "xlslice_01to01/Dout",
                      "TRX_tx_LVDS_interleave_xlconcat_0/In12"
                    ]
                  }
                }
              },
              "TRX_LVDS_selectio_wiz_0": {
                "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
                "xci_name": "msys_selectio_wiz_0_1",
                "parameters": {
                  "BUS_DIR": {
                    "value": "SEPARATE"
                  },
                  "BUS_IO_STD": {
                    "value": "LVDS_25"
                  },
                  "BUS_SIG_TYPE": {
                    "value": "DIFF"
                  },
                  "CLK_FWD": {
                    "value": "true"
                  },
                  "CLK_FWD_IO_STD": {
                    "value": "LVDS_25"
                  },
                  "CLK_FWD_SIG_TYPE": {
                    "value": "DIFF"
                  },
                  "IDELAY_HIGH_PERF_MODE": {
                    "value": "false"
                  },
                  "SELIO_ACTIVE_EDGE": {
                    "value": "DDR"
                  },
                  "SELIO_BUS_IN_DELAY": {
                    "value": "FIXED"
                  },
                  "SELIO_CLK_BUF": {
                    "value": "BUFIO"
                  },
                  "SELIO_CLK_IO_STD": {
                    "value": "LVDS_25"
                  },
                  "SELIO_CLK_SIG_TYPE": {
                    "value": "DIFF"
                  },
                  "SELIO_DDR_ALIGNMENT": {
                    "value": "SAME_EDGE_PIPELINED"
                  },
                  "SELIO_IDDR_RST_TYPE": {
                    "value": "ASYNC"
                  },
                  "SELIO_INTERFACE_TYPE": {
                    "value": "NETWORKING"
                  },
                  "SERIALIZATION_FACTOR": {
                    "value": "8"
                  },
                  "SYSTEM_DATA_WIDTH": {
                    "value": "2"
                  },
                  "USE_SERIALIZATION": {
                    "value": "true"
                  }
                }
              },
              "xlconstant_1_len1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "msys_xlconstant_0b00_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_LVDS_util_ds_buf_0": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
                "xci_name": "msys_util_ds_buf_0_3",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "BUFG"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn4": {
                "interface_ports": [
                  "TRX_tx_clk",
                  "TRX_LVDS_selectio_wiz_0/diff_clk_to_pins"
                ]
              },
              "rx_clk_CD064": {
                "interface_ports": [
                  "TRX_rx_clk_64MHz",
                  "TRX_LVDS_selectio_wiz_0/diff_clk_in"
                ]
              }
            },
            "nets": {
              "TRX_rx_data_p_1": {
                "ports": [
                  "TRX_rx_data_p",
                  "TRX_LVDS_selectio_wiz_0/data_in_from_pins_p"
                ]
              },
              "TRX_rx_data_n_1": {
                "ports": [
                  "TRX_rx_data_n",
                  "TRX_LVDS_selectio_wiz_0/data_in_from_pins_n"
                ]
              },
              "TRX_rx_selectio_wiz_0_data_out_to_pins_p": {
                "ports": [
                  "TRX_LVDS_selectio_wiz_0/data_out_to_pins_p",
                  "TRX_tx_data_p"
                ]
              },
              "TRX_rx_selectio_wiz_0_data_out_to_pins_n": {
                "ports": [
                  "TRX_LVDS_selectio_wiz_0/data_out_to_pins_n",
                  "TRX_tx_data_n"
                ]
              },
              "ref_clock_200MHz": {
                "ports": [
                  "ref_clock_i",
                  "TRX_LVDS_selectio_wiz_0/ref_clock"
                ]
              },
              "TRX_rx_clkdiv_16MHz": {
                "ports": [
                  "TRX_LVDS_util_ds_buf_0/BUFG_O",
                  "TRX_rx_clkdiv_16MHz_o",
                  "TRX_rx09_fifo_generator_0/wr_clk",
                  "TRX_rx24_fifo_generator_0/wr_clk",
                  "TRX_tx09_fifo_generator_0/rd_clk",
                  "TRX_tx_concat/clk_div_out"
                ]
              },
              "TRX_rx_lvds_16bits_CD016": {
                "ports": [
                  "TRX_LVDS_selectio_wiz_0/data_in_to_device",
                  "TRX_rx09_concat/Din",
                  "TRX_rx24_concat/Din"
                ]
              },
              "c_1": {
                "ports": [
                  "xlconstant_1_len1/dout",
                  "TRX_rx09_fifo_generator_0/rd_en",
                  "TRX_rx09_fifo_generator_0/wr_en",
                  "TRX_rx24_fifo_generator_0/rd_en",
                  "TRX_rx24_fifo_generator_0/wr_en",
                  "TRX_tx09_fifo_generator_0/rd_en",
                  "TRX_tx09_fifo_generator_0/wr_en"
                ]
              },
              "s_axi_aclk_100MHz": {
                "ports": [
                  "s_axi_aclk",
                  "TRX_rx09_fifo_generator_0/rd_clk",
                  "TRX_rx24_fifo_generator_0/rd_clk"
                ]
              },
              "TRX_proc_sys_reset_0_peripheral_reset": {
                "ports": [
                  "clk_rst_i",
                  "TRX_rx09_fifo_generator_0/rst",
                  "TRX_rx24_fifo_generator_0/rst",
                  "TRX_tx09_fifo_generator_0/rst"
                ]
              },
              "TRX_rx09_concat_CD016": {
                "ports": [
                  "TRX_rx09_concat/rx09_o",
                  "TRX_rx09_fifo_generator_0/din"
                ]
              },
              "TRX_rx24_concat_CD016": {
                "ports": [
                  "TRX_rx24_concat/rx24_o",
                  "TRX_rx24_fifo_generator_0/din"
                ]
              },
              "TRX_io_reset": {
                "ports": [
                  "TRX_io_reset_i",
                  "TRX_LVDS_selectio_wiz_0/io_reset"
                ]
              },
              "TRX_rx09_fifo_generator_0_dout": {
                "ports": [
                  "TRX_rx09_fifo_generator_0/dout",
                  "TRX_rx09_fifo_o"
                ]
              },
              "TRX_rx24_fifo_generator_0_dout": {
                "ports": [
                  "TRX_rx24_fifo_generator_0/dout",
                  "TRX_rx24_fifo_o"
                ]
              },
              "TRX_rx09_fifo_generator_0_valid": {
                "ports": [
                  "TRX_rx09_fifo_generator_0/valid",
                  "TRX_rx09_fifo_valid_o"
                ]
              },
              "TRX_rx24_fifo_generator_0_valid": {
                "ports": [
                  "TRX_rx24_fifo_generator_0/valid",
                  "TRX_rx24_fifo_valid_o"
                ]
              },
              "TRX_rx09_fifo_generator_0_rd_data_count": {
                "ports": [
                  "TRX_rx09_fifo_generator_0/rd_data_count",
                  "rx09_rd_data_count_CD100_o"
                ]
              },
              "TRX_tx09_fifo_dout_0": {
                "ports": [
                  "TRX_tx09_fifo_generator_0/dout",
                  "TRX_tx_concat/TRX_tx09_fifo_dout"
                ]
              },
              "TRX_tx_im_out_0": {
                "ports": [
                  "TRX_tx_im_out",
                  "TRX_tx_concat/TRX_tx_im_out"
                ]
              },
              "TRX_tx_re_out_0": {
                "ports": [
                  "TRX_tx_re_out",
                  "TRX_tx_concat/TRX_tx_re_out"
                ]
              },
              "TRX_tx_PTT_in_0": {
                "ports": [
                  "TRX_tx_PTT_in",
                  "TRX_tx_concat/TRX_tx_PTT_in"
                ]
              },
              "TRX_tx09_fifo_din_0": {
                "ports": [
                  "TRX_tx_concat/TRX_tx09_fifo_din",
                  "TRX_tx09_fifo_generator_0/din"
                ]
              },
              "TRX_config_LVDS_tx_blank_0": {
                "ports": [
                  "TRX_config_LVDS_tx_blank_in",
                  "TRX_tx_concat/TRX_config_LVDS_tx_blank_in"
                ]
              },
              "TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz": {
                "ports": [
                  "TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz",
                  "TRX_tx09_fifo_generator_0/wr_clk"
                ]
              },
              "TRX_tx_data_out_from_device_in_0": {
                "ports": [
                  "TRX_tx_concat/TRX_tx_data_out_from_device_in",
                  "TRX_LVDS_selectio_wiz_0/data_out_from_device"
                ]
              },
              "rst_mig_7series_0_100M_peripheral_reset": {
                "ports": [
                  "reset_CD100_i",
                  "TRX_LVDS_selectio_wiz_0/clk_reset"
                ]
              },
              "TRX_LVDS_selectio_wiz_0_clk_div_out": {
                "ports": [
                  "TRX_LVDS_selectio_wiz_0/clk_div_out",
                  "TRX_LVDS_util_ds_buf_0/BUFG_I"
                ]
              }
            }
          },
          "TRX_rx_FFT_unit": {
            "ports": {
              "s_axi_aclk_CD100_in": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn_CD100_in": {
                "type": "rst",
                "direction": "I"
              },
              "rst_mig_7series_0_100M_peripheral_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "fft09_data_tlast_in": {
                "direction": "I"
              },
              "fft09_data_tready_out": {
                "direction": "O"
              },
              "fft09_data_tvalid_in": {
                "direction": "I"
              },
              "fft09_config_tdata_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "fft09_config_tvalid_in": {
                "direction": "I"
              },
              "fft09_aresetn_in": {
                "type": "rst",
                "direction": "I"
              },
              "xfft_rx09_dly3449_event_frame_started_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx09_dly3449_event_tlast_unexpected_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx09_dly3449_event_tlast_missing_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx09_dly3449_event_data_in_channel_halt_out": {
                "type": "intr",
                "direction": "O"
              },
              "premem_rx09_addra_in": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "premem_rx09_dina_in": {
                "direction": "I",
                "left": "25",
                "right": "0"
              },
              "premem_rx24_dina_in": {
                "direction": "I",
                "left": "25",
                "right": "0"
              },
              "premem_rx09_wea_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "premem_rx09_addrb_in": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "postmem_rx_addrb_in": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "postmem_rx09_doutb_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "postmem_rx24_doutb_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "premem_rx24_addra_in": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "premem_rx24_wea_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RF09_quarterfrm": {
                "type": "data",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RF24_quarterfrm": {
                "type": "data",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "fft24_data_tready_out": {
                "direction": "O"
              },
              "xfft_rx24_dly3449_event_frame_started_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx24_dly3198_event_tlast_unexpected_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx24_dly3198_event_tlast_missing_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx24_dly3198_event_data_in_channel_halt_out": {
                "type": "intr",
                "direction": "O"
              },
              "fft24_data_tlast_in": {
                "direction": "I"
              },
              "fft24_data_tvalid_in": {
                "direction": "I"
              },
              "fft24_config_tdata_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "fft24_config_tvalid_in": {
                "direction": "I"
              },
              "premem_rx24_addrb_in": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "fft24_aresetn_in": {
                "type": "rst",
                "direction": "I"
              },
              "RF09_framectr": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "RF24_framectr": {
                "direction": "I",
                "left": "29",
                "right": "0"
              }
            },
            "components": {
              "TRX_rx_FFT_calc": {
                "ports": {
                  "rst_mig_7series_0_100M_peripheral_reset_in": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axi_aclk_CD100_in": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "fft09_data_tlast_in": {
                    "direction": "I"
                  },
                  "fft09_data_tready_out": {
                    "direction": "O"
                  },
                  "fft09_data_tvalid_in": {
                    "direction": "I"
                  },
                  "fft09_config_tdata_in": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "fft09_config_tvalid_in": {
                    "direction": "I"
                  },
                  "fft09_aresetn_in": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "xfft_rx09_dly3449_event_frame_started_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "xfft_rx09_dly3449_event_tlast_unexpected_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "xfft_rx09_dly3449_event_tlast_missing_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "xfft_rx09_dly3449_event_data_in_channel_halt_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "rx09_postmem_re_out": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Dout": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "cordic_rx09_tvalid_out": {
                    "direction": "O"
                  },
                  "fft_s_data_rx09_re_in": {
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "fft_s_data_rx09_im_in": {
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "fft_s_data_rx24_im_in": {
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "fft_s_data_rx24_re_in": {
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "cordic_rx24_tvalid_out": {
                    "direction": "O"
                  },
                  "RF09_quarterfrm": {
                    "type": "data",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "cordic_rx09_m_tuser_out": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "cordic_rx24_m_tuser_out": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "RF24_quarterfrm": {
                    "type": "data",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "fft24_data_tready_out": {
                    "direction": "O"
                  },
                  "xfft_rx24_dly3449_event_frame_started_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "xfft_rx24_dly3198_event_tlast_unexpected_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "xfft_rx24_dly3198_event_tlast_missing_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "xfft_rx24_dly3198_event_data_in_channel_halt_out": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "fft24_data_tlast_in": {
                    "direction": "I"
                  },
                  "fft24_data_tvalid_in": {
                    "direction": "I"
                  },
                  "fft24_config_tdata_in": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "fft24_config_tvalid_in": {
                    "direction": "I"
                  },
                  "fft24_aresetn_in_0": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "RF09_framectr": {
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RF24_framectr": {
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  }
                },
                "components": {
                  "delay_rx09_3449minus1024clk": {
                    "ports": {
                      "s_axi_aclk_CD100_i": {
                        "type": "clk",
                        "direction": "I"
                      },
                      "reset_CD100_i": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "premem_rx09_quarterfrm_out": {
                        "type": "data",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "RF09_quarterfrm": {
                        "type": "data",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RF09_framectr": {
                        "direction": "I",
                        "left": "29",
                        "right": "0"
                      }
                    },
                    "components": {
                      "c_shift_ram_dly1024_0": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "msys_c_shift_ram_0_1",
                        "parameters": {
                          "AsyncInitVal": {
                            "value": "00000000000000000000000000000000"
                          },
                          "DefaultData": {
                            "value": "00000000000000000000000000000000"
                          },
                          "Depth": {
                            "value": "1024"
                          },
                          "OptGoal": {
                            "value": "Resources"
                          },
                          "SCLR": {
                            "value": "true"
                          },
                          "ShiftRegType": {
                            "value": "Fixed_Length"
                          },
                          "Width": {
                            "value": "32"
                          }
                        }
                      },
                      "c_shift_ram_dly1024_1": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "msys_c_shift_ram_0_2",
                        "parameters": {
                          "AsyncInitVal": {
                            "value": "00000000000000000000000000000000"
                          },
                          "DefaultData": {
                            "value": "00000000000000000000000000000000"
                          },
                          "Depth": {
                            "value": "1024"
                          },
                          "OptGoal": {
                            "value": "Resources"
                          },
                          "SCLR": {
                            "value": "true"
                          },
                          "ShiftRegType": {
                            "value": "Fixed_Length"
                          },
                          "Width": {
                            "value": "32"
                          }
                        }
                      },
                      "c_shift_ram_dly377_2": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "msys_c_shift_ram_dly1024_1_0",
                        "parameters": {
                          "AsyncInitVal": {
                            "value": "00000000000000000000000000000000"
                          },
                          "DefaultData": {
                            "value": "00000000000000000000000000000000"
                          },
                          "Depth": {
                            "value": "377"
                          },
                          "OptGoal": {
                            "value": "Resources"
                          },
                          "SCLR": {
                            "value": "true"
                          },
                          "ShiftRegType": {
                            "value": "Fixed_Length"
                          },
                          "Width": {
                            "value": "32"
                          }
                        }
                      },
                      "xlconcat_0": {
                        "vlnv": "xilinx.com:ip:xlconcat:2.1",
                        "xci_name": "msys_xlconcat_0_22",
                        "parameters": {
                          "IN0_WIDTH": {
                            "value": "2"
                          },
                          "IN1_WIDTH": {
                            "value": "30"
                          }
                        }
                      }
                    },
                    "nets": {
                      "s_axi_aclk_CD100": {
                        "ports": [
                          "s_axi_aclk_CD100_i",
                          "c_shift_ram_dly1024_0/CLK",
                          "c_shift_ram_dly1024_1/CLK",
                          "c_shift_ram_dly377_2/CLK"
                        ]
                      },
                      "rst_mig_7series_0_100M_peripheral_reset": {
                        "ports": [
                          "reset_CD100_i",
                          "c_shift_ram_dly1024_0/SCLR",
                          "c_shift_ram_dly1024_1/SCLR",
                          "c_shift_ram_dly377_2/SCLR"
                        ]
                      },
                      "c_shift_ram_dly1024_0_Q": {
                        "ports": [
                          "c_shift_ram_dly1024_0/Q",
                          "c_shift_ram_dly1024_1/D"
                        ]
                      },
                      "c_shift_ram_dly126_3_Q": {
                        "ports": [
                          "c_shift_ram_dly377_2/Q",
                          "premem_rx09_quarterfrm_out"
                        ]
                      },
                      "c_shift_ram_dly1024_1_Q": {
                        "ports": [
                          "c_shift_ram_dly1024_1/Q",
                          "c_shift_ram_dly377_2/D"
                        ]
                      },
                      "RF09_quarterfrm_0": {
                        "ports": [
                          "RF09_quarterfrm",
                          "xlconcat_0/In0"
                        ]
                      },
                      "xlconcat_0_dout": {
                        "ports": [
                          "xlconcat_0/dout",
                          "c_shift_ram_dly1024_0/D"
                        ]
                      },
                      "RF09_framectr_0": {
                        "ports": [
                          "RF09_framectr",
                          "xlconcat_0/In1"
                        ]
                      }
                    }
                  },
                  "cordic_rx09": {
                    "vlnv": "xilinx.com:ip:cordic:6.0",
                    "xci_name": "msys_cordic_0_0",
                    "parameters": {
                      "ARESETN": {
                        "value": "true"
                      },
                      "Coarse_Rotation": {
                        "value": "true"
                      },
                      "Compensation_Scaling": {
                        "value": "Embedded_Multiplier"
                      },
                      "Data_Format": {
                        "value": "SignedFraction"
                      },
                      "Functional_Selection": {
                        "value": "Translate"
                      },
                      "Input_Width": {
                        "value": "24"
                      },
                      "Output_Width": {
                        "value": "32"
                      },
                      "Round_Mode": {
                        "value": "Nearest_Even"
                      },
                      "cartesian_has_tlast": {
                        "value": "true"
                      },
                      "cartesian_has_tuser": {
                        "value": "true"
                      },
                      "cartesian_tuser_width": {
                        "value": "15"
                      },
                      "out_tlast_behv": {
                        "value": "Pass_Cartesian_TLAST"
                      }
                    }
                  },
                  "cordic_rx24": {
                    "vlnv": "xilinx.com:ip:cordic:6.0",
                    "xci_name": "msys_cordic_rx09_0",
                    "parameters": {
                      "ARESETN": {
                        "value": "true"
                      },
                      "Coarse_Rotation": {
                        "value": "true"
                      },
                      "Compensation_Scaling": {
                        "value": "Embedded_Multiplier"
                      },
                      "Data_Format": {
                        "value": "SignedFraction"
                      },
                      "Functional_Selection": {
                        "value": "Translate"
                      },
                      "Input_Width": {
                        "value": "24"
                      },
                      "Output_Width": {
                        "value": "32"
                      },
                      "Round_Mode": {
                        "value": "Nearest_Even"
                      },
                      "cartesian_has_tlast": {
                        "value": "true"
                      },
                      "cartesian_has_tuser": {
                        "value": "true"
                      },
                      "cartesian_tuser_width": {
                        "value": "15"
                      },
                      "out_tlast_behv": {
                        "value": "Pass_Cartesian_TLAST"
                      }
                    }
                  },
                  "rx09_xlslice_31to16": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_19",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "31"
                      },
                      "DIN_TO": {
                        "value": "16"
                      },
                      "DIN_WIDTH": {
                        "value": "64"
                      },
                      "DOUT_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "rx24_xlslice_31to16": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_20",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "31"
                      },
                      "DIN_TO": {
                        "value": "16"
                      },
                      "DIN_WIDTH": {
                        "value": "64"
                      },
                      "DOUT_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "fft_rx09_s_data_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_0_1",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "13"
                      },
                      "IN1_WIDTH": {
                        "value": "3"
                      },
                      "IN2_WIDTH": {
                        "value": "13"
                      },
                      "IN3_WIDTH": {
                        "value": "3"
                      },
                      "IN4_WIDTH": {
                        "value": "13"
                      },
                      "IN5_WIDTH": {
                        "value": "3"
                      },
                      "IN6_WIDTH": {
                        "value": "13"
                      },
                      "IN7_WIDTH": {
                        "value": "3"
                      },
                      "NUM_PORTS": {
                        "value": "4"
                      }
                    }
                  },
                  "fft_rx24_s_data_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_0_2",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "13"
                      },
                      "IN1_WIDTH": {
                        "value": "3"
                      },
                      "IN2_WIDTH": {
                        "value": "13"
                      },
                      "IN3_WIDTH": {
                        "value": "3"
                      },
                      "NUM_PORTS": {
                        "value": "4"
                      }
                    }
                  },
                  "cordic_rx09_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_0_4",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "10"
                      },
                      "IN1_WIDTH": {
                        "value": "5"
                      }
                    }
                  },
                  "cordic_rx24_xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "msys_xlconcat_0_5",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "10"
                      },
                      "IN1_WIDTH": {
                        "value": "5"
                      }
                    }
                  },
                  "cordic_rx09_addra_xlslice_9to0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_24",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "9"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "10"
                      }
                    }
                  },
                  "cordic_rx24_addra_xlslice_9to0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_25",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "9"
                      },
                      "DIN_WIDTH": {
                        "value": "16"
                      },
                      "DOUT_WIDTH": {
                        "value": "10"
                      }
                    }
                  },
                  "delay_rx24_3449minus1024clk": {
                    "ports": {
                      "s_axi_aclk_CD100_i": {
                        "type": "clk",
                        "direction": "I"
                      },
                      "reset_CD100_i": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "premem_rx24_quarterfrm_out": {
                        "type": "data",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "RF24_quarterfrm": {
                        "type": "data",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RF24_framectr": {
                        "direction": "I",
                        "left": "29",
                        "right": "0"
                      }
                    },
                    "components": {
                      "c_shift_ram_dly1024_0": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "msys_c_shift_ram_dly1024_0_0",
                        "parameters": {
                          "AsyncInitVal": {
                            "value": "00000000000000000000000000000000"
                          },
                          "DefaultData": {
                            "value": "00000000000000000000000000000000"
                          },
                          "Depth": {
                            "value": "1024"
                          },
                          "OptGoal": {
                            "value": "Resources"
                          },
                          "SCLR": {
                            "value": "true"
                          },
                          "ShiftRegType": {
                            "value": "Fixed_Length"
                          },
                          "Width": {
                            "value": "32"
                          }
                        }
                      },
                      "c_shift_ram_dly1024_1": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "msys_c_shift_ram_dly1024_1_2",
                        "parameters": {
                          "AsyncInitVal": {
                            "value": "00000000000000000000000000000000"
                          },
                          "DefaultData": {
                            "value": "00000000000000000000000000000000"
                          },
                          "Depth": {
                            "value": "1024"
                          },
                          "OptGoal": {
                            "value": "Resources"
                          },
                          "SCLR": {
                            "value": "true"
                          },
                          "ShiftRegType": {
                            "value": "Fixed_Length"
                          },
                          "Width": {
                            "value": "32"
                          }
                        }
                      },
                      "c_shift_ram_dly377_2": {
                        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                        "xci_name": "msys_c_shift_ram_dly126_3_0",
                        "parameters": {
                          "AsyncInitVal": {
                            "value": "00000000000000000000000000000000"
                          },
                          "DefaultData": {
                            "value": "00000000000000000000000000000000"
                          },
                          "Depth": {
                            "value": "377"
                          },
                          "OptGoal": {
                            "value": "Resources"
                          },
                          "SCLR": {
                            "value": "true"
                          },
                          "ShiftRegType": {
                            "value": "Fixed_Length"
                          },
                          "Width": {
                            "value": "32"
                          }
                        }
                      },
                      "xlconcat_0": {
                        "vlnv": "xilinx.com:ip:xlconcat:2.1",
                        "xci_name": "msys_xlconcat_0_23",
                        "parameters": {
                          "IN0_WIDTH": {
                            "value": "2"
                          },
                          "IN1_WIDTH": {
                            "value": "30"
                          }
                        }
                      }
                    },
                    "nets": {
                      "s_axi_aclk_CD100": {
                        "ports": [
                          "s_axi_aclk_CD100_i",
                          "c_shift_ram_dly1024_0/CLK",
                          "c_shift_ram_dly1024_1/CLK",
                          "c_shift_ram_dly377_2/CLK"
                        ]
                      },
                      "rst_mig_7series_0_100M_peripheral_reset": {
                        "ports": [
                          "reset_CD100_i",
                          "c_shift_ram_dly1024_0/SCLR",
                          "c_shift_ram_dly1024_1/SCLR",
                          "c_shift_ram_dly377_2/SCLR"
                        ]
                      },
                      "c_shift_ram_dly1024_0_Q": {
                        "ports": [
                          "c_shift_ram_dly1024_0/Q",
                          "c_shift_ram_dly1024_1/D"
                        ]
                      },
                      "c_shift_ram_dly126_3_Q": {
                        "ports": [
                          "c_shift_ram_dly377_2/Q",
                          "premem_rx24_quarterfrm_out"
                        ]
                      },
                      "c_shift_ram_dly1024_1_Q": {
                        "ports": [
                          "c_shift_ram_dly1024_1/Q",
                          "c_shift_ram_dly377_2/D"
                        ]
                      },
                      "RF24_quarterfrm_0": {
                        "ports": [
                          "RF24_quarterfrm",
                          "xlconcat_0/In0"
                        ]
                      },
                      "xlconcat_0_dout": {
                        "ports": [
                          "xlconcat_0/dout",
                          "c_shift_ram_dly1024_0/D"
                        ]
                      },
                      "RF24_framectr_0": {
                        "ports": [
                          "RF24_framectr",
                          "xlconcat_0/In1"
                        ]
                      }
                    }
                  },
                  "xfft_rx09_dly3449": {
                    "vlnv": "xilinx.com:ip:xfft:9.1",
                    "xci_name": "msys_xfft_0_0",
                    "parameters": {
                      "aresetn": {
                        "value": "true"
                      },
                      "butterfly_type": {
                        "value": "use_xtremedsp_slices"
                      },
                      "channels": {
                        "value": "1"
                      },
                      "complex_mult_type": {
                        "value": "use_mults_performance"
                      },
                      "cyclic_prefix_insertion": {
                        "value": "false"
                      },
                      "data_format": {
                        "value": "fixed_point"
                      },
                      "implementation_options": {
                        "value": "radix_4_burst_io"
                      },
                      "input_width": {
                        "value": "13"
                      },
                      "memory_options_data": {
                        "value": "block_ram"
                      },
                      "memory_options_hybrid": {
                        "value": "true"
                      },
                      "memory_options_phase_factors": {
                        "value": "block_ram"
                      },
                      "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                        "value": "0"
                      },
                      "output_ordering": {
                        "value": "bit_reversed_order"
                      },
                      "rounding_modes": {
                        "value": "convergent_rounding"
                      },
                      "scaling_options": {
                        "value": "unscaled"
                      },
                      "target_clock_frequency": {
                        "value": "100"
                      },
                      "target_data_throughput": {
                        "value": "50"
                      },
                      "throttle_scheme": {
                        "value": "realtime"
                      },
                      "transform_length": {
                        "value": "1024"
                      },
                      "xk_index": {
                        "value": "true"
                      }
                    }
                  },
                  "xfft_rx24_dly3449": {
                    "vlnv": "xilinx.com:ip:xfft:9.1",
                    "xci_name": "msys_xfft_0_1",
                    "parameters": {
                      "aresetn": {
                        "value": "true"
                      },
                      "butterfly_type": {
                        "value": "use_xtremedsp_slices"
                      },
                      "complex_mult_type": {
                        "value": "use_mults_performance"
                      },
                      "data_format": {
                        "value": "fixed_point"
                      },
                      "implementation_options": {
                        "value": "radix_4_burst_io"
                      },
                      "input_width": {
                        "value": "13"
                      },
                      "memory_options_hybrid": {
                        "value": "true"
                      },
                      "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                        "value": "0"
                      },
                      "output_ordering": {
                        "value": "bit_reversed_order"
                      },
                      "rounding_modes": {
                        "value": "convergent_rounding"
                      },
                      "scaling_options": {
                        "value": "unscaled"
                      },
                      "target_clock_frequency": {
                        "value": "100"
                      },
                      "target_data_throughput": {
                        "value": "50"
                      },
                      "throttle_scheme": {
                        "value": "realtime"
                      },
                      "xk_index": {
                        "value": "true"
                      }
                    }
                  },
                  "xlconstant_0x0_len3": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "msys_xlconstant_0_13",
                    "parameters": {
                      "CONST_VAL": {
                        "value": "0"
                      },
                      "CONST_WIDTH": {
                        "value": "3"
                      }
                    }
                  },
                  "cordic_rx09_xlslice_4downto0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_51",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "4"
                      },
                      "DOUT_WIDTH": {
                        "value": "5"
                      }
                    }
                  },
                  "cordic_rx24_xlslice_4downto0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "msys_xlslice_0_52",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "4"
                      },
                      "DOUT_WIDTH": {
                        "value": "5"
                      }
                    }
                  }
                },
                "nets": {
                  "rst_mig_7series_0_100M_peripheral_reset_0": {
                    "ports": [
                      "rst_mig_7series_0_100M_peripheral_reset_in",
                      "delay_rx09_3449minus1024clk/reset_CD100_i",
                      "delay_rx24_3449minus1024clk/reset_CD100_i"
                    ]
                  },
                  "TRX_rx_xfft_dly8334_m_axis_data_tvalid_0": {
                    "ports": [
                      "xfft_rx09_dly3449/m_axis_data_tvalid",
                      "cordic_rx09/s_axis_cartesian_tvalid"
                    ]
                  },
                  "TRX_rx_xfft_dly8334_m_axis_data_tlast_0": {
                    "ports": [
                      "xfft_rx09_dly3449/m_axis_data_tlast",
                      "cordic_rx09/s_axis_cartesian_tlast"
                    ]
                  },
                  "s_axi_aclk_CD100_0": {
                    "ports": [
                      "s_axi_aclk_CD100_in",
                      "cordic_rx09/aclk",
                      "delay_rx09_3449minus1024clk/s_axi_aclk_CD100_i",
                      "cordic_rx24/aclk",
                      "delay_rx24_3449minus1024clk/s_axi_aclk_CD100_i",
                      "xfft_rx09_dly3449/aclk",
                      "xfft_rx24_dly3449/aclk"
                    ]
                  },
                  "fft09_data_tlast_in_0": {
                    "ports": [
                      "fft09_data_tlast_in",
                      "xfft_rx09_dly3449/s_axis_data_tlast"
                    ]
                  },
                  "fft09_data_tready_out_0": {
                    "ports": [
                      "xfft_rx09_dly3449/s_axis_data_tready",
                      "fft09_data_tready_out"
                    ]
                  },
                  "fft09_data_tvalid_in_0": {
                    "ports": [
                      "fft09_data_tvalid_in",
                      "xfft_rx09_dly3449/s_axis_data_tvalid"
                    ]
                  },
                  "fft09_config_tdata_in_0": {
                    "ports": [
                      "fft09_config_tdata_in",
                      "xfft_rx09_dly3449/s_axis_config_tdata"
                    ]
                  },
                  "fft09_config_tvalid_in_0": {
                    "ports": [
                      "fft09_config_tvalid_in",
                      "xfft_rx09_dly3449/s_axis_config_tvalid"
                    ]
                  },
                  "fft09_aresetn_in_0": {
                    "ports": [
                      "fft09_aresetn_in",
                      "cordic_rx09/aresetn",
                      "xfft_rx09_dly3449/aresetn"
                    ]
                  },
                  "xfft_rx09_dly3449_event_frame_started_out_0": {
                    "ports": [
                      "xfft_rx09_dly3449/event_frame_started",
                      "xfft_rx09_dly3449_event_frame_started_out"
                    ]
                  },
                  "xfft_rx09_dly3449_event_tlast_unexpected_out_0": {
                    "ports": [
                      "xfft_rx09_dly3449/event_tlast_unexpected",
                      "xfft_rx09_dly3449_event_tlast_unexpected_out"
                    ]
                  },
                  "xfft_rx09_dly3449_event_tlast_missing_out_0": {
                    "ports": [
                      "xfft_rx09_dly3449/event_tlast_missing",
                      "xfft_rx09_dly3449_event_tlast_missing_out"
                    ]
                  },
                  "xfft_rx09_dly3449_event_data_in_channel_halt_out_0": {
                    "ports": [
                      "xfft_rx09_dly3449/event_data_in_channel_halt",
                      "xfft_rx09_dly3449_event_data_in_channel_halt_out"
                    ]
                  },
                  "cordic_rx09_m_axis_dout_tdata": {
                    "ports": [
                      "cordic_rx09/m_axis_dout_tdata",
                      "rx09_xlslice_31to16/Din"
                    ]
                  },
                  "cordic_rx24_m_axis_dout_tdata": {
                    "ports": [
                      "cordic_rx24/m_axis_dout_tdata",
                      "rx24_xlslice_31to16/Din"
                    ]
                  },
                  "rx09_postmem_re_0": {
                    "ports": [
                      "rx09_xlslice_31to16/Dout",
                      "rx09_postmem_re_out"
                    ]
                  },
                  "rx24_xlslice_31to00_Dout": {
                    "ports": [
                      "rx24_xlslice_31to16/Dout",
                      "Dout"
                    ]
                  },
                  "cordic_rx09_tvalid_out_0": {
                    "ports": [
                      "cordic_rx09/m_axis_dout_tvalid",
                      "cordic_rx09_tvalid_out"
                    ]
                  },
                  "fft09_s_data_xlconcat_0_dout": {
                    "ports": [
                      "fft_rx09_s_data_xlconcat_0/dout",
                      "xfft_rx09_dly3449/s_axis_data_tdata"
                    ]
                  },
                  "xlconstant_0x0_len3_dout": {
                    "ports": [
                      "xlconstant_0x0_len3/dout",
                      "fft_rx09_s_data_xlconcat_0/In1",
                      "fft_rx09_s_data_xlconcat_0/In3",
                      "fft_rx24_s_data_xlconcat_0/In1",
                      "fft_rx24_s_data_xlconcat_0/In3"
                    ]
                  },
                  "fft_s_data_rx09_re_in_0": {
                    "ports": [
                      "fft_s_data_rx09_re_in",
                      "fft_rx09_s_data_xlconcat_0/In0"
                    ]
                  },
                  "fft_s_data_rx09_im_in_0": {
                    "ports": [
                      "fft_s_data_rx09_im_in",
                      "fft_rx09_s_data_xlconcat_0/In2"
                    ]
                  },
                  "fft_s_data_rx24_im_in_0": {
                    "ports": [
                      "fft_s_data_rx24_im_in",
                      "fft_rx24_s_data_xlconcat_0/In2"
                    ]
                  },
                  "fft_s_data_rx24_re_in_0": {
                    "ports": [
                      "fft_s_data_rx24_re_in",
                      "fft_rx24_s_data_xlconcat_0/In0"
                    ]
                  },
                  "fft24_s_data_xlconcat_0_dout": {
                    "ports": [
                      "fft_rx24_s_data_xlconcat_0/dout",
                      "xfft_rx24_dly3449/s_axis_data_tdata"
                    ]
                  },
                  "xfft_rx09_dly3198_m_axis_data_tdata_0": {
                    "ports": [
                      "xfft_rx09_dly3449/m_axis_data_tdata",
                      "cordic_rx09/s_axis_cartesian_tdata"
                    ]
                  },
                  "xfft_rx24_dly3198_m_axis_data_tdata_0": {
                    "ports": [
                      "xfft_rx24_dly3449/m_axis_data_tdata",
                      "cordic_rx24/s_axis_cartesian_tdata"
                    ]
                  },
                  "xfft_rx24_dly3198_m_axis_data_tlast_0": {
                    "ports": [
                      "xfft_rx24_dly3449/m_axis_data_tlast",
                      "cordic_rx24/s_axis_cartesian_tlast"
                    ]
                  },
                  "xfft_rx24_dly3198_m_axis_data_tvalid_0": {
                    "ports": [
                      "xfft_rx24_dly3449/m_axis_data_tvalid",
                      "cordic_rx24/s_axis_cartesian_tvalid"
                    ]
                  },
                  "cordic_rx24_tvalid_out_0": {
                    "ports": [
                      "cordic_rx24/m_axis_dout_tvalid",
                      "cordic_rx24_tvalid_out"
                    ]
                  },
                  "RF09_quarterfrm_0": {
                    "ports": [
                      "RF09_quarterfrm",
                      "delay_rx09_3449minus1024clk/RF09_quarterfrm"
                    ]
                  },
                  "cordic_rx09_m_tuser_out_0": {
                    "ports": [
                      "cordic_rx09/m_axis_dout_tuser",
                      "cordic_rx09_m_tuser_out"
                    ]
                  },
                  "cordic_rx24_m_tuser_out_0": {
                    "ports": [
                      "cordic_rx24/m_axis_dout_tuser",
                      "cordic_rx24_m_tuser_out"
                    ]
                  },
                  "cordic_rx09_xlconcat_0_dout": {
                    "ports": [
                      "cordic_rx09_xlconcat_0/dout",
                      "cordic_rx09/s_axis_cartesian_tuser"
                    ]
                  },
                  "cordic_rx24_xlconcat_0_dout": {
                    "ports": [
                      "cordic_rx24_xlconcat_0/dout",
                      "cordic_rx24/s_axis_cartesian_tuser"
                    ]
                  },
                  "cordic_rx09_addra_xlslice_9to0_Dout": {
                    "ports": [
                      "cordic_rx09_addra_xlslice_9to0/Dout",
                      "cordic_rx09_xlconcat_0/In0"
                    ]
                  },
                  "xfft_rx09_dly3198_m_axis_data_tuser": {
                    "ports": [
                      "xfft_rx09_dly3449/m_axis_data_tuser",
                      "cordic_rx09_addra_xlslice_9to0/Din"
                    ]
                  },
                  "cordic_rx24_addra_xlslice_9to0_Dout": {
                    "ports": [
                      "cordic_rx24_addra_xlslice_9to0/Dout",
                      "cordic_rx24_xlconcat_0/In0"
                    ]
                  },
                  "xfft_rx24_dly3198_m_axis_data_tuser": {
                    "ports": [
                      "xfft_rx24_dly3449/m_axis_data_tuser",
                      "cordic_rx24_addra_xlslice_9to0/Din"
                    ]
                  },
                  "RF24_quarterfrm_0": {
                    "ports": [
                      "RF24_quarterfrm",
                      "delay_rx24_3449minus1024clk/RF24_quarterfrm"
                    ]
                  },
                  "fft24_data_tready_out_0": {
                    "ports": [
                      "xfft_rx24_dly3449/s_axis_data_tready",
                      "fft24_data_tready_out"
                    ]
                  },
                  "xfft_rx24_dly3449_event_frame_started_out_0": {
                    "ports": [
                      "xfft_rx24_dly3449/event_frame_started",
                      "xfft_rx24_dly3449_event_frame_started_out"
                    ]
                  },
                  "xfft_rx24_dly3198_event_tlast_unexpected_out_0": {
                    "ports": [
                      "xfft_rx24_dly3449/event_tlast_unexpected",
                      "xfft_rx24_dly3198_event_tlast_unexpected_out"
                    ]
                  },
                  "xfft_rx24_dly3198_event_tlast_missing_out_0": {
                    "ports": [
                      "xfft_rx24_dly3449/event_tlast_missing",
                      "xfft_rx24_dly3198_event_tlast_missing_out"
                    ]
                  },
                  "xfft_rx24_dly3198_event_data_in_channel_halt_out_0": {
                    "ports": [
                      "xfft_rx24_dly3449/event_data_in_channel_halt",
                      "xfft_rx24_dly3198_event_data_in_channel_halt_out"
                    ]
                  },
                  "fft24_data_tlast_in_0": {
                    "ports": [
                      "fft24_data_tlast_in",
                      "xfft_rx24_dly3449/s_axis_data_tlast"
                    ]
                  },
                  "fft24_data_tvalid_in_0": {
                    "ports": [
                      "fft24_data_tvalid_in",
                      "xfft_rx24_dly3449/s_axis_data_tvalid"
                    ]
                  },
                  "fft24_config_tdata_in_0": {
                    "ports": [
                      "fft24_config_tdata_in",
                      "xfft_rx24_dly3449/s_axis_config_tdata"
                    ]
                  },
                  "fft24_config_tvalid_in_0": {
                    "ports": [
                      "fft24_config_tvalid_in",
                      "xfft_rx24_dly3449/s_axis_config_tvalid"
                    ]
                  },
                  "fft24_aresetn_in_0": {
                    "ports": [
                      "fft24_aresetn_in_0",
                      "cordic_rx24/aresetn",
                      "xfft_rx24_dly3449/aresetn"
                    ]
                  },
                  "delay_rx09_3449minus1024clk_premem_rx09_quarterfrm_out": {
                    "ports": [
                      "delay_rx09_3449minus1024clk/premem_rx09_quarterfrm_out",
                      "cordic_rx09_xlslice_4downto0/Din"
                    ]
                  },
                  "cordic_rx09_xlslice_4downto0_Dout": {
                    "ports": [
                      "cordic_rx09_xlslice_4downto0/Dout",
                      "cordic_rx09_xlconcat_0/In1"
                    ]
                  },
                  "delay_rx24_3449minus1024clk_premem_rx24_quarterfrm_out": {
                    "ports": [
                      "delay_rx24_3449minus1024clk/premem_rx24_quarterfrm_out",
                      "cordic_rx24_xlslice_4downto0/Din"
                    ]
                  },
                  "cordic_rx24_xlslice_4downto0_Dout": {
                    "ports": [
                      "cordic_rx24_xlslice_4downto0/Dout",
                      "cordic_rx24_xlconcat_0/In1"
                    ]
                  },
                  "RF09_framectr_0": {
                    "ports": [
                      "RF09_framectr",
                      "delay_rx09_3449minus1024clk/RF09_framectr"
                    ]
                  },
                  "RF24_framectr_0": {
                    "ports": [
                      "RF24_framectr",
                      "delay_rx24_3449minus1024clk/RF24_framectr"
                    ]
                  }
                }
              },
              "pre_fft_rx09_blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "msys_blk_mem_gen_0_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "false"
                  },
                  "Enable_A": {
                    "value": "Always_Enabled"
                  },
                  "Enable_B": {
                    "value": "Always_Enabled"
                  },
                  "Fill_Remaining_Memory_Locations": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Read_Width_B": {
                    "value": "26"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_Byte_Write_Enable": {
                    "value": "false"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "2048"
                  },
                  "Write_Width_A": {
                    "value": "26"
                  },
                  "Write_Width_B": {
                    "value": "26"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "post_fft_rx09_blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "msys_blk_mem_gen_0_2",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "false"
                  },
                  "Enable_A": {
                    "value": "Always_Enabled"
                  },
                  "Enable_B": {
                    "value": "Always_Enabled"
                  },
                  "Fill_Remaining_Memory_Locations": {
                    "value": "false"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "NO_CHANGE"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Read_Width_B": {
                    "value": "16"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_Byte_Write_Enable": {
                    "value": "false"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "32768"
                  },
                  "Write_Width_A": {
                    "value": "16"
                  },
                  "Write_Width_B": {
                    "value": "16"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "post_fft_rx24_blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "msys_post_fft_rx09_blk_mem_gen_0_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "false"
                  },
                  "Enable_A": {
                    "value": "Always_Enabled"
                  },
                  "Enable_B": {
                    "value": "Always_Enabled"
                  },
                  "Fill_Remaining_Memory_Locations": {
                    "value": "false"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "NO_CHANGE"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Read_Width_B": {
                    "value": "16"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_Byte_Write_Enable": {
                    "value": "false"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "32768"
                  },
                  "Write_Width_A": {
                    "value": "16"
                  },
                  "Write_Width_B": {
                    "value": "16"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "pre_fft_rx24_blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "msys_pre_fft_rx09_blk_mem_gen_0_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Enable_32bit_Address": {
                    "value": "false"
                  },
                  "Enable_A": {
                    "value": "Always_Enabled"
                  },
                  "Enable_B": {
                    "value": "Always_Enabled"
                  },
                  "Fill_Remaining_Memory_Locations": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Read_Width_B": {
                    "value": "26"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_Byte_Write_Enable": {
                    "value": "false"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "2048"
                  },
                  "Write_Width_A": {
                    "value": "26"
                  },
                  "Write_Width_B": {
                    "value": "26"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "premem_fft_rx09_xlslice_25to13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_21",
                "parameters": {
                  "DIN_FROM": {
                    "value": "25"
                  },
                  "DIN_TO": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "26"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "premem_fft_rx09_xlslice_12to00": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_1_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "12"
                  },
                  "DIN_WIDTH": {
                    "value": "26"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "premem_fft_rx24_xlslice_25to13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_22",
                "parameters": {
                  "DIN_FROM": {
                    "value": "25"
                  },
                  "DIN_TO": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "26"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "premem_fft_rx24_xlslice_12to00": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_23",
                "parameters": {
                  "DIN_FROM": {
                    "value": "12"
                  },
                  "DIN_WIDTH": {
                    "value": "26"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              }
            },
            "nets": {
              "rst_mig_7series_0_100M_peripheral_reset_0": {
                "ports": [
                  "rst_mig_7series_0_100M_peripheral_reset_in",
                  "TRX_rx_FFT_calc/rst_mig_7series_0_100M_peripheral_reset_in",
                  "pre_fft_rx09_blk_mem_gen_0/rstb",
                  "pre_fft_rx24_blk_mem_gen_0/rstb",
                  "post_fft_rx09_blk_mem_gen_0/rstb",
                  "post_fft_rx24_blk_mem_gen_0/rstb"
                ]
              },
              "s_axi_aclk_CD100_0": {
                "ports": [
                  "s_axi_aclk_CD100_in",
                  "TRX_rx_FFT_calc/s_axi_aclk_CD100_in",
                  "post_fft_rx09_blk_mem_gen_0/clka",
                  "post_fft_rx09_blk_mem_gen_0/clkb",
                  "pre_fft_rx09_blk_mem_gen_0/clka",
                  "pre_fft_rx09_blk_mem_gen_0/clkb",
                  "post_fft_rx24_blk_mem_gen_0/clka",
                  "post_fft_rx24_blk_mem_gen_0/clkb",
                  "pre_fft_rx24_blk_mem_gen_0/clka",
                  "pre_fft_rx24_blk_mem_gen_0/clkb"
                ]
              },
              "fft09_data_tlast_in_0": {
                "ports": [
                  "fft09_data_tlast_in",
                  "TRX_rx_FFT_calc/fft09_data_tlast_in"
                ]
              },
              "fft09_data_tready_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/fft09_data_tready_out",
                  "fft09_data_tready_out"
                ]
              },
              "fft09_data_tvalid_in_0": {
                "ports": [
                  "fft09_data_tvalid_in",
                  "TRX_rx_FFT_calc/fft09_data_tvalid_in"
                ]
              },
              "fft09_config_tdata_in_0": {
                "ports": [
                  "fft09_config_tdata_in",
                  "TRX_rx_FFT_calc/fft09_config_tdata_in"
                ]
              },
              "fft09_config_tvalid_in_0": {
                "ports": [
                  "fft09_config_tvalid_in",
                  "TRX_rx_FFT_calc/fft09_config_tvalid_in"
                ]
              },
              "fft09_aresetn_in_0": {
                "ports": [
                  "fft09_aresetn_in",
                  "TRX_rx_FFT_calc/fft09_aresetn_in"
                ]
              },
              "xfft_rx09_dly3449_event_frame_started_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_frame_started_out",
                  "xfft_rx09_dly3449_event_frame_started_out"
                ]
              },
              "xfft_rx09_dly3449_event_tlast_unexpected_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_tlast_unexpected_out",
                  "xfft_rx09_dly3449_event_tlast_unexpected_out"
                ]
              },
              "xfft_rx09_dly3449_event_tlast_missing_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_tlast_missing_out",
                  "xfft_rx09_dly3449_event_tlast_missing_out"
                ]
              },
              "xfft_rx09_dly3449_event_data_in_channel_halt_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_data_in_channel_halt_out",
                  "xfft_rx09_dly3449_event_data_in_channel_halt_out"
                ]
              },
              "rx09_postmem_re_0": {
                "ports": [
                  "TRX_rx_FFT_calc/rx09_postmem_re_out",
                  "post_fft_rx09_blk_mem_gen_0/dina"
                ]
              },
              "TRX_rx_FFT_calc_Dout": {
                "ports": [
                  "TRX_rx_FFT_calc/Dout",
                  "post_fft_rx24_blk_mem_gen_0/dina"
                ]
              },
              "cordic_rx09_tvalid_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/cordic_rx09_tvalid_out",
                  "post_fft_rx09_blk_mem_gen_0/wea"
                ]
              },
              "premem_rx09_addra_in_0": {
                "ports": [
                  "premem_rx09_addra_in",
                  "pre_fft_rx09_blk_mem_gen_0/addra"
                ]
              },
              "premem_rx09_dina_in_0": {
                "ports": [
                  "premem_rx09_dina_in",
                  "pre_fft_rx09_blk_mem_gen_0/dina"
                ]
              },
              "premem_rx24_dina_in_0": {
                "ports": [
                  "premem_rx24_dina_in",
                  "pre_fft_rx24_blk_mem_gen_0/dina"
                ]
              },
              "premem_rx09_wea_in_0": {
                "ports": [
                  "premem_rx09_wea_in",
                  "pre_fft_rx09_blk_mem_gen_0/wea"
                ]
              },
              "premem_rx09_addrb_in_0": {
                "ports": [
                  "premem_rx09_addrb_in",
                  "pre_fft_rx09_blk_mem_gen_0/addrb"
                ]
              },
              "postmem_rx_addrb_in_0": {
                "ports": [
                  "postmem_rx_addrb_in",
                  "post_fft_rx09_blk_mem_gen_0/addrb",
                  "post_fft_rx24_blk_mem_gen_0/addrb"
                ]
              },
              "postmem_rx09_doutb_out_0": {
                "ports": [
                  "post_fft_rx09_blk_mem_gen_0/doutb",
                  "postmem_rx09_doutb_out"
                ]
              },
              "postmem_rx24_doutb_out_0": {
                "ports": [
                  "post_fft_rx24_blk_mem_gen_0/doutb",
                  "postmem_rx24_doutb_out"
                ]
              },
              "premem_rx24_addra_in_0": {
                "ports": [
                  "premem_rx24_addra_in",
                  "pre_fft_rx24_blk_mem_gen_0/addra"
                ]
              },
              "premem_rx24_wea_in_0": {
                "ports": [
                  "premem_rx24_wea_in",
                  "pre_fft_rx24_blk_mem_gen_0/wea"
                ]
              },
              "pre_fft_rx09_blk_mem_gen_0_doutb": {
                "ports": [
                  "pre_fft_rx09_blk_mem_gen_0/doutb",
                  "premem_fft_rx09_xlslice_12to00/Din",
                  "premem_fft_rx09_xlslice_25to13/Din"
                ]
              },
              "pre_fft_rx24_blk_mem_gen_0_doutb": {
                "ports": [
                  "pre_fft_rx24_blk_mem_gen_0/doutb",
                  "premem_fft_rx24_xlslice_12to00/Din",
                  "premem_fft_rx24_xlslice_25to13/Din"
                ]
              },
              "fft_s_data_rx09_re_in_0": {
                "ports": [
                  "premem_fft_rx09_xlslice_12to00/Dout",
                  "TRX_rx_FFT_calc/fft_s_data_rx09_re_in"
                ]
              },
              "fft_s_data_rx09_im_in_0": {
                "ports": [
                  "premem_fft_rx09_xlslice_25to13/Dout",
                  "TRX_rx_FFT_calc/fft_s_data_rx09_im_in"
                ]
              },
              "fft_s_data_rx24_im_in_0": {
                "ports": [
                  "premem_fft_rx24_xlslice_25to13/Dout",
                  "TRX_rx_FFT_calc/fft_s_data_rx24_im_in"
                ]
              },
              "fft_s_data_rx24_re_in_0": {
                "ports": [
                  "premem_fft_rx24_xlslice_12to00/Dout",
                  "TRX_rx_FFT_calc/fft_s_data_rx24_re_in"
                ]
              },
              "cordic_rx24_tvalid_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/cordic_rx24_tvalid_out",
                  "post_fft_rx24_blk_mem_gen_0/wea"
                ]
              },
              "RF09_quarterfrm_0": {
                "ports": [
                  "RF09_quarterfrm",
                  "TRX_rx_FFT_calc/RF09_quarterfrm"
                ]
              },
              "cordic_rx09_m_tuser_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/cordic_rx09_m_tuser_out",
                  "post_fft_rx09_blk_mem_gen_0/addra"
                ]
              },
              "cordic_rx24_m_tuser_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/cordic_rx24_m_tuser_out",
                  "post_fft_rx24_blk_mem_gen_0/addra"
                ]
              },
              "RF24_quarterfrm_0": {
                "ports": [
                  "RF24_quarterfrm",
                  "TRX_rx_FFT_calc/RF24_quarterfrm"
                ]
              },
              "fft24_data_tready_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/fft24_data_tready_out",
                  "fft24_data_tready_out"
                ]
              },
              "xfft_rx24_dly3449_event_frame_started_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx24_dly3449_event_frame_started_out",
                  "xfft_rx24_dly3449_event_frame_started_out"
                ]
              },
              "xfft_rx24_dly3198_event_tlast_unexpected_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx24_dly3198_event_tlast_unexpected_out",
                  "xfft_rx24_dly3198_event_tlast_unexpected_out"
                ]
              },
              "xfft_rx24_dly3198_event_tlast_missing_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx24_dly3198_event_tlast_missing_out",
                  "xfft_rx24_dly3198_event_tlast_missing_out"
                ]
              },
              "xfft_rx24_dly3198_event_data_in_channel_halt_out_0": {
                "ports": [
                  "TRX_rx_FFT_calc/xfft_rx24_dly3198_event_data_in_channel_halt_out",
                  "xfft_rx24_dly3198_event_data_in_channel_halt_out"
                ]
              },
              "fft24_data_tlast_in_0": {
                "ports": [
                  "fft24_data_tlast_in",
                  "TRX_rx_FFT_calc/fft24_data_tlast_in"
                ]
              },
              "fft24_data_tvalid_in_0": {
                "ports": [
                  "fft24_data_tvalid_in",
                  "TRX_rx_FFT_calc/fft24_data_tvalid_in"
                ]
              },
              "fft24_config_tdata_in_0": {
                "ports": [
                  "fft24_config_tdata_in",
                  "TRX_rx_FFT_calc/fft24_config_tdata_in"
                ]
              },
              "fft24_config_tvalid_in_0": {
                "ports": [
                  "fft24_config_tvalid_in",
                  "TRX_rx_FFT_calc/fft24_config_tvalid_in"
                ]
              },
              "premem_rx24_addrb_in_0": {
                "ports": [
                  "premem_rx24_addrb_in",
                  "pre_fft_rx24_blk_mem_gen_0/addrb"
                ]
              },
              "fft24_aresetn_in": {
                "ports": [
                  "fft24_aresetn_in",
                  "TRX_rx_FFT_calc/fft24_aresetn_in_0"
                ]
              },
              "RF09_framectr_0": {
                "ports": [
                  "RF09_framectr",
                  "TRX_rx_FFT_calc/RF09_framectr"
                ]
              },
              "RF24_framectr_0": {
                "ports": [
                  "RF24_framectr",
                  "TRX_rx_FFT_calc/RF24_framectr"
                ]
              }
            }
          },
          "TRX_config": {
            "interface_ports": {
              "TRX_spi": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:spi_rtl:1.0"
              },
              "S_AXI_spi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ip2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "TRX_resetn": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TRX_rfx_mode": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "locked": {
                "direction": "I"
              },
              "Status_LVDS_rx09_synced": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Status_LVDS_rx24_synced": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "LVDS_tx_blank": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "TRX_gpio_xlslice_31downto31_resetn_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "31"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_gpio_xlslice_30downto30_rfxmode_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_TRX_xlslice_0to0_0_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "30"
                  },
                  "DIN_TO": {
                    "value": "30"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_TRX_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "msys_axi_ROTENC_gpio_0_0",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_INPUTS_2": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x00000000"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "32"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "32"
                  },
                  "C_INTERRUPT_PRESENT": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "TRX_axi_quad_spi_0": {
                "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
                "xci_name": "msys_axi_quad_spi_1_0",
                "parameters": {
                  "C_FIFO_DEPTH": {
                    "value": "256"
                  },
                  "C_NUM_SS_BITS": {
                    "value": "1"
                  },
                  "C_SCK_RATIO": {
                    "value": "16"
                  },
                  "C_S_AXI4_ID_WIDTH": {
                    "value": "0"
                  },
                  "C_USE_STARTUP": {
                    "value": "0"
                  },
                  "FIFO_INCLUDED": {
                    "value": "1"
                  }
                }
              },
              "TRX_gpio_xlslice_0downto0_blankTx_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_42"
              },
              "TRX_gpio_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "msys_xlconcat_0_19",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "29"
                  },
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "TRX_spi",
                  "TRX_axi_quad_spi_0/SPI_0"
                ]
              },
              "S_AXI_spi_0": {
                "interface_ports": [
                  "S_AXI_spi",
                  "TRX_axi_quad_spi_0/AXI_LITE"
                ]
              },
              "S_AXI_gpio_0": {
                "interface_ports": [
                  "S_AXI_gpio",
                  "axi_TRX_gpio_0/S_AXI"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_CD100": {
                "ports": [
                  "s_axi_aclk",
                  "axi_TRX_gpio_0/s_axi_aclk",
                  "TRX_axi_quad_spi_0/ext_spi_clk",
                  "TRX_axi_quad_spi_0/s_axi_aclk"
                ]
              },
              "rst_mig_7series_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_TRX_gpio_0/s_axi_aresetn",
                  "TRX_axi_quad_spi_0/s_axi_aresetn"
                ]
              },
              "TRX_axi_quad_spi_0_ip2intc_irpt": {
                "ports": [
                  "TRX_axi_quad_spi_0/ip2intc_irpt",
                  "ip2intc_irpt"
                ]
              },
              "axi_TRX_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_TRX_gpio_0/gpio_io_o",
                  "TRX_gpio_xlslice_31downto31_resetn_0/Din",
                  "TRX_gpio_xlslice_30downto30_rfxmode_0/Din",
                  "TRX_gpio_xlslice_0downto0_blankTx_0/Din"
                ]
              },
              "TRX_gpio_xlslice_0to0_0_Dout": {
                "ports": [
                  "TRX_gpio_xlslice_31downto31_resetn_0/Dout",
                  "TRX_resetn"
                ]
              },
              "TRX_gpio_xlslice_1to1_0_Dout": {
                "ports": [
                  "TRX_gpio_xlslice_30downto30_rfxmode_0/Dout",
                  "TRX_rfx_mode"
                ]
              },
              "TRX_gpio_xlconcat_0_dout": {
                "ports": [
                  "TRX_gpio_xlconcat_0/dout",
                  "axi_TRX_gpio_0/gpio2_io_i"
                ]
              },
              "locked_0": {
                "ports": [
                  "locked",
                  "TRX_gpio_xlconcat_0/In0"
                ]
              },
              "Status_LVDS_rx09_synced_1": {
                "ports": [
                  "Status_LVDS_rx09_synced",
                  "TRX_gpio_xlconcat_0/In1"
                ]
              },
              "Status_LVDS_rx24_synced_1": {
                "ports": [
                  "Status_LVDS_rx24_synced",
                  "TRX_gpio_xlconcat_0/In2"
                ]
              },
              "TRX_gpio_xlslice_1downto1_blankTx_0_Dout": {
                "ports": [
                  "TRX_gpio_xlslice_0downto0_blankTx_0/Dout",
                  "LVDS_tx_blank"
                ]
              }
            }
          },
          "TRX_clock": {
            "ports": {
              "TRX_clk_26MHz": {
                "type": "clk",
                "direction": "I"
              },
              "TRX_PLL_clk_25MHz_N": {
                "type": "clk",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TRX_PLL_clk_25MHz_P": {
                "type": "clk",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_trx_26MHz_vio": {
                "type": "clk",
                "direction": "O"
              },
              "clk_trx_pll_25MHz_vio": {
                "type": "clk",
                "direction": "O"
              },
              "locked": {
                "direction": "O"
              }
            },
            "components": {
              "TRX_PLL_clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "msys_BOARD_clk_wiz_0_0",
                "parameters": {
                  "CLKIN1_JITTER_PS": {
                    "value": "100.0"
                  },
                  "CLKOUT1_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLKOUT1_JITTER": {
                    "value": "208.558"
                  },
                  "CLKOUT1_PHASE_ERROR": {
                    "value": "208.908"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "25.000"
                  },
                  "CLKOUT1_USED": {
                    "value": "true"
                  },
                  "CLKOUT2_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLKOUT2_JITTER": {
                    "value": "206.498"
                  },
                  "CLKOUT2_PHASE_ERROR": {
                    "value": "208.908"
                  },
                  "CLKOUT2_REQUESTED_OUT_FREQ": {
                    "value": "26.000"
                  },
                  "CLKOUT2_USED": {
                    "value": "true"
                  },
                  "CLKOUT3_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLKOUT3_JITTER": {
                    "value": "208.558"
                  },
                  "CLKOUT3_PHASE_ERROR": {
                    "value": "208.908"
                  },
                  "CLKOUT3_REQUESTED_OUT_FREQ": {
                    "value": "25.000"
                  },
                  "CLKOUT3_USED": {
                    "value": "true"
                  },
                  "CLKOUT4_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLKOUT5_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLKOUT6_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLKOUT7_DRIVES": {
                    "value": "BUFG"
                  },
                  "CLK_OUT1_PORT": {
                    "value": "clk_out1_25MHz"
                  },
                  "CLK_OUT2_PORT": {
                    "value": "clk_trx_26MHz_vio"
                  },
                  "CLK_OUT3_PORT": {
                    "value": "clk_trx_pll_25MHz_vio"
                  },
                  "FEEDBACK_SOURCE": {
                    "value": "FDBK_ONCHIP"
                  },
                  "MMCM_BANDWIDTH": {
                    "value": "OPTIMIZED"
                  },
                  "MMCM_CLKFBOUT_MULT_F": {
                    "value": "50"
                  },
                  "MMCM_CLKIN1_PERIOD": {
                    "value": "38.462"
                  },
                  "MMCM_CLKIN2_PERIOD": {
                    "value": "10.0"
                  },
                  "MMCM_CLKOUT0_DIVIDE_F": {
                    "value": "52"
                  },
                  "MMCM_CLKOUT1_DIVIDE": {
                    "value": "50"
                  },
                  "MMCM_CLKOUT2_DIVIDE": {
                    "value": "52"
                  },
                  "MMCM_COMPENSATION": {
                    "value": "ZHOLD"
                  },
                  "MMCM_DIVCLK_DIVIDE": {
                    "value": "1"
                  },
                  "NUM_OUT_CLKS": {
                    "value": "3"
                  },
                  "PRIMITIVE": {
                    "value": "PLL"
                  },
                  "USE_LOCKED": {
                    "value": "true"
                  },
                  "USE_RESET": {
                    "value": "false"
                  }
                }
              },
              "TRX_PLL_util_ds_buf_0": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
                "xci_name": "msys_util_ds_buf_0_2",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "OBUFDS"
                  }
                }
              }
            },
            "nets": {
              "TRX_clk_wiz_0_clkfb_out": {
                "ports": [
                  "TRX_PLL_clk_wiz_0/clkfb_out",
                  "TRX_PLL_clk_wiz_0/clkfb_in"
                ]
              },
              "TRX_clk_26MHz_1": {
                "ports": [
                  "TRX_clk_26MHz",
                  "TRX_PLL_clk_wiz_0/clk_in1"
                ]
              },
              "TRX_PLL_util_ds_buf_0_OBUF_DS_N": {
                "ports": [
                  "TRX_PLL_util_ds_buf_0/OBUF_DS_N",
                  "TRX_PLL_clk_25MHz_N"
                ]
              },
              "TRX_PLL_util_ds_buf_0_OBUF_DS_P": {
                "ports": [
                  "TRX_PLL_util_ds_buf_0/OBUF_DS_P",
                  "TRX_PLL_clk_25MHz_P"
                ]
              },
              "TRX_PLL_clk_wiz_0_clk_out1_25MHz": {
                "ports": [
                  "TRX_PLL_clk_wiz_0/clk_out1_25MHz",
                  "TRX_PLL_util_ds_buf_0/OBUF_IN"
                ]
              },
              "TRX_PLL_clk_wiz_0_clk_trx_26MHz_vio": {
                "ports": [
                  "TRX_PLL_clk_wiz_0/clk_trx_26MHz_vio",
                  "clk_trx_26MHz_vio"
                ]
              },
              "TRX_PLL_clk_wiz_0_clk_trx_pll_25MHz_vio": {
                "ports": [
                  "TRX_PLL_clk_wiz_0/clk_trx_pll_25MHz_vio",
                  "clk_trx_pll_25MHz_vio"
                ]
              },
              "TRX_PLL_clk_wiz_0_locked": {
                "ports": [
                  "TRX_PLL_clk_wiz_0/locked",
                  "locked"
                ]
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "msys_util_vector_logic_0_4",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "TRX_tx_DDS_unit": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "TRX_rx_clkdiv_16MHz_i": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "SCLR": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "TRX_tx_im_out": {
                "type": "data",
                "direction": "O",
                "left": "20",
                "right": "8"
              },
              "TRX_tx_re_out": {
                "type": "data",
                "direction": "O",
                "left": "20",
                "right": "8"
              },
              "TRX_tx_4to1_c_counter_binary_0_THRESH0": {
                "type": "data",
                "direction": "O"
              }
            },
            "components": {
              "TRX_tx_4to1_c_counter_binary_0": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "xci_name": "msys_c_counter_binary_0_3",
                "parameters": {
                  "Final_Count_Value": {
                    "value": "3"
                  },
                  "Output_Width": {
                    "value": "3"
                  },
                  "Restrict_Count": {
                    "value": "true"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Sync_Threshold_Output": {
                    "value": "true"
                  },
                  "Threshold_Value": {
                    "value": "3"
                  }
                }
              },
              "TRX_tx0_re_xlslice_12to00": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_27",
                "parameters": {
                  "DIN_FROM": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "TRX_tx1_re_xlslice_12to00": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_1_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "TRX_tx0_im_xlslice_28to16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_28",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "TRX_tx1_im_xlslice_28to16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_1_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "13"
                  }
                }
              },
              "TRX_tx0_re_xbip_multadd_0": {
                "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
                "xci_name": "msys_xbip_multadd_0_0",
                "parameters": {
                  "c_a_type": {
                    "value": "0"
                  },
                  "c_a_width": {
                    "value": "13"
                  },
                  "c_b_type": {
                    "value": "1"
                  },
                  "c_b_width": {
                    "value": "8"
                  },
                  "c_c_type": {
                    "value": "1"
                  },
                  "c_c_width": {
                    "value": "1"
                  },
                  "c_out_high": {
                    "value": "20"
                  },
                  "c_out_low": {
                    "value": "0"
                  }
                }
              },
              "TRX_tx0_im_xbip_multadd_0": {
                "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
                "xci_name": "msys_xbip_multadd_0_1",
                "parameters": {
                  "c_a_type": {
                    "value": "0"
                  },
                  "c_a_width": {
                    "value": "13"
                  },
                  "c_b_type": {
                    "value": "1"
                  },
                  "c_b_width": {
                    "value": "8"
                  },
                  "c_c_type": {
                    "value": "1"
                  },
                  "c_c_width": {
                    "value": "1"
                  },
                  "c_out_high": {
                    "value": "20"
                  },
                  "c_out_low": {
                    "value": "0"
                  }
                }
              },
              "TRX_CDC_dds_tx0_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "msys_c_shift_ram_0_3",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Width": {
                    "value": "24"
                  }
                }
              },
              "TRX_CDC_dds_tx1_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "msys_c_shift_ram_0_4",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Width": {
                    "value": "24"
                  }
                }
              },
              "TRX_ampt_tx1_xslice_15to8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_30",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "TRX_ampt_tx1_xslice_7to0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_32",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "TRX_tx1_re_xbip_multadd_0": {
                "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
                "xci_name": "msys_xbip_multadd_0_2",
                "parameters": {
                  "c_a_type": {
                    "value": "0"
                  },
                  "c_a_width": {
                    "value": "13"
                  },
                  "c_b_type": {
                    "value": "1"
                  },
                  "c_b_width": {
                    "value": "8"
                  },
                  "c_c_type": {
                    "value": "0"
                  },
                  "c_c_width": {
                    "value": "21"
                  },
                  "c_out_high": {
                    "value": "20"
                  },
                  "c_out_low": {
                    "value": "8"
                  }
                }
              },
              "TRX_tx1_im_xbip_multadd_0": {
                "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
                "xci_name": "msys_xbip_multadd_0_3",
                "parameters": {
                  "c_a_type": {
                    "value": "0"
                  },
                  "c_a_width": {
                    "value": "13"
                  },
                  "c_b_type": {
                    "value": "1"
                  },
                  "c_b_width": {
                    "value": "8"
                  },
                  "c_c_type": {
                    "value": "0"
                  },
                  "c_c_width": {
                    "value": "21"
                  },
                  "c_out_high": {
                    "value": "20"
                  },
                  "c_out_low": {
                    "value": "8"
                  }
                }
              },
              "TRX_tx1_dds_compiler_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "msys_TRX_tx_dds_compiler_0_0",
                "parameters": {
                  "Channels": {
                    "value": "1"
                  },
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "DDS_Clock_Rate": {
                    "value": "16"
                  },
                  "DSP48_Use": {
                    "value": "Maximal"
                  },
                  "Frequency_Resolution": {
                    "value": "0.4"
                  },
                  "Has_ACLKEN": {
                    "value": "true"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "10"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "M_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Memory_Type": {
                    "value": "Block_ROM"
                  },
                  "Noise_Shaping": {
                    "value": "Taylor_Series_Corrected"
                  },
                  "Optimization_Goal": {
                    "value": "Speed"
                  },
                  "Output_Frequency1": {
                    "value": "0"
                  },
                  "Output_Width": {
                    "value": "13"
                  },
                  "PINC1": {
                    "value": "0"
                  },
                  "Parameter_Entry": {
                    "value": "Hardware_Parameters"
                  },
                  "Phase_Increment": {
                    "value": "Programmable"
                  },
                  "Phase_Width": {
                    "value": "24"
                  },
                  "Phase_offset": {
                    "value": "None"
                  },
                  "S_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  }
                }
              },
              "TRX_tx_dds_inc_axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "msys_axi_gpio_0_1",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "24"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "24"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "TRX_tx0_dds_compiler_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "msys_dds_compiler_0_0",
                "parameters": {
                  "Channels": {
                    "value": "1"
                  },
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "DDS_Clock_Rate": {
                    "value": "16"
                  },
                  "DSP48_Use": {
                    "value": "Maximal"
                  },
                  "Frequency_Resolution": {
                    "value": "0.4"
                  },
                  "Has_ACLKEN": {
                    "value": "true"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "10"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "M_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Memory_Type": {
                    "value": "Block_ROM"
                  },
                  "Noise_Shaping": {
                    "value": "Taylor_Series_Corrected"
                  },
                  "Optimization_Goal": {
                    "value": "Speed"
                  },
                  "Output_Frequency1": {
                    "value": "0"
                  },
                  "Output_Width": {
                    "value": "13"
                  },
                  "PINC1": {
                    "value": "0"
                  },
                  "Parameter_Entry": {
                    "value": "Hardware_Parameters"
                  },
                  "Phase_Increment": {
                    "value": "Programmable"
                  },
                  "Phase_Width": {
                    "value": "24"
                  },
                  "Phase_offset": {
                    "value": "None"
                  },
                  "S_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  }
                }
              },
              "xlconstant_val0_len1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "msys_xlconstant_0_15",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_val1_len1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "msys_xlconstant_0_16"
              },
              "TRX_tx_dds_ampt_axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "msys_axi_gpio_0_7",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "16"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "16"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "TRX_CDC_ampt_tx0_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "msys_c_shift_ram_0_26",
                "parameters": {
                  "CE": {
                    "value": "false"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Width": {
                    "value": "16"
                  }
                }
              },
              "TRX_CDC_ampt_tx1_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "msys_c_shift_ram_0_27",
                "parameters": {
                  "Depth": {
                    "value": "2"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Width": {
                    "value": "16"
                  }
                }
              },
              "TRX_ampt_tx0_xslice_15to8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_45",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "TRX_ampt_tx0_xslice_7to0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "msys_xlslice_0_46",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "S_AXI1",
                  "TRX_tx_dds_ampt_axi_gpio_0/S_AXI"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S_AXI",
                  "TRX_tx_dds_inc_axi_gpio_0/S_AXI"
                ]
              }
            },
            "nets": {
              "clk_div_out_1": {
                "ports": [
                  "TRX_rx_clkdiv_16MHz_i",
                  "TRX_tx_4to1_c_counter_binary_0/CLK",
                  "TRX_tx0_re_xbip_multadd_0/CLK",
                  "TRX_tx0_im_xbip_multadd_0/CLK",
                  "TRX_CDC_dds_tx0_c_shift_ram_0/CLK",
                  "TRX_CDC_dds_tx1_c_shift_ram_0/CLK",
                  "TRX_tx1_re_xbip_multadd_0/CLK",
                  "TRX_tx1_im_xbip_multadd_0/CLK",
                  "TRX_tx1_dds_compiler_0/aclk",
                  "TRX_tx0_dds_compiler_0/aclk",
                  "TRX_CDC_ampt_tx0_c_shift_ram_0/CLK",
                  "TRX_CDC_ampt_tx1_c_shift_ram_0/CLK"
                ]
              },
              "TRX_tx_4to1_c_counter_binary_0_THRESH0_0": {
                "ports": [
                  "TRX_tx_4to1_c_counter_binary_0/THRESH0",
                  "TRX_tx_4to1_c_counter_binary_0_THRESH0",
                  "TRX_tx1_dds_compiler_0/aclken",
                  "TRX_tx0_dds_compiler_0/aclken"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "TRX_tx1_dds_compiler_0/aresetn",
                  "TRX_tx0_dds_compiler_0/aresetn"
                ]
              },
              "SCLR_1": {
                "ports": [
                  "SCLR",
                  "TRX_tx_4to1_c_counter_binary_0/SCLR",
                  "TRX_tx0_re_xbip_multadd_0/SCLR",
                  "TRX_tx0_im_xbip_multadd_0/SCLR",
                  "TRX_CDC_dds_tx1_c_shift_ram_0/SCLR",
                  "TRX_CDC_dds_tx0_c_shift_ram_0/SCLR",
                  "TRX_tx1_re_xbip_multadd_0/SCLR",
                  "TRX_tx1_im_xbip_multadd_0/SCLR",
                  "TRX_CDC_ampt_tx0_c_shift_ram_0/SCLR",
                  "TRX_CDC_ampt_tx1_c_shift_ram_0/SCLR"
                ]
              },
              "TRX_tx_dds_compiler_0_m_axis_data_tdata": {
                "ports": [
                  "TRX_tx0_dds_compiler_0/m_axis_data_tdata",
                  "TRX_tx0_re_xlslice_12to00/Din",
                  "TRX_tx0_im_xlslice_28to16/Din"
                ]
              },
              "TRX_tx_dds_compiler_1_m_axis_data_tdata": {
                "ports": [
                  "TRX_tx1_dds_compiler_0/m_axis_data_tdata",
                  "TRX_tx1_re_xlslice_12to00/Din",
                  "TRX_tx1_im_xlslice_28to16/Din"
                ]
              },
              "xlslice_0_12to00_Dout": {
                "ports": [
                  "TRX_tx0_re_xlslice_12to00/Dout",
                  "TRX_tx0_re_xbip_multadd_0/A"
                ]
              },
              "xlslice_0_28to16_Dout": {
                "ports": [
                  "TRX_tx0_im_xlslice_28to16/Dout",
                  "TRX_tx0_im_xbip_multadd_0/A"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "TRX_tx_dds_inc_axi_gpio_0/s_axi_aresetn",
                  "TRX_tx_dds_ampt_axi_gpio_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "TRX_tx_dds_inc_axi_gpio_0/s_axi_aclk",
                  "TRX_tx_dds_ampt_axi_gpio_0/s_axi_aclk"
                ]
              },
              "TRX_tx_axi_gpio_0_gpio_io_o": {
                "ports": [
                  "TRX_tx_dds_inc_axi_gpio_0/gpio_io_o",
                  "TRX_CDC_dds_tx0_c_shift_ram_0/D"
                ]
              },
              "TRX_tx_axi_gpio_0_gpio2_io_o": {
                "ports": [
                  "TRX_tx_dds_inc_axi_gpio_0/gpio2_io_o",
                  "TRX_CDC_dds_tx1_c_shift_ram_0/D"
                ]
              },
              "TRX_tx0_c_shift_ram_0_Q": {
                "ports": [
                  "TRX_CDC_dds_tx0_c_shift_ram_0/Q",
                  "TRX_tx0_dds_compiler_0/s_axis_config_tdata"
                ]
              },
              "TRX_tx1_c_shift_ram_0_Q": {
                "ports": [
                  "TRX_CDC_dds_tx1_c_shift_ram_0/Q",
                  "TRX_tx1_dds_compiler_0/s_axis_config_tdata"
                ]
              },
              "TRX_tx1_re_xlslice_12to00_Dout": {
                "ports": [
                  "TRX_tx1_re_xlslice_12to00/Dout",
                  "TRX_tx1_re_xbip_multadd_0/A"
                ]
              },
              "TRX_tx1_im_xlslice_28to16_Dout": {
                "ports": [
                  "TRX_tx1_im_xlslice_28to16/Dout",
                  "TRX_tx1_im_xbip_multadd_0/A"
                ]
              },
              "TRX_tx0_re_xbip_multadd_0_P": {
                "ports": [
                  "TRX_tx0_re_xbip_multadd_0/P",
                  "TRX_tx1_re_xbip_multadd_0/C"
                ]
              },
              "TRX_tx0_im_xbip_multadd_0_P": {
                "ports": [
                  "TRX_tx0_im_xbip_multadd_0/P",
                  "TRX_tx1_im_xbip_multadd_0/C"
                ]
              },
              "TRX_tx_im_out_0": {
                "ports": [
                  "TRX_tx1_im_xbip_multadd_0/P",
                  "TRX_tx_im_out"
                ]
              },
              "TRX_tx_re_out_0": {
                "ports": [
                  "TRX_tx1_re_xbip_multadd_0/P",
                  "TRX_tx_re_out"
                ]
              },
              "xlconstant_0_len1_dout": {
                "ports": [
                  "xlconstant_val0_len1/dout",
                  "TRX_tx0_im_xbip_multadd_0/SUBTRACT",
                  "TRX_tx0_re_xbip_multadd_0/SUBTRACT",
                  "TRX_tx0_re_xbip_multadd_0/C",
                  "TRX_tx0_im_xbip_multadd_0/C",
                  "TRX_tx1_im_xbip_multadd_0/SUBTRACT",
                  "TRX_tx1_re_xbip_multadd_0/SUBTRACT"
                ]
              },
              "xlconstant_1_len1_dout": {
                "ports": [
                  "xlconstant_val1_len1/dout",
                  "TRX_tx0_im_xbip_multadd_0/CE",
                  "TRX_tx0_re_xbip_multadd_0/CE",
                  "TRX_tx1_im_xbip_multadd_0/CE",
                  "TRX_tx1_re_xbip_multadd_0/CE",
                  "TRX_tx0_dds_compiler_0/s_axis_config_tvalid",
                  "TRX_tx1_dds_compiler_0/s_axis_config_tvalid"
                ]
              },
              "TRX_tx_dds_ampt_axi_gpio_0_gpio_io_o": {
                "ports": [
                  "TRX_tx_dds_ampt_axi_gpio_0/gpio_io_o",
                  "TRX_CDC_ampt_tx0_c_shift_ram_0/D"
                ]
              },
              "TRX_tx_dds_ampt_axi_gpio_0_gpio2_io_o": {
                "ports": [
                  "TRX_tx_dds_ampt_axi_gpio_0/gpio2_io_o",
                  "TRX_CDC_ampt_tx1_c_shift_ram_0/D"
                ]
              },
              "TRX_CDC_ampt_tx0_c_shift_ram_0_Q": {
                "ports": [
                  "TRX_CDC_ampt_tx0_c_shift_ram_0/Q",
                  "TRX_ampt_tx0_xslice_7to0/Din",
                  "TRX_ampt_tx0_xslice_15to8/Din"
                ]
              },
              "TRX_ampt_tx0_xslice_7to0_Dout": {
                "ports": [
                  "TRX_ampt_tx0_xslice_7to0/Dout",
                  "TRX_tx0_re_xbip_multadd_0/B"
                ]
              },
              "TRX_ampt_tx0_xslice_15to8_Dout": {
                "ports": [
                  "TRX_ampt_tx0_xslice_15to8/Dout",
                  "TRX_tx0_im_xbip_multadd_0/B"
                ]
              },
              "TRX_CDC_ampt_tx1_c_shift_ram_0_Q": {
                "ports": [
                  "TRX_CDC_ampt_tx1_c_shift_ram_0/Q",
                  "TRX_ampt_tx1_xslice_7to0/Din",
                  "TRX_ampt_tx1_xslice_15to8/Din"
                ]
              },
              "TRX_ampt_tx1_xslice_7to0_Dout": {
                "ports": [
                  "TRX_ampt_tx1_xslice_7to0/Dout",
                  "TRX_tx1_re_xbip_multadd_0/B"
                ]
              },
              "TRX_ampt_tx1_xslice_15to8_Dout": {
                "ports": [
                  "TRX_ampt_tx1_xslice_15to8/Dout",
                  "TRX_tx1_im_xbip_multadd_0/B"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_gpio_0": {
            "interface_ports": [
              "S_AXI_gpio",
              "TRX_config/S_AXI_gpio"
            ]
          },
          "S_AXI_spi_0": {
            "interface_ports": [
              "S_AXI_spi",
              "TRX_config/S_AXI_spi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "TRX_spi",
              "TRX_config/TRX_spi"
            ]
          },
          "S_AXI_dds_0": {
            "interface_ports": [
              "S_AXI_dds",
              "TRX_tx_DDS_unit/S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "TRX_tx_clk",
              "TRX_LVDS/TRX_tx_clk"
            ]
          },
          "TRX_rx_clk_64MHz_1": {
            "interface_ports": [
              "TRX_rx_clk_64MHz",
              "TRX_LVDS/TRX_rx_clk_64MHz"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "TRX_tx_DDS_unit/S_AXI1"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_100MHz": {
            "ports": [
              "s_axi_aclk",
              "TRX_LVDS/s_axi_aclk",
              "TRX_rx_FFT_unit/s_axi_aclk_CD100_in",
              "TRX_config/s_axi_aclk",
              "TRX_tx_DDS_unit/s_axi_aclk"
            ]
          },
          "rst_mig_7series_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "TRX_config/s_axi_aresetn",
              "TRX_rx_FFT_unit/aresetn_CD100_in",
              "TRX_tx_DDS_unit/s_axi_aresetn"
            ]
          },
          "TRX_axi_quad_spi_0_ip2intc_irpt": {
            "ports": [
              "TRX_config/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "TRX_clk_26MHz_1": {
            "ports": [
              "TRX_clk_26MHz",
              "TRX_clock/TRX_clk_26MHz"
            ]
          },
          "mig_7series_0_ui_clk_sync_rst": {
            "ports": [
              "ext_reset_in",
              "TRX_proc_sys_reset_0/ext_reset_in"
            ]
          },
          "mig_7series_0_mmcm_locked": {
            "ports": [
              "dcm_locked",
              "TRX_proc_sys_reset_0/dcm_locked"
            ]
          },
          "TRX_proc_sys_reset_0_16MHz_peripheral_reset": {
            "ports": [
              "TRX_proc_sys_reset_0/peripheral_reset",
              "TRX_io_reset_counter_binary_0/SCLR",
              "TRX_LVDS/clk_rst_i",
              "TRX_tx_DDS_unit/SCLR"
            ]
          },
          "TRX_rx_clkdiv_16MHz": {
            "ports": [
              "TRX_LVDS/TRX_rx_clkdiv_16MHz_o",
              "TRX_rx_clkdiv_16MHz_o",
              "TRX_proc_sys_reset_0/slowest_sync_clk",
              "TRX_io_reset_counter_binary_0/CLK",
              "TRX_tx_DDS_unit/TRX_rx_clkdiv_16MHz_i"
            ]
          },
          "mig_7series_0_ui_addn_clk_0_200MHz": {
            "ports": [
              "ref_clock",
              "TRX_LVDS/ref_clock_i"
            ]
          },
          "rst_mig_7series_0_100M_peripheral_reset": {
            "ports": [
              "reset_CD100_i",
              "TRX_rx_FFT_unit/rst_mig_7series_0_100M_peripheral_reset_in",
              "TRX_LVDS/reset_CD100_i"
            ]
          },
          "TRX_rx_data_p_1": {
            "ports": [
              "TRX_rx_data_p",
              "TRX_LVDS/TRX_rx_data_p"
            ]
          },
          "TRX_rx_data_n_1": {
            "ports": [
              "TRX_rx_data_n",
              "TRX_LVDS/TRX_rx_data_n"
            ]
          },
          "TRX_rx_selectio_wiz_0_data_out_to_pins_p": {
            "ports": [
              "TRX_LVDS/TRX_tx_data_p",
              "TRX_tx_data_p"
            ]
          },
          "TRX_rx_selectio_wiz_0_data_out_to_pins_n": {
            "ports": [
              "TRX_LVDS/TRX_tx_data_n",
              "TRX_tx_data_n"
            ]
          },
          "TRX_rx_LVDS_rd_data_count_CD100": {
            "ports": [
              "TRX_LVDS/rx09_rd_data_count_CD100_o",
              "rd_data_count_CD100_o"
            ]
          },
          "TRX_clock_TRX_PLL_clk_25MHz_N": {
            "ports": [
              "TRX_clock/TRX_PLL_clk_25MHz_N",
              "TRX_PLL_clk_25MHz_N"
            ]
          },
          "TRX_clock_TRX_PLL_clk_25MHz_P": {
            "ports": [
              "TRX_clock/TRX_PLL_clk_25MHz_P",
              "TRX_PLL_clk_25MHz_P"
            ]
          },
          "TRX_config_TRX_resetn": {
            "ports": [
              "TRX_config/TRX_resetn",
              "TRX_resetn"
            ]
          },
          "TRX_config_TRX_rfx_mode": {
            "ports": [
              "TRX_config/TRX_rfx_mode",
              "TRX_rfx_mode"
            ]
          },
          "TRX_io_reset": {
            "ports": [
              "util_vector_logic_0/Res",
              "TRX_io_reset_counter_binary_0/CE",
              "TRX_LVDS/TRX_io_reset_i"
            ]
          },
          "TRX_rx09_fifo_o_1": {
            "ports": [
              "TRX_LVDS/TRX_rx09_fifo_o",
              "TRX_rx09_fifo_o",
              "rx09_32bits_CD100_o"
            ]
          },
          "TRX_rx24_fifo_o_1": {
            "ports": [
              "TRX_LVDS/TRX_rx24_fifo_o",
              "TRX_rx24_fifo_o",
              "rx24_32bits_CD100_o"
            ]
          },
          "TRX_rx09_fifo_valid_o_0": {
            "ports": [
              "TRX_LVDS/TRX_rx09_fifo_valid_o",
              "TRX_rx09_fifo_valid_o"
            ]
          },
          "TRX_rx24_fifo_valid_o_1": {
            "ports": [
              "TRX_LVDS/TRX_rx24_fifo_valid_o",
              "TRX_rx24_fifo_valid_o"
            ]
          },
          "fft09_data_tlast_in_0": {
            "ports": [
              "fft09_data_tlast_in",
              "TRX_rx_FFT_unit/fft09_data_tlast_in"
            ]
          },
          "fft09_data_tready_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/fft09_data_tready_out",
              "fft09_data_tready_out"
            ]
          },
          "fft09_data_tvalid_in_0": {
            "ports": [
              "fft09_data_tvalid_in",
              "TRX_rx_FFT_unit/fft09_data_tvalid_in"
            ]
          },
          "fft09_config_tdata_in_0": {
            "ports": [
              "fft09_config_tdata_in",
              "TRX_rx_FFT_unit/fft09_config_tdata_in"
            ]
          },
          "fft09_config_tvalid_in_0": {
            "ports": [
              "fft09_config_tvalid_in",
              "TRX_rx_FFT_unit/fft09_config_tvalid_in"
            ]
          },
          "fft09_aresetn_in_0": {
            "ports": [
              "fft09_aresetn_in",
              "TRX_rx_FFT_unit/fft09_aresetn_in"
            ]
          },
          "xfft_rx09_dly3449_event_frame_started_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_frame_started_out",
              "xfft_rx09_dly3449_event_frame_started_out"
            ]
          },
          "xfft_rx09_dly3449_event_tlast_unexpected_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_tlast_unexpected_out",
              "xfft_rx09_dly3449_event_tlast_unexpected_out"
            ]
          },
          "xfft_rx09_dly3449_event_tlast_missing_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_tlast_missing_out",
              "xfft_rx09_dly3449_event_tlast_missing_out"
            ]
          },
          "TRX_rx_FFT_unit_event_data_in_channel_halt_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_data_in_channel_halt_out",
              "xfft_rx09_dly3449_event_data_in_channel_halt_out"
            ]
          },
          "premem_rx09_addra_in_0": {
            "ports": [
              "premem_rx09_addra_in",
              "TRX_rx_FFT_unit/premem_rx09_addra_in"
            ]
          },
          "premem_rx09_dina_in_0": {
            "ports": [
              "premem_rx09_dina_in",
              "TRX_rx_FFT_unit/premem_rx09_dina_in"
            ]
          },
          "premem_rx24_dina_in_0": {
            "ports": [
              "premem_rx24_dina_in",
              "TRX_rx_FFT_unit/premem_rx24_dina_in"
            ]
          },
          "premem_rx09_wea_in_0": {
            "ports": [
              "premem_rx09_wea_in",
              "TRX_rx_FFT_unit/premem_rx09_wea_in"
            ]
          },
          "premem_rx09_addrb_in_0": {
            "ports": [
              "premem_rx09_addrb_in",
              "TRX_rx_FFT_unit/premem_rx09_addrb_in"
            ]
          },
          "postmem_rx09_doutb_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/postmem_rx09_doutb_out",
              "postmem_rx09_doutb_out"
            ]
          },
          "postmem_rx24_doutb_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/postmem_rx24_doutb_out",
              "postmem_rx24_doutb_out"
            ]
          },
          "premem_rx24_addra_in_0": {
            "ports": [
              "premem_rx24_addra_in",
              "TRX_rx_FFT_unit/premem_rx24_addra_in"
            ]
          },
          "premem_rx24_wea_in_0": {
            "ports": [
              "premem_rx24_wea_in",
              "TRX_rx_FFT_unit/premem_rx24_wea_in"
            ]
          },
          "RF09_quarterfrm_0": {
            "ports": [
              "RF09_quarterfrm",
              "TRX_rx_FFT_unit/RF09_quarterfrm"
            ]
          },
          "RF24_quarterfrm_0": {
            "ports": [
              "RF24_quarterfrm",
              "TRX_rx_FFT_unit/RF24_quarterfrm"
            ]
          },
          "postmem_rx_addrb_in_0": {
            "ports": [
              "postmem_rx_addrb_in",
              "TRX_rx_FFT_unit/postmem_rx_addrb_in"
            ]
          },
          "fft24_data_tready_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/fft24_data_tready_out",
              "fft24_data_tready_out"
            ]
          },
          "xfft_rx24_dly3449_event_frame_started_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx24_dly3449_event_frame_started_out",
              "xfft_rx24_dly3449_event_frame_started_out"
            ]
          },
          "xfft_rx24_dly3198_event_tlast_unexpected_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx24_dly3198_event_tlast_unexpected_out",
              "xfft_rx24_dly3198_event_tlast_unexpected_out"
            ]
          },
          "TRX_rx_FFT_unit_event_tlast_missing": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx24_dly3198_event_tlast_missing_out",
              "xfft_rx24_dly3198_event_tlast_missing_out"
            ]
          },
          "xfft_rx24_dly3198_event_data_in_channel_halt_out_0": {
            "ports": [
              "TRX_rx_FFT_unit/xfft_rx24_dly3198_event_data_in_channel_halt_out",
              "xfft_rx24_dly3198_event_data_in_channel_halt_out"
            ]
          },
          "fft24_data_tlast_in_0": {
            "ports": [
              "fft24_data_tlast_in",
              "TRX_rx_FFT_unit/fft24_data_tlast_in"
            ]
          },
          "fft24_data_tvalid_in_0": {
            "ports": [
              "fft24_data_tvalid_in",
              "TRX_rx_FFT_unit/fft24_data_tvalid_in"
            ]
          },
          "fft24_config_tdata_in_0": {
            "ports": [
              "fft24_config_tdata_in",
              "TRX_rx_FFT_unit/fft24_config_tdata_in"
            ]
          },
          "fft24_config_tvalid_in_0": {
            "ports": [
              "fft24_config_tvalid_in",
              "TRX_rx_FFT_unit/fft24_config_tvalid_in"
            ]
          },
          "premem_rx24_addrb_in_0": {
            "ports": [
              "premem_rx24_addrb_in",
              "TRX_rx_FFT_unit/premem_rx24_addrb_in"
            ]
          },
          "fft24_aresetn_in_0": {
            "ports": [
              "fft24_aresetn_in",
              "TRX_rx_FFT_unit/fft24_aresetn_in"
            ]
          },
          "TRX_proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "TRX_proc_sys_reset_0/peripheral_aresetn",
              "TRX_tx_DDS_unit/aresetn"
            ]
          },
          "TRX_tx_im_out_0": {
            "ports": [
              "TRX_tx_DDS_unit/TRX_tx_im_out",
              "TRX_LVDS/TRX_tx_im_out",
              "TRX_tx_im_out"
            ]
          },
          "TRX_tx_re_out_0": {
            "ports": [
              "TRX_tx_DDS_unit/TRX_tx_re_out",
              "TRX_LVDS/TRX_tx_re_out",
              "TRX_tx_re_out"
            ]
          },
          "TRX_tx_PTT_in_0": {
            "ports": [
              "TRX_tx_PTT_in",
              "TRX_LVDS/TRX_tx_PTT_in"
            ]
          },
          "TRX_tx_4to1_c_counter_binary_0_THRESH0_0": {
            "ports": [
              "TRX_tx_DDS_unit/TRX_tx_4to1_c_counter_binary_0_THRESH0",
              "TRX_LVDS/TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz"
            ]
          },
          "TRX_clock_clk_trx_26MHz_vio": {
            "ports": [
              "TRX_clock/clk_trx_26MHz_vio",
              "clk_trx_26MHz_vio"
            ]
          },
          "TRX_clock_clk_trx_pll_25MHz_vio": {
            "ports": [
              "TRX_clock/clk_trx_pll_25MHz_vio",
              "clk_trx_pll_25MHz_vio"
            ]
          },
          "TRX_clock_locked": {
            "ports": [
              "TRX_clock/locked",
              "TRX_config/locked"
            ]
          },
          "Status_LVDS_rx09_synced_1": {
            "ports": [
              "Status_LVDS_rx09_synced",
              "TRX_config/Status_LVDS_rx09_synced"
            ]
          },
          "Status_LVDS_rx24_synced_1": {
            "ports": [
              "Status_LVDS_rx24_synced",
              "TRX_config/Status_LVDS_rx24_synced"
            ]
          },
          "TRX_config_LVDS_tx_blank_0": {
            "ports": [
              "TRX_config/LVDS_tx_blank",
              "TRX_LVDS/TRX_config_LVDS_tx_blank_in"
            ]
          },
          "TRX_io_reset_counter_binary_0_THRESH0": {
            "ports": [
              "TRX_io_reset_counter_binary_0/THRESH0",
              "util_vector_logic_0/Op1"
            ]
          },
          "RF09_framectr_0": {
            "ports": [
              "RF09_framectr",
              "TRX_rx_FFT_unit/RF09_framectr"
            ]
          },
          "RF24_framectr_0": {
            "ports": [
              "RF24_framectr",
              "TRX_rx_FFT_unit/RF24_framectr"
            ]
          }
        }
      },
      "ETH0": {
        "interface_ports": {
          "RMII_PHY_M_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ETH0_MDIO_MDC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          }
        },
        "ports": {
          "ETH0_DA_Y_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ETH0_DA_G_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CLK1B_50MHz_phy_clk_in": {
            "type": "clk",
            "direction": "I"
          },
          "ip2intc_irpt_out": {
            "type": "intr",
            "direction": "O"
          },
          "ETH0_LINK_LED_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "dcm_locked_in": {
            "direction": "I"
          },
          "cfgmclk_pll_50MHz_in": {
            "type": "clk",
            "direction": "I"
          },
          "s_mii_tx_clk_out": {
            "type": "clk",
            "direction": "O"
          },
          "s_mii_rx_clk_out": {
            "type": "clk",
            "direction": "O"
          },
          "s_axi_aclk_in": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn_in": {
            "type": "rst",
            "direction": "I"
          },
          "ETH0_status_out": {
            "type": "data",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "m_mii_txd_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "s_mii_rxd_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mb_debug_sys_rst_in": {
            "type": "rst",
            "direction": "I"
          },
          "ETH0_MIIstatus_out": {
            "type": "data",
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "s_mii_col_out": {
            "direction": "O"
          },
          "s_mii_crs_out": {
            "direction": "O"
          },
          "s_mii_rx_dv_out": {
            "direction": "O"
          },
          "s_mii_rxd1_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "s_mii_rx_er_out": {
            "direction": "O"
          },
          "m_mii_tx_en_out": {
            "direction": "O"
          },
          "m_mii_txd1_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "m_mii_tx_er_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "phy_rst_n_out": {
            "direction": "O"
          }
        },
        "components": {
          "ETH0_LEDs": {
            "ports": {
              "ETH0_DA_Y": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ETH0_DA_G": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ETH0_LINK_LED_inv": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s_mii_crs": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "m_mii_tx_en": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "ETH0_LEDs_util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "msys_util_reduced_logic_0_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "2"
                  }
                }
              },
              "ETH0_LEDs_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "msys_xlconcat_0_18"
              },
              "ETH0_LEDs_c_counter_binary_0": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "xci_name": "msys_c_counter_binary_0_5",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Count_Mode": {
                    "value": "UP"
                  },
                  "Fb_Latency": {
                    "value": "2"
                  },
                  "Fb_Latency_Configuration": {
                    "value": "Manual"
                  },
                  "Latency": {
                    "value": "2"
                  },
                  "Latency_Configuration": {
                    "value": "Manual"
                  },
                  "Load": {
                    "value": "false"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Restrict_Count": {
                    "value": "false"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Sync_Threshold_Output": {
                    "value": "true"
                  },
                  "Threshold_Value": {
                    "value": "98967f"
                  }
                }
              },
              "ETH0_LEDs_util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "msys_util_vector_logic_0_8",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "ETH0_LINK_LED_inv_0": {
                "ports": [
                  "ETH0_LINK_LED_inv",
                  "ETH0_DA_G"
                ]
              },
              "ETH0_LEDs_xlconcat_0_dout": {
                "ports": [
                  "ETH0_LEDs_xlconcat_0/dout",
                  "ETH0_LEDs_util_reduced_logic_0/Op1"
                ]
              },
              "s_mii_crs_1": {
                "ports": [
                  "s_mii_crs",
                  "ETH0_LEDs_xlconcat_0/In0"
                ]
              },
              "m_mii_tx_en_1": {
                "ports": [
                  "m_mii_tx_en",
                  "ETH0_LEDs_xlconcat_0/In1"
                ]
              },
              "ETH0_LEDs_util_reduced_logic_0_Res": {
                "ports": [
                  "ETH0_LEDs_util_reduced_logic_0/Res",
                  "ETH0_LEDs_c_counter_binary_0/SCLR"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "ETH0_LEDs_c_counter_binary_0/CLK"
                ]
              },
              "ETH0_LEDs_c_counter_binary_0_THRESH0": {
                "ports": [
                  "ETH0_LEDs_c_counter_binary_0/THRESH0",
                  "ETH0_LEDs_util_vector_logic_0/Op1"
                ]
              },
              "ETH0_LEDs_util_vector_logic_0_Res": {
                "ports": [
                  "ETH0_LEDs_util_vector_logic_0/Res",
                  "ETH0_DA_Y",
                  "ETH0_LEDs_c_counter_binary_0/CE"
                ]
              }
            }
          },
          "ETH0_mii_to_rmii_0": {
            "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
            "xci_name": "msys_mii_to_rmii_0_0",
            "parameters": {
              "C_FIXED_SPEED": {
                "value": "1"
              },
              "C_INCLUDE_BUF": {
                "value": "0"
              },
              "C_SPEED_100": {
                "value": "1"
              },
              "RMII_BOARD_INTERFACE": {
                "value": "ETH0_RMII"
              }
            }
          },
          "ETH0_LEDs_proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "msys_proc_sys_reset_eth_0"
          },
          "ETH0_util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "msys_util_vector_logic_0_5",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ETH0_LEDstatus_CDC_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_5",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000"
              },
              "DefaultData": {
                "value": "0000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "4"
              }
            }
          },
          "ETH0_LEDs_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_1_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "ETH0_txd_CDC_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_6",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000"
              },
              "DefaultData": {
                "value": "0000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "4"
              }
            }
          },
          "ETH0_rxd_CDC_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_7",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000"
              },
              "DefaultData": {
                "value": "0000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "4"
              }
            }
          },
          "ETH0_MIIstatus_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_0_11",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "IN4_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "5"
              }
            }
          },
          "ETH0_MIIstatus_CDC_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_8",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000"
              },
              "DefaultData": {
                "value": "00000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "5"
              }
            }
          },
          "ETH0_axi_ethernetlite_0": {
            "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
            "xci_name": "msys_axi_ethernetlite_0_1",
            "parameters": {
              "C_S_AXI_PROTOCOL": {
                "value": "AXI4"
              },
              "MDIO_BOARD_INTERFACE": {
                "value": "ETH0_MDIO_MDC"
              }
            }
          },
          "ETH0_xlconstant_val0_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "msys_xlconstant_0_26",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "ETH0_axi_ethernetlite_0/S_AXI"
            ]
          },
          "ETH0_axi_ethernetlite_0_MDIO": {
            "interface_ports": [
              "ETH0_MDIO_MDC",
              "ETH0_axi_ethernetlite_0/MDIO"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "RMII_PHY_M_0",
              "ETH0_mii_to_rmii_0/RMII_PHY_M"
            ]
          }
        },
        "nets": {
          "ETH0_LEDs_ETH0_DA_G": {
            "ports": [
              "ETH0_LEDs/ETH0_DA_G",
              "ETH0_DA_G_out"
            ]
          },
          "rst_n_0": {
            "ports": [
              "ETH0_LEDs_proc_sys_reset_0/peripheral_aresetn",
              "ETH0_mii_to_rmii_0/rst_n"
            ]
          },
          "CLK1B_50MHz_phy_clk_0": {
            "ports": [
              "CLK1B_50MHz_phy_clk_in",
              "ETH0_mii_to_rmii_0/ref_clk",
              "ETH0_LEDs_proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "mii_y_adapater_0_s_mii_rx_dv": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_rx_dv",
              "ETH0_LEDs_xlconcat_0/In1",
              "ETH0_MIIstatus_xlconcat_0/In0",
              "s_mii_rx_dv_out",
              "ETH0_axi_ethernetlite_0/phy_dv"
            ]
          },
          "axi_ethernetlite_0_phy_tx_en": {
            "ports": [
              "ETH0_axi_ethernetlite_0/phy_tx_en",
              "ETH0_LEDs_xlconcat_0/In2",
              "m_mii_tx_en_out",
              "ETH0_mii_to_rmii_0/mac2rmii_tx_en",
              "ETH0_LEDs/m_mii_tx_en"
            ]
          },
          "ext_reset_in_0": {
            "ports": [
              "ext_reset_in",
              "ETH0_LEDs_proc_sys_reset_0/ext_reset_in"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "dcm_locked_in",
              "ETH0_LEDs_proc_sys_reset_0/dcm_locked"
            ]
          },
          "ETH0_LINK_LED_inv_0": {
            "ports": [
              "ETH0_util_vector_logic_0/Res",
              "ETH0_LEDs/ETH0_LINK_LED_inv",
              "ETH0_LEDs_xlconcat_0/In0"
            ]
          },
          "ETH0_LINK_LED_0": {
            "ports": [
              "ETH0_LINK_LED_in",
              "ETH0_util_vector_logic_0/Op1"
            ]
          },
          "cfgmclk_pll_50MHz": {
            "ports": [
              "cfgmclk_pll_50MHz_in",
              "ETH0_LEDstatus_CDC_c_shift_ram_0/CLK",
              "ETH0_txd_CDC_c_shift_ram_0/CLK",
              "ETH0_rxd_CDC_c_shift_ram_0/CLK",
              "ETH0_MIIstatus_CDC_c_shift_ram_0/CLK"
            ]
          },
          "mii_y_adapater_0_s_mii_tx_clk": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_tx_clk",
              "s_mii_tx_clk_out",
              "ETH0_axi_ethernetlite_0/phy_tx_clk"
            ]
          },
          "mii_y_adapater_0_s_mii_rx_clk": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_rx_clk",
              "s_mii_rx_clk_out",
              "ETH0_axi_ethernetlite_0/phy_rx_clk"
            ]
          },
          "ETH0_LEDs_ETH0_DA_Y": {
            "ports": [
              "ETH0_LEDs/ETH0_DA_Y",
              "ETH0_DA_Y_out"
            ]
          },
          "ETH0_LEDs_xlconcat_0_dout": {
            "ports": [
              "ETH0_LEDs_xlconcat_0/dout",
              "ETH0_LEDstatus_CDC_c_shift_ram_0/D"
            ]
          },
          "ETH0_LEDstatus_CDC_c_shift_ram_0_Q": {
            "ports": [
              "ETH0_LEDstatus_CDC_c_shift_ram_0/Q",
              "ETH0_status_out"
            ]
          },
          "ETH0_mii_y_adapater_0_m_mii_txd": {
            "ports": [
              "ETH0_axi_ethernetlite_0/phy_tx_data",
              "ETH0_txd_CDC_c_shift_ram_0/D",
              "m_mii_txd1_out",
              "ETH0_mii_to_rmii_0/mac2rmii_txd"
            ]
          },
          "ETH0_mii_y_adapater_0_s_mii_rxd": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_rxd",
              "ETH0_rxd_CDC_c_shift_ram_0/D",
              "s_mii_rxd1_out",
              "ETH0_axi_ethernetlite_0/phy_rx_data"
            ]
          },
          "ETH0_mii_y_adapater_0_m_mii_tx_er": {
            "ports": [
              "ETH0_xlconstant_val0_len1/dout",
              "ETH0_MIIstatus_xlconcat_0/In4",
              "m_mii_tx_er_out",
              "ETH0_mii_to_rmii_0/mac2rmii_tx_er"
            ]
          },
          "ETH0_mii_y_adapater_0_s_mii_rx_er": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_rx_er",
              "ETH0_MIIstatus_xlconcat_0/In3",
              "s_mii_rx_er_out",
              "ETH0_axi_ethernetlite_0/phy_rx_er"
            ]
          },
          "ETH0_mii_y_adapater_0_s_mii_crs": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_crs",
              "ETH0_MIIstatus_xlconcat_0/In1",
              "s_mii_crs_out",
              "ETH0_axi_ethernetlite_0/phy_crs",
              "ETH0_LEDs/s_mii_crs"
            ]
          },
          "ETH0_mii_y_adapater_0_s_mii_col": {
            "ports": [
              "ETH0_mii_to_rmii_0/rmii2mac_col",
              "ETH0_MIIstatus_xlconcat_0/In2",
              "s_mii_col_out",
              "ETH0_axi_ethernetlite_0/phy_col"
            ]
          },
          "mb_debug_sys_rst_1": {
            "ports": [
              "mb_debug_sys_rst_in",
              "ETH0_LEDs_proc_sys_reset_0/mb_debug_sys_rst"
            ]
          },
          "ETH0_txd_CDC_c_shift_ram_0_Q": {
            "ports": [
              "ETH0_txd_CDC_c_shift_ram_0/Q",
              "m_mii_txd_out"
            ]
          },
          "ETH0_rxd_CDC_c_shift_ram_0_Q": {
            "ports": [
              "ETH0_rxd_CDC_c_shift_ram_0/Q",
              "s_mii_rxd_out"
            ]
          },
          "ETH0_MIIstatus_xlconcat_0_dout": {
            "ports": [
              "ETH0_MIIstatus_xlconcat_0/dout",
              "ETH0_MIIstatus_CDC_c_shift_ram_0/D"
            ]
          },
          "ETH0_MIIstatus_CDC_c_shift_ram_0_Q": {
            "ports": [
              "ETH0_MIIstatus_CDC_c_shift_ram_0/Q",
              "ETH0_MIIstatus_out"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn_in",
              "ETH0_axi_ethernetlite_0/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk_in",
              "ETH0_axi_ethernetlite_0/s_axi_aclk",
              "ETH0_LEDs/s_axi_aclk"
            ]
          },
          "ETH0_axi_ethernetlite_0_ip2intc_irpt": {
            "ports": [
              "ETH0_axi_ethernetlite_0/ip2intc_irpt",
              "ip2intc_irpt_out"
            ]
          },
          "ETH0_axi_ethernetlite_0_phy_rst_n": {
            "ports": [
              "ETH0_axi_ethernetlite_0/phy_rst_n",
              "ETH0_LEDs_xlconcat_0/In3",
              "phy_rst_n_out"
            ]
          }
        }
      },
      "INT_ctrl": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "interrupt": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mbinterrupt_rtl:1.0"
          }
        },
        "ports": {
          "In3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "PLL_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In6": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In8": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In10": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In7": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "processor_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "processor_rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "microblaze_0_xlconcat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_microblaze_0_xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "11"
              }
            }
          },
          "microblaze_0_axi_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "msys_microblaze_0_axi_intc_0",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi",
              "microblaze_0_axi_intc/s_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "interrupt",
              "microblaze_0_axi_intc/interrupt"
            ]
          }
        },
        "nets": {
          "In3_1": {
            "ports": [
              "In3",
              "microblaze_0_xlconcat/In3"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "microblaze_0_xlconcat/In2"
            ]
          },
          "In0_1": {
            "ports": [
              "In0",
              "microblaze_0_xlconcat/In0"
            ]
          },
          "PLL_int_1": {
            "ports": [
              "PLL_int",
              "microblaze_0_xlconcat/In9"
            ]
          },
          "In5_1": {
            "ports": [
              "In5",
              "microblaze_0_xlconcat/In5"
            ]
          },
          "In6_1": {
            "ports": [
              "In6",
              "microblaze_0_xlconcat/In6"
            ]
          },
          "In8_1": {
            "ports": [
              "In8",
              "microblaze_0_xlconcat/In8"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "microblaze_0_xlconcat/In1"
            ]
          },
          "In10_1": {
            "ports": [
              "In10",
              "microblaze_0_xlconcat/In10"
            ]
          },
          "In4_1": {
            "ports": [
              "In4",
              "microblaze_0_xlconcat/In4"
            ]
          },
          "In7_1": {
            "ports": [
              "In7",
              "microblaze_0_xlconcat/In7"
            ]
          },
          "microblaze_0_xlconcat_dout": {
            "ports": [
              "microblaze_0_xlconcat/dout",
              "microblaze_0_axi_intc/intr"
            ]
          },
          "processor_clk_1": {
            "ports": [
              "processor_clk",
              "microblaze_0_axi_intc/processor_clk",
              "microblaze_0_axi_intc/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "microblaze_0_axi_intc/s_axi_aresetn"
            ]
          },
          "processor_rst_1": {
            "ports": [
              "processor_rst",
              "microblaze_0_axi_intc/processor_rst"
            ]
          }
        }
      },
      "axi_BOARD_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "msys_axi_iic_1_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "msys_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "msys_axi_timer_0_0"
      },
      "BOARD_clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "msys_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "345.775"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "293.793"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "137.681"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "49.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "83.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "mdm_USER2_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "msys_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "1"
          },
          "C_MB_DBG_PORTS": {
            "value": "2"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Data_LMB_1": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "LMB_0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "LMB_1": {
              "mode": "Master",
              "address_space_ref": "Data_LMB_1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "msys_microblaze_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "15"
          },
          "C_AREA_OPTIMIZED": {
            "value": "0"
          },
          "C_BASE_VECTORS": {
            "value": "0x0000000000010000"
          },
          "C_BRANCH_TARGET_CACHE_SIZE": {
            "value": "0"
          },
          "C_CACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "15"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DCACHE_FORCE_TAG_LUTRAM": {
            "value": "1"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "16"
          },
          "C_DCACHE_USE_WRITEBACK": {
            "value": "1"
          },
          "C_DCACHE_VICTIMS": {
            "value": "4"
          },
          "C_DEBUG_ENABLED": {
            "value": "2"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "0"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_DISCRETE_PORTS": {
            "value": "0"
          },
          "C_ICACHE_DATA_WIDTH": {
            "value": "0"
          },
          "C_ICACHE_FORCE_TAG_LUTRAM": {
            "value": "1"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "16"
          },
          "C_ICACHE_STREAMS": {
            "value": "0"
          },
          "C_ICACHE_VICTIMS": {
            "value": "8"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "0"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "5"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "1"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "1"
          },
          "C_PVR": {
            "value": "0"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "1"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "C_USE_REORDER_INSTR": {
            "value": "1"
          },
          "C_USE_STACK_PROTECTION": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "6"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "DLMB": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "ILMB": {
              "mode": "Master",
              "address_space_ref": "Instruction",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "M_AXI_DP": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "M_AXI_DC": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "M_AXI_IC": {
              "mode": "Master",
              "address_space_ref": "Instruction",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > msys microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "msys_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "20"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_xbar_3",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI",
                    "M06_AXI",
                    "M07_AXI"
                  ]
                }
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI",
                    "M06_AXI",
                    "M07_AXI"
                  ]
                }
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI"
                  ]
                }
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "msys_auto_cc_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "msys_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "msys_auto_cc_1",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m18_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m18_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "m11_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "m17_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "m18_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "m19_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "M19_ACLK_1": {
            "ports": [
              "M19_ACLK",
              "m19_couplers/M_ACLK"
            ]
          },
          "M19_ARESETN_1": {
            "ports": [
              "M19_ARESETN",
              "m19_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mgt_clk0_CLK2_util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_util_ds_buf_1_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "mgt_clk0"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "CLK0_util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_util_ds_buf_2_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS"
          }
        }
      },
      "PTT_xlconstant_1_len1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "msys_xlconstant_0_18"
      },
      "CLK0_util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_CLK0_util_ds_buf_0_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "EUI48": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "microblaze_0_Clk_100MHz_o": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "EUI48_FSM_start": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "EUI48_FSM_run": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "EUI48_data": {
            "direction": "I",
            "left": "47",
            "right": "0"
          }
        },
        "components": {
          "axi_EUI48_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_pwm_gpio_0_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_GPIO2_WIDTH": {
                "value": "32"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              },
              "C_TRI_DEFAULT": {
                "value": "0x0000FFFF"
              }
            }
          },
          "EUI48_xlslice_47to32_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_34",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "48"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "EUI48_xlslice_31to0_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_35",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_WIDTH": {
                "value": "48"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "EUI48_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_0_10",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "14"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "EUI48_xlconstant_len14_val0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "msys_xlconstant_0_19",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "14"
              }
            }
          },
          "EUI48_xlslice_31to31_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_36",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "31"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "EUI48_xlconstant_len1_val0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "msys_xlconstant_0_20"
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_EUI48_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk_100MHz": {
            "ports": [
              "microblaze_0_Clk_100MHz_o",
              "axi_EUI48_gpio_0/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_EUI48_gpio_0/s_axi_aresetn"
            ]
          },
          "EUI48_xlslice_1_Dout": {
            "ports": [
              "EUI48_xlslice_31to0_0/Dout",
              "axi_EUI48_gpio_0/gpio2_io_i"
            ]
          },
          "EUI48_xlconcat_0_dout": {
            "ports": [
              "EUI48_xlconcat_0/dout",
              "axi_EUI48_gpio_0/gpio_io_i"
            ]
          },
          "EUI48_xlslice_0_Dout": {
            "ports": [
              "EUI48_xlslice_47to32_0/Dout",
              "EUI48_xlconcat_0/In0"
            ]
          },
          "EUI48_xlconstant_0_len16_dout": {
            "ports": [
              "EUI48_xlconstant_len14_val0/dout",
              "EUI48_xlconcat_0/In1"
            ]
          },
          "axi_EUI48_gpio_0_gpio_io_o": {
            "ports": [
              "axi_EUI48_gpio_0/gpio_io_o",
              "EUI48_xlslice_31to31_0/Din"
            ]
          },
          "EUI48_xlslice_31to31_0_Dout": {
            "ports": [
              "EUI48_xlslice_31to31_0/Dout",
              "EUI48_FSM_start"
            ]
          },
          "EUI48_xlconstant_len1_val0_dout": {
            "ports": [
              "EUI48_xlconstant_len1_val0/dout",
              "EUI48_xlconcat_0/In3"
            ]
          },
          "EUI48_FSM_run_1": {
            "ports": [
              "EUI48_FSM_run",
              "EUI48_xlconcat_0/In2"
            ]
          },
          "EUI48_data_1": {
            "ports": [
              "EUI48_data",
              "EUI48_xlslice_47to32_0/Din",
              "EUI48_xlslice_31to0_0/Din"
            ]
          }
        }
      },
      "CLK1B_CW_0": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_lite": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK1B_clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out1_RMII": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out2_fMeter": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out3_Scope": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out4_000deg": {
            "type": "clk",
            "direction": "O"
          },
          "psdone": {
            "direction": "O"
          }
        },
        "components": {
          "CLK1B_clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "msys_clk_wiz_0_1",
            "parameters": {
              "AXI_DRP": {
                "value": "true"
              },
              "CLKIN1_JITTER_PS": {
                "value": "200.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "243.865"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "148.661"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT2_JITTER": {
                "value": "243.865"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "148.661"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT3_JITTER": {
                "value": "243.865"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "148.661"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_JITTER": {
                "value": "243.865"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "148.661"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out1_RMII"
              },
              "CLK_OUT1_USE_FINE_PS_GUI": {
                "value": "true"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_out2_fMeter"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_out3_Scope"
              },
              "CLK_OUT3_USE_FINE_PS_GUI": {
                "value": "true"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_out4_000deg"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "INTERFACE_SELECTION": {
                "value": "Enable_AXI"
              },
              "JITTER_SEL": {
                "value": "No_Jitter"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "13.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "20.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "13.000"
              },
              "MMCM_CLKOUT0_DUTY_CYCLE": {
                "value": "0.5"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT0_USE_FINE_PS": {
                "value": "true"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "13"
              },
              "MMCM_CLKOUT1_DUTY_CYCLE": {
                "value": "0.5"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "13"
              },
              "MMCM_CLKOUT2_DUTY_CYCLE": {
                "value": "0.5"
              },
              "MMCM_CLKOUT2_USE_FINE_PS": {
                "value": "true"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "13"
              },
              "MMCM_CLKOUT3_DUTY_CYCLE": {
                "value": "0.5"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "NUM_OUT_CLKS": {
                "value": "4"
              },
              "PHASE_DUTY_CONFIG": {
                "value": "false"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIM_IN_FREQ": {
                "value": "50.000"
              },
              "USE_DYN_PHASE_SHIFT": {
                "value": "true"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              },
              "USE_FREQ_SYNTH": {
                "value": "false"
              },
              "USE_MIN_POWER": {
                "value": "true"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "false"
              }
            }
          },
          "CLK1B_axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_gpio_0_2",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "CLK1B_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_9",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "CLK1B_xlslice_0to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_37",
            "parameters": {
              "DIN_WIDTH": {
                "value": "2"
              }
            }
          },
          "CLK1B_xlslice_1to1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_1_4",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "CLK1B_util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "msys_util_vector_logic_0_7",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "CLK1B_util_reduced_logic_1": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "msys_util_reduced_logic_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "CLK1B_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_0_12"
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "s_axi_lite",
              "CLK1B_clk_wiz_0/s_axi_lite"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "CLK1B_axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "CLK1B_50MHz_phy_clk_0": {
            "ports": [
              "CLK1B_clk",
              "CLK1B_clk_wiz_0/clk_in1"
            ]
          },
          "CLK1B_clk_wiz_0_clk_out1_RMII": {
            "ports": [
              "CLK1B_clk_wiz_0/clk_out1_RMII",
              "clk_out1_RMII"
            ]
          },
          "CLK1B_clk_wiz_0_clk_out2_fmeter": {
            "ports": [
              "CLK1B_clk_wiz_0/clk_out2_fMeter",
              "clk_out2_fMeter"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "CLK1B_clk_wiz_0/locked",
              "locked"
            ]
          },
          "s_axi_aresetn_0": {
            "ports": [
              "s_axi_aresetn",
              "CLK1B_axi_gpio_0/s_axi_aresetn",
              "CLK1B_clk_wiz_0/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_0": {
            "ports": [
              "s_axi_aclk",
              "CLK1B_axi_gpio_0/s_axi_aclk",
              "CLK1B_c_shift_ram_0/CLK",
              "CLK1B_clk_wiz_0/s_axi_aclk",
              "CLK1B_clk_wiz_0/psclk"
            ]
          },
          "CLK1B_c_shift_ram_0_Q": {
            "ports": [
              "CLK1B_c_shift_ram_0/Q",
              "CLK1B_util_vector_logic_0/Op1"
            ]
          },
          "CLK1B_axi_gpio_0_gpio_io_o": {
            "ports": [
              "CLK1B_axi_gpio_0/gpio_io_o",
              "CLK1B_xlslice_0to0/Din",
              "CLK1B_xlslice_1to1/Din"
            ]
          },
          "CLK1B_xlslice_0to0_Dout": {
            "ports": [
              "CLK1B_xlslice_0to0/Dout",
              "CLK1B_c_shift_ram_0/D",
              "CLK1B_xlconcat_0/In0"
            ]
          },
          "CLK1B_xlconcat_0_dout": {
            "ports": [
              "CLK1B_xlconcat_0/dout",
              "CLK1B_util_reduced_logic_1/Op1"
            ]
          },
          "CLK1B_util_vector_logic_0_Res": {
            "ports": [
              "CLK1B_util_vector_logic_0/Res",
              "CLK1B_xlconcat_0/In1"
            ]
          },
          "CLK1B_clk_wiz_0_clk_out3_Scope": {
            "ports": [
              "CLK1B_clk_wiz_0/clk_out3_Scope",
              "clk_out3_Scope"
            ]
          },
          "CLK1B_clk_wiz_0_clk_out4_000deg": {
            "ports": [
              "CLK1B_clk_wiz_0/clk_out4_000deg",
              "clk_out4_000deg"
            ]
          },
          "CLK1B_util_reduced_logic_1_Res": {
            "ports": [
              "CLK1B_util_reduced_logic_1/Res",
              "CLK1B_clk_wiz_0/psen"
            ]
          },
          "CLK1B_xlslice_1to1_Dout": {
            "ports": [
              "CLK1B_xlslice_1to1/Dout",
              "CLK1B_clk_wiz_0/psincdec"
            ]
          },
          "CLK1B_clk_wiz_0_psdone": {
            "ports": [
              "CLK1B_clk_wiz_0/psdone",
              "psdone",
              "CLK1B_axi_gpio_0/gpio2_io_i"
            ]
          }
        }
      },
      "SCOPE": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "CLK1B_CW_0_clk_out3_Scope_RefClk": {
            "type": "clk",
            "direction": "I"
          },
          "ETH0_s_mii_col": {
            "direction": "I"
          },
          "ETH0_s_mii_crs": {
            "direction": "I"
          },
          "ETH0_s_mii_rx_dv": {
            "direction": "I"
          },
          "ETH0_s_mii_rxd": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ETH0_s_mii_rx_er": {
            "direction": "I"
          },
          "ETH0_s_mii_rx_clk": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ETH0_m_mii_tx_en": {
            "direction": "I"
          },
          "ETH0_m_mii_txd": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ETH0_m_mii_tx_er": {
            "direction": "I"
          },
          "ETH0_s_mii_tx_clk": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SCOPE_FSM_Timebase_SCLR": {
            "type": "rst",
            "direction": "I"
          },
          "SCOPE_FSM_Timebase_CE": {
            "type": "ce",
            "direction": "I"
          },
          "SCOPE_FSM_FIFO_Rst": {
            "direction": "I"
          },
          "SCOPE_FSM_FIFO_RdEn": {
            "direction": "I"
          },
          "SCOPE_FSM_FIFO_WrFull": {
            "direction": "O"
          },
          "SCOPE_FSM_FIFO_RdValid": {
            "direction": "O"
          },
          "SCOPE_FSM_FIFO_RdEmpty": {
            "direction": "O"
          },
          "SCOPE_FSM_TrigSrc": {
            "type": "data",
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "SCOPE_FSM_FIFO_WrEn": {
            "direction": "I"
          },
          "SCOPE_FSM_FIFO_wr_rst_busy": {
            "direction": "O"
          },
          "SCOPE_FSM_FIFO_rd_rst_busy": {
            "direction": "O"
          },
          "SCOPE_FSM_GPIO0_Out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "SCOPE_FSM_GPIO1_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dbg_RMII_PHY_M_0_crs_dv": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Dbg_RMII_PHY_M_0_rxd": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "SCOPE_axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_gpio_0_3",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "SCOPE_Timebase_c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "msys_c_counter_binary_0_4",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Output_Width": {
                "value": "16"
              },
              "SCLR": {
                "value": "true"
              }
            }
          },
          "SCOPE_Signals_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_0_13",
            "parameters": {
              "IN0_WIDTH": {
                "value": "48"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "IN2_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_10",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "msys_fifo_generator_0_1",
            "parameters": {
              "Almost_Full_Flag": {
                "value": "true"
              },
              "Enable_Reset_Synchronization": {
                "value": "true"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "INTERFACE_TYPE": {
                "value": "Native"
              },
              "Input_Data_Width": {
                "value": "64"
              },
              "Input_Depth": {
                "value": "1024"
              },
              "Output_Data_Width": {
                "value": "64"
              },
              "READ_WRITE_MODE": {
                "value": "READ_ONLY"
              },
              "Reset_Pin": {
                "value": "true"
              },
              "Use_Dout_Reset": {
                "value": "true"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "true"
              }
            }
          },
          "SCOPE_axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_gpio_0_4",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "SCOPE_GPIO3_Out_xlslice_63downto32": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_39",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "SCOPE_GPIO4_Out_xlslice_31downto0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_1_5",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_11",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_2": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_12",
            "parameters": {
              "AsyncInitVal": {
                "value": "00"
              },
              "DefaultData": {
                "value": "00"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "2"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_7": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_13",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_8": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_14",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_9": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_15",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_10": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_16",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000"
              },
              "DefaultData": {
                "value": "0000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "4"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_11": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_17",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_12": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_18",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_13": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_19",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_14": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_20",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000"
              },
              "DefaultData": {
                "value": "0000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "4"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_15": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_21",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_CDC_c_shift_ram_16": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_22",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "SCOPE_Signals_xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_0_17",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN10_WIDTH": {
                "value": "4"
              },
              "IN11_WIDTH": {
                "value": "1"
              },
              "IN12_WIDTH": {
                "value": "1"
              },
              "IN13_WIDTH": {
                "value": "1"
              },
              "IN14_WIDTH": {
                "value": "4"
              },
              "IN15_WIDTH": {
                "value": "1"
              },
              "IN16_WIDTH": {
                "value": "1"
              },
              "IN17_WIDTH": {
                "value": "23"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "2"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "IN4_WIDTH": {
                "value": "2"
              },
              "IN5_WIDTH": {
                "value": "1"
              },
              "IN6_WIDTH": {
                "value": "1"
              },
              "IN7_WIDTH": {
                "value": "1"
              },
              "IN8_WIDTH": {
                "value": "1"
              },
              "IN9_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "18"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M15_AXI_0": {
            "interface_ports": [
              "S_AXI",
              "SCOPE_axi_gpio_0/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI1",
              "SCOPE_axi_gpio_1/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk_100MHz_0": {
            "ports": [
              "s_axi_aclk",
              "SCOPE_axi_gpio_0/s_axi_aclk",
              "SCOPE_Timebase_c_counter_binary_0/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_0/CLK",
              "SCOPE_fifo_generator_0/wr_clk",
              "SCOPE_fifo_generator_0/rd_clk",
              "SCOPE_axi_gpio_1/s_axi_aclk",
              "SCOPE_Signals_CDC_c_shift_ram_1/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_2/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_7/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_8/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_9/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_10/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_11/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_12/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_13/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_14/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_15/CLK",
              "SCOPE_Signals_CDC_c_shift_ram_16/CLK"
            ]
          },
          "rst_mig_7series_0_100M_peripheral_aresetn_0": {
            "ports": [
              "s_axi_aresetn",
              "SCOPE_axi_gpio_0/s_axi_aresetn",
              "SCOPE_axi_gpio_1/s_axi_aresetn"
            ]
          },
          "SCOPE_Signals_xlconcat_1_dout": {
            "ports": [
              "SCOPE_Signals_xlconcat_1/dout",
              "SCOPE_FSM_TrigSrc",
              "SCOPE_Signals_xlconcat_0/In0"
            ]
          },
          "CLK1B_CW_0_clk_out3_Scope_RefClk_0": {
            "ports": [
              "CLK1B_CW_0_clk_out3_Scope_RefClk",
              "SCOPE_Signals_CDC_c_shift_ram_0/D"
            ]
          },
          "ETH0_s_mii_col_0": {
            "ports": [
              "ETH0_s_mii_col",
              "SCOPE_Signals_CDC_c_shift_ram_7/D"
            ]
          },
          "ETH0_s_mii_crs_0": {
            "ports": [
              "ETH0_s_mii_crs",
              "SCOPE_Signals_CDC_c_shift_ram_8/D"
            ]
          },
          "ETH0_s_mii_rx_dv_0": {
            "ports": [
              "ETH0_s_mii_rx_dv",
              "SCOPE_Signals_CDC_c_shift_ram_9/D"
            ]
          },
          "ETH0_s_mii_rxd_1": {
            "ports": [
              "ETH0_s_mii_rxd",
              "SCOPE_Signals_CDC_c_shift_ram_10/D"
            ]
          },
          "ETH0_s_mii_rx_er_0": {
            "ports": [
              "ETH0_s_mii_rx_er",
              "SCOPE_Signals_CDC_c_shift_ram_11/D"
            ]
          },
          "ETH0_s_mii_rx_clk_0": {
            "ports": [
              "ETH0_s_mii_rx_clk",
              "SCOPE_Signals_CDC_c_shift_ram_12/D"
            ]
          },
          "ETH0_m_mii_tx_en_0": {
            "ports": [
              "ETH0_m_mii_tx_en",
              "SCOPE_Signals_CDC_c_shift_ram_13/D"
            ]
          },
          "ETH0_m_mii_txd_1": {
            "ports": [
              "ETH0_m_mii_txd",
              "SCOPE_Signals_CDC_c_shift_ram_14/D"
            ]
          },
          "ETH0_m_mii_tx_er_0": {
            "ports": [
              "ETH0_m_mii_tx_er",
              "SCOPE_Signals_CDC_c_shift_ram_15/D"
            ]
          },
          "ETH0_s_mii_tx_clk_0": {
            "ports": [
              "ETH0_s_mii_tx_clk",
              "SCOPE_Signals_CDC_c_shift_ram_16/D"
            ]
          },
          "SCOPE_Signals_xlconcat_0_dout": {
            "ports": [
              "SCOPE_Signals_xlconcat_0/dout",
              "SCOPE_fifo_generator_0/din"
            ]
          },
          "SCOPE_FSM_Timebase_SCLR_1": {
            "ports": [
              "SCOPE_FSM_Timebase_SCLR",
              "SCOPE_Timebase_c_counter_binary_0/SCLR"
            ]
          },
          "SCOPE_FSM_Timebase_CE_1": {
            "ports": [
              "SCOPE_FSM_Timebase_CE",
              "SCOPE_Timebase_c_counter_binary_0/CE"
            ]
          },
          "SCOPE_FSM_FIFO_RdEn_1": {
            "ports": [
              "SCOPE_FSM_FIFO_RdEn",
              "SCOPE_fifo_generator_0/rd_en"
            ]
          },
          "SCOPE_fifo_generator_0_valid": {
            "ports": [
              "SCOPE_fifo_generator_0/valid",
              "SCOPE_FSM_FIFO_RdValid"
            ]
          },
          "SCOPE_fifo_generator_0_empty": {
            "ports": [
              "SCOPE_fifo_generator_0/empty",
              "SCOPE_FSM_FIFO_RdEmpty"
            ]
          },
          "SCOPE_FSM_FIFO_WrEn_0": {
            "ports": [
              "SCOPE_FSM_FIFO_WrEn",
              "SCOPE_fifo_generator_0/wr_en"
            ]
          },
          "SCOPE_GPIO3_Out_xlslice_63downto32_Dout": {
            "ports": [
              "SCOPE_GPIO3_Out_xlslice_63downto32/Dout",
              "SCOPE_axi_gpio_1/gpio_io_i"
            ]
          },
          "SCOPE_GPIO4_Out_xlslice_31downto0_Dout": {
            "ports": [
              "SCOPE_GPIO4_Out_xlslice_31downto0/Dout",
              "SCOPE_axi_gpio_1/gpio2_io_i"
            ]
          },
          "SCOPE_fifo_generator_0_dout": {
            "ports": [
              "SCOPE_fifo_generator_0/dout",
              "SCOPE_GPIO4_Out_xlslice_31downto0/Din",
              "SCOPE_GPIO3_Out_xlslice_63downto32/Din"
            ]
          },
          "SCOPE_fifo_generator_0_wr_rst_busy": {
            "ports": [
              "SCOPE_fifo_generator_0/wr_rst_busy",
              "SCOPE_FSM_FIFO_wr_rst_busy"
            ]
          },
          "SCOPE_fifo_generator_0_rd_rst_busy": {
            "ports": [
              "SCOPE_fifo_generator_0/rd_rst_busy",
              "SCOPE_FSM_FIFO_rd_rst_busy"
            ]
          },
          "SCOPE_fifo_generator_0_almost_full": {
            "ports": [
              "SCOPE_fifo_generator_0/almost_full",
              "SCOPE_FSM_FIFO_WrFull"
            ]
          },
          "SCOPE_Timebase_c_counter_binary_0_Q": {
            "ports": [
              "SCOPE_Timebase_c_counter_binary_0/Q",
              "SCOPE_Signals_xlconcat_0/In1"
            ]
          },
          "SCOPE_FSM_FIFO_Rst_1": {
            "ports": [
              "SCOPE_FSM_FIFO_Rst",
              "SCOPE_fifo_generator_0/rst"
            ]
          },
          "SCOPE_axi_gpio_0_gpio_io_o": {
            "ports": [
              "SCOPE_axi_gpio_0/gpio_io_o",
              "SCOPE_FSM_GPIO0_Out"
            ]
          },
          "SCOPE_FSM_GPIO1_In_1": {
            "ports": [
              "SCOPE_FSM_GPIO1_In",
              "SCOPE_axi_gpio_0/gpio2_io_i"
            ]
          },
          "Dbg_RMII_PHY_M_0_crs_dv_1": {
            "ports": [
              "Dbg_RMII_PHY_M_0_crs_dv",
              "SCOPE_Signals_CDC_c_shift_ram_1/D"
            ]
          },
          "Dbg_RMII_PHY_M_0_rxd_1": {
            "ports": [
              "Dbg_RMII_PHY_M_0_rxd",
              "SCOPE_Signals_CDC_c_shift_ram_2/D"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_0_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_0/Q",
              "SCOPE_Signals_xlconcat_1/In0"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_7_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_7/Q",
              "SCOPE_Signals_xlconcat_1/In7"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_8_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_8/Q",
              "SCOPE_Signals_xlconcat_1/In8"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_9_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_9/Q",
              "SCOPE_Signals_xlconcat_1/In9"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_10_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_10/Q",
              "SCOPE_Signals_xlconcat_1/In10"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_11_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_11/Q",
              "SCOPE_Signals_xlconcat_1/In11"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_12_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_12/Q",
              "SCOPE_Signals_xlconcat_1/In12"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_13_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_13/Q",
              "SCOPE_Signals_xlconcat_1/In13"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_14_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_14/Q",
              "SCOPE_Signals_xlconcat_1/In14"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_15_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_15/Q",
              "SCOPE_Signals_xlconcat_1/In15"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_16_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_16/Q",
              "SCOPE_Signals_xlconcat_1/In16"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_1_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_1/Q",
              "SCOPE_Signals_xlconcat_1/In1"
            ]
          },
          "SCOPE_Signals_CDC_c_shift_ram_2_Q": {
            "ports": [
              "SCOPE_Signals_CDC_c_shift_ram_2/Q",
              "SCOPE_Signals_xlconcat_1/In2"
            ]
          }
        }
      },
      "USER_dbg": {
        "ports": {
          "USER_dbg_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "USER_dbg_out_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "msys_xlconcat_0_16",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN10_WIDTH": {
                "value": "1"
              },
              "IN11_WIDTH": {
                "value": "1"
              },
              "IN12_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "13"
              },
              "IN2_WIDTH": {
                "value": "4"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "IN4_WIDTH": {
                "value": "1"
              },
              "IN5_WIDTH": {
                "value": "1"
              },
              "IN6_WIDTH": {
                "value": "1"
              },
              "IN7_WIDTH": {
                "value": "1"
              },
              "IN8_WIDTH": {
                "value": "1"
              },
              "IN9_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          }
        },
        "nets": {
          "USER_dbg_out_xlconcat_0_dout": {
            "ports": [
              "USER_dbg_out_xlconcat_0/dout",
              "USER_dbg_out"
            ]
          },
          "In0_1": {
            "ports": [
              "In0",
              "USER_dbg_out_xlconcat_0/In0"
            ]
          }
        }
      },
      "BOOT_PLL": {
        "interface_ports": {
          "IIC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "BOOT_microblaze_0_Debug_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "mdm_USER2_0_BOOT_M_AXI_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mdm_USER2_0_BOOT_LMB_0_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "cfgmclk_pll_50MHz_in": {
            "type": "clk",
            "direction": "I"
          },
          "reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mb_debug_sys_rst_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CFG_eos_in": {
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "BOOT_PLL_microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "msys_microblaze_0_1",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_AREA_OPTIMIZED": {
                "value": "1"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "0"
              },
              "C_DEBUG_ENABLED": {
                "value": "2"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_AXI": {
                "value": "0"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_NUMBER_OF_PC_BRK": {
                "value": "5"
              },
              "C_NUMBER_OF_RD_ADDR_BRK": {
                "value": "1"
              },
              "C_NUMBER_OF_WR_ADDR_BRK": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "0"
              },
              "C_USE_ICACHE": {
                "value": "0"
              },
              "C_USE_REORDER_INSTR": {
                "value": "0"
              },
              "G_TEMPLATE_LIST": {
                "value": "1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "DLMB": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "ILMB": {
                  "mode": "Master",
                  "address_space_ref": "Instruction",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "M_AXI_DP": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > msys BOOT_PLL/BOOT_PLL_Local_BRAM/dlmb_bram_if_cntlr_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "BOOT_PLL_Local_BRAM": {
            "interface_ports": {
              "ILMB_M": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "DLMB_M": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "mdm_USER2_0_BOOT_LMB_0_in": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10_0": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "msys_lmb_v10_0_0",
                "addressing": {
                  "interface_ports": {
                    "LMB_M": {
                      "mode": "MirroredMaster",
                      "bridges": [
                        "LMB_Sl_0"
                      ]
                    }
                  }
                }
              },
              "ilmb_v10_1": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "msys_lmb_v10_1_0",
                "addressing": {
                  "interface_ports": {
                    "LMB_M": {
                      "mode": "MirroredMaster",
                      "bridges": [
                        "LMB_Sl_0"
                      ]
                    }
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "msys_blk_mem_gen_0_3",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "ilmb_bram_if_cntlr_0": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "msys_lmb_bram_if_cntlr_0_0",
                "parameters": {
                  "C_NUM_LMB": {
                    "value": "1"
                  }
                }
              },
              "dlmb_bram_if_cntlr_0": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "msys_lmb_bram_if_cntlr_0_1",
                "parameters": {
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > msys BOOT_PLL/BOOT_PLL_Local_BRAM/blk_mem_gen_0",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "DLMB_M",
                  "dlmb_v10_0/LMB_M"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "ilmb_v10_1/LMB_Sl_0",
                  "ilmb_bram_if_cntlr_0/SLMB"
                ]
              },
              "Conn": {
                "interface_ports": [
                  "dlmb_v10_0/LMB_Sl_0",
                  "dlmb_bram_if_cntlr_0/SLMB"
                ]
              },
              "mdm_USER2_0_BOOT_LMB_0": {
                "interface_ports": [
                  "mdm_USER2_0_BOOT_LMB_0_in",
                  "dlmb_bram_if_cntlr_0/SLMB1"
                ]
              },
              "ilmb_bram_if_cntlr_0_BRAM_PORT": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr_0/BRAM_PORT",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "dlmb_bram_if_cntlr_0_BRAM_PORT": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr_0/BRAM_PORT",
                  "blk_mem_gen_0/BRAM_PORTB"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "ILMB_M",
                  "ilmb_v10_1/LMB_M"
                ]
              }
            },
            "nets": {
              "LMB_Clk_1": {
                "ports": [
                  "LMB_Clk",
                  "ilmb_bram_if_cntlr_0/LMB_Clk",
                  "dlmb_v10_0/LMB_Clk",
                  "ilmb_v10_1/LMB_Clk",
                  "dlmb_bram_if_cntlr_0/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10_0/SYS_Rst",
                  "ilmb_v10_1/SYS_Rst",
                  "ilmb_bram_if_cntlr_0/LMB_Rst",
                  "dlmb_bram_if_cntlr_0/LMB_Rst"
                ]
              }
            }
          },
          "BOOT_PLL_axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "msys_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "msys_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    },
                    "S01_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    },
                    "S02_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "msys_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_BOOT_PLL_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "BOOT_PLL_axi_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "BOOT_PLL_axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "m00_couplers_to_BOOT_PLL_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "BOOT_PLL_axi_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "BOOT_PLL_axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "BOOT_PLL_axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              }
            }
          },
          "BOOT_PLL_axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_gpio_0_5",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000003"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "BOOT_PLL_axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "msys_axi_iic_0_1",
            "parameters": {
              "IIC_FREQ_KHZ": {
                "value": "100"
              }
            }
          },
          "BOOT_PLL_proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "msys_proc_sys_reset_0_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "mdm_USER2_0_BOOT_LMB_0_in_1": {
            "interface_ports": [
              "mdm_USER2_0_BOOT_LMB_0_in",
              "BOOT_PLL_Local_BRAM/mdm_USER2_0_BOOT_LMB_0_in"
            ]
          },
          "mdm_USER2_0_BOOT_M_AXI_0": {
            "interface_ports": [
              "mdm_USER2_0_BOOT_M_AXI_in",
              "BOOT_PLL_axi_interconnect_0/S01_AXI"
            ]
          },
          "BOOT_microblaze_0_Debug": {
            "interface_ports": [
              "BOOT_microblaze_0_Debug_in",
              "BOOT_PLL_microblaze_0/DEBUG"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "BOOT_PLL_axi_iic_0/S_AXI",
              "BOOT_PLL_axi_interconnect_0/M01_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "IIC",
              "BOOT_PLL_axi_iic_0/IIC"
            ]
          },
          "BOOT_PLL_microblaze_0_ILMB": {
            "interface_ports": [
              "BOOT_PLL_microblaze_0/ILMB",
              "BOOT_PLL_Local_BRAM/ILMB_M"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "BOOT_PLL_axi_interconnect_0/M00_AXI",
              "BOOT_PLL_axi_gpio_0/S_AXI"
            ]
          },
          "BOOT_PLL_microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "BOOT_PLL_microblaze_0/M_AXI_DP",
              "BOOT_PLL_axi_interconnect_0/S00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S02_AXI",
              "BOOT_PLL_axi_interconnect_0/S02_AXI"
            ]
          },
          "BOOT_PLL_microblaze_0_DLMB": {
            "interface_ports": [
              "BOOT_PLL_microblaze_0/DLMB",
              "BOOT_PLL_Local_BRAM/DLMB_M"
            ]
          }
        },
        "nets": {
          "cfgmclk_pll_50MHz": {
            "ports": [
              "cfgmclk_pll_50MHz_in",
              "BOOT_PLL_Local_BRAM/LMB_Clk",
              "BOOT_PLL_microblaze_0/Clk",
              "BOOT_PLL_axi_interconnect_0/ACLK",
              "BOOT_PLL_axi_interconnect_0/S00_ACLK",
              "BOOT_PLL_axi_interconnect_0/M00_ACLK",
              "BOOT_PLL_axi_interconnect_0/M01_ACLK",
              "BOOT_PLL_axi_gpio_0/s_axi_aclk",
              "BOOT_PLL_axi_iic_0/s_axi_aclk",
              "BOOT_PLL_axi_interconnect_0/S01_ACLK",
              "BOOT_PLL_proc_sys_reset_0/slowest_sync_clk",
              "BOOT_PLL_axi_interconnect_0/S02_ACLK"
            ]
          },
          "reset_1": {
            "ports": [
              "reset_in",
              "BOOT_PLL_proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "BOOT_PLL_proc_sys_reset_0/peripheral_aresetn",
              "BOOT_PLL_axi_interconnect_0/S00_ARESETN",
              "BOOT_PLL_axi_interconnect_0/M00_ARESETN",
              "BOOT_PLL_axi_interconnect_0/M01_ARESETN",
              "BOOT_PLL_axi_gpio_0/s_axi_aresetn",
              "BOOT_PLL_axi_iic_0/s_axi_aresetn",
              "BOOT_PLL_axi_interconnect_0/S01_ARESETN",
              "peripheral_aresetn",
              "BOOT_PLL_axi_interconnect_0/S02_ARESETN"
            ]
          },
          "gpio2_io_i_1": {
            "ports": [
              "gpio2_io_i",
              "BOOT_PLL_axi_gpio_0/gpio2_io_i"
            ]
          },
          "mb_debug_sys_rst_1": {
            "ports": [
              "mb_debug_sys_rst_in",
              "BOOT_PLL_proc_sys_reset_0/mb_debug_sys_rst"
            ]
          },
          "CFG_eos": {
            "ports": [
              "CFG_eos_in",
              "BOOT_PLL_proc_sys_reset_0/dcm_locked"
            ]
          },
          "BOOT_proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "BOOT_PLL_proc_sys_reset_0/interconnect_aresetn",
              "interconnect_aresetn",
              "BOOT_PLL_axi_interconnect_0/ARESETN"
            ]
          },
          "BOOT_PLL_proc_sys_reset_0_mb_reset": {
            "ports": [
              "BOOT_PLL_proc_sys_reset_0/mb_reset",
              "BOOT_PLL_microblaze_0/Reset"
            ]
          },
          "BOOT_PLL_proc_sys_reset_0_bus_struct_reset": {
            "ports": [
              "BOOT_PLL_proc_sys_reset_0/bus_struct_reset",
              "BOOT_PLL_Local_BRAM/SYS_Rst"
            ]
          },
          "BOOT_PLL_axi_gpio_0_gpio_io_o": {
            "ports": [
              "BOOT_PLL_axi_gpio_0/gpio_io_o",
              "gpio_io_o"
            ]
          }
        }
      },
      "CFG": {
        "interface_ports": {
          "qspi_flash": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "EMIO_I2C": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "eos": {
            "direction": "O"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "GPIO1_I": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "GPIO1_O": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mon_GPIO1_O": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mon_GPIO1_I": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reset_out": {
            "type": "rst",
            "direction": "O"
          },
          "PLL_I2C_ext_sda": {
            "direction": "IO"
          },
          "PLL_I2C_ext_scl_o": {
            "direction": "O"
          },
          "cfgmclk_pll_50MHz_out": {
            "type": "clk",
            "direction": "O"
          },
          "clkmclk_pll_65MHz_vio": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "CFG_axi_quad_spi_0": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "msys_axi_quad_spi_0_0",
            "parameters": {
              "C_FIFO_DEPTH": {
                "value": "256"
              },
              "C_SPI_MEMORY": {
                "value": "3"
              },
              "C_SPI_MODE": {
                "value": "2"
              },
              "C_S_AXI4_ID_WIDTH": {
                "value": "0"
              },
              "QSPI_BOARD_INTERFACE": {
                "value": "qspi_flash"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "CFG_clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "msys_clk_wiz_0_2",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "153.84"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "134.409"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "126.425"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT2_JITTER": {
                "value": "127.964"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "126.425"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "65"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "CLK_OUT1_PORT": {
                "value": "cfgmclk_pll_50MHz"
              },
              "CLK_OUT2_PORT": {
                "value": "clkmclk_pll_65MHz_vio"
              },
              "JITTER_SEL": {
                "value": "No_Jitter"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "20"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "15.385"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "26"
              },
              "MMCM_CLKOUT0_DUTY_CYCLE": {
                "value": "0.5"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "20"
              },
              "MMCM_CLKOUT1_DUTY_CYCLE": {
                "value": "0.5"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "PRIM_IN_FREQ": {
                "value": "65.000"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_MIN_POWER": {
                "value": "true"
              },
              "USE_PHASE_ALIGNMENT": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "SC0712_0": {
            "vlnv": "trenz.biz:user:SC0712:1.0",
            "xci_name": "msys_SC0712_0_0"
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "AXI_LITE",
              "CFG_axi_quad_spi_0/AXI_LITE"
            ]
          },
          "axi_quad_spi_0_SPI_0": {
            "interface_ports": [
              "qspi_flash",
              "CFG_axi_quad_spi_0/SPI_0"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "EMIO_I2C",
              "SC0712_0/EMIO_I2C"
            ]
          }
        },
        "nets": {
          "mig_7series_0_ui_addn_clk_2_50MHz": {
            "ports": [
              "s_axi_aclk",
              "CFG_axi_quad_spi_0/s_axi_aclk",
              "CFG_axi_quad_spi_0/ext_spi_clk"
            ]
          },
          "rst_mig_7series_0_50M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "CFG_axi_quad_spi_0/s_axi_aresetn"
            ]
          },
          "axi_quad_spi_0_eos": {
            "ports": [
              "CFG_axi_quad_spi_0/eos",
              "eos"
            ]
          },
          "axi_quad_spi_0_ip2intc_irpt": {
            "ports": [
              "CFG_axi_quad_spi_0/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "CFG_axi_quad_spi_0_cfgmclk": {
            "ports": [
              "CFG_axi_quad_spi_0/cfgmclk",
              "CFG_clk_wiz_0/clk_in1"
            ]
          },
          "SC0712_0_GPIO1_I": {
            "ports": [
              "SC0712_0/GPIO1_I",
              "GPIO1_I"
            ]
          },
          "GPIO1_O_1": {
            "ports": [
              "GPIO1_O",
              "SC0712_0/GPIO1_O"
            ]
          },
          "SC0712_0_mon_GPIO1_O": {
            "ports": [
              "SC0712_0/mon_GPIO1_O",
              "mon_GPIO1_O"
            ]
          },
          "SC0712_0_mon_GPIO1_I": {
            "ports": [
              "SC0712_0/mon_GPIO1_I",
              "mon_GPIO1_I"
            ]
          },
          "SC0712_0_reset_out": {
            "ports": [
              "SC0712_0/reset_out",
              "reset_out"
            ]
          },
          "Net": {
            "ports": [
              "PLL_I2C_ext_sda",
              "SC0712_0/ext_sda"
            ]
          },
          "SC0712_0_ext_scl_o": {
            "ports": [
              "SC0712_0/ext_scl_o",
              "PLL_I2C_ext_scl_o"
            ]
          },
          "cfgmclk_pll_50MHz": {
            "ports": [
              "CFG_clk_wiz_0/cfgmclk_pll_50MHz",
              "SC0712_0/mcs_clk_in",
              "cfgmclk_pll_50MHz_out"
            ]
          },
          "CFG_clk_wiz_0_clkmclk_pll_65MHz_vio": {
            "ports": [
              "CFG_clk_wiz_0/clkmclk_pll_65MHz_vio",
              "clkmclk_pll_65MHz_vio"
            ]
          }
        }
      },
      "CLOCK": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "data",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "CLOCK_c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "msys_c_counter_binary_0_6",
            "parameters": {
              "Output_Width": {
                "value": "64"
              },
              "SCLR": {
                "value": "true"
              }
            }
          },
          "CLOCK_CDC_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_23",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "msys_axi_gpio_0_6",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "CLOCK_CDC_c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "msys_c_shift_ram_0_24",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000000000000000000000000000000000000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "0000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "2"
              },
              "Width": {
                "value": "64"
              }
            }
          },
          "CLOCK_xlslice_31to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_0_40",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "CLOCK_xlslice_63to32": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "msys_xlslice_1_6",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK",
              "CLOCK_c_counter_binary_0/CLK",
              "CLOCK_CDC_c_shift_ram_0/CLK"
            ]
          },
          "CLOCK_c_shift_ram_0_Q": {
            "ports": [
              "CLOCK_CDC_c_shift_ram_0/Q",
              "CLOCK_c_counter_binary_0/SCLR"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "CLOCK_CDC_c_shift_ram_0/D"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "CLOCK_CDC_c_shift_ram_1/CLK"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "CLOCK_c_counter_binary_0_Q": {
            "ports": [
              "CLOCK_c_counter_binary_0/Q",
              "CLOCK_CDC_c_shift_ram_1/D"
            ]
          },
          "CLOCK_CDC_c_shift_ram_1_Q": {
            "ports": [
              "CLOCK_CDC_c_shift_ram_1/Q",
              "CLOCK_xlslice_31to0/Din",
              "CLOCK_xlslice_63to32/Din"
            ]
          },
          "CLOCK_xlslice_63to32_Dout": {
            "ports": [
              "CLOCK_xlslice_63to32/Dout",
              "axi_gpio_0/gpio_io_i"
            ]
          },
          "CLOCK_xlslice_31to0_Dout": {
            "ports": [
              "CLOCK_xlslice_31to0/Dout",
              "axi_gpio_0/gpio2_io_i"
            ]
          }
        }
      },
      "vio_xlslice_40": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_43",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      },
      "vio_xlslice_41": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_44",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      },
      "vio_xlconcat_40": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_0_20",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          }
        }
      },
      "vio_xlconcat_41": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_0_21",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          }
        }
      },
      "vio_xlslice_rx09_re_12to0_in44": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_47",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      },
      "vio_xlslice_rx09_im_25to13_in45": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_48",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DIN_WIDTH": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      },
      "vio_xlslice_rx24_re_12to0_in46": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_49",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      },
      "vio_xlslice_rx24_im_25to13_in47": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_50",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DIN_WIDTH": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "ETH0/S_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "ETH0_ETH0_MDIO_MDC": {
        "interface_ports": [
          "ETH0_MDIO_MDC",
          "ETH0/ETH0_MDIO_MDC"
        ]
      },
      "CLK2_125MHz_mgt_diff_0": {
        "interface_ports": [
          "CLK2_mgt_clk0",
          "mgt_clk0_CLK2_util_ds_buf_1/CLK_IN_D"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "mdm_USER2_0_BOOT_LMB_0": {
        "interface_ports": [
          "mdm_USER2_0/LMB_0",
          "BOOT_PLL/mdm_USER2_0_BOOT_LMB_0_in"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "qspi_flash",
          "CFG/qspi_flash"
        ]
      },
      "mdm_USER2_0_BOOT_M_AXI": {
        "interface_ports": [
          "mdm_USER2_0/M_AXI",
          "BOOT_PLL/mdm_USER2_0_BOOT_M_AXI_in"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "UART0/S_AXI1"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "axi_BOARD_iic_0/S_AXI",
          "microblaze_0_axi_periph/M07_AXI"
        ]
      },
      "BOOT_PLL_IIC": {
        "interface_ports": [
          "BOOT_PLL/IIC",
          "CFG/EMIO_I2C"
        ]
      },
      "mdm_USER2_0_microblaze_LMB_1": {
        "interface_ports": [
          "mdm_USER2_0/LMB_1",
          "microblaze_0_local_memory/mdm_USER2_0_microblaze_LMB_1_in"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "INT_ctrl/s_axi"
        ]
      },
      "INT_ctrl_interrupt": {
        "interface_ports": [
          "microblaze_0/INTERRUPT",
          "INT_ctrl/interrupt"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "axi_timer_0/S_AXI",
          "microblaze_0_axi_periph/M01_AXI"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "BOARD_IIC",
          "axi_BOARD_iic_0/IIC"
        ]
      },
      "microblaze_0_axi_periph_M19_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M19_AXI",
          "TRX/S_AXI"
        ]
      },
      "TRX_TRX_spi": {
        "interface_ports": [
          "TRX_spi",
          "TRX/TRX_spi"
        ]
      },
      "microblaze_0_axi_periph_M17_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M17_AXI",
          "CLOCK/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M09_AXI",
          "ROTENC_decoder/S_AXI"
        ]
      },
      "S_AXI_dds_0": {
        "interface_ports": [
          "microblaze_0_axi_periph/M13_AXI",
          "TRX/S_AXI_dds"
        ]
      },
      "TRX_rx_clk_64MHz_1": {
        "interface_ports": [
          "TRX_rx_clk_64MHz",
          "TRX/TRX_rx_clk_64MHz"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "SCOPE/S_AXI1"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "microblaze_0/M_AXI_DC"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "ETH0_RMII_PHY_M_0": {
        "interface_ports": [
          "RMII_PHY_M_0",
          "ETH0/RMII_PHY_M_0"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "axi_interconnect_0/S01_AXI",
          "microblaze_0/M_AXI_IC"
        ]
      },
      "microblaze_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M15_AXI",
          "SCOPE/S_AXI"
        ]
      },
      "TRX_TRX_tx_clk": {
        "interface_ports": [
          "TRX_tx_clk",
          "TRX/TRX_tx_clk"
        ]
      },
      "microblaze_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "EUI48/S_AXI",
          "microblaze_0_axi_periph/M10_AXI"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M08_AXI",
          "PWM_lights/S_AXI"
        ]
      },
      "UART0_UART0": {
        "interface_ports": [
          "UART0",
          "UART0/UART0"
        ]
      },
      "microblaze_0_axi_periph_M18_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M18_AXI",
          "BOOT_PLL/S02_AXI"
        ]
      },
      "CLK0_NA_diff_0": {
        "interface_ports": [
          "CLK0",
          "CLK0_util_ds_buf_0/CLK_IN_D"
        ]
      },
      "S_AXI_gpio_0": {
        "interface_ports": [
          "microblaze_0_axi_periph/M12_AXI",
          "TRX/S_AXI_gpio"
        ]
      },
      "S_AXI_spi_0": {
        "interface_ports": [
          "microblaze_0_axi_periph/M11_AXI",
          "TRX/S_AXI_spi"
        ]
      },
      "microblaze_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M14_AXI",
          "CLK1B_CW_0/S_AXI"
        ]
      },
      "CLK3_50MHz_mig_diff_0": {
        "interface_ports": [
          "CLK3_sys_diff",
          "mig_7series_0/SYS_CLK"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "UART0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M16_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M16_AXI",
          "CLK1B_CW_0/s_axi_lite"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_SDRAM",
          "mig_7series_0/DDR3"
        ]
      },
      "mdm_USER2_0_MBDEBUG_0": {
        "interface_ports": [
          "mdm_USER2_0/MBDEBUG_0",
          "BOOT_PLL/BOOT_microblaze_0_Debug_in"
        ]
      },
      "mdm_USER2_0_MBDEBUG_1": {
        "interface_ports": [
          "mdm_USER2_0/MBDEBUG_1",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "CFG/AXI_LITE",
          "microblaze_0_axi_periph/M03_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "rst_mig_7series_0_100M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "SC0712_0_reset_out": {
        "ports": [
          "CFG/reset_out",
          "mig_7series_0/sys_rst",
          "vio_0/probe_in5"
        ]
      },
      "lt_F1_mgt_ref": {
        "ports": [
          "labtools_fmeter_0/F1",
          "vio_0/probe_in1"
        ]
      },
      "lt_F0_MIG_50mhz": {
        "ports": [
          "labtools_fmeter_0/F0",
          "vio_0/probe_in0"
        ]
      },
      "labtools_fmeter_0_update": {
        "ports": [
          "labtools_fmeter_0/update",
          "vio_0/probe_in4"
        ]
      },
      "lt_F3_CLK0": {
        "ports": [
          "labtools_fmeter_0/F3",
          "vio_0/probe_in3"
        ]
      },
      "lt_F2_CLK1B": {
        "ports": [
          "labtools_fmeter_0/F2",
          "vio_0/probe_in2"
        ]
      },
      "microblaze_0_Clk_100MHz": {
        "ports": [
          "mig_7series_0/ui_clk",
          "labtools_fmeter_0/refclk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_mig_7series_0_100M/slowest_sync_clk",
          "microblaze_0_Clk_100MHz_o",
          "UART0/s_axi_aclk",
          "PWM_lights/s_axi_aclk",
          "ROTENC_decoder/CLK",
          "TRX/s_axi_aclk",
          "INT_ctrl/processor_clk",
          "axi_BOARD_iic_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_timer_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "microblaze_0_axi_periph/M07_ACLK",
          "microblaze_0_axi_periph/M08_ACLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "microblaze_0_axi_periph/M10_ACLK",
          "microblaze_0_axi_periph/M11_ACLK",
          "microblaze_0_axi_periph/M12_ACLK",
          "microblaze_0_axi_periph/M13_ACLK",
          "ETH0/s_axi_aclk_in",
          "microblaze_0_axi_periph/M05_ACLK",
          "EUI48/microblaze_0_Clk_100MHz_o",
          "microblaze_0_axi_periph/M14_ACLK",
          "CLK1B_CW_0/s_axi_aclk",
          "microblaze_0_axi_periph/M15_ACLK",
          "SCOPE/s_axi_aclk",
          "microblaze_0_axi_periph/M16_ACLK",
          "microblaze_0_axi_periph/M17_ACLK",
          "CLOCK/s_axi_aclk",
          "microblaze_0_axi_periph/M19_ACLK"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_100M/dcm_locked",
          "rst_mig_7series_0_50M/dcm_locked",
          "TRX/dcm_locked"
        ]
      },
      "mig_7series_0_ui_addn_clk_0_200MHz": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "mig_7series_0/clk_ref_i",
          "TRX/ref_clock"
        ]
      },
      "mig_7series_0_ui_addn_clk_2_50MHz": {
        "ports": [
          "mig_7series_0/ui_addn_clk_2",
          "rst_mig_7series_0_50M/slowest_sync_clk",
          "lt_fmeter_xlconcat_0/In0",
          "microblaze_0_axi_periph/M03_ACLK",
          "CFG/s_axi_aclk"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_100M/ext_reset_in",
          "rst_mig_7series_0_50M/ext_reset_in",
          "UART0/ext_reset_in",
          "TRX/ext_reset_in",
          "ETH0/ext_reset_in",
          "BOARD_clk_wiz_0/reset"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "BOOT_PLL/reset_in",
          "CLOCK/reset"
        ]
      },
      "rst_mig_7series_0_100M_bus_struct_reset": {
        "ports": [
          "rst_mig_7series_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_mig_7series_0_100M_mb_reset": {
        "ports": [
          "rst_mig_7series_0_100M/mb_reset",
          "INT_ctrl/processor_rst",
          "microblaze_0/Reset"
        ]
      },
      "rst_mig_7series_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_100M/peripheral_aresetn",
          "rst_100M_peripheral_aresetn",
          "UART0/s_axi_aresetn",
          "PWM_lights/s_axi_aresetn",
          "ROTENC_decoder/s_axi_aresetn",
          "TRX/s_axi_aresetn",
          "INT_ctrl/s_axi_aresetn",
          "axi_BOARD_iic_0/s_axi_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_timer_0/s_axi_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "microblaze_0_axi_periph/M07_ARESETN",
          "microblaze_0_axi_periph/M08_ARESETN",
          "microblaze_0_axi_periph/M09_ARESETN",
          "microblaze_0_axi_periph/M10_ARESETN",
          "microblaze_0_axi_periph/M11_ARESETN",
          "microblaze_0_axi_periph/M12_ARESETN",
          "microblaze_0_axi_periph/M13_ARESETN",
          "ETH0/s_axi_aresetn_in",
          "microblaze_0_axi_periph/M05_ARESETN",
          "EUI48/s_axi_aresetn",
          "microblaze_0_axi_periph/M14_ARESETN",
          "CLK1B_CW_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M15_ARESETN",
          "SCOPE/s_axi_aresetn",
          "microblaze_0_axi_periph/M16_ARESETN",
          "microblaze_0_axi_periph/M17_ARESETN",
          "CLOCK/s_axi_aresetn",
          "microblaze_0_axi_periph/M19_ARESETN"
        ]
      },
      "rst_mig_7series_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_50M/peripheral_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN",
          "CFG/s_axi_aresetn"
        ]
      },
      "CLK2_125MHz_mgt_g_0": {
        "ports": [
          "mgt_clk0_CLK2_util_ds_buf_1/IBUF_OUT",
          "lt_fmeter_xlconcat_0/In1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "lt_fmeter_xlconcat_0/dout",
          "labtools_fmeter_0/fin"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "DDR3_init_calib_complete"
        ]
      },
      "UART0_clk_wiz_0_clk_out1": {
        "ports": [
          "BOARD_clk_wiz_0/clk_out1",
          "UART0_clk",
          "UART0/slowest_sync_clk"
        ]
      },
      "rst_mig_7series_0_100M_peripheral_reset": {
        "ports": [
          "rst_mig_7series_0_100M/peripheral_reset",
          "ROTENC_decoder/SINIT",
          "TRX/reset_CD100_i"
        ]
      },
      "lt_F4_TRX_LVDS_divclk": {
        "ports": [
          "labtools_fmeter_0/F4",
          "vio_0/probe_in8"
        ]
      },
      "FPGA_IO_1": {
        "ports": [
          "FPGA_IO",
          "vio_0/probe_in9"
        ]
      },
      "ULI_SYSTEM_XIO_1": {
        "ports": [
          "ULI_SYSTEM_XIO",
          "vio_0/probe_in10"
        ]
      },
      "TRX_rx_clkdiv_16MHz": {
        "ports": [
          "TRX/TRX_rx_clkdiv_16MHz_o",
          "lt_fmeter_xlconcat_0/In4",
          "USER_dbg/In0"
        ]
      },
      "TRX_rx09_32bits_CD100": {
        "ports": [
          "TRX/rx09_32bits_CD100_o",
          "vio_0/probe_in12"
        ]
      },
      "TRX_rx24_32bits_CD100": {
        "ports": [
          "TRX/rx24_32bits_CD100_o",
          "vio_0/probe_in13"
        ]
      },
      "mig_7series_0_ui_addn_clk_1_100MHz": {
        "ports": [
          "mig_7series_0/ui_addn_clk_1",
          "BOARD_clk_wiz_0/clk_in1"
        ]
      },
      "UART0_UART0EXT_CTSn": {
        "ports": [
          "UART0/UART0EXT_CTSn",
          "UART0EXT_CTSn"
        ]
      },
      "UART0_UART0EXT_DSRn": {
        "ports": [
          "UART0/UART0EXT_DSRn",
          "UART0EXT_DSRn"
        ]
      },
      "UART0_UART0EXT_DCDn": {
        "ports": [
          "UART0/UART0EXT_DCDn",
          "UART0EXT_DCDn"
        ]
      },
      "UART0_UART0EXT_RIn": {
        "ports": [
          "UART0/UART0EXT_RIn",
          "UART0EXT_RIn"
        ]
      },
      "UART0EXT_RTSn_1": {
        "ports": [
          "UART0EXT_RTSn",
          "UART0/UART0EXT_RTSn"
        ]
      },
      "UART0EXT_DTRn_1": {
        "ports": [
          "UART0EXT_DTRn",
          "UART0/UART0EXT_DTRn"
        ]
      },
      "UART0_UART0_rst_n": {
        "ports": [
          "UART0/UART0_rst_n",
          "UART0_rst_n"
        ]
      },
      "PWM_lights_LCD_rstn": {
        "ports": [
          "PWM_lights/LCD_rstn",
          "LCD_rstn"
        ]
      },
      "PWM_lights_LED_RGB_blue": {
        "ports": [
          "PWM_lights/LED_RGB_blue",
          "LED_RGB_blue"
        ]
      },
      "PWM_lights_LED_RGB_green": {
        "ports": [
          "PWM_lights/LED_RGB_green",
          "LED_RGB_green"
        ]
      },
      "PWM_lights_LCD_BL": {
        "ports": [
          "PWM_lights/LCD_BL",
          "LCD_BL"
        ]
      },
      "PWM_lights_LED_RGB_red": {
        "ports": [
          "PWM_lights/LED_RGB_red",
          "LED_RGB_red"
        ]
      },
      "rotenc_dec_cnt_up_dwn_1": {
        "ports": [
          "rotenc_dec_cnt_up_dwn",
          "ROTENC_decoder/rotenc_dec_cnt_up_dwn"
        ]
      },
      "rotenc_dec_cnt_en_1": {
        "ports": [
          "rotenc_dec_cnt_en",
          "ROTENC_decoder/rotenc_dec_cnt_en"
        ]
      },
      "BOARD_ROTENC_PUSH_1": {
        "ports": [
          "BOARD_ROTENC_PUSH",
          "ROTENC_decoder/BOARD_ROTENC_PUSH",
          "vio_0/probe_in25"
        ]
      },
      "TRX_TRX_resetn": {
        "ports": [
          "TRX/TRX_resetn",
          "TRX_resetn"
        ]
      },
      "TRX_TRX_rfx_mode": {
        "ports": [
          "TRX/TRX_rfx_mode",
          "TRX_rfx_mode"
        ]
      },
      "TRX_clk_26MHz_1": {
        "ports": [
          "TRX_clk_26MHz",
          "TRX/TRX_clk_26MHz"
        ]
      },
      "TRX_TRX_PLL_clk_25MHz_P": {
        "ports": [
          "TRX/TRX_PLL_clk_25MHz_P",
          "TRX_PLL_clk_25MHz_P"
        ]
      },
      "TRX_TRX_PLL_clk_25MHz_N": {
        "ports": [
          "TRX/TRX_PLL_clk_25MHz_N",
          "TRX_PLL_clk_25MHz_N"
        ]
      },
      "TRX_rx_data_p_1": {
        "ports": [
          "TRX_rx_data_p",
          "TRX/TRX_rx_data_p"
        ]
      },
      "TRX_rx_data_n_1": {
        "ports": [
          "TRX_rx_data_n",
          "TRX/TRX_rx_data_n"
        ]
      },
      "TRX_TRX_tx_data_p": {
        "ports": [
          "TRX/TRX_tx_data_p",
          "TRX_tx_data_p"
        ]
      },
      "TRX_TRX_tx_data_n": {
        "ports": [
          "TRX/TRX_tx_data_n",
          "TRX_tx_data_n"
        ]
      },
      "TRX_rd_data_count_CD100": {
        "ports": [
          "TRX/rd_data_count_CD100_o",
          "vio_0/probe_in11"
        ]
      },
      "ETH0_DA_G": {
        "ports": [
          "ETH0/ETH0_DA_G_out",
          "ETH0_DA_G"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "CFG/ip2intc_irpt",
          "INT_ctrl/In2"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "INT_ctrl/In0"
        ]
      },
      "TRX_int_1": {
        "ports": [
          "TRX_int",
          "INT_ctrl/In3"
        ]
      },
      "PLL_int_1": {
        "ports": [
          "PLL_int",
          "INT_ctrl/PLL_int"
        ]
      },
      "UART0_ip2intc_irpt": {
        "ports": [
          "UART0/ip2intc_irpt",
          "INT_ctrl/In5"
        ]
      },
      "axi_BOARD_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_BOARD_iic_0/iic2intc_irpt",
          "INT_ctrl/In6"
        ]
      },
      "ROTENC_decoder_ip2intc_irpt": {
        "ports": [
          "ROTENC_decoder/ip2intc_irpt",
          "INT_ctrl/In8"
        ]
      },
      "UART0_interrupt": {
        "ports": [
          "UART0/interrupt",
          "INT_ctrl/In1"
        ]
      },
      "TRX_ip2intc_irpt": {
        "ports": [
          "TRX/ip2intc_irpt",
          "INT_ctrl/In10"
        ]
      },
      "ETH0_ip2intc_irpt": {
        "ports": [
          "ETH0/ip2intc_irpt_out",
          "INT_ctrl/In4"
        ]
      },
      "PWM_lights_ip2intc_irpt": {
        "ports": [
          "PWM_lights/ip2intc_irpt",
          "INT_ctrl/In7"
        ]
      },
      "CLK1B_50MHz_phy_clk_0": {
        "ports": [
          "CLK1B_clk",
          "CLK1B_CW_0/CLK1B_clk"
        ]
      },
      "ETH0_LINK_LED_g_0": {
        "ports": [
          "ETH0_LINK_LED_g",
          "ETH0/ETH0_LINK_LED_in"
        ]
      },
      "TRX_rx09_fifo_o_1": {
        "ports": [
          "TRX/TRX_rx09_fifo_o",
          "TRX_rx09_fifo_o"
        ]
      },
      "TRX_rx24_fifo_o_1": {
        "ports": [
          "TRX/TRX_rx24_fifo_o",
          "TRX_rx24_fifo_o"
        ]
      },
      "TRX_rx09_fifo_valid_o_1": {
        "ports": [
          "TRX/TRX_rx09_fifo_valid_o",
          "TRX_rx09_fifo_valid_o"
        ]
      },
      "TRX_rx24_fifo_valid_o_1": {
        "ports": [
          "TRX/TRX_rx24_fifo_valid_o",
          "TRX_rx24_fifo_valid_o"
        ]
      },
      "fft09_data_tlast_in_0": {
        "ports": [
          "fft09_data_tlast_in",
          "TRX/fft09_data_tlast_in"
        ]
      },
      "fft09_data_tready_out_0": {
        "ports": [
          "TRX/fft09_data_tready_out",
          "fft09_data_tready_out"
        ]
      },
      "fft09_data_tvalid_in_0": {
        "ports": [
          "fft09_data_tvalid_in",
          "TRX/fft09_data_tvalid_in"
        ]
      },
      "fft09_config_tdata_in_0": {
        "ports": [
          "fft09_config_tdata_in",
          "TRX/fft09_config_tdata_in"
        ]
      },
      "fft09_config_tvalid_in_0": {
        "ports": [
          "fft09_config_tvalid_in",
          "TRX/fft09_config_tvalid_in"
        ]
      },
      "fft09_aresetn_in_0": {
        "ports": [
          "fft09_aresetn_in",
          "TRX/fft09_aresetn_in"
        ]
      },
      "xfft_rx09_dly3449_event_frame_started_out_0": {
        "ports": [
          "TRX/xfft_rx09_dly3449_event_frame_started_out",
          "vio_0/probe_in14"
        ]
      },
      "xfft_rx09_dly3449_event_tlast_unexpected_out_0": {
        "ports": [
          "TRX/xfft_rx09_dly3449_event_tlast_unexpected_out",
          "vio_0/probe_in15"
        ]
      },
      "xfft_rx09_dly3449_event_tlast_missing_out_0": {
        "ports": [
          "TRX/xfft_rx09_dly3449_event_tlast_missing_out",
          "vio_0/probe_in16"
        ]
      },
      "xfft_rx09_dly3449_event_data_in_channel_halt_out_0": {
        "ports": [
          "TRX/xfft_rx09_dly3449_event_data_in_channel_halt_out",
          "vio_0/probe_in17"
        ]
      },
      "premem_rx09_addra_in_0": {
        "ports": [
          "premem_rx09_addra_in",
          "TRX/premem_rx09_addra_in"
        ]
      },
      "premem_rx09_dina_in_0": {
        "ports": [
          "premem_rx09_dina_in",
          "TRX/premem_rx09_dina_in",
          "vio_xlslice_rx09_re_12to0_in44/Din",
          "vio_xlslice_rx09_im_25to13_in45/Din"
        ]
      },
      "premem_rx24_dina_in_0": {
        "ports": [
          "premem_rx24_dina_in",
          "TRX/premem_rx24_dina_in",
          "vio_xlslice_rx24_im_25to13_in47/Din",
          "vio_xlslice_rx24_re_12to0_in46/Din"
        ]
      },
      "premem_rx09_wea_in_0": {
        "ports": [
          "premem_rx09_wea_in",
          "TRX/premem_rx09_wea_in"
        ]
      },
      "premem_rx09_addrb_in_0": {
        "ports": [
          "premem_rx09_addrb_in",
          "TRX/premem_rx09_addrb_in"
        ]
      },
      "postmem_rx09_doutb_out_0": {
        "ports": [
          "TRX/postmem_rx09_doutb_out",
          "vio_0/probe_in22"
        ]
      },
      "postmem_rx24_doutb_out_0": {
        "ports": [
          "TRX/postmem_rx24_doutb_out",
          "vio_0/probe_in23"
        ]
      },
      "premem_rx24_addra_in_0": {
        "ports": [
          "premem_rx24_addra_in",
          "TRX/premem_rx24_addra_in"
        ]
      },
      "premem_rx24_wea_in_0": {
        "ports": [
          "premem_rx24_wea_in",
          "TRX/premem_rx24_wea_in"
        ]
      },
      "RF09_quarterfrm_0": {
        "ports": [
          "RF09_quarterfrm",
          "TRX/RF09_quarterfrm"
        ]
      },
      "RF24_quarterfrm_0": {
        "ports": [
          "RF24_quarterfrm",
          "TRX/RF24_quarterfrm"
        ]
      },
      "postmem_rx_addrb_in_0": {
        "ports": [
          "vio_0/probe_out0",
          "TRX/postmem_rx_addrb_in"
        ]
      },
      "fft24_data_tready_out_0": {
        "ports": [
          "TRX/fft24_data_tready_out",
          "fft24_data_tready_out"
        ]
      },
      "xfft_rx24_dly3449_event_frame_started_out_0": {
        "ports": [
          "TRX/xfft_rx24_dly3449_event_frame_started_out",
          "vio_0/probe_in18"
        ]
      },
      "xfft_rx24_dly3198_event_tlast_unexpected_out_0": {
        "ports": [
          "TRX/xfft_rx24_dly3198_event_tlast_unexpected_out",
          "vio_0/probe_in19"
        ]
      },
      "xfft_rx24_dly3198_event_tlast_missing_out_0": {
        "ports": [
          "TRX/xfft_rx24_dly3198_event_tlast_missing_out",
          "vio_0/probe_in20"
        ]
      },
      "xfft_rx24_dly3198_event_data_in_channel_halt_out_0": {
        "ports": [
          "TRX/xfft_rx24_dly3198_event_data_in_channel_halt_out",
          "vio_0/probe_in21"
        ]
      },
      "fft24_data_tlast_in_0": {
        "ports": [
          "fft24_data_tlast_in",
          "TRX/fft24_data_tlast_in"
        ]
      },
      "fft24_data_tvalid_in_0": {
        "ports": [
          "fft24_data_tvalid_in",
          "TRX/fft24_data_tvalid_in"
        ]
      },
      "fft24_config_tdata_in_0": {
        "ports": [
          "fft24_config_tdata_in",
          "TRX/fft24_config_tdata_in"
        ]
      },
      "fft24_config_tvalid_in_0": {
        "ports": [
          "fft24_config_tvalid_in",
          "TRX/fft24_config_tvalid_in"
        ]
      },
      "premem_rx24_addrb_in_0": {
        "ports": [
          "premem_rx24_addrb_in",
          "TRX/premem_rx24_addrb_in"
        ]
      },
      "fft24_aresetn_in_0": {
        "ports": [
          "fft24_aresetn_in",
          "TRX/fft24_aresetn_in"
        ]
      },
      "PTT_xlconstant_1_len10_dout": {
        "ports": [
          "PTT_xlconstant_1_len1/dout",
          "TRX/TRX_tx_PTT_in"
        ]
      },
      "ROTENC_decoder_Q": {
        "ports": [
          "ROTENC_decoder/Q",
          "vio_0/probe_in24"
        ]
      },
      "CLK0_NA_0": {
        "ports": [
          "CLK0_util_ds_buf_0/IBUF_OUT",
          "CLK0_util_ds_buf_1/BUFG_I"
        ]
      },
      "CLK0_NA_g_0": {
        "ports": [
          "CLK0_util_ds_buf_1/BUFG_O",
          "lt_fmeter_xlconcat_0/In3",
          "CLOCK/CLK"
        ]
      },
      "labtools_fmeter_0_F5": {
        "ports": [
          "labtools_fmeter_0/F5",
          "vio_0/probe_in26"
        ]
      },
      "labtools_fmeter_0_F6": {
        "ports": [
          "labtools_fmeter_0/F6",
          "vio_0/probe_in27"
        ]
      },
      "ETH0_s_mii_tx_clk": {
        "ports": [
          "ETH0/s_mii_tx_clk_out",
          "lt_fmeter_xlconcat_0/In5",
          "SCOPE/ETH0_s_mii_tx_clk"
        ]
      },
      "ETH0_s_mii_rx_clk": {
        "ports": [
          "ETH0/s_mii_rx_clk_out",
          "lt_fmeter_xlconcat_0/In6",
          "SCOPE/ETH0_s_mii_rx_clk"
        ]
      },
      "ETH0_DA_Y": {
        "ports": [
          "ETH0/ETH0_DA_Y_out",
          "ETH0_DA_Y"
        ]
      },
      "ETH0_LEDstatus_0": {
        "ports": [
          "ETH0/ETH0_status_out",
          "vio_0/probe_in31"
        ]
      },
      "ETH0_m_mii_txd_0": {
        "ports": [
          "ETH0/m_mii_txd_out",
          "vio_0/probe_in28"
        ]
      },
      "ETH0_s_mii_rxd_0": {
        "ports": [
          "ETH0/s_mii_rxd_out",
          "vio_0/probe_in29"
        ]
      },
      "EUI48_EUI48_FSM_start": {
        "ports": [
          "EUI48/EUI48_FSM_start",
          "EUI48_FSM_start",
          "vio_0/probe_in32"
        ]
      },
      "EUI48_FSM_run_1": {
        "ports": [
          "EUI48_FSM_run",
          "EUI48/EUI48_FSM_run",
          "vio_0/probe_in33"
        ]
      },
      "EUI48_data_1": {
        "ports": [
          "EUI48_data",
          "EUI48/EUI48_data",
          "vio_0/probe_in34"
        ]
      },
      "EUI48_state_1": {
        "ports": [
          "EUI48_state",
          "vio_0/probe_in35"
        ]
      },
      "EUI48_abort_1": {
        "ports": [
          "EUI48_abort",
          "vio_0/probe_in36"
        ]
      },
      "mdm_USER2_0_Debug_SYS_Rst_0": {
        "ports": [
          "mdm_USER2_0/Debug_SYS_Rst",
          "ETH0/mb_debug_sys_rst_in",
          "BOOT_PLL/mb_debug_sys_rst_in"
        ]
      },
      "CLK1B_clk_wiz_0_clk_out2_fmeter": {
        "ports": [
          "CLK1B_CW_0/clk_out2_fMeter",
          "lt_fmeter_xlconcat_0/In2"
        ]
      },
      "dcm_locked_1": {
        "ports": [
          "CLK1B_CW_0/locked",
          "ETH0/dcm_locked_in"
        ]
      },
      "ETH0_MIIstatus_0": {
        "ports": [
          "ETH0/ETH0_MIIstatus_out",
          "vio_0/probe_in30"
        ]
      },
      "ETH0_s_mii_col": {
        "ports": [
          "ETH0/s_mii_col_out",
          "SCOPE/ETH0_s_mii_col"
        ]
      },
      "ETH0_s_mii_crs": {
        "ports": [
          "ETH0/s_mii_crs_out",
          "SCOPE/ETH0_s_mii_crs"
        ]
      },
      "ETH0_s_mii_rx_dv": {
        "ports": [
          "ETH0/s_mii_rx_dv_out",
          "SCOPE/ETH0_s_mii_rx_dv"
        ]
      },
      "ETH0_s_mii_rxd_1": {
        "ports": [
          "ETH0/s_mii_rxd1_out",
          "SCOPE/ETH0_s_mii_rxd"
        ]
      },
      "ETH0_s_mii_rx_er": {
        "ports": [
          "ETH0/s_mii_rx_er_out",
          "SCOPE/ETH0_s_mii_rx_er"
        ]
      },
      "ETH0_m_mii_tx_en": {
        "ports": [
          "ETH0/m_mii_tx_en_out",
          "SCOPE/ETH0_m_mii_tx_en"
        ]
      },
      "ETH0_m_mii_txd_1": {
        "ports": [
          "ETH0/m_mii_txd1_out",
          "SCOPE/ETH0_m_mii_txd"
        ]
      },
      "ETH0_m_mii_tx_er": {
        "ports": [
          "ETH0/m_mii_tx_er_out",
          "SCOPE/ETH0_m_mii_tx_er"
        ]
      },
      "SCOPE_FSM_Timebase_SCLR_1": {
        "ports": [
          "SCOPE_FSM_Timebase_SCLR",
          "SCOPE/SCOPE_FSM_Timebase_SCLR"
        ]
      },
      "SCOPE_FSM_Timebase_CE_1": {
        "ports": [
          "SCOPE_FSM_Timebase_CE",
          "SCOPE/SCOPE_FSM_Timebase_CE"
        ]
      },
      "SCOPE_FSM_FIFO_Rst_1": {
        "ports": [
          "SCOPE_FSM_FIFO_Rst",
          "SCOPE/SCOPE_FSM_FIFO_Rst"
        ]
      },
      "SCOPE_FSM_FIFO_RdEn_1": {
        "ports": [
          "SCOPE_FSM_FIFO_RdEn",
          "SCOPE/SCOPE_FSM_FIFO_RdEn"
        ]
      },
      "SCOPE_SCOPE_FSM_FIFO_WrFull": {
        "ports": [
          "SCOPE/SCOPE_FSM_FIFO_WrFull",
          "SCOPE_FSM_FIFO_WrFull"
        ]
      },
      "SCOPE_SCOPE_FSM_FIFO_RdValid": {
        "ports": [
          "SCOPE/SCOPE_FSM_FIFO_RdValid",
          "SCOPE_FSM_FIFO_RdValid"
        ]
      },
      "SCOPE_SCOPE_FSM_FIFO_RdEmpty": {
        "ports": [
          "SCOPE/SCOPE_FSM_FIFO_RdEmpty",
          "SCOPE_FSM_FIFO_RdEmpty"
        ]
      },
      "SCOPE_SCOPE_FSM_TrigSrc": {
        "ports": [
          "SCOPE/SCOPE_FSM_TrigSrc",
          "SCOPE_FSM_TrigSrc"
        ]
      },
      "SCOPE_FSM_FIFO_WrEn_0": {
        "ports": [
          "SCOPE_FSM_FIFO_WrEn",
          "SCOPE/SCOPE_FSM_FIFO_WrEn"
        ]
      },
      "USER_dbg_USER_dbg_out": {
        "ports": [
          "USER_dbg/USER_dbg_out",
          "USER_dbg_out"
        ]
      },
      "CLK1B_CW_0_clk_out1_RMII": {
        "ports": [
          "CLK1B_CW_0/clk_out1_RMII",
          "ETH0/CLK1B_50MHz_phy_clk_in"
        ]
      },
      "CLK1B_CW_0_clk_out3_Scope": {
        "ports": [
          "CLK1B_CW_0/clk_out3_Scope",
          "SCOPE/CLK1B_CW_0_clk_out3_Scope_RefClk"
        ]
      },
      "CLK1B_CW_0_psdone": {
        "ports": [
          "CLK1B_CW_0/psdone",
          "vio_0/probe_in37"
        ]
      },
      "SCOPE_SCOPE_FSM_FIFO_wr_rst_busy": {
        "ports": [
          "SCOPE/SCOPE_FSM_FIFO_wr_rst_busy",
          "SCOPE_FSM_FIFO_wr_rst_busy"
        ]
      },
      "SCOPE_SCOPE_FSM_FIFO_rd_rst_busy": {
        "ports": [
          "SCOPE/SCOPE_FSM_FIFO_rd_rst_busy",
          "SCOPE_FSM_FIFO_rd_rst_busy"
        ]
      },
      "SCOPE_SCOPE_FSM_GPIO0_Out": {
        "ports": [
          "SCOPE/SCOPE_FSM_GPIO0_Out",
          "SCOPE_FSM_GPIO0_Out"
        ]
      },
      "SCOPE_FSM_GPIO1_In_1": {
        "ports": [
          "SCOPE_FSM_GPIO1_In",
          "SCOPE/SCOPE_FSM_GPIO1_In"
        ]
      },
      "ETH0_phy_rst_n": {
        "ports": [
          "ETH0/phy_rst_n_out",
          "phy_rst_n"
        ]
      },
      "BOOT_PLL_peripheral_aresetn": {
        "ports": [
          "BOOT_PLL/peripheral_aresetn",
          "mdm_USER2_0/M_AXI_ARESETN",
          "microblaze_0_axi_periph/M18_ARESETN"
        ]
      },
      "cfgmclk_pll_50MHz": {
        "ports": [
          "CFG/cfgmclk_pll_50MHz_out",
          "vio_0/clk",
          "ETH0/cfgmclk_pll_50MHz_in",
          "BOOT_PLL/cfgmclk_pll_50MHz_in",
          "mdm_USER2_0/M_AXI_ACLK",
          "microblaze_0_axi_periph/M18_ACLK"
        ]
      },
      "gpio2_io_i_1": {
        "ports": [
          "CFG/GPIO1_I",
          "BOOT_PLL/gpio2_io_i"
        ]
      },
      "BOOT_PLL_gpio_io_o": {
        "ports": [
          "BOOT_PLL/gpio_io_o",
          "CFG/GPIO1_O"
        ]
      },
      "CFG_mon_GPIO1_O": {
        "ports": [
          "CFG/mon_GPIO1_O",
          "vio_0/probe_in6"
        ]
      },
      "CFG_mon_GPIO1_I": {
        "ports": [
          "CFG/mon_GPIO1_I",
          "vio_0/probe_in7"
        ]
      },
      "Net": {
        "ports": [
          "PLL_I2C_ext_sda",
          "CFG/PLL_I2C_ext_sda"
        ]
      },
      "CFG_PLL_I2C_ext_scl_o": {
        "ports": [
          "CFG/PLL_I2C_ext_scl_o",
          "PLL_I2C_ext_scl_o"
        ]
      },
      "CFG_eos": {
        "ports": [
          "CFG/eos",
          "BOOT_PLL/CFG_eos_in"
        ]
      },
      "BOOT_PLL_interconnect_aresetn": {
        "ports": [
          "BOOT_PLL/interconnect_aresetn",
          "mig_7series_0/aresetn"
        ]
      },
      "labtools_fmeter_0_F7": {
        "ports": [
          "labtools_fmeter_0/F7",
          "vio_0/probe_in38"
        ]
      },
      "labtools_fmeter_0_F8": {
        "ports": [
          "labtools_fmeter_0/F8",
          "vio_0/probe_in39"
        ]
      },
      "TRX_clk_trx_26MHz_vio": {
        "ports": [
          "TRX/clk_trx_26MHz_vio",
          "lt_fmeter_xlconcat_0/In7"
        ]
      },
      "TRX_clk_trx_pll_25MHz_vio": {
        "ports": [
          "TRX/clk_trx_pll_25MHz_vio",
          "lt_fmeter_xlconcat_0/In8"
        ]
      },
      "CFG_clkmclk_pll_65MHz_vio": {
        "ports": [
          "CFG/clkmclk_pll_65MHz_vio",
          "lt_fmeter_xlconcat_0/In9"
        ]
      },
      "Status_LVDS_rx09_synced_1": {
        "ports": [
          "LVDS_rx09_synced",
          "TRX/Status_LVDS_rx09_synced",
          "vio_0/probe_in42"
        ]
      },
      "Status_LVDS_rx24_synced_1": {
        "ports": [
          "LVDS_rx24_synced",
          "TRX/Status_LVDS_rx24_synced",
          "vio_0/probe_in43"
        ]
      },
      "vio_xlslice_40_Dout": {
        "ports": [
          "vio_xlslice_40/Dout",
          "vio_0/probe_in40"
        ]
      },
      "vio_xlslice_41_Dout": {
        "ports": [
          "vio_xlslice_41/Dout",
          "vio_0/probe_in41"
        ]
      },
      "vio_xlconcat_41_dout": {
        "ports": [
          "vio_xlconcat_41/dout",
          "vio_xlslice_41/Din"
        ]
      },
      "vio_xlconcat_40_dout": {
        "ports": [
          "vio_xlconcat_40/dout",
          "vio_xlslice_40/Din"
        ]
      },
      "TRX_TRX_tx_re_out": {
        "ports": [
          "TRX/TRX_tx_re_out",
          "vio_xlconcat_40/In1"
        ]
      },
      "TRX_TRX_tx_im_out": {
        "ports": [
          "TRX/TRX_tx_im_out",
          "vio_xlconcat_41/In1"
        ]
      },
      "vio_xlslice_rx09_re_12to0_in44_Dout": {
        "ports": [
          "vio_xlslice_rx09_re_12to0_in44/Dout",
          "vio_0/probe_in44"
        ]
      },
      "vio_xlslice_rx09_im_25to13_in45_Dout": {
        "ports": [
          "vio_xlslice_rx09_im_25to13_in45/Dout",
          "vio_0/probe_in45"
        ]
      },
      "vio_xlslice_rx24_re_12to0_in46_Dout": {
        "ports": [
          "vio_xlslice_rx24_re_12to0_in46/Dout",
          "vio_0/probe_in46"
        ]
      },
      "vio_xlslice_rx24_im_25to13_in47_Dout": {
        "ports": [
          "vio_xlslice_rx24_im_25to13_in47/Dout",
          "vio_0/probe_in47"
        ]
      },
      "RF09_framectr_0": {
        "ports": [
          "RF09_framectr",
          "TRX/RF09_framectr"
        ]
      },
      "RF24_framectr_0": {
        "ports": [
          "RF24_framectr",
          "TRX/RF24_framectr"
        ]
      }
    },
    "addressing": {
      "/mdm_USER2_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_BOOT_PLL_axi_gpio_0_Reg": {
                "address_block": "/BOOT_PLL/BOOT_PLL_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_BOOT_PLL_axi_iic_0_Reg": {
                "address_block": "/BOOT_PLL/BOOT_PLL_axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_0_Mem": {
                "address_block": "/BOOT_PLL/BOOT_PLL_Local_BRAM/dlmb_bram_if_cntlr_0/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "16K"
              }
            }
          },
          "Data_LMB_1": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00010000",
                "range": "16K"
              }
            }
          }
        }
      },
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_BOOT_PLL_axi_gpio_0_Reg": {
                "address_block": "/BOOT_PLL/BOOT_PLL_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_BOOT_PLL_axi_iic_0_Reg": {
                "address_block": "/BOOT_PLL/BOOT_PLL_axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_CLK1B_axi_gpio_0_Reg": {
                "address_block": "/CLK1B_CW_0/CLK1B_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40110000",
                "range": "64K"
              },
              "SEG_CLK1B_clk_wiz_0_Reg": {
                "address_block": "/CLK1B_CW_0/CLK1B_clk_wiz_0/s_axi_lite/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_ETH0_axi_ethernetlite_0_Reg": {
                "address_block": "/ETH0/ETH0_axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_SCOPE_axi_gpio_0_Reg": {
                "address_block": "/SCOPE/SCOPE_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40200000",
                "range": "64K"
              },
              "SEG_SCOPE_axi_gpio_1_Reg": {
                "address_block": "/SCOPE/SCOPE_axi_gpio_1/S_AXI/Reg",
                "offset": "0x40210000",
                "range": "64K"
              },
              "SEG_TRX_axi_quad_spi_0_Reg": {
                "address_block": "/TRX/TRX_config/TRX_axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_TRX_tx_axi_gpio_0_Reg": {
                "address_block": "/TRX/TRX_tx_DDS_unit/TRX_tx_dds_inc_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40160000",
                "range": "64K"
              },
              "SEG_TRX_tx_dds_ampt_axi_gpio_0_Reg": {
                "address_block": "/TRX/TRX_tx_DDS_unit/TRX_tx_dds_ampt_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40170000",
                "range": "64K"
              },
              "SEG_axi_BOARD_iic_0_Reg": {
                "address_block": "/axi_BOARD_iic_0/S_AXI/Reg",
                "offset": "0x40900000",
                "range": "64K"
              },
              "SEG_axi_EUI48_gpio_0_Reg": {
                "address_block": "/EUI48/axi_EUI48_gpio_0/S_AXI/Reg",
                "offset": "0x40120000",
                "range": "64K"
              },
              "SEG_axi_PWM_gpio_0_Reg": {
                "address_block": "/PWM_lights/axi_PWM_gpio_0/S_AXI/Reg",
                "offset": "0x40140000",
                "range": "64K"
              },
              "SEG_axi_ROTENC_gpio_0_Reg": {
                "address_block": "/ROTENC_decoder/axi_ROTENC_gpio_0/S_AXI/Reg",
                "offset": "0x40130000",
                "range": "64K"
              },
              "SEG_axi_TRX_gpio_0_Reg": {
                "address_block": "/TRX/TRX_config/axi_TRX_gpio_0/S_AXI/Reg",
                "offset": "0x40150000",
                "range": "64K"
              },
              "SEG_axi_UART0_gpio_0_Reg": {
                "address_block": "/UART0/axi_UART0_gpio_0/S_AXI/Reg",
                "offset": "0x40300000",
                "range": "64K"
              },
              "SEG_axi_UART0_uartlite_0_Reg": {
                "address_block": "/UART0/axi_UART0_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/CLOCK/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/CFG/CFG_axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00010000",
                "range": "16K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/INT_ctrl/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00010000",
                "range": "16K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/BOOT_PLL/BOOT_PLL_microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_BOOT_PLL_axi_gpio_0_Reg": {
                "address_block": "/BOOT_PLL/BOOT_PLL_axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_BOOT_PLL_axi_iic_0_Reg": {
                "address_block": "/BOOT_PLL/BOOT_PLL_axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_0_Mem": {
                "address_block": "/BOOT_PLL/BOOT_PLL_Local_BRAM/dlmb_bram_if_cntlr_0/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_0_Mem": {
                "address_block": "/BOOT_PLL/BOOT_PLL_Local_BRAM/ilmb_bram_if_cntlr_0/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K"
              }
            }
          }
        }
      }
    }
  }
}