#ifndef __C2K_BASE_ADDR_CMIF_H__
#define __C2K_BASE_ADDR_CMIF_H__

#include "reg_access.h"
#include "dsp_header_define_cmif.h"

#define CMIF_C2K_BASE_ADDR_REG_BASE                                   ((UINT32)C2K_RAKE_CMIF_REG_BASE)
#define CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET                              (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0000)
#define CMIF_C2K_RAKE_FOE_OFFSET                                      (CMIF_C2K_BASE_ADDR_REG_BASE + 0x000C)
#define CMIF_C2K_RAKE_SPEST_OFFSET                                    (CMIF_C2K_BASE_ADDR_REG_BASE + 0x006C)
#define CMIF_C2K_RAKE_OC_OFFSET                                       (CMIF_C2K_BASE_ADDR_REG_BASE + 0x00BC)
#define CMIF_C2K_RAKE_TRACKER_OFFSET                                  (CMIF_C2K_BASE_ADDR_REG_BASE + 0x00F4)
#define CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET                             (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0200)
#define CMIF_C2K_RAKE_LOADER_OFFSET                                   (CMIF_C2K_BASE_ADDR_REG_BASE + 0x02A0)
#define CMIF_RAKE_FMP_OFFSET                                          (CMIF_C2K_BASE_ADDR_REG_BASE + 0x02D8)
#define CMIF_C2K_RAKE_CH_CONFIG_OFFSET                                (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0404)
#define CMIF_RAKE_SRP_1XRTT_OFFSET                                    (CMIF_C2K_BASE_ADDR_REG_BASE + 0x05BC)
#define CMIF_C2K_RAKE_DORMANT_OFFSET                                  (CMIF_C2K_BASE_ADDR_REG_BASE + 0x065C)
#define CMIF_RAKE_RXC_OFFSET                                          (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0698)
#define CMIF_RAKE_DRC_OFFSET                                          (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0700)
#define CMIF_RAKE_MCD_OFFSET                                          (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0898)
#define CMIF_RAKE_PD_OFFSET                                           (CMIF_C2K_BASE_ADDR_REG_BASE + 0x09D4)
#define CMIF_RAKE_SNR_OFFSET                                          (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0A74)
#define CMIF_RAKE_END_OFFSET                                          (CMIF_C2K_BASE_ADDR_REG_BASE + 0x0D50)

#define M_CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_RD()                       REG_READ(CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET)
#define M_CMIF_C2K_RAKE_FOE_OFFSET_RD()                               REG_READ(CMIF_C2K_RAKE_FOE_OFFSET)
#define M_CMIF_C2K_RAKE_SPEST_OFFSET_RD()                             REG_READ(CMIF_C2K_RAKE_SPEST_OFFSET)
#define M_CMIF_C2K_RAKE_OC_OFFSET_RD()                                REG_READ(CMIF_C2K_RAKE_OC_OFFSET)
#define M_CMIF_C2K_RAKE_TRACKER_OFFSET_RD()                           REG_READ(CMIF_C2K_RAKE_TRACKER_OFFSET)
#define M_CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_RD()                      REG_READ(CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET)
#define M_CMIF_C2K_RAKE_LOADER_OFFSET_RD()                            REG_READ(CMIF_C2K_RAKE_LOADER_OFFSET)
#define M_CMIF_RAKE_FMP_OFFSET_RD()                                   REG_READ(CMIF_RAKE_FMP_OFFSET)
#define M_CMIF_C2K_RAKE_CH_CONFIG_OFFSET_RD()                         REG_READ(CMIF_C2K_RAKE_CH_CONFIG_OFFSET)
#define M_CMIF_RAKE_SRP_1XRTT_OFFSET_RD()                             REG_READ(CMIF_RAKE_SRP_1XRTT_OFFSET)
#define M_CMIF_C2K_RAKE_DORMANT_OFFSET_RD()                           REG_READ(CMIF_C2K_RAKE_DORMANT_OFFSET)
#define M_CMIF_RAKE_RXC_OFFSET_RD()                                   REG_READ(CMIF_RAKE_RXC_OFFSET)
#define M_CMIF_RAKE_DRC_OFFSET_RD()                                   REG_READ(CMIF_RAKE_DRC_OFFSET)
#define M_CMIF_RAKE_MCD_OFFSET_RD()                                   REG_READ(CMIF_RAKE_MCD_OFFSET)
#define M_CMIF_RAKE_PD_OFFSET_RD()                                    REG_READ(CMIF_RAKE_PD_OFFSET)
#define M_CMIF_RAKE_SNR_OFFSET_RD()                                   REG_READ(CMIF_RAKE_SNR_OFFSET)
#define M_CMIF_RAKE_END_OFFSET_RD()                                   REG_READ(CMIF_RAKE_END_OFFSET)

#define M_CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_WR(reg)                    REG_WRITE(CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET, reg)
#define M_CMIF_C2K_RAKE_FOE_OFFSET_WR(reg)                            REG_WRITE(CMIF_C2K_RAKE_FOE_OFFSET, reg)
#define M_CMIF_C2K_RAKE_SPEST_OFFSET_WR(reg)                          REG_WRITE(CMIF_C2K_RAKE_SPEST_OFFSET, reg)
#define M_CMIF_C2K_RAKE_OC_OFFSET_WR(reg)                             REG_WRITE(CMIF_C2K_RAKE_OC_OFFSET, reg)
#define M_CMIF_C2K_RAKE_TRACKER_OFFSET_WR(reg)                        REG_WRITE(CMIF_C2K_RAKE_TRACKER_OFFSET, reg)
#define M_CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_WR(reg)                   REG_WRITE(CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET, reg)
#define M_CMIF_C2K_RAKE_LOADER_OFFSET_WR(reg)                         REG_WRITE(CMIF_C2K_RAKE_LOADER_OFFSET, reg)
#define M_CMIF_RAKE_FMP_OFFSET_WR(reg)                                REG_WRITE(CMIF_RAKE_FMP_OFFSET, reg)
#define M_CMIF_C2K_RAKE_CH_CONFIG_OFFSET_WR(reg)                      REG_WRITE(CMIF_C2K_RAKE_CH_CONFIG_OFFSET, reg)
#define M_CMIF_RAKE_SRP_1XRTT_OFFSET_WR(reg)                          REG_WRITE(CMIF_RAKE_SRP_1XRTT_OFFSET, reg)
#define M_CMIF_C2K_RAKE_DORMANT_OFFSET_WR(reg)                        REG_WRITE(CMIF_C2K_RAKE_DORMANT_OFFSET, reg)
#define M_CMIF_RAKE_RXC_OFFSET_WR(reg)                                REG_WRITE(CMIF_RAKE_RXC_OFFSET, reg)
#define M_CMIF_RAKE_DRC_OFFSET_WR(reg)                                REG_WRITE(CMIF_RAKE_DRC_OFFSET, reg)
#define M_CMIF_RAKE_MCD_OFFSET_WR(reg)                                REG_WRITE(CMIF_RAKE_MCD_OFFSET, reg)
#define M_CMIF_RAKE_PD_OFFSET_WR(reg)                                 REG_WRITE(CMIF_RAKE_PD_OFFSET, reg)
#define M_CMIF_RAKE_SNR_OFFSET_WR(reg)                                REG_WRITE(CMIF_RAKE_SNR_OFFSET, reg)
#define M_CMIF_RAKE_END_OFFSET_WR(reg)                                REG_WRITE(CMIF_RAKE_END_OFFSET, reg)

#define CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_LSB                 (0)
#define CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_WIDTH               (32)
#define CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_MASK                ((UINT32) (((1<<CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_FLD_WR(reg, val)        (reg |= (val) << CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_FLD_RD()                ((M_CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_RD() & CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_BOOTUP_INIT_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_LSB                         (0)
#define CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_WIDTH                       (32)
#define CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_MASK                        ((UINT32) (((1<<CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_FOE_OFFSET_BASE_FLD_WR(reg, val)                (reg |= (val) << CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_FOE_OFFSET_BASE_FLD_RD()                        ((M_CMIF_C2K_RAKE_FOE_OFFSET_RD() & CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_FOE_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_LSB                       (0)
#define CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_WIDTH                     (32)
#define CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_MASK                      ((UINT32) (((1<<CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_SPEST_OFFSET_BASE_FLD_WR(reg, val)              (reg |= (val) << CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_SPEST_OFFSET_BASE_FLD_RD()                      ((M_CMIF_C2K_RAKE_SPEST_OFFSET_RD() & CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_SPEST_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_LSB                          (0)
#define CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_WIDTH                        (32)
#define CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_MASK                         ((UINT32) (((1<<CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_OC_OFFSET_BASE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_OC_OFFSET_BASE_FLD_RD()                         ((M_CMIF_C2K_RAKE_OC_OFFSET_RD() & CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_OC_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_LSB                     (0)
#define CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_WIDTH                   (32)
#define CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_MASK                    ((UINT32) (((1<<CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_FLD_WR(reg, val)            (reg |= (val) << CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_FLD_RD()                    ((M_CMIF_C2K_RAKE_TRACKER_OFFSET_RD() & CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_TRACKER_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_LSB                (0)
#define CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_WIDTH              (32)
#define CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_MASK               ((UINT32) (((1<<CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_FLD_WR(reg, val)       (reg |= (val) << CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_FLD_RD()               ((M_CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_RD() & CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_GENERAL_CTRL_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_LSB                      (0)
#define CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_WIDTH                    (32)
#define CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_MASK                     ((UINT32) (((1<<CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_LOADER_OFFSET_BASE_FLD_WR(reg, val)             (reg |= (val) << CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_LOADER_OFFSET_BASE_FLD_RD()                     ((M_CMIF_C2K_RAKE_LOADER_OFFSET_RD() & CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_LOADER_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_FMP_OFFSET_BASE_BIT_LSB                             (0)
#define CMIF_RAKE_FMP_OFFSET_BASE_BIT_WIDTH                           (32)
#define CMIF_RAKE_FMP_OFFSET_BASE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_FMP_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_FMP_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_FMP_OFFSET_BASE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_FMP_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_FMP_OFFSET_BASE_FLD_RD()                            ((M_CMIF_RAKE_FMP_OFFSET_RD() & CMIF_RAKE_FMP_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_FMP_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_LSB                   (0)
#define CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_WIDTH                 (32)
#define CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_MASK                  ((UINT32) (((1<<CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_FLD_WR(reg, val)          (reg |= (val) << CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_FLD_RD()                  ((M_CMIF_C2K_RAKE_CH_CONFIG_OFFSET_RD() & CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_CH_CONFIG_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_LSB                       (0)
#define CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_WIDTH                     (32)
#define CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_MASK                      ((UINT32) (((1<<CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_FLD_WR(reg, val)              (reg |= (val) << CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_FLD_RD()                      ((M_CMIF_RAKE_SRP_1XRTT_OFFSET_RD() & CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_SRP_1XRTT_OFFSET_BASE_BIT_LSB)

#define CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_LSB                     (0)
#define CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_WIDTH                   (32)
#define CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_MASK                    ((UINT32) (((1<<CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_LSB) )
#define CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_FLD_WR(reg, val)            (reg |= (val) << CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_LSB)
#define CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_FLD_RD()                    ((M_CMIF_C2K_RAKE_DORMANT_OFFSET_RD() & CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_MASK) >> CMIF_C2K_RAKE_DORMANT_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_RXC_OFFSET_BASE_BIT_LSB                             (0)
#define CMIF_RAKE_RXC_OFFSET_BASE_BIT_WIDTH                           (32)
#define CMIF_RAKE_RXC_OFFSET_BASE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_RXC_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_RXC_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_RXC_OFFSET_BASE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_RXC_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_RXC_OFFSET_BASE_FLD_RD()                            ((M_CMIF_RAKE_RXC_OFFSET_RD() & CMIF_RAKE_RXC_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_RXC_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_DRC_OFFSET_BASE_BIT_LSB                             (0)
#define CMIF_RAKE_DRC_OFFSET_BASE_BIT_WIDTH                           (32)
#define CMIF_RAKE_DRC_OFFSET_BASE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_DRC_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_DRC_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_DRC_OFFSET_BASE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_DRC_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_DRC_OFFSET_BASE_FLD_RD()                            ((M_CMIF_RAKE_DRC_OFFSET_RD() & CMIF_RAKE_DRC_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_DRC_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_MCD_OFFSET_BASE_BIT_LSB                             (0)
#define CMIF_RAKE_MCD_OFFSET_BASE_BIT_WIDTH                           (32)
#define CMIF_RAKE_MCD_OFFSET_BASE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_MCD_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_MCD_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_MCD_OFFSET_BASE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_MCD_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_MCD_OFFSET_BASE_FLD_RD()                            ((M_CMIF_RAKE_MCD_OFFSET_RD() & CMIF_RAKE_MCD_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_MCD_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_PD_OFFSET_BASE_BIT_LSB                              (0)
#define CMIF_RAKE_PD_OFFSET_BASE_BIT_WIDTH                            (32)
#define CMIF_RAKE_PD_OFFSET_BASE_BIT_MASK                             ((UINT32) (((1<<CMIF_RAKE_PD_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_PD_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_PD_OFFSET_BASE_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RAKE_PD_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_PD_OFFSET_BASE_FLD_RD()                             ((M_CMIF_RAKE_PD_OFFSET_RD() & CMIF_RAKE_PD_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_PD_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_SNR_OFFSET_BASE_BIT_LSB                             (0)
#define CMIF_RAKE_SNR_OFFSET_BASE_BIT_WIDTH                           (32)
#define CMIF_RAKE_SNR_OFFSET_BASE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_SNR_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_SNR_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_SNR_OFFSET_BASE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_SNR_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_SNR_OFFSET_BASE_FLD_RD()                            ((M_CMIF_RAKE_SNR_OFFSET_RD() & CMIF_RAKE_SNR_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_SNR_OFFSET_BASE_BIT_LSB)

#define CMIF_RAKE_END_OFFSET_BASE_BIT_LSB                             (0)
#define CMIF_RAKE_END_OFFSET_BASE_BIT_WIDTH                           (32)
#define CMIF_RAKE_END_OFFSET_BASE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_END_OFFSET_BASE_BIT_WIDTH)-1) << CMIF_RAKE_END_OFFSET_BASE_BIT_LSB) )
#define CMIF_RAKE_END_OFFSET_BASE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_END_OFFSET_BASE_BIT_LSB)
#define CMIF_RAKE_END_OFFSET_BASE_FLD_RD()                            ((M_CMIF_RAKE_END_OFFSET_RD() & CMIF_RAKE_END_OFFSET_BASE_BIT_MASK) >> CMIF_RAKE_END_OFFSET_BASE_BIT_LSB)

#endif /* __C2K_BASE_ADDR_CMIF_H__ */
