Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 25 01:27:18 2025
| Host         : unnath-popos running 64-bit Pop!_OS 24.04 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/nn_fpga_top_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                   Instance                                  |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                |                                                                            (top) |       4262 |       4021 |      16 |  225 | 4308 |     19 |      8 |         40 |
|   bd_0_i                                                                    |                                                                             bd_0 |       4262 |       4021 |      16 |  225 | 4308 |     19 |      8 |         40 |
|     hls_inst                                                                |                                                                  bd_0_hls_inst_0 |       4262 |       4021 |      16 |  225 | 4308 |     19 |      8 |         40 |
|       inst                                                                  |                                                      bd_0_hls_inst_0_nn_fpga_top |       4262 |       4021 |      16 |  225 | 4308 |     19 |      8 |         40 |
|         (inst)                                                              |                                                      bd_0_hls_inst_0_nn_fpga_top |         12 |         12 |       0 |    0 |  103 |      0 |      0 |          0 |
|         grp_my_tanh_fu_184                                                  |                                              bd_0_hls_inst_0_nn_fpga_top_my_tanh |       4019 |       3802 |       0 |  217 | 4020 |      1 |      4 |         37 |
|           (grp_my_tanh_fu_184)                                              |                                              bd_0_hls_inst_0_nn_fpga_top_my_tanh |        345 |        345 |       0 |    0 |  329 |      0 |      0 |          0 |
|           (fpext_32ns_64_2_no_dsp_1_U41)                                    |                             bd_0_hls_inst_0_nn_fpga_top_fpext_32ns_64_2_no_dsp_1 |         18 |         18 |       0 |    0 |   68 |      0 |      0 |          0 |
|           grp_generic_tanh_float_s_fu_151                                   |                                 bd_0_hls_inst_0_nn_fpga_top_generic_tanh_float_s |       3536 |       3319 |       0 |  217 | 3585 |      1 |      4 |         37 |
|             (grp_generic_tanh_float_s_fu_151)                               |                                 bd_0_hls_inst_0_nn_fpga_top_generic_tanh_float_s |        156 |        156 |       0 |    0 |  615 |      0 |      0 |          0 |
|             (fptrunc_64ns_32_2_no_dsp_1_U29)                                |                           bd_0_hls_inst_0_nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|             dadd_64ns_64ns_64_8_full_dsp_1_U32                              |                       bd_0_hls_inst_0_nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1 |        588 |        579 |       0 |    9 |  484 |      0 |      0 |          3 |
|               (dadd_64ns_64ns_64_8_full_dsp_1_U32)                          |                       bd_0_hls_inst_0_nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1 |          0 |          0 |       0 |    0 |   63 |      0 |      0 |          0 |
|               nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u               |                    bd_0_hls_inst_0_nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip |        588 |        579 |       0 |    9 |  421 |      0 |      0 |          3 |
|                 U0                                                          |                          bd_0_hls_inst_0_floating_point_v7_1_20__parameterized11 |        588 |        579 |       0 |    9 |  421 |      0 |      0 |          3 |
|             faddfsub_32ns_32ns_32_7_full_dsp_1_U26                          |                   bd_0_hls_inst_0_nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1 |        232 |        232 |       0 |    0 |  287 |      0 |      0 |          2 |
|               (faddfsub_32ns_32ns_32_7_full_dsp_1_U26)                      |                   bd_0_hls_inst_0_nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1 |         64 |         64 |       0 |    0 |   65 |      0 |      0 |          0 |
|               nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u           |                bd_0_hls_inst_0_nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip |        168 |        168 |       0 |    0 |  222 |      0 |      0 |          2 |
|                 U0                                                          |                                           bd_0_hls_inst_0_floating_point_v7_1_20 |        168 |        168 |       0 |    0 |  222 |      0 |      0 |          2 |
|             fdiv_32ns_32ns_32_16_no_dsp_1_U28                               |                        bd_0_hls_inst_0_nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1 |        774 |        745 |       0 |   29 |  697 |      0 |      0 |          0 |
|               nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u                |                     bd_0_hls_inst_0_nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip |        771 |        742 |       0 |   29 |  665 |      0 |      0 |          0 |
|                 U0                                                          |                           bd_0_hls_inst_0_floating_point_v7_1_20__parameterized3 |        771 |        742 |       0 |   29 |  665 |      0 |      0 |          0 |
|             fmul_32ns_32ns_32_4_max_dsp_1_U27                               |                        bd_0_hls_inst_0_nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1 |         71 |         71 |       0 |    0 |  109 |      0 |      0 |          3 |
|               (fmul_32ns_32ns_32_4_max_dsp_1_U27)                           |                        bd_0_hls_inst_0_nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1 |          0 |          0 |       0 |    0 |   62 |      0 |      0 |          0 |
|               nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                |                     bd_0_hls_inst_0_nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip |         71 |         71 |       0 |    0 |   47 |      0 |      0 |          3 |
|                 U0                                                          |                           bd_0_hls_inst_0_floating_point_v7_1_20__parameterized1 |         71 |         71 |       0 |    0 |   47 |      0 |      0 |          3 |
|             grp_exp_generic_double_s_fu_89                                  |                                 bd_0_hls_inst_0_nn_fpga_top_exp_generic_double_s |       1570 |       1391 |       0 |  179 | 1267 |      1 |      4 |         29 |
|               (grp_exp_generic_double_s_fu_89)                              |                                 bd_0_hls_inst_0_nn_fpga_top_exp_generic_double_s |       1055 |        880 |       0 |  175 | 1127 |      1 |      2 |          0 |
|               mac_muladd_16s_15ns_19s_31_4_1_U15                            |                       bd_0_hls_inst_0_nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1 |        116 |        116 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U        |               bd_0_hls_inst_0_nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0 |        116 |        116 |       0 |    0 |    0 |      0 |      0 |          1 |
|               mul_43ns_36ns_79_3_1_U11                                      |                                 bd_0_hls_inst_0_nn_fpga_top_mul_43ns_36ns_79_3_1 |         75 |         75 |       0 |    0 |   35 |      0 |      0 |          6 |
|               mul_49ns_44ns_93_5_1_U12                                      |                                 bd_0_hls_inst_0_nn_fpga_top_mul_49ns_44ns_93_5_1 |        123 |        123 |       0 |    0 |   53 |      0 |      0 |          9 |
|               mul_50ns_50ns_99_5_1_U13                                      |                                 bd_0_hls_inst_0_nn_fpga_top_mul_50ns_50ns_99_5_1 |        158 |        158 |       0 |    0 |   18 |      0 |      0 |          9 |
|         grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175                     |                 bd_0_hls_inst_0_nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2 |         63 |         62 |       0 |    1 |   34 |     16 |      0 |          1 |
|         grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165     | bd_0_hls_inst_0_nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 |         84 |         77 |       0 |    7 |   74 |      0 |      1 |          1 |
|           (grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165) | bd_0_hls_inst_0_nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 |         33 |         26 |       0 |    7 |   65 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


