===== Simulator configuration =====
  BLOCKSIZE:                        128
  L1_SIZE:                          32768
  L1_ASSOC:                         4
  VC_NUM_BLOCKS:                    0
  L2_SIZE:                          0
  L2_ASSOC:                         0
  trace_file:                       gcc_trace.txt

===== L1 contents =====
  set   0:    2001b D   2002b D   2002a D   20018 D
  set   1:    2002b D   2002a D   20018 D   20022 D
  set   2:    2002b D   2002a D   20018 D   20022 D
  set   3:    2001d D   2002b D   2002a D   20018 D
  set   4:    2001c D   20024     2001d D   2002b D
  set   5:    2002b D   2001c D   20018 D   2002a D
  set   6:    2002a D   20018 D   20022 D   2001a D
  set   7:    2001d D   2001c     2002a D   20018 D
  set   8:    2002a D   20018 D   20022 D   2001a D
  set   9:    2001b D   2002a D   20018 D   20022 D
  set  10:    2001b D   2002a D   20018 D   20022 D
  set  11:    2001f D   20022 D   2001b D   2002a D
  set  12:    20022 D   20015 D   2002a D   2001f D
  set  13:    2001f D   20022 D   2002a D   20018 D
  set  14:    2002a D   20018 D   2001a D   20027  
  set  15:    2001b D   2002a D   20018 D   2001a D
  set  16:    2001f D   2001b D   2002a D   20018 D
  set  17:    2001e D   2002a D   20018 D   2001a D
  set  18:    20021 D   2002a D   20018 D   2001a D
  set  19:    2001f D   2002a D   20018 D   20021 D
  set  20:    2002a D   20018 D   20021 D   2001a D
  set  21:    2002a D   20018 D   20021 D   2001a D
  set  22:    2001b D   2002a D   20018 D   20021 D
  set  23:    2001f D   2001b D   2002a D   20018 D
  set  24:    2002a D   20018 D   20021 D   2001a D
  set  25:    2001f D   2002a D   20018 D   20021 D
  set  26:    2002a D   20018 D   20021 D   2001a D
  set  27:    2002a D   2001b D   20018 D   20021 D
  set  28:    2001f D   2001b D   20029 D   2002a D
  set  29:    2002a D   20029 D   20018 D   20021 D
  set  30:    2001f D   2000f     2002a D   2000e  
  set  31:    20019 D   2001a D   2000f     2000e  
  set  32:    20019 D   2001f D   2002a D   20029 D
  set  33:    2000f     20029 D   2002a D   20018 D
  set  34:    2002a D   20029 D   20018 D   20021 D
  set  35:    2001f D   2001a D   2000f     2002a D
  set  36:    20014     2002a D   20029 D   20018 D
  set  37:    20000     2000f     20014     20016 D
  set  38:    20000     2000f     20014     20029 D
  set  39:    2001a D   20018 D   20017 D   20028 D
  set  40:    20018     20017 D   20028 D   20029 D
  set  41:    20017 D   2000f     20018     20028 D
  set  42:    2000f     20013     2001a     20029 D
  set  43:    20013     2001a     20018 D   20028 D
  set  44:    20013     2000f     2001a     20028 D
  set  45:    2001b D   20017 D   20028 D   2002a D
  set  46:    2001a D   20017 D   2001b D   20028 D
  set  47:    2001a D   20028 D   2002a D   20018 D
  set  48:    2001a D   20028 D   20029 D   20018 D
  set  49:    2001a D   20028 D   2001b D   2002a D
  set  50:    3d819 D   2001f D   20028 D   20029 D
  set  51:    20028 D   2001f D   2002a D   20029 D
  set  52:    20028 D   2001f D   2001b D   3d819 D
  set  53:    20028 D   2001a D   2002a D   20029 D
  set  54:    20028 D   20018 D   2001f D   2002a D
  set  55:    20018 D   20028 D   2001a D   2001f D
  set  56:    20028 D   2002a D   20029 D   20019 D
  set  57:    20028 D   2002a D   2001f D   20029 D
  set  58:    2001a D   2002a D   20029 D   20019 D
  set  59:    2001f D   2002a D   20029 D   20017 D
  set  60:    2001c     2002a D   20029 D   20017 D
  set  61:    20018 D   20023     2001a D   2001f D
  set  62:    20023     20018 D   2002a D   20029 D
  set  63:    20018 D   20023     2001a D   2002a D

===== Simulation results =====
  a. number of L1 reads:                       63640
  b. number of L1 read misses:                   470
  c. number of L1 writes:                      36360
  d. number of L1 write misses:                  637
  e. number of swap requests:                      0
  f. swap request rate:                       0.0000
  g. number of swaps:                              0
  h. combined L1+VC miss rate:                0.0111
  i. number writebacks from L1/VC:               540
  j. number of L2 reads:                           0
  k. number of L2 read misses:                     0
  l. number of L2 writes:                          0
  m. number of L2 write misses:                    0
  n. L2 miss rate:                            0.0000
  o. number of writebacks from L2:                 0
  p. total memory traffic:                      1647
