// Seed: 1453952552
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_12 = 0;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5
    , id_14,
    input supply1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    output supply1 id_12
);
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_15
  );
  assign id_7 = -1'b0 == id_3;
  logic [-1 : 1 'b0] id_16 = {!1'd0, id_1};
endmodule
