{"Source Block": ["hdl/projects/daq1/cpld/daq1_cpld.v@192:221@HdlStmProcess", "    end\n  end\n\n  // Internal register read access\n\n  always @(fmc_cpld_addr) begin\n    case (fmc_cpld_addr[6:0])\n      ADC_CONTROL_ADDR :\n        cpld_rdata <= adc_pwdn_stby;\n      DAC_CONTROL_ADDR :\n        cpld_rdata <= dac_resetn;\n      CLK_CONTROL_ADDR :\n        cpld_rdata <= {clk_syncn, clk_resetn, clk_pwdnn};\n      IRQ_MASK_ADDR:\n        cpld_rdata <= cpld_irq_mask;\n      ADC_STATUS_ADDR  :\n        cpld_rdata <= {adc_status_p, adc_fdb, adc_fda};\n      DAC_STATUS_ADDR  :\n        cpld_rdata <= dac_irqn;\n      CLK_STATUS_ADDR  :\n        cpld_rdata <= {clk_status2, clk_status1};\n      default:\n        cpld_rdata <= 8'hFA;\n    endcase\n  end\n\n  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n      cpld_rdata_bit <= 1'b0;\n      cpld_rdata_index <= 3'h0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[198, "      CPLD_VERSION_ADDR :\n"], [198, "        cpld_rdata <= CPLD_VERSION;\n"]]}}