# ourfooly
Open source RISC-V IP core for FPGA/ASIC design
