$version Generated by VerilatedVcd $end
$date Mon Oct 14 18:22:30 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ clock $end
  $var wire  1 ' io_a1 $end
  $var wire  1 ) io_a2 $end
  $var wire  1 ( io_b1 $end
  $var wire  1 * io_b2 $end
  $var wire  1 & io_cin $end
  $var wire  1 - io_cout $end
  $var wire  1 + io_sum0 $end
  $var wire  1 , io_sum1 $end
  $var wire  1 % reset $end
  $scope module FullAdder2 $end
   $var wire  1 ' add1_io_a $end
   $var wire  1 ( add1_io_b $end
   $var wire  1 & add1_io_cin $end
   $var wire  1 # add1_io_cout $end
   $var wire  1 . add1_io_sum $end
   $var wire  1 ) add2_io_a $end
   $var wire  1 * add2_io_b $end
   $var wire  1 # add2_io_cin $end
   $var wire  1 0 add2_io_cout $end
   $var wire  1 / add2_io_sum $end
   $var wire  1 $ clock $end
   $var wire  1 ' io_a1 $end
   $var wire  1 ) io_a2 $end
   $var wire  1 ( io_b1 $end
   $var wire  1 * io_b2 $end
   $var wire  1 & io_cin $end
   $var wire  1 - io_cout $end
   $var wire  1 + io_sum0 $end
   $var wire  1 , io_sum1 $end
   $var wire  1 % reset $end
   $scope module add1 $end
    $var wire  1 ' io_a $end
    $var wire  1 ( io_b $end
    $var wire  1 & io_cin $end
    $var wire  1 # io_cout $end
    $var wire  1 . io_sum $end
   $upscope $end
   $scope module add2 $end
    $var wire  1 ) io_a $end
    $var wire  1 * io_b $end
    $var wire  1 # io_cin $end
    $var wire  1 0 io_cout $end
    $var wire  1 / io_sum $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
#1
1$
#2
0$
#3
1$
#4
0$
#5
1$
#6
0$
#7
1$
#8
0$
#9
1$
#10
0$
0%
1)
1,
1/
#11
1$
