
*** Running vivado
    with args -log design_1_clk_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_gen_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clk_gen_0_0.tcl -notrace
Command: synth_design -top design_1_clk_gen_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.992 ; gain = 101.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_clk_gen_0_0' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_gen_0_0/synth/design_1_clk_gen_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_gen_v3' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_gen_v1_0_S00_AXI' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:253]
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:394]
WARNING: [Synth 8-5788] Register count_all_half_reg in module clock_gen_v1_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:542]
WARNING: [Synth 8-3848] Net in_sample in module/entity clock_gen_v1_0_S00_AXI does not have driver. [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:38]
WARNING: [Synth 8-3848] Net sample_tr in module/entity clock_gen_v1_0_S00_AXI does not have driver. [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:39]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_v1_0_S00_AXI' (1#1) [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'clk_gen_v3' (2#1) [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_gen_0_0' (3#1) [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_gen_0_0/synth/design_1_clk_gen_0_0.v:57]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port in_sample
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port sample_tr
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 486.168 ; gain = 153.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 486.168 ; gain = 153.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 861.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 861.277 ; gain = 528.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 861.277 ; gain = 528.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 861.277 ; gain = 528.961
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'count_upto_1_reg[11:0]' into 'count_upto_2_1_reg[11:0]' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:520]
INFO: [Synth 8-4471] merging register 'count_upto_3_1_reg[11:0]' into 'count_upto_2_1_reg[11:0]' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:523]
INFO: [Synth 8-4471] merging register 'count_upto_5_reg[11:0]' into 'count_upto_4_reg[11:0]' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:528]
INFO: [Synth 8-4471] merging register 'count_upto_6_reg[11:0]' into 'count_upto_4_reg[11:0]' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:530]
INFO: [Synth 8-4471] merging register 'count_upto_9_reg[11:0]' into 'count_upto_8_reg[11:0]' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:536]
INFO: [Synth 8-4471] merging register 'count_upto_10_reg[11:0]' into 'count_upto_8_reg[11:0]' [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:538]
WARNING: [Synth 8-6014] Unused sequential element count_upto_1_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:520]
WARNING: [Synth 8-6014] Unused sequential element count_upto_3_1_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:523]
WARNING: [Synth 8-6014] Unused sequential element count_upto_5_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:528]
WARNING: [Synth 8-6014] Unused sequential element count_upto_6_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:530]
WARNING: [Synth 8-6014] Unused sequential element count_upto_9_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:536]
WARNING: [Synth 8-6014] Unused sequential element count_upto_10_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:538]
WARNING: [Synth 8-6014] Unused sequential element counter_1_ns_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:631]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_1_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:698]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_2_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:715]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_3_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_4_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:749]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_5_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:766]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_6_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:783]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_7_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:800]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_8_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:817]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_9_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:834]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_10_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:851]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 861.277 ; gain = 528.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_gen_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_1_ns_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:631]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_1_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:698]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_2_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:715]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_3_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_4_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:749]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_5_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:766]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_6_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:783]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_7_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:800]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_8_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:817]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_9_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:834]
WARNING: [Synth 8-6014] Unused sequential element counter_buffer_10_reg was removed.  [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:851]
DSP Report: Generating DSP count_all_half0, operation Mode is: A*(B:0x32).
DSP Report: operator count_all_half0 is absorbed into DSP count_all_half0.
DSP Report: Generating DSP count_upto_all0, operation Mode is: A*(B:0x64).
DSP Report: operator count_upto_all0 is absorbed into DSP count_upto_all0.
DSP Report: Generating DSP count_upto_10_10, operation Mode is: A*(B:0x46).
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: Generating DSP count_upto_6_10, operation Mode is: A*(B:0x11).
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: Generating DSP count_upto_70, operation Mode is: A*(B:0x1a).
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: Generating DSP count_upto_8_10, operation Mode is: A*(B:0x22).
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: Generating DSP count_upto_9_10, operation Mode is: A*(B:0x2e).
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port in_sample
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port sample_tr
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design design_1_clk_gen_0_0 has unconnected port in_sample
WARNING: [Synth 8-3331] design design_1_clk_gen_0_0 has unconnected port sample_tr
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[1]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[1]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[2]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[3]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[5]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[6]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[7]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[8]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[9]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[10]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[11]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[1]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[3]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[4]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[5]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[6]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[7]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[8]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[9]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[10]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[1]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[1]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[2]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[3]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[4]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[5]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[6]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[7]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[8]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[9]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[10]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_1_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst/null_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst/enable_reg )
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/clock_gen_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/clock_gen_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/enable_reg) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/null_reg) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_clk_gen_0_0.
INFO: [Synth 8-3332] Sequential element (inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[11]) is unused and will be removed from module design_1_clk_gen_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 861.277 ; gain = 528.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clock_gen_v1_0_S00_AXI | A*(B:0x32)  | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v1_0_S00_AXI | A*(B:0x64)  | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v1_0_S00_AXI | A*(B:0x46)  | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v1_0_S00_AXI | A*(B:0x11)  | 12     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v1_0_S00_AXI | A*(B:0x1a)  | 12     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v1_0_S00_AXI | A*(B:0x22)  | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v1_0_S00_AXI | A*(B:0x2e)  | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 918.188 ; gain = 585.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 919.137 ; gain = 586.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:518]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:537]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:529]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:532]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:533]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/62c9/hdl/clk_gen_v3_S00_AXI.v:535]
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_reg[0]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_951' (FDC) to 'i_1016'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[2]' (FDC) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_990' (FDC) to 'i_1016'
INFO: [Synth 8-3886] merging instance 'i_1016' (FDC) to 'i_1003'
INFO: [Synth 8-3886] merging instance 'i_1003' (FDC) to 'i_977'
INFO: [Synth 8-3886] merging instance 'i_977' (FDC) to 'i_964'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   180|
|2     |DSP48E1   |     6|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |   146|
|5     |LUT2      |   206|
|6     |LUT3      |   218|
|7     |LUT4      |   262|
|8     |LUT5      |    90|
|9     |LUT6      |    69|
|10    |FDCE      |   232|
|11    |FDPE      |     8|
|12    |FDRE      |   169|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |  1588|
|2     |  inst                          |clk_gen_v3             |  1586|
|3     |    clock_gen_v1_0_S00_AXI_inst |clock_gen_v1_0_S00_AXI |  1582|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 941.844 ; gain = 234.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 941.844 ; gain = 609.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_clk_gen_0_0' is not ideal for floorplanning, since the cellview 'clock_gen_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 941.844 ; gain = 620.996
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/Milestone4/right/MicroBlazeServer_UDP/MicroBlazeServer.runs/design_1_clk_gen_0_0_synth_1/design_1_clk_gen_0_0.dcp' has been generated.
