/*
 * File: SR2B_BLUEN_ac.c
 *
 * Code generated for Simulink model 'SR2B_BLUEN_ac'.
 *
 * Model version                  : 1.257
 * Simulink Coder version         : 9.4 (R2020b) 29-Jul-2020
 * C/C++ source code generated on : Mon Apr  8 09:11:25 2024
 *
 * Target selection: autosar.tlc
 * Embedded hardware selection: Freescale->MPC55xx
 * Emulation hardware selection:
 *    Differs from embedded hardware (Generic->MATLAB Host Computer)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#include "SR2B_BLUEN_ac.h"



uint8 VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_10_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_A_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_B_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_APM_VDCM_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_2_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_B_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_13_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_APM_VDCM_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_A_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1;
#ifndef UCHAR_MAX
#include <limits.h>
#endif

#if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )
#error Code was generated for compiler with different sized uchar/char. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )
#error Code was generated for compiler with different sized ushort/short. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )
#error Code was generated for compiler with different sized uint/int. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )
#error Code was generated for compiler with different sized ulong/long. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

/* Skipping ulong_long/long_long check: insufficient preprocessor integer range. */

/* user code (top of source file) */
/*
   PRODUCTION CONFIGURATION
 */

/* Exported data definition */
#define START_SEC_CALIB_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

/* Definition for custom storage class: FCALocalParameter */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ACC_Systemsts_SNA_Inc = 3U;/* Referenced by: '<S52>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ACC_Systemsts_SNA_Lim = 15U;/* Referenced by: '<S53>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_Inc = 3U;/* Referenced by: '<S47>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_Lim = 15U;/* Referenced by: '<S48>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_Inc = 3U;/* Referenced by: '<S49>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_Lim = 15U;/* Referenced by: '<S50>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ADAS_FD_INFO_FD14_MM_Lim = 250U;/* Referenced by: '<S51>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD11_CRC_Inc = 3U;/* Referenced by: '<S76>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD11_CRC_Lim = 15U;/* Referenced by: '<S77>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD11_MC_Inc = 3U;/* Referenced by: '<S78>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD11_MC_Lim = 15U;/* Referenced by: '<S79>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD11_MM_Lim = 250U;/* Referenced by: '<S80>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S105>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S106>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD3_MC_Inc = 3U;/* Referenced by: '<S107>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD3_MC_Lim = 15U;/* Referenced by: '<S108>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AGSM_FD_2_FD3_MM_Lim = 250U;/* Referenced by: '<S109>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AHH_Ready_Status_SNA_Inc = 3U;/* Referenced by: '<S596>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_AHH_Ready_Status_SNA_Lim = 15U;/* Referenced by: '<S600>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_Inc = 3U;/* Referenced by: '<S147>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_Lim = 15U;/* Referenced by: '<S152>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_Inc = 3U;/* Referenced by: '<S195>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_Lim = 15U;/* Referenced by: '<S200>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureReason_FD11_SNA_Inc = 3U;/* Referenced by: '<S148>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureReason_FD11_SNA_Lim = 15U;/* Referenced by: '<S153>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureReason_FD5_SNA_Inc = 3U;/* Referenced by: '<S196>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureReason_FD5_SNA_Lim = 15U;/* Referenced by: '<S201>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureType_FD11_SNA_Inc = 3U;/* Referenced by: '<S149>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureType_FD11_SNA_Lim = 15U;/* Referenced by: '<S154>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureType_FD5_SNA_Inc = 3U;/* Referenced by: '<S197>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_FailureType_FD5_SNA_Lim = 15U;/* Referenced by: '<S202>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_Inc = 3U;/* Referenced by: '<S150>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_Lim = 15U;/* Referenced by: '<S155>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_Inc = 3U;/* Referenced by: '<S198>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_Lim = 15U;/* Referenced by: '<S203>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_Inc = 3U;/* Referenced by: '<S151>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_Lim = 15U;/* Referenced by: '<S156>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_Inc = 3U;/* Referenced by: '<S199>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_Lim = 15U;/* Referenced by: '<S204>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD11_CRC_Inc = 3U;/* Referenced by: '<S142>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD11_CRC_Lim = 15U;/* Referenced by: '<S143>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD11_MC_Inc = 3U;/* Referenced by: '<S144>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD11_MC_Lim = 15U;/* Referenced by: '<S145>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD11_MM_Lim = 250U;/* Referenced by: '<S146>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD5_CRC_Inc = 3U;/* Referenced by: '<S190>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_APM_VDCM_FD5_CRC_Lim = 15U;/* Referenced by: '<S191>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_APM_VDCM_FD5_MC_Inc
    = 3U;                              /* Referenced by: '<S192>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_APM_VDCM_FD5_MC_Lim
    = 15U;                             /* Referenced by: '<S193>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_APM_VDCM_FD5_MM_Lim
    = 250U;                            /* Referenced by: '<S194>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Inc = 3U;/* Referenced by: '<S233>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Lim = 15U;/* Referenced by: '<S234>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Inc = 3U;/* Referenced by: '<S235>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Lim = 15U;/* Referenced by: '<S236>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Lim = 250U;/* Referenced by: '<S237>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Inc = 3U;/* Referenced by: '<S258>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Lim = 15U;/* Referenced by: '<S259>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Inc = 3U;/* Referenced by: '<S260>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Lim = 15U;/* Referenced by: '<S261>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Lim = 250U;/* Referenced by: '<S262>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Inc = 3U;/* Referenced by: '<S289>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Lim = 15U;/* Referenced by: '<S290>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Inc = 3U;/* Referenced by: '<S291>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Lim = 15U;/* Referenced by: '<S292>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MM_Lim = 250U;/* Referenced by: '<S293>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Inc = 3U;/* Referenced by: '<S342>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Lim = 15U;/* Referenced by: '<S343>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Inc = 3U;/* Referenced by: '<S344>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Lim = 15U;/* Referenced by: '<S345>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MM_Lim = 250U;/* Referenced by: '<S346>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_10_FD3_CRC_Inc = 3U;/* Referenced by: '<S390>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_10_FD3_CRC_Lim = 15U;/* Referenced by: '<S391>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_10_FD3_MC_Inc = 3U;/* Referenced by: '<S392>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_10_FD3_MC_Lim = 15U;/* Referenced by: '<S393>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_10_FD3_MM_Lim = 250U;/* Referenced by: '<S394>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_13_FD3_CRC_Inc = 3U;/* Referenced by: '<S418>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_13_FD3_CRC_Lim = 15U;/* Referenced by: '<S419>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_13_FD3_MC_Inc = 3U;/* Referenced by: '<S420>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_13_FD3_MC_Lim = 15U;/* Referenced by: '<S421>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_13_FD3_MM_Lim = 250U;/* Referenced by: '<S422>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S457>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BCM_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S458>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BCM_FD_2_FD3_MC_Inc
    = 3U;                              /* Referenced by: '<S459>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BCM_FD_2_FD3_MC_Lim
    = 15U;                             /* Referenced by: '<S460>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BCM_FD_2_FD3_MM_Lim
    = 250U;                            /* Referenced by: '<S461>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_Inc = 3U;/* Referenced by: '<S294>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_Lim = 15U;/* Referenced by: '<S300>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_Inc = 3U;/* Referenced by: '<S347>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_Lim = 15U;/* Referenced by: '<S353>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_Inc = 3U;/* Referenced by: '<S295>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_Lim = 15U;/* Referenced by: '<S301>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_Inc = 3U;/* Referenced by: '<S348>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_Lim = 15U;/* Referenced by: '<S354>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_Inc = 3U;/* Referenced by: '<S296>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_Lim = 15U;/* Referenced by: '<S302>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_Inc = 3U;/* Referenced by: '<S349>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_Lim = 15U;/* Referenced by: '<S355>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_Inc = 3U;/* Referenced by: '<S297>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_Lim = 15U;/* Referenced by: '<S303>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_Inc = 3U;/* Referenced by: '<S350>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_Lim = 15U;/* Referenced by: '<S356>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_Inc = 3U;/* Referenced by: '<S298>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_Lim = 15U;/* Referenced by: '<S304>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_Inc = 3U;/* Referenced by: '<S351>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_Lim = 15U;/* Referenced by: '<S357>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_Inc = 3U;/* Referenced by: '<S299>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_Lim = 15U;/* Referenced by: '<S305>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_Inc = 3U;/* Referenced by: '<S352>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_Lim = 15U;/* Referenced by: '<S358>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_Inc = 3U;/* Referenced by: '<S484>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_Lim = 15U;/* Referenced by: '<S485>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD14_MC_Inc = 3U;/* Referenced by: '<S486>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD14_MC_Lim = 15U;/* Referenced by: '<S487>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD14_MM_Lim = 250U;/* Referenced by: '<S488>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_Inc = 3U;/* Referenced by: '<S519>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_Lim = 15U;/* Referenced by: '<S520>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD3_MC_Inc = 3U;/* Referenced by: '<S521>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD3_MC_Lim = 15U;/* Referenced by: '<S522>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_1_FD3_MM_Lim = 250U;/* Referenced by: '<S523>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_Inc = 3U;/* Referenced by: '<S554>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_Lim = 15U;/* Referenced by: '<S555>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD14_MC_Inc = 3U;/* Referenced by: '<S556>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD14_MC_Lim = 15U;/* Referenced by: '<S557>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD14_MM_Lim = 250U;/* Referenced by: '<S558>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S591>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S592>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD3_MC_Inc = 3U;/* Referenced by: '<S593>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD3_MC_Lim = 15U;/* Referenced by: '<S594>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_2_FD3_MM_Lim = 250U;/* Referenced by: '<S595>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_Inc = 3U;/* Referenced by: '<S648>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_Lim = 15U;/* Referenced by: '<S649>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_3_FD3_MC_Inc = 3U;/* Referenced by: '<S650>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_3_FD3_MC_Lim = 15U;/* Referenced by: '<S651>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_3_FD3_MM_Lim = 250U;/* Referenced by: '<S652>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_Inc = 3U;/* Referenced by: '<S712>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_Lim = 15U;/* Referenced by: '<S713>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_4_FD3_MC_Inc = 3U;/* Referenced by: '<S714>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_4_FD3_MC_Lim = 15U;/* Referenced by: '<S715>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_4_FD3_MM_Lim = 250U;/* Referenced by: '<S716>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_Inc = 3U;/* Referenced by: '<S744>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_Lim = 15U;/* Referenced by: '<S745>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_5_FD3_MC_Inc = 3U;/* Referenced by: '<S746>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_5_FD3_MC_Lim = 15U;/* Referenced by: '<S747>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_5_FD3_MM_Lim = 250U;/* Referenced by: '<S748>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_Inc = 3U;/* Referenced by: '<S773>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_Lim = 15U;/* Referenced by: '<S774>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD14_MC_Inc = 3U;/* Referenced by: '<S775>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD14_MC_Lim = 15U;/* Referenced by: '<S776>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD14_MM_Lim = 250U;/* Referenced by: '<S777>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_Inc = 3U;/* Referenced by: '<S818>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_Lim = 15U;/* Referenced by: '<S819>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD3_MC_Inc = 3U;/* Referenced by: '<S820>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD3_MC_Lim = 15U;/* Referenced by: '<S821>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_6_FD3_MM_Lim = 250U;/* Referenced by: '<S822>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_Inc = 3U;/* Referenced by: '<S871>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_Lim = 15U;/* Referenced by: '<S872>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD14_MC_Inc = 3U;/* Referenced by: '<S873>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD14_MC_Lim = 15U;/* Referenced by: '<S874>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD14_MM_Lim = 250U;/* Referenced by: '<S875>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_Inc = 3U;/* Referenced by: '<S906>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_Lim = 15U;/* Referenced by: '<S907>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD3_MC_Inc = 3U;/* Referenced by: '<S908>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD3_MC_Lim = 15U;/* Referenced by: '<S909>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BRAKE_FD_7_FD3_MM_Lim = 250U;/* Referenced by: '<S910>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_Inc = 3U;/* Referenced by: '<S597>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_Lim = 15U;/* Referenced by: '<S601>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrakePdlPosn_FD14_SNA_Inc = 3U;/* Referenced by: '<S876>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrakePdlPosn_FD14_SNA_Lim = 15U;/* Referenced by: '<S878>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrakePdlPosn_FD3_SNA_Inc = 3U;/* Referenced by: '<S911>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrakePdlPosn_FD3_SNA_Lim = 15U;/* Referenced by: '<S913>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkBoostPressure_FD14_SNA_Inc = 3U;/* Referenced by: '<S559>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkBoostPressure_FD14_SNA_Lim = 15U;/* Referenced by: '<S561>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_Inc = 3U;/* Referenced by: '<S877>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_Lim = 15U;/* Referenced by: '<S879>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_Inc = 3U;/* Referenced by: '<S912>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_Lim = 15U;/* Referenced by: '<S914>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_Inc = 3U;/* Referenced by: '<S490>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_Lim = 15U;/* Referenced by: '<S492>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_Inc = 3U;/* Referenced by: '<S525>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_Lim = 15U;/* Referenced by: '<S527>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BrkTrq_FD14_SNA_Inc
    = 3U;                              /* Referenced by: '<S489>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BrkTrq_FD14_SNA_Lim
    = 15U;                             /* Referenced by: '<S491>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BrkTrq_FD3_SNA_Inc =
    3U;                                /* Referenced by: '<S524>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_BrkTrq_FD3_SNA_Lim =
    15U;                               /* Referenced by: '<S526>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_CmdIgnSts_SNA_Inc =
    3U;                                /* Referenced by: '<S395>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_CmdIgnSts_SNA_Lim =
    15U;                               /* Referenced by: '<S396>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_Inc = 3U;/* Referenced by: '<S823>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_Lim = 15U;/* Referenced by: '<S827>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Inc = 3U;/* Referenced by: '<S940>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Lim = 15U;/* Referenced by: '<S941>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Inc = 3U;/* Referenced by: '<S942>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Lim = 15U;/* Referenced by: '<S943>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Lim = 250U;/* Referenced by: '<S944>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Inc = 3U;/* Referenced by: '<S970>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Lim = 15U;/* Referenced by: '<S971>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Inc = 3U;/* Referenced by: '<S972>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Lim = 15U;/* Referenced by: '<S973>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Lim = 250U;/* Referenced by: '<S974>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_EPBSts_FD3_SNA_Inc =
    3U;                                /* Referenced by: '<S717>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_EPBSts_FD3_SNA_Lim =
    15U;                               /* Referenced by: '<S718>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_Inc = 3U;/* Referenced by: '<S945>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_Lim = 15U;/* Referenced by: '<S946>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_EngSpdStat_FD11_SNA_Inc = 3U;/* Referenced by: '<S975>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_EngSpdStat_FD11_SNA_Lim = 15U;/* Referenced by: '<S976>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_Inc = 3U;/* Referenced by: '<S778>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_Lim = 15U;/* Referenced by: '<S780>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_Inc = 3U;/* Referenced by: '<S824>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_Lim = 15U;/* Referenced by: '<S828>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Inc = 3U;/* Referenced by: '<S999>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Lim = 15U;/* Referenced by: '<S1000>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Inc = 3U;/* Referenced by: '<S1001>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Lim = 15U;/* Referenced by: '<S1002>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Lim = 250U;/* Referenced by: '<S1003>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_Inc = 3U;/* Referenced by: '<S654>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_Lim = 15U;/* Referenced by: '<S662>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHF_Spin_FD3_SNA_Inc = 3U;/* Referenced by: '<S653>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHF_Spin_FD3_SNA_Lim = 15U;/* Referenced by: '<S661>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_Inc = 3U;/* Referenced by: '<S656>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_Lim = 15U;/* Referenced by: '<S664>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHR_Spin_FD3_SNA_Inc = 3U;/* Referenced by: '<S655>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_LHR_Spin_FD3_SNA_Lim = 15U;/* Referenced by: '<S663>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD11_CRC_Inc = 3U;/* Referenced by: '<S1025>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD11_CRC_Lim = 15U;/* Referenced by: '<S1026>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD11_MC_Inc = 3U;/* Referenced by: '<S1027>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD11_MC_Lim = 15U;/* Referenced by: '<S1028>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD11_MM_Lim = 250U;/* Referenced by: '<S1029>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD5_CRC_Inc = 3U;/* Referenced by: '<S1053>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD5_CRC_Lim = 15U;/* Referenced by: '<S1054>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD5_MC_Inc = 3U;/* Referenced by: '<S1055>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD5_MC_Lim = 15U;/* Referenced by: '<S1056>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_DATA2_FD5_MM_Lim = 250U;/* Referenced by: '<S1057>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_Temp_FD11_SNA_Inc = 3U;/* Referenced by: '<S1030>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_Temp_FD11_SNA_Lim = 15U;/* Referenced by: '<S1031>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_Temp_FD5_SNA_Inc = 3U;/* Referenced by: '<S1058>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_MCPA_Temp_FD5_SNA_Lim = 15U;/* Referenced by: '<S1059>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD11_CRC_Inc =
    3U;                                /* Referenced by: '<S1082>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD11_CRC_Lim =
    15U;                               /* Referenced by: '<S1083>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD11_MC_Inc =
    3U;                                /* Referenced by: '<S1084>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD11_MC_Lim =
    15U;                               /* Referenced by: '<S1085>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD11_MM_Lim =
    250U;                              /* Referenced by: '<S1086>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD5_CRC_Inc =
    3U;                                /* Referenced by: '<S1122>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD5_CRC_Lim =
    15U;                               /* Referenced by: '<S1123>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD5_MC_Inc =
    3U;                                /* Referenced by: '<S1124>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD5_MC_Lim =
    15U;                               /* Referenced by: '<S1125>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_A_FD5_MM_Lim =
    250U;                              /* Referenced by: '<S1126>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_Inc = 3U;/* Referenced by: '<S1087>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_Lim = 15U;/* Referenced by: '<S1089>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_Inc = 3U;/* Referenced by: '<S1127>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_Lim = 15U;/* Referenced by: '<S1129>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_Inc = 3U;/* Referenced by: '<S1088>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_Lim = 15U;/* Referenced by: '<S1090>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_Inc = 3U;/* Referenced by: '<S1128>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_Lim = 15U;/* Referenced by: '<S1130>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD11_CRC_Inc =
    3U;                                /* Referenced by: '<S1162>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD11_CRC_Lim =
    15U;                               /* Referenced by: '<S1163>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD11_MC_Inc =
    3U;                                /* Referenced by: '<S1164>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD11_MC_Lim =
    15U;                               /* Referenced by: '<S1165>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD11_MM_Lim =
    250U;                              /* Referenced by: '<S1166>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD5_CRC_Inc =
    3U;                                /* Referenced by: '<S1201>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD5_CRC_Lim =
    15U;                               /* Referenced by: '<S1202>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD5_MC_Inc =
    3U;                                /* Referenced by: '<S1203>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD5_MC_Lim =
    15U;                               /* Referenced by: '<S1204>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_Cnt_PIM_B_FD5_MM_Lim =
    250U;                              /* Referenced by: '<S1205>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_Inc = 3U;/* Referenced by: '<S1167>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_Lim = 15U;/* Referenced by: '<S1169>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_Inc = 3U;/* Referenced by: '<S1206>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_Lim = 15U;/* Referenced by: '<S1208>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_Inc = 3U;/* Referenced by: '<S1168>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_Lim = 15U;/* Referenced by: '<S1170>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_Inc = 3U;/* Referenced by: '<S1207>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_Lim = 15U;/* Referenced by: '<S1209>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_Inc = 3U;/* Referenced by: '<S598>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_Lim = 15U;/* Referenced by: '<S602>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_Inc = 3U;/* Referenced by: '<S658>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_Lim = 15U;/* Referenced by: '<S666>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHF_Spin_FD3_SNA_Inc = 3U;/* Referenced by: '<S657>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHF_Spin_FD3_SNA_Lim = 15U;/* Referenced by: '<S665>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_Inc = 3U;/* Referenced by: '<S660>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_Lim = 15U;/* Referenced by: '<S668>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHR_Spin_FD3_SNA_Inc = 3U;/* Referenced by: '<S659>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RHR_Spin_FD3_SNA_Lim = 15U;/* Referenced by: '<S667>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_Inc = 3U;/* Referenced by: '<S779>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_Lim = 15U;/* Referenced by: '<S781>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_Inc = 3U;/* Referenced by: '<S825>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_Lim = 15U;/* Referenced by: '<S829>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_Regen_AxleTorque_Req_SNA_Inc = 3U;/* Referenced by: '<S826>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_Regen_AxleTorque_Req_SNA_Lim = 15U;/* Referenced by: '<S830>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_Inc = 3U;/* Referenced by: '<S81>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_Lim = 15U;/* Referenced by: '<S82>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_Inc = 3U;/* Referenced by: '<S110>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_Lim = 15U;/* Referenced by: '<S111>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_Inc = 3U;/* Referenced by: '<S560>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_Lim = 15U;/* Referenced by: '<S562>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_Inc = 3U;/* Referenced by: '<S599>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_Lim = 15U;/* Referenced by: '<S603>/Calib' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_ADAS_FD_INFO_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S42>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_ADAS_FD_INFO_FD14_Enbl = 1;/* Referenced by:
                                         * '<S38>/Calib'
                                         * '<S41>/Calib'
                                         * '<S61>/Calib'
                                         */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_AGSM_FD_2_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S71>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_AGSM_FD_2_FD11_Enbl
    = 1;                               /* Referenced by:
                                        * '<S67>/Calib'
                                        * '<S70>/Calib'
                                        * '<S90>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_AGSM_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S100>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_AGSM_FD_2_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S96>/Calib'
                                        * '<S99>/Calib'
                                        * '<S119>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_APM_VDCM_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S133>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_APM_VDCM_FD11_Enbl =
    1;                                 /* Referenced by:
                                        * '<S129>/Calib'
                                        * '<S132>/Calib'
                                        * '<S168>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_APM_VDCM_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S181>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_APM_VDCM_FD5_Enbl =
    1;                                 /* Referenced by:
                                        * '<S177>/Calib'
                                        * '<S180>/Calib'
                                        * '<S216>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_POWERLIMITS_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S229>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl = 1;/* Referenced by:
                                                   * '<S225>/Calib'
                                                   * '<S228>/Calib'
                                                   * '<S244>/Calib'
                                                   */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_POWERLIMITS_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S254>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl = 1;/* Referenced by:
                                                  * '<S250>/Calib'
                                                  * '<S253>/Calib'
                                                  * '<S269>/Calib'
                                                  */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_STATUS1_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S279>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_STATUS1_FD11_Enbl = 1;/* Referenced by:
                                               * '<S275>/Calib'
                                               * '<S278>/Calib'
                                               * '<S318>/Calib'
                                               */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_STATUS1_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S332>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BATTERY_HV_STATUS1_FD5_Enbl = 1;/* Referenced by:
                                              * '<S328>/Calib'
                                              * '<S331>/Calib'
                                              * '<S371>/Calib'
                                              */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BCM_FD_10_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S385>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BCM_FD_10_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S381>/Calib'
                                        * '<S384>/Calib'
                                        * '<S404>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BCM_FD_13_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S414>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BCM_FD_13_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S410>/Calib'
                                        * '<S413>/Calib'
                                        * '<S429>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BCM_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S453>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BCM_FD_2_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S449>/Calib'
                                        * '<S452>/Calib'
                                        * '<S468>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_1_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S478>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_1_FD14_Enbl = 1; /* Referenced by:
                                        * '<S474>/Calib'
                                        * '<S477>/Calib'
                                        * '<S501>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_1_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S513>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_1_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S509>/Calib'
                                        * '<S512>/Calib'
                                        * '<S536>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_2_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S548>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_2_FD14_Enbl = 1; /* Referenced by:
                                        * '<S544>/Calib'
                                        * '<S547>/Calib'
                                        * '<S571>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S583>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_2_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S579>/Calib'
                                        * '<S582>/Calib'
                                        * '<S614>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_3_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S636>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_3_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S632>/Calib'
                                        * '<S635>/Calib'
                                        * '<S683>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_4_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S707>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_4_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S703>/Calib'
                                        * '<S706>/Calib'
                                        * '<S726>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_5_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S740>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_5_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S736>/Calib'
                                        * '<S739>/Calib'
                                        * '<S755>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_6_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S767>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_6_FD14_Enbl = 1; /* Referenced by:
                                        * '<S763>/Calib'
                                        * '<S766>/Calib'
                                        * '<S790>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_6_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S810>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_6_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S806>/Calib'
                                        * '<S809>/Calib'
                                        * '<S841>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_7_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S865>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_7_FD14_Enbl = 1; /* Referenced by:
                                        * '<S861>/Calib'
                                        * '<S864>/Calib'
                                        * '<S888>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_BRAKE_FD_7_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S900>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_BRAKE_FD_7_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S896>/Calib'
                                        * '<S899>/Calib'
                                        * '<S923>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_E2E_GlobalBypEnbld =
    0;                                 /* Referenced by: '<S1228>/Calib' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_ENGINE_HYBD_FD_1_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S935>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_ENGINE_HYBD_FD_1_FD11_Enbl = 1;/* Referenced by:
                                             * '<S931>/Calib'
                                             * '<S934>/Calib'
                                             * '<S954>/Calib'
                                             */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_ENGINE_HYBD_FD_3_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S965>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_ENGINE_HYBD_FD_3_FD11_Enbl = 1;/* Referenced by:
                                             * '<S961>/Calib'
                                             * '<S964>/Calib'
                                             * '<S984>/Calib'
                                             */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_IPC_VEHICLE_SETUP_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S995>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_IPC_VEHICLE_SETUP_FD3_Enbl = 1;/* Referenced by:
                                             * '<S991>/Calib'
                                             * '<S994>/Calib'
                                             * '<S1010>/Calib'
                                             */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_MCPA_DATA2_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1020>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_MCPA_DATA2_FD11_Enbl = 1; /* Referenced by:
                                        * '<S1016>/Calib'
                                        * '<S1018>/Calib'
                                        * '<S1038>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_MCPA_DATA2_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S1048>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_MCPA_DATA2_FD5_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1044>/Calib'
                                        * '<S1046>/Calib'
                                        * '<S1066>/Calib'
                                        */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_MM_Enbl = 1;/* Referenced by: '<S1229>/Calib' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_PIM_A_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1076>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_PIM_A_FD11_Enbl = 1;/* Referenced by:
                                                                      * '<S1072>/Calib'
                                                                      * '<S1074>/Calib'
                                                                      * '<S1098>/Calib'
                                                                      */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_PIM_A_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S1116>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_PIM_A_FD5_Enbl = 1;/* Referenced by:
                                                                      * '<S1112>/Calib'
                                                                      * '<S1114>/Calib'
                                                                      * '<S1138>/Calib'
                                                                      */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_PIM_B_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1156>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_PIM_B_FD11_Enbl = 1;/* Referenced by:
                                                                      * '<S1152>/Calib'
                                                                      * '<S1154>/Calib'
                                                                      * '<S1178>/Calib'
                                                                      */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT)
    KeSR2B_b_PIM_B_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S1195>/Constant' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_PIM_B_FD5_Enbl = 1;/* Referenced by:
                                                                      * '<S1191>/Calib'
                                                                      * '<S1193>/Calib'
                                                                      * '<S1217>/Calib'
                                                                      */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_ProxiCC_Byp = 1;/* Referenced by: '<S1230>/Calib' */
static volatile CONST(boolean, SR2B_BLUEN_VAR_INIT) KeSR2B_b_ProxiSpdLimiter_Byp
    = 1;                               /* Referenced by: '<S1231>/Calib' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_ADAS_FD_INFO_FD14_E2E_Byp = 0U;/* Referenced by: '<S42>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_AGSM_FD_2_FD11_E2E_Byp = 0U;/* Referenced by: '<S71>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_AGSM_FD_2_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S100>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_APM_VDCM_FD11_E2E_Byp
    = 0U;                              /* Referenced by: '<S133>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_APM_VDCM_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S181>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BATTERY_HV_POWERLIMITS_FD11_E2E_Byp = 0U;/* Referenced by: '<S229>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BATTERY_HV_POWERLIMITS_FD5_E2E_Byp = 0U;/* Referenced by: '<S254>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BATTERY_HV_STATUS1_FD11_E2E_Byp = 0U;/* Referenced by: '<S279>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BATTERY_HV_STATUS1_FD5_E2E_Byp = 0U;/* Referenced by: '<S332>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_BCM_FD_10_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S385>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_BCM_FD_13_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S414>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_BCM_FD_2_FD3_E2E_Byp =
    0U;                                /* Referenced by: '<S453>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_1_FD14_E2E_Byp = 0U;/* Referenced by: '<S478>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_1_FD3_E2E_Byp = 0U;/* Referenced by: '<S513>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_2_FD14_E2E_Byp = 0U;/* Referenced by: '<S548>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_2_FD3_E2E_Byp = 0U;/* Referenced by: '<S583>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_3_FD3_E2E_Byp = 0U;/* Referenced by: '<S636>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_4_FD3_E2E_Byp = 0U;/* Referenced by: '<S707>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_5_FD3_E2E_Byp = 0U;/* Referenced by: '<S740>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_6_FD14_E2E_Byp = 0U;/* Referenced by: '<S767>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_6_FD3_E2E_Byp = 0U;/* Referenced by: '<S810>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_7_FD14_E2E_Byp = 0U;/* Referenced by: '<S865>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_BRAKE_FD_7_FD3_E2E_Byp = 0U;/* Referenced by: '<S900>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_ENGINE_HYBD_FD_1_FD11_E2E_Byp = 0U;/* Referenced by: '<S935>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_ENGINE_HYBD_FD_3_FD11_E2E_Byp = 0U;/* Referenced by: '<S965>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_IPC_VEHICLE_SETUP_FD3_E2E_Byp = 0U;/* Referenced by: '<S995>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_MCPA_DATA2_FD11_E2E_Byp = 0U;/* Referenced by: '<S1020>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT)
    KeSR2B_y_MCPA_DATA2_FD5_E2E_Byp = 0U;/* Referenced by: '<S1048>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_PIM_A_FD11_E2E_Byp =
    0U;                                /* Referenced by: '<S1076>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_PIM_A_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S1116>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_PIM_B_FD11_E2E_Byp =
    0U;                                /* Referenced by: '<S1156>/Constant1' */
static volatile CONST(uint8, SR2B_BLUEN_VAR_INIT) KeSR2B_y_PIM_B_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S1195>/Constant1' */

#define STOP_SEC_CALIB_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"
#define START_SEC_VAR_CLEARED_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

/* Definition for custom storage class: FCALocalSignal */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_ACC_Systemsts_SNA_DebCntr;/* '<S58>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr;/* '<S56>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr;/* '<S57>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr;/* '<S85>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_AGSM_FD_2_FD11_MC_DebCntr;/* '<S86>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr;/* '<S114>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_AGSM_FD_2_FD3_MC_DebCntr;/* '<S115>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_AHH_Ready_Status_SNA_DebCntr;/* '<S608>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_DebCntr;/* '<S161>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_DebCntr;/* '<S209>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_APM_FailureReason_FD11_SNA_DebCntr;/* '<S162>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_APM_FailureReason_FD5_SNA_DebCntr;/* '<S210>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_APM_FailureType_FD11_SNA_DebCntr;/* '<S163>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_APM_FailureType_FD5_SNA_DebCntr;/* '<S211>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_DebCntr;/* '<S164>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_DebCntr;/* '<S212>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_DebCntr;/* '<S165>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_DebCntr;/* '<S213>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_VDCM_FD11_CRC_DebCntr;/* '<S159>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_VDCM_FD11_MC_DebCntr;/* '<S160>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_VDCM_FD5_CRC_DebCntr;/* '<S207>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_APM_VDCM_FD5_MC_DebCntr;/* '<S208>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr;/* '<S240>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr;/* '<S241>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr;/* '<S265>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr;/* '<S266>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr;/* '<S308>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr;/* '<S309>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr;/* '<S361>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr;/* '<S362>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BCM_FD_10_FD3_CRC_DebCntr;/* '<S399>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BCM_FD_10_FD3_MC_DebCntr;/* '<S400>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BCM_FD_13_FD3_CRC_DebCntr;/* '<S425>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BCM_FD_13_FD3_MC_DebCntr;/* '<S426>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BCM_FD_2_FD3_CRC_DebCntr;/* '<S464>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BCM_FD_2_FD3_MC_DebCntr;/* '<S465>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_DebCntr;/* '<S310>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_DebCntr;/* '<S363>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_DebCntr;/* '<S311>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_DebCntr;/* '<S364>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_DebCntr;/* '<S312>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_DebCntr;/* '<S365>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_DebCntr;/* '<S313>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_DebCntr;/* '<S366>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_DebCntr;/* '<S314>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_DebCntr;/* '<S367>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_DebCntr;/* '<S315>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_DebCntr;/* '<S368>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr;/* '<S495>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr;/* '<S496>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr;/* '<S530>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr;/* '<S531>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr;/* '<S565>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr;/* '<S566>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr;/* '<S606>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr;/* '<S607>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr;/* '<S671>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr;/* '<S672>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr;/* '<S721>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr;/* '<S722>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr;/* '<S751>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr;/* '<S752>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr;/* '<S784>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr;/* '<S785>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr;/* '<S833>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr;/* '<S834>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr;/* '<S882>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr;/* '<S883>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr;/* '<S917>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr;/* '<S918>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_DebCntr;/* '<S609>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrakePdlPosn_FD14_SNA_DebCntr;/* '<S884>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrakePdlPosn_FD3_SNA_DebCntr;/* '<S919>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_BrkBoostPressure_FD14_SNA_DebCntr;/* '<S567>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_DebCntr;/* '<S885>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_DebCntr;/* '<S920>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_DebCntr;/* '<S498>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_DebCntr;/* '<S533>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrkTrq_FD14_SNA_DebCntr;/* '<S497>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_BrkTrq_FD3_SNA_DebCntr;/* '<S532>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_CmdIgnSts_SNA_DebCntr;/* '<S401>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_DebCntr;/* '<S835>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr;/* '<S949>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr;/* '<S950>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr;/* '<S979>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr;/* '<S980>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_EPBSts_FD3_SNA_DebCntr;/* '<S723>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_DebCntr;/* '<S951>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_EngSpdStat_FD11_SNA_DebCntr;/* '<S981>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_DebCntr;/* '<S786>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_DebCntr;/* '<S836>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr;/* '<S1006>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr;/* '<S1007>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_DebCntr;/* '<S673>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_LHF_Spin_FD3_SNA_DebCntr;/* '<S674>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_DebCntr;/* '<S675>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_LHR_Spin_FD3_SNA_DebCntr;/* '<S676>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr;/* '<S1034>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_MCPA_DATA2_FD11_MC_DebCntr;/* '<S1035>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr;/* '<S1062>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_MCPA_DATA2_FD5_MC_DebCntr;/* '<S1063>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_MCPA_Temp_FD11_SNA_DebCntr;/* '<S1036>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_MCPA_Temp_FD5_SNA_DebCntr;/* '<S1064>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_FD11_CRC_DebCntr;/* '<S1093>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_FD11_MC_DebCntr;/* '<S1094>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_FD5_CRC_DebCntr;/* '<S1133>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_FD5_MC_DebCntr;/* '<S1134>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_DebCntr;/* '<S1095>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_DebCntr;/* '<S1135>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_DebCntr;/* '<S1096>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_DebCntr;/* '<S1136>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_FD11_CRC_DebCntr;/* '<S1173>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_FD11_MC_DebCntr;/* '<S1174>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr;/* '<S1212>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr;/* '<S1213>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_DebCntr;/* '<S1175>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr;/* '<S1214>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_DebCntr;/* '<S1176>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr;/* '<S1215>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_DebCntr;/* '<S610>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_DebCntr;/* '<S677>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_RHF_Spin_FD3_SNA_DebCntr;/* '<S678>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_DebCntr;/* '<S679>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT) VeSR2B_Cnt_RHR_Spin_FD3_SNA_DebCntr;/* '<S680>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_DebCntr;/* '<S787>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_DebCntr;/* '<S837>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_Regen_AxleTorque_Req_SNA_DebCntr;/* '<S838>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_DebCntr;/* '<S87>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_DebCntr;/* '<S116>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_DebCntr;/* '<S568>/dec if Ok else inc2' */
static VAR(uint8, SR2B_BLUEN_VAR_INIT)
    VeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_DebCntr;/* '<S611>/dec if Ok else inc2' */

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

/* Invariant block signals (default storage) */
#define START_SEC_CONST_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

CONST(ConstB_SR2B_BLUEN_ac_T, SR2B_BLUEN_VAR_INIT) SR2B_BLUEN_ac_ConstB =
{
    CeCSMR_e_Lv2Absent                 /* '<S1227>/Constant' */
};

#define STOP_SEC_CONST_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

/* Block signals (default storage) */
#define START_SEC_VAR_CLEARED_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

VAR(B_SR2B_BLUEN_ac_T, SR2B_BLUEN_VAR_INIT) SR2B_BLUEN_ac_B;

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

/* Block states (default storage) */
#define START_SEC_VAR_CLEARED_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

VAR(DW_SR2B_BLUEN_ac_T, SR2B_BLUEN_VAR_INIT) SR2B_BLUEN_ac_DW;

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_SR2B_BLUEN
#include "MemMap.h"

static FUNC(void, SR2B_BLUEN_CODE_LOCAL) SR2B_BLUEN_ac_MM_FailgLogic(VAR(boolean,
    AUTOMATIC) rtu_Enable, P2VAR(B_MM_FailgLogic_SR2B_BLUEN_ac_T, AUTOMATIC,
    SR2B_BLUEN_VAR_INIT) localB);
static FUNC(void, SR2B_BLUEN_CODE_LOCAL) SR2B_BLUEN_ac_E2E_Sts_Check(VAR(uint8,
    AUTOMATIC) rtu_VeRxPDU_XX_E2E_Sts_OpRetVal, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_e_XX_E2E_Sts, P2VAR(B_E2E_Sts_Check_SR2B_BLUEN_ac_T, AUTOMATIC,
    SR2B_BLUEN_VAR_INIT) localB);
static FUNC(void, SR2B_BLUEN_CODE_LOCAL) SR2B_BLUEN_ac_Reset_MM_Failing(VAR
    (boolean, AUTOMATIC) rtu_Enable, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_Cnt_XX_MM_Cntr_read, VAR(uint8, AUTOMATIC)
    rtu_KeSR1N_Cnt_XX_MM_Lim, P2VAR(B_Reset_MM_Failing_SR2B_BLUEN_T, AUTOMATIC,
    SR2B_BLUEN_VAR_INIT) localB);

/*
 * Output and update for enable system:
 *    '<S35>/MM_FailgLogic'
 *    '<S64>/MM_FailgLogic'
 *    '<S93>/MM_FailgLogic'
 *    '<S126>/MM_FailgLogic'
 *    '<S174>/MM_FailgLogic'
 *    '<S222>/MM_FailgLogic'
 *    '<S247>/MM_FailgLogic'
 *    '<S272>/MM_FailgLogic'
 *    '<S325>/MM_FailgLogic'
 *    '<S378>/MM_FailgLogic'
 *    ...
 */
static FUNC(void, SR2B_BLUEN_CODE_LOCAL) SR2B_BLUEN_ac_MM_FailgLogic(VAR(boolean,
    AUTOMATIC) rtu_Enable, P2VAR(B_MM_FailgLogic_SR2B_BLUEN_ac_T, AUTOMATIC,
    SR2B_BLUEN_VAR_INIT) localB)
{
    /* Outputs for Enabled SubSystem: '<S35>/MM_FailgLogic' incorporates:
     *  EnablePort: '<S39>/Enable'
     */
    if (rtu_Enable)
    {
        /* Gain: '<S39>/Gain' */
        localB->Gain = true;

        /* Gain: '<S39>/Gain1' incorporates:
         *  Constant: '<S39>/Constant1'
         */
        localB->Gain1 = MAX_uint8_T;

        /* Gain: '<S39>/Gain2' */
        localB->Gain2 = true;
    }

    /* End of Outputs for SubSystem: '<S35>/MM_FailgLogic' */
}

/*
 * Output and update for atomic system:
 *    '<S43>/E2E_Sts_Check'
 *    '<S72>/E2E_Sts_Check'
 *    '<S101>/E2E_Sts_Check'
 *    '<S134>/E2E_Sts_Check'
 *    '<S182>/E2E_Sts_Check'
 *    '<S230>/E2E_Sts_Check'
 *    '<S255>/E2E_Sts_Check'
 *    '<S280>/E2E_Sts_Check'
 *    '<S333>/E2E_Sts_Check'
 *    '<S386>/E2E_Sts_Check'
 *    ...
 */
static FUNC(void, SR2B_BLUEN_CODE_LOCAL) SR2B_BLUEN_ac_E2E_Sts_Check(VAR(uint8,
    AUTOMATIC) rtu_VeRxPDU_XX_E2E_Sts_OpRetVal, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_e_XX_E2E_Sts, P2VAR(B_E2E_Sts_Check_SR2B_BLUEN_ac_T, AUTOMATIC,
    SR2B_BLUEN_VAR_INIT) localB)
{
    boolean guard1 = false;

    /* Chart: '<S43>/E2E_Sts_Check' */
    /* Gateway: E2E_Sts_Check_2021/E2E_Sts_Check */
    /* During: E2E_Sts_Check_2021/E2E_Sts_Check */
    /* Entry Internal: E2E_Sts_Check_2021/E2E_Sts_Check */
    /* Transition: '<S55>:388' */
    guard1 = false;
    if (((sint32)rtu_VeRxPDU_XX_E2E_Sts_OpRetVal) == 0)
    {
        /* Transition: '<S55>:391' */
        /* Transition: '<S55>:98' */
        if (((sint32)rtu_VeSR1N_e_XX_E2E_Sts) == 0)
        {
            /* Transition: '<S55>:95' */
            /* E2E_P_OK (0x00) */
            /* Transition: '<S55>:97' */
            localB->VeSR1N_b_XX_CRC_Failg = false;
            localB->VeSR1N_b_XX_MC_Failg = false;
            localB->VeSR1N_b_XX_E2E_Faild = false;

            /* Transition: '<S55>:393' */
        }
        else if (((sint32)rtu_VeSR1N_e_XX_E2E_Sts) == 3)
        {
            /* Transition: '<S55>:265' */
            /* E2E_P_ERROR (0x03) */
            /* Transition: '<S55>:266' */
            /*  CRC 	 */
            localB->VeSR1N_b_XX_CRC_Failg = true;
            localB->VeSR1N_b_XX_MC_Failg = false;
            localB->VeSR1N_b_XX_E2E_Faild = false;

            /* Transition: '<S55>:393' */
        }
        else if ((((sint32)rtu_VeSR1N_e_XX_E2E_Sts) == 1) || (((sint32)
                   rtu_VeSR1N_e_XX_E2E_Sts) == 2))
        {
            /* Transition: '<S55>:268' */
            /* E2E_P_REPEATED (0x01),
               E2E_P_WRONGSEQUENCE (0x02) */
            /* Transition: '<S55>:269' */
            /* MC */
            localB->VeSR1N_b_XX_CRC_Failg = false;
            localB->VeSR1N_b_XX_MC_Failg = true;
            localB->VeSR1N_b_XX_E2E_Faild = false;

            /* Transition: '<S55>:393' */
        }
        else if (((sint32)rtu_VeSR1N_e_XX_E2E_Sts) != 5)
        {
            /* Transition: '<S55>:375' */
            /* E2E_P_NONEWDATA (0x05) */
            /* Transition: '<S55>:377' */
            localB->VeSR1N_b_XX_CRC_Failg = false;
            localB->VeSR1N_b_XX_MC_Failg = false;
            localB->VeSR1N_b_XX_E2E_Faild = true;

            /* Transition: '<S55>:393' */
        }
        else
        {
            guard1 = true;
        }
    }
    else
    {
        guard1 = true;
    }

    if (guard1)
    {
        /* Transition: '<S55>:392' */
        localB->VeSR1N_b_XX_CRC_Failg = false;
        localB->VeSR1N_b_XX_MC_Failg = false;
        localB->VeSR1N_b_XX_E2E_Faild = true;
    }

    /* End of Chart: '<S43>/E2E_Sts_Check' */
    /* Transition: '<S55>:395' */
}

/*
 * Output and update for enable system:
 *    '<S40>/Reset_MM_Failing'
 *    '<S69>/Reset_MM_Failing'
 *    '<S98>/Reset_MM_Failing'
 *    '<S131>/Reset_MM_Failing'
 *    '<S179>/Reset_MM_Failing'
 *    '<S227>/Reset_MM_Failing'
 *    '<S252>/Reset_MM_Failing'
 *    '<S277>/Reset_MM_Failing'
 *    '<S330>/Reset_MM_Failing'
 *    '<S383>/Reset_MM_Failing'
 *    ...
 */
static FUNC(void, SR2B_BLUEN_CODE_LOCAL) SR2B_BLUEN_ac_Reset_MM_Failing(VAR
    (boolean, AUTOMATIC) rtu_Enable, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_Cnt_XX_MM_Cntr_read, VAR(uint8, AUTOMATIC)
    rtu_KeSR1N_Cnt_XX_MM_Lim, P2VAR(B_Reset_MM_Failing_SR2B_BLUEN_T, AUTOMATIC,
    SR2B_BLUEN_VAR_INIT) localB)
{
    sint32 tmp;

    /* Outputs for Enabled SubSystem: '<S40>/Reset_MM_Failing' incorporates:
     *  EnablePort: '<S54>/Enable'
     */
    if (rtu_Enable)
    {
        /* Chart: '<S54>/Chart' */
        /* Gateway: Reset_MM_Failing/Chart */
        /* During: Reset_MM_Failing/Chart */
        /* Entry Internal: Reset_MM_Failing/Chart */
        /* Transition: '<S59>:1' */
        localB->VeSR1N_Cnt_XX_MM_Cntr = rtu_VeSR1N_Cnt_XX_MM_Cntr_read;
        if (localB->VeSR1N_Cnt_XX_MM_Cntr > rtu_KeSR1N_Cnt_XX_MM_Lim)
        {
            /* Transition: '<S59>:4' */
            /* Transition: '<S59>:6' */
            tmp = ((sint32)localB->VeSR1N_Cnt_XX_MM_Cntr) - 1;
            if ((((sint32)localB->VeSR1N_Cnt_XX_MM_Cntr) - 1) < 0)
            {
                tmp = 0;
            }

            localB->VeSR1N_Cnt_XX_MM_Cntr = (uint8)tmp;
            localB->VeSR1N_b_XX_MM_Faild = true;

            /* Transition: '<S59>:14' */
        }
        else
        {
            /* Transition: '<S59>:9' */
            localB->VeSR1N_b_XX_MM_Faild = false;
        }

        /* End of Chart: '<S54>/Chart' */
        /* Transition: '<S59>:16' */
    }

    /* End of Outputs for SubSystem: '<S40>/Reset_MM_Failing' */
}

/* Model step function for TID1 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BLUEN_FastTEF(void) /* Explicit Task: FastTEF */
{
    boolean tmpRead;
    boolean tmpRead_0;
    boolean tmpRead_1;
    boolean tmpRead_2;
    boolean tmpRead_3;
    boolean tmpRead_4;
    boolean tmpRead_5;
    boolean tmpRead_6;
    boolean tmpRead_7;
    boolean tmpRead_8;
    boolean tmpRead_9;
    boolean tmpRead_a;
    boolean tmpRead_b;
    boolean tmpRead_c;
    boolean tmpRead_d;
    boolean tmpRead_e;

    /* Inport: '<Root>/VeCANR_b_LOC_IPC_FD3' */
    (void)Rte_Read_VeCANR_b_LOC_IPC_FD3_VeCANR_b_LOC_IPC_FD3(&tmpRead_e);

    /* Inport: '<Root>/VeCANR_b_LOC_AGSM_FD11' */
    (void)Rte_Read_VeCANR_b_LOC_AGSM_FD11_VeCANR_b_LOC_AGSM_FD11(&tmpRead_d);

    /* Inport: '<Root>/VeCANR_b_LOC_AGSM_FD3' */
    (void)Rte_Read_VeCANR_b_LOC_AGSM_FD3_VeCANR_b_LOC_AGSM_FD3(&tmpRead_c);

    /* Inport: '<Root>/VeCANR_b_LOC_ECM_FD11' */
    (void)Rte_Read_VeCANR_b_LOC_ECM_FD11_VeCANR_b_LOC_ECM_FD11(&tmpRead_b);

    /* Inport: '<Root>/VeCANR_b_LOC_ECM_FD3' */
    (void)Rte_Read_VeCANR_b_LOC_ECM_FD3_VeCANR_b_LOC_ECM_FD3(&tmpRead_a);

    /* Inport: '<Root>/VeCANR_b_LOC_DMPI_FD11' */
    (void)Rte_Read_VeCANR_b_LOC_DMPI_FD11_VeCANR_b_LOC_DMPI_FD11(&tmpRead_9);

    /* Inport: '<Root>/VeCANR_b_LOC_BSM_FD14' */
    (void)Rte_Read_VeCANR_b_LOC_BSM_FD14_VeCANR_b_LOC_BSM_FD14(&tmpRead_8);

    /* Inport: '<Root>/VeCANR_b_LOC_BSM_FD3' */
    (void)Rte_Read_VeCANR_b_LOC_BSM_FD3_VeCANR_b_LOC_BSM_FD3(&tmpRead_7);

    /* Inport: '<Root>/VeCANR_b_LOC_BPCM_FD11' */
    (void)Rte_Read_VeCANR_b_LOC_BPCM_FD11_VeCANR_b_LOC_BPCM_FD11(&tmpRead_6);

    /* Inport: '<Root>/VeCANR_b_LOC_BCM_FD3' */
    (void)Rte_Read_VeCANR_b_LOC_BCM_FD3_VeCANR_b_LOC_BCM_FD3(&tmpRead_5);

    /* Inport: '<Root>/VeCANR_b_LOC_ADCAM_FD14' */
    (void)Rte_Read_VeCANR_b_LOC_ADCAM_FD14_VeCANR_b_LOC_ADCAM_FD14(&tmpRead_4);

    /* Inport: '<Root>/VeCANR_b_BusTmot_FD11' */
    (void)Rte_Read_VeCANR_b_BusTmot_FD11_VeCANR_b_BusTmot_FD11(&tmpRead_3);

    /* Inport: '<Root>/VeCANR_b_CurrBusOffSt_FD11' */
    (void)Rte_Read_VeCANR_b_CurrBusOffSt_FD11_VeCANR_b_CurrBusOffSt_FD11
        (&tmpRead_2);

    /* Inport: '<Root>/VeCANR_b_CurrBusOffSt_FD14' */
    (void)Rte_Read_VeCANR_b_CurrBusOffSt_FD14_VeCANR_b_CurrBusOffSt_FD14
        (&tmpRead_1);

    /* Inport: '<Root>/VeCANR_b_CurrBusOffSt_FD3' */
    (void)Rte_Read_VeCANR_b_CurrBusOffSt_FD3_VeCANR_b_CurrBusOffSt_FD3
        (&tmpRead_0);

    /* Inport: '<Root>/VeCANR_b_MPAD_CANFD14' */
    (void)Rte_Read_VeCANR_b_MPAD_CANFD14_VeCANR_b_MPAD_CANFD14(&tmpRead);

    /* RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' incorporates:
     *  SubSystem: '<Root>/SR2B_GlbEnbl'
     */
    /* SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write' incorporates:
     *  Constant: '<S1229>/Calib'
     */
    SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_MM_Enb = KeSR2B_b_MM_Enbl;

    /* SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write' */
    Rte_IrvWrite_SR2B_BLUEN_FastTEF_VeSR2B_b_MM_Enbl_write1_IRV
        (SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_MM_Enb);

    /* SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write' incorporates:
     *  Constant: '<S1228>/Calib'
     */
    SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_Devlpm =
        KeSR2B_b_E2E_GlobalBypEnbld;

    /* SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write' */
    Rte_IrvWrite_SR2B_BLUEN_FastTEF_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
        (SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_Devlpm);

    /* Outport: '<Root>/VeSCMR_b_LOC_MPAD_CANC2' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_MPAD_CANFD14'
     */
    (void)Rte_Write_VeSCMR_b_LOC_MPAD_CANC2_Value(tmpRead);

    /* Outport: '<Root>/VeSCMR_b_Lv2CANBusOff_CANC' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_CurrBusOffSt_FD3'
     */
    (void)Rte_Write_VeSCMR_b_Lv2CANBusOff_CANC_Value(tmpRead_0);

    /* Outport: '<Root>/VeSCMR_b_Lv2CANBusOff_CANC2' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_CurrBusOffSt_FD14'
     */
    (void)Rte_Write_VeSCMR_b_Lv2CANBusOff_CANC2_Value(tmpRead_1);

    /* Outport: '<Root>/VeSCMR_b_Lv2CANBusOff_EPT' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_CurrBusOffSt_FD11'
     */
    (void)Rte_Write_VeSCMR_b_Lv2CANBusOff_EPT_Value(tmpRead_2);

    /* Outport: '<Root>/VeSCMR_b_Lv2CANTmOut_EPT' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_BusTmot_FD11'
     */
    (void)Rte_Write_VeSCMR_b_Lv2CANTmOut_EPT_Value(tmpRead_3);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_ADCAM_CANC2' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_ADCAM_FD14'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_ADCAM_CANC2_Value(tmpRead_4);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_BCM_CANC' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_BCM_FD3'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_BCM_CANC_Value(tmpRead_5);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_BPCM_EPT' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_BPCM_FD11'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_BPCM_EPT_Value(tmpRead_6);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_BSM_CANC' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_BSM_FD3'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_BSM_CANC_Value(tmpRead_7);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_BSM_CANC2' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_BSM_FD14'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_BSM_CANC2_Value(tmpRead_8);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_DMPI_EPT' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_DMPI_FD11'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_DMPI_EPT_Value(tmpRead_9);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_ECM_CANC' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_ECM_FD3'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_ECM_CANC_Value(tmpRead_a);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_ECM_EPT' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_ECM_FD11'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_ECM_EPT_Value(tmpRead_b);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_ESM_CANC' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_AGSM_FD3'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_ESM_CANC_Value(tmpRead_c);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_ESM_EPT' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_AGSM_FD11'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_ESM_EPT_Value(tmpRead_d);

    /* Outport: '<Root>/VeSCMR_b_Lv2LOC_IPC_CANC' incorporates:
     *  SignalConversion generated from: '<S34>/VeCANR_b_LOC_IPC_FD3'
     */
    (void)Rte_Write_VeSCMR_b_Lv2LOC_IPC_CANC_Value(tmpRead_e);

    /* Outport: '<Root>/VeSCMR_b_Lv2ProxiCC' incorporates:
     *  Constant: '<S1230>/Calib'
     *  SignalConversion generated from: '<S34>/VeSCMR_b_Lv2ProxiCC'
     */
    (void)Rte_Write_VeSCMR_b_Lv2ProxiCC_Value(KeSR2B_b_ProxiCC_Byp);

    /* Outport: '<Root>/VeSCMR_b_Lv2ProxiSpdLimiter' incorporates:
     *  Constant: '<S1231>/Calib'
     *  SignalConversion generated from: '<S34>/VeSCMR_b_Lv2ProxiSpdLimiter'
     */
    (void)Rte_Write_VeSCMR_b_Lv2ProxiSpdLimiter_Value
        (KeSR2B_b_ProxiSpdLimiter_Byp);

    /* Outport: '<Root>/VeSCMR_b_Lv2TireSizeFA' incorporates:
     *  SignalConversion generated from: '<S34>/VeSCMR_b_Lv2TireSizeFA'
     */
    (void)Rte_Write_VeSCMR_b_Lv2TireSizeFA_Value(true);

    /* Outport: '<Root>/VeSCMR_e_Lv2VehACC_Stat' incorporates:
     *  Constant: '<S1227>/Constant'
     *  SignalConversion generated from: '<S34>/VeSCMR_e_Lv2VehACC_Stat'
     */
    (void)Rte_Write_VeSCMR_e_Lv2VehACC_Stat_Value(SR2B_BLUEN_ac_ConstB.Constant);

    /* Outport: '<Root>/VeSCMR_l_Lv2TireSize' incorporates:
     *  SignalConversion generated from: '<S34>/VeSCMR_l_Lv2TireSize'
     */
    (void)Rte_Write_VeSCMR_l_Lv2TireSize_Value(0.0F);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' */
}

/* Model step function for TID2 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_AGSM_FD_2_FD3_Time(void)
                                   /* Explicit Task: TESR2B_AGSM_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_AGSM_FD_2_FD3_NewE;
    uint8 rtb_Switch5_lj;
    uint8 rtb_Switch5_o5;
    uint8 rtb_Switch5_oh;
    boolean rtb_TmpSignalConversionAtVeSR_m;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_AGSM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S3>/AGSM_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S95>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_AGSM_FD_2_FD3_NewE =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD3_Time_VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S95>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD3_Time_VeSR2N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S95>/AGSM_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S118>/Enable'
     */
    /* Logic: '<S95>/Logical Operator1' incorporates:
     *  Constant: '<S119>/Calib'
     */
    if (rtb_VeSR2N_b_AGSM_FD_2_FD3_NewE && (KeSR2B_b_AGSM_FD_2_FD3_Enbl))
    {
        /* Gain: '<S118>/Gain2' incorporates:
         *  Constant: '<S118>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_j = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2PrmryPRNDDispFailSts_FA' incorporates:
         *  Constant: '<S120>/Constant'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_MC_Faild'
         *  Product: '<S124>/Product'
         *  Product: '<S124>/Product1'
         *  Product: '<S124>/Product2'
         *  Product: '<S124>/Product4'
         *  RelationalOperator: '<S120>/Compare'
         *  Sum: '<S124>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2PrmryPRNDDispFailSts_FA_Value(((sint32)
            ((uint32)(((((uint32)
                         (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fa_k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_MC_Faild ? 1 : 0) * 2))))
                       + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1
            : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2Prmry_PRNDFailSts_FA' incorporates:
         *  Constant: '<S121>/Constant'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_MC_Faild'
         *  Product: '<S125>/Product'
         *  Product: '<S125>/Product1'
         *  Product: '<S125>/Product2'
         *  Product: '<S125>/Product4'
         *  RelationalOperator: '<S121>/Compare'
         *  Sum: '<S125>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2Prmry_PRNDFailSts_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fa_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2DrvRqShftROT_Prmry_FA' incorporates:
         *  Constant: '<S122>/Constant'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_ShiftLeverPosnReq_FD3_SNA_Faild'
         *  Product: '<S123>/Product'
         *  Product: '<S123>/Product1'
         *  Product: '<S123>/Product2'
         *  Product: '<S123>/Product3'
         *  Product: '<S123>/Product4'
         *  RelationalOperator: '<S122>/Compare'
         *  Sum: '<S123>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2DrvRqShftROT_Prmry_FA_Value(((sint32)
            ((uint32)((((((uint32)
                          (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fa_k ? 1U
                           : 0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_MC_Faild ? 1 : 0) * 2))))
                        + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ?
            1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_ShiftLeverPosnReq_FD3_ ? 1 : 0) * 8))))
                      + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S125>/Switch5' incorporates:
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S125>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail))
        {
            /* Switch: '<S125>/Switch5' incorporates:
             *  UnitDelay: '<S125>/Unit Delay'
             */
            rtb_Switch5_lj = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jt;
        }
        else
        {
            /* Switch: '<S125>/Switch5' incorporates:
             *  DataStoreRead: '<S118>/VeSR2N_b_Lv2Prmry_PRNDFailSts'
             */
            rtb_Switch5_lj = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2Prmry_PRNDFailSts;
        }

        /* End of Switch: '<S125>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2Prmry_PRNDFailSts' incorporates:
         *  DataTypeConversion: '<S118>/Data Type Conversion'
         *  Switch: '<S125>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2Prmry_PRNDFailSts_Value(((sint32)
            rtb_Switch5_lj) != 0);

        /* Switch: '<S124>/Switch5' incorporates:
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S124>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail))
        {
            /* Switch: '<S124>/Switch5' incorporates:
             *  UnitDelay: '<S124>/Unit Delay'
             */
            rtb_Switch5_o5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p4;
        }
        else
        {
            /* Switch: '<S124>/Switch5' incorporates:
             *  DataStoreRead: '<S118>/VeSR2N_b_Lv2PrmryPRNDDispFailSts'
             */
            rtb_Switch5_o5 = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2PrmryPRNDDispFailSt;
        }

        /* End of Switch: '<S124>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2PrmryPRNDDispFailSts' incorporates:
         *  DataTypeConversion: '<S118>/Data Type Conversion1'
         *  Switch: '<S124>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2PrmryPRNDDispFailSts_Value(((sint32)
            rtb_Switch5_o5) != 0);

        /* Switch: '<S123>/Switch5' incorporates:
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S118>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S118>/VeSR2N_b_ShiftLeverPosnReq_FD3_SNA_Faild'
         *  Logic: '<S123>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ShiftLeverPosnReq_FD3_))
        {
            /* Switch: '<S123>/Switch5' incorporates:
             *  UnitDelay: '<S123>/Unit Delay'
             */
            rtb_Switch5_oh = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jq;
        }
        else
        {
            /* Switch: '<S123>/Switch5' incorporates:
             *  DataStoreRead: '<S118>/VeSR2N_e_Lv2DrvRqShftROT_Prmry'
             */
            rtb_Switch5_oh = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2DrvRqShftROT_Prmry;
        }

        /* End of Switch: '<S123>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2DrvRqShftROT_Prmry' incorporates:
         *  DataTypeConversion: '<S118>/Data Type Conversion2'
         *  DataTypeConversion: '<S118>/Data Type Conversion3'
         *  Switch: '<S123>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2DrvRqShftROT_Prmry_Value
            ((TeGSMR_e_DrvRqShftROT)rtb_Switch5_oh);

        /* Update for UnitDelay: '<S125>/Unit Delay' incorporates:
         *  Switch: '<S125>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jt = rtb_Switch5_lj;

        /* Update for UnitDelay: '<S124>/Unit Delay' incorporates:
         *  Switch: '<S124>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p4 = rtb_Switch5_o5;

        /* Update for UnitDelay: '<S123>/Unit Delay' incorporates:
         *  Switch: '<S123>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jq = rtb_Switch5_oh;
    }

    /* End of Logic: '<S95>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S95>/AGSM_FD_2_FD3_Time' */

    /* Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S95>/VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Time_VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_j);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_AGSM_FD_2_FD3_Pkt' */
}

/* Model step function for TID3 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_10_FD3_Time(void)
                                   /* Explicit Task: TESR2B_BCM_FD_10_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BCM_FD_10_FD3_NewE;
    uint8 rtb_Switch5_jl;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S10>/BCM_FD_10_FD3_Time'
     */
    /* SignalConversion generated from: '<S380>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BCM_FD_10_FD3_NewE =
        Rte_IrvRead_SR2B_BCM_FD_10_FD3_Time_VeSR2N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S380>/BCM_FD_10_FD3_Time' incorporates:
     *  EnablePort: '<S403>/Enable'
     */
    /* Logic: '<S380>/Logical Operator1' incorporates:
     *  Constant: '<S404>/Calib'
     */
    if (rtb_VeSR2N_b_BCM_FD_10_FD3_NewE && (KeSR2B_b_BCM_FD_10_FD3_Enbl))
    {
        /* Gain: '<S403>/Gain2' incorporates:
         *  Constant: '<S403>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_o1 = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2KeySts_FA' incorporates:
         *  Constant: '<S405>/Constant'
         *  DataStoreRead: '<S403>/VeSR2N_b_BCM_FD_10_FD3_CRC_Faild'
         *  DataStoreRead: '<S403>/VeSR2N_b_BCM_FD_10_FD3_E2E_Faild'
         *  DataStoreRead: '<S403>/VeSR2N_b_BCM_FD_10_FD3_MC_Faild'
         *  DataStoreRead: '<S403>/VeSR2N_b_CmdIgnSts_SNA_Faild'
         *  Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_MM_Faild_merge'
         *  Product: '<S406>/Product'
         *  Product: '<S406>/Product1'
         *  Product: '<S406>/Product2'
         *  Product: '<S406>/Product3'
         *  Product: '<S406>/Product4'
         *  RelationalOperator: '<S405>/Compare'
         *  SignalConversion generated from: '<S380>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S406>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2KeySts_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_CRC_Fa_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_MC_Fai_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)
                           ((Rte_IrvRead_SR2B_BCM_FD_10_FD3_Time_VeSR2N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
                             () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_CmdIgnSts_SNA_Faild_h ? 1 : 0) * 8)))) +
             ((uint32)((sint32)
                       ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_E2E_Fail ? 1 :
                         0) * 16)))))) != 0);

        /* Switch: '<S406>/Switch5' incorporates:
         *  DataStoreRead: '<S403>/VeSR2N_b_BCM_FD_10_FD3_CRC_Failg'
         *  DataStoreRead: '<S403>/VeSR2N_b_BCM_FD_10_FD3_E2E_Faild'
         *  DataStoreRead: '<S403>/VeSR2N_b_CmdIgnSts_SNA_Faild'
         *  Logic: '<S406>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_CRC_Fa_m) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_E2E_Fail)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_CmdIgnSts_SNA_Faild_h))
        {
            /* Switch: '<S406>/Switch5' incorporates:
             *  UnitDelay: '<S406>/Unit Delay'
             */
            rtb_Switch5_jl = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_lei;
        }
        else
        {
            /* Switch: '<S406>/Switch5' incorporates:
             *  DataStoreRead: '<S403>/VeSR2N_e_Lv2KeySts'
             */
            rtb_Switch5_jl = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2KeySts;
        }

        /* End of Switch: '<S406>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2KeySts' incorporates:
         *  DataTypeConversion: '<S403>/Data Type Conversion'
         *  DataTypeConversion: '<S403>/Data Type Conversion1'
         *  Switch: '<S406>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2KeySts_Value((TeLTIR_e_KeySts)rtb_Switch5_jl);

        /* Update for UnitDelay: '<S406>/Unit Delay' incorporates:
         *  Switch: '<S406>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_lei = rtb_Switch5_jl;
    }

    /* End of Logic: '<S380>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S380>/BCM_FD_10_FD3_Time' */

    /* Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S380>/VeSR2N_b_BCM_FD_10_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Time_VeSR2N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_o1);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_10_FD3_Pkt' */
}

/* Model step function for TID4 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_13_FD3_Time(void)
                                   /* Explicit Task: TESR2B_BCM_FD_13_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BCM_FD_13_FD3_NewE;
    uint8 rtb_Switch5_a2;
    uint8 rtb_Switch5_bpu;
    uint8 rtb_Switch5_c4;
    uint8 rtb_Switch5_hb;
    uint8 rtb_Switch5_hc;
    uint8 rtb_Switch5_hd;
    uint8 rtb_Switch5_jf;
    uint8 rtb_Switch5_lx;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_13_FD3_Pkt' incorporates:
     *  SubSystem: '<S11>/BCM_FD_13_FD3_Time'
     */
    /* SignalConversion generated from: '<S409>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BCM_FD_13_FD3_NewE =
        Rte_IrvRead_SR2B_BCM_FD_13_FD3_Time_VeSR2N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S409>/BCM_FD_13_FD3_Time' incorporates:
     *  EnablePort: '<S428>/Enable'
     */
    /* Logic: '<S409>/Logical Operator1' incorporates:
     *  Constant: '<S429>/Calib'
     */
    if (rtb_VeSR2N_b_BCM_FD_13_FD3_NewE && (KeSR2B_b_BCM_FD_13_FD3_Enbl))
    {
        /* Gain: '<S428>/Gain2' incorporates:
         *  Constant: '<S428>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_f3 = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2SCCM_CRS_CTRL_FA' incorporates:
         *  Constant: '<S430>/Constant'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_MC_Faild'
         *  Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_MM_Faild_merge'
         *  Product: '<S438>/Product'
         *  Product: '<S438>/Product1'
         *  Product: '<S438>/Product2'
         *  Product: '<S438>/Product4'
         *  RelationalOperator: '<S430>/Compare'
         *  SignalConversion generated from: '<S409>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S438>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2SCCM_CRS_CTRL_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fa_f ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)
                          ((Rte_IrvRead_SR2B_BCM_FD_13_FD3_Time_VeSR2N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
                            () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S439>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S439>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S439>/Switch5' incorporates:
             *  UnitDelay: '<S439>/Unit Delay'
             */
            rtb_Switch5_hc = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fz;
        }
        else
        {
            /* Switch: '<S439>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2CrusAccel'
             */
            rtb_Switch5_hc = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusAccel;
        }

        /* End of Switch: '<S439>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2CrusAccel' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion'
         *  Switch: '<S439>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2CrusAccel_Value(((sint32)rtb_Switch5_hc) !=
            0);

        /* Switch: '<S438>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S438>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S438>/Switch5' incorporates:
             *  UnitDelay: '<S438>/Unit Delay'
             */
            rtb_Switch5_hd = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pi;
        }
        else
        {
            /* Switch: '<S438>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2ACC_OnOff'
             */
            rtb_Switch5_hd = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ACC_OnOff;
        }

        /* End of Switch: '<S438>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ACC_OnOff' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion1'
         *  Switch: '<S438>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ACC_OnOff_Value(((sint32)rtb_Switch5_hd) !=
            0);

        /* Switch: '<S440>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S440>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S440>/Switch5' incorporates:
             *  UnitDelay: '<S440>/Unit Delay'
             */
            rtb_Switch5_bpu = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_dw;
        }
        else
        {
            /* Switch: '<S440>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2Crus_FailSts'
             */
            rtb_Switch5_bpu = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2Crus_FailSts;
        }

        /* End of Switch: '<S440>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2Crus_FailSts' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion2'
         *  Switch: '<S440>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2Crus_FailSts_Value(((sint32)rtb_Switch5_bpu)
            != 0);

        /* Switch: '<S441>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S441>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S441>/Switch5' incorporates:
             *  UnitDelay: '<S441>/Unit Delay'
             */
            rtb_Switch5_a2 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hkf;
        }
        else
        {
            /* Switch: '<S441>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2CrusOnOff'
             */
            rtb_Switch5_a2 = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusOnOff;
        }

        /* End of Switch: '<S441>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2CrusOnOff' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion3'
         *  Switch: '<S441>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2CrusOnOff_Value(((sint32)rtb_Switch5_a2) !=
            0);

        /* Switch: '<S442>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S442>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S442>/Switch5' incorporates:
             *  UnitDelay: '<S442>/Unit Delay'
             */
            rtb_Switch5_hb = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_px;
        }
        else
        {
            /* Switch: '<S442>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2CrusCancel'
             */
            rtb_Switch5_hb = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusCancel;
        }

        /* End of Switch: '<S442>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2CrusCancel' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion4'
         *  Switch: '<S442>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2CrusCancel_Value(((sint32)rtb_Switch5_hb) !=
            0);

        /* Switch: '<S443>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S443>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S443>/Switch5' incorporates:
             *  UnitDelay: '<S443>/Unit Delay'
             */
            rtb_Switch5_c4 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ic;
        }
        else
        {
            /* Switch: '<S443>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2CrusDecel'
             */
            rtb_Switch5_c4 = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusDecel;
        }

        /* End of Switch: '<S443>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2CrusDecel' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion5'
         *  Switch: '<S443>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2CrusDecel_Value(((sint32)rtb_Switch5_c4) !=
            0);

        /* Switch: '<S444>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S444>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S444>/Switch5' incorporates:
             *  UnitDelay: '<S444>/Unit Delay'
             */
            rtb_Switch5_jf = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f2;
        }
        else
        {
            /* Switch: '<S444>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2CrusResume'
             */
            rtb_Switch5_jf = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusResume;
        }

        /* End of Switch: '<S444>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2CrusResume' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion6'
         *  Switch: '<S444>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2CrusResume_Value(((sint32)rtb_Switch5_jf) !=
            0);

        /* Switch: '<S445>/Switch5' incorporates:
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S428>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S445>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S445>/Switch5' incorporates:
             *  UnitDelay: '<S445>/Unit Delay'
             */
            rtb_Switch5_lx = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bp;
        }
        else
        {
            /* Switch: '<S445>/Switch5' incorporates:
             *  DataStoreRead: '<S428>/VeSR2N_b_Lv2ASLOnOffSts'
             */
            rtb_Switch5_lx = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ASLOnOffSts;
        }

        /* End of Switch: '<S445>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ASLOnOffSts' incorporates:
         *  DataTypeConversion: '<S428>/Data Type Conversion7'
         *  Switch: '<S445>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ASLOnOffSts_Value(((sint32)rtb_Switch5_lx)
            != 0);

        /* Update for UnitDelay: '<S439>/Unit Delay' incorporates:
         *  Switch: '<S439>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fz = rtb_Switch5_hc;

        /* Update for UnitDelay: '<S438>/Unit Delay' incorporates:
         *  Switch: '<S438>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pi = rtb_Switch5_hd;

        /* Update for UnitDelay: '<S440>/Unit Delay' incorporates:
         *  Switch: '<S440>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_dw = rtb_Switch5_bpu;

        /* Update for UnitDelay: '<S441>/Unit Delay' incorporates:
         *  Switch: '<S441>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hkf = rtb_Switch5_a2;

        /* Update for UnitDelay: '<S442>/Unit Delay' incorporates:
         *  Switch: '<S442>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_px = rtb_Switch5_hb;

        /* Update for UnitDelay: '<S443>/Unit Delay' incorporates:
         *  Switch: '<S443>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ic = rtb_Switch5_c4;

        /* Update for UnitDelay: '<S444>/Unit Delay' incorporates:
         *  Switch: '<S444>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f2 = rtb_Switch5_jf;

        /* Update for UnitDelay: '<S445>/Unit Delay' incorporates:
         *  Switch: '<S445>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bp = rtb_Switch5_lx;
    }

    /* End of Logic: '<S409>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S409>/BCM_FD_13_FD3_Time' */

    /* Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S409>/VeSR2N_b_BCM_FD_13_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Time_VeSR2N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_f3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_13_FD3_Pkt' */
}

/* Model step function for TID5 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_2_FD3_Time(void)
                                    /* Explicit Task: TESR2B_BCM_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BCM_FD_2_FD3_NewEv;
    uint8 rtb_Switch5_hjw;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S12>/BCM_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S448>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BCM_FD_2_FD3_NewEv =
        Rte_IrvRead_SR2B_BCM_FD_2_FD3_Time_VeSR2N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S448>/BCM_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S467>/Enable'
     */
    /* Logic: '<S448>/Logical Operator1' incorporates:
     *  Constant: '<S468>/Calib'
     */
    if (rtb_VeSR2N_b_BCM_FD_2_FD3_NewEv && (KeSR2B_b_BCM_FD_2_FD3_Enbl))
    {
        /* Gain: '<S467>/Gain2' incorporates:
         *  Constant: '<S467>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_a = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2RmtStrtActv_FA' incorporates:
         *  Constant: '<S469>/Constant'
         *  DataStoreRead: '<S467>/VeSR2N_b_BCM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S467>/VeSR2N_b_BCM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S467>/VeSR2N_b_BCM_FD_2_FD3_MC_Faild'
         *  Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_MM_Faild_merge'
         *  Product: '<S470>/Product'
         *  Product: '<S470>/Product1'
         *  Product: '<S470>/Product2'
         *  Product: '<S470>/Product4'
         *  RelationalOperator: '<S469>/Compare'
         *  SignalConversion generated from: '<S448>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S470>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RmtStrtActv_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)
                        ((Rte_IrvRead_SR2B_BCM_FD_2_FD3_Time_VeSR2N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
                          () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_E2E_Faild ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S470>/Switch5' incorporates:
         *  DataStoreRead: '<S467>/VeSR2N_b_BCM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S467>/VeSR2N_b_BCM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S470>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_E2E_Faild))
        {
            /* Switch: '<S470>/Switch5' incorporates:
             *  UnitDelay: '<S470>/Unit Delay'
             */
            rtb_Switch5_hjw = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bt3;
        }
        else
        {
            /* Switch: '<S470>/Switch5' incorporates:
             *  DataStoreRead: '<S467>/VeSR2N_b_Lv2RmtStrtActv'
             */
            rtb_Switch5_hjw = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RmtStrtActv;
        }

        /* End of Switch: '<S470>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2RmtStrtActv' incorporates:
         *  DataTypeConversion: '<S467>/Data Type Conversion1'
         *  Switch: '<S470>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RmtStrtActv_Value(((sint32)rtb_Switch5_hjw)
            != 0);

        /* Update for UnitDelay: '<S470>/Unit Delay' incorporates:
         *  Switch: '<S470>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bt3 = rtb_Switch5_hjw;
    }

    /* End of Logic: '<S448>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S448>/BCM_FD_2_FD3_Time' */

    /* Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S448>/VeSR2N_b_BCM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Time_VeSR2N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_a);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_2_FD3_Pkt' */
}

/* Model step function for TID6 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_1_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_1_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_1_FD3_New;
    uint16 rtb_Switch5_hi;
    uint16 rtb_Switch5_ho;
    boolean rtb_TmpSignalConversionAtVeSR_a;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S14>/BRAKE_FD_1_FD3_Time'
     */
    /* SignalConversion generated from: '<S508>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_1_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD3_Time_VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S508>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD3_Time_VeSR2N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S508>/BRAKE_FD_1_FD3_Time' incorporates:
     *  EnablePort: '<S535>/Enable'
     */
    /* Logic: '<S508>/Logical Operator1' incorporates:
     *  Constant: '<S536>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_1_FD3_New && (KeSR2B_b_BRAKE_FD_1_FD3_Enbl))
    {
        /* Gain: '<S535>/Gain2' incorporates:
         *  Constant: '<S535>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_i = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkTrq_FA' incorporates:
         *  Constant: '<S537>/Constant'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S535>/VeSR2N_b_BrkTrq_FD3_SNA_Faild'
         *  Product: '<S540>/Product'
         *  Product: '<S540>/Product1'
         *  Product: '<S540>/Product2'
         *  Product: '<S540>/Product3'
         *  Product: '<S540>/Product4'
         *  RelationalOperator: '<S537>/Compare'
         *  Sum: '<S540>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkTrq_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_CRC_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_FD3_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkTrqDriver_FA' incorporates:
         *  Constant: '<S538>/Constant'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S535>/VeSR2N_b_BrkTrq_Driver_FD3_SNA_Faild'
         *  Product: '<S539>/Product'
         *  Product: '<S539>/Product1'
         *  Product: '<S539>/Product2'
         *  Product: '<S539>/Product3'
         *  Product: '<S539>/Product4'
         *  RelationalOperator: '<S538>/Compare'
         *  Sum: '<S539>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkTrqDriver_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_CRC_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_Driver_FD3_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S539>/Logical Operator' incorporates:
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S535>/VeSR2N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  Logic: '<S540>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_a =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_CRC_Fai) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_E2E_Fai));

        /* Switch: '<S539>/Switch5' incorporates:
         *  DataStoreRead: '<S535>/VeSR2N_b_BrkTrq_Driver_FD3_SNA_Faild'
         *  Logic: '<S539>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_a ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_Driver_FD3_SNA_))
        {
            /* Switch: '<S539>/Switch5' incorporates:
             *  UnitDelay: '<S539>/Unit Delay'
             */
            rtb_Switch5_hi = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_l;
        }
        else
        {
            /* Switch: '<S539>/Switch5' incorporates:
             *  DataStoreRead: '<S535>/VeSR2N_M_Lv2BrkTrqDriver'
             */
            rtb_Switch5_hi = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqDriver;
        }

        /* End of Switch: '<S539>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2BrkTrqDriver' incorporates:
         *  DataTypeConversion: '<S535>/Data Type Conversion'
         *  Switch: '<S539>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2BrkTrqDriver_Value(((float32)rtb_Switch5_hi)
            * 3.0F);

        /* Switch: '<S540>/Switch5' incorporates:
         *  DataStoreRead: '<S535>/VeSR2N_b_BrkTrq_FD3_SNA_Faild'
         *  Logic: '<S540>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_a ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_FD3_SNA_Faild))
        {
            /* Switch: '<S540>/Switch5' incorporates:
             *  UnitDelay: '<S540>/Unit Delay'
             */
            rtb_Switch5_ho = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_l2;
        }
        else
        {
            /* Switch: '<S540>/Switch5' incorporates:
             *  DataStoreRead: '<S535>/VeSR2N_M_Lv2BrkTrq'
             */
            rtb_Switch5_ho = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrq;
        }

        /* End of Switch: '<S540>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2BrkTrq' incorporates:
         *  DataTypeConversion: '<S535>/Data Type Conversion1'
         *  Switch: '<S540>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2BrkTrq_Value(((float32)rtb_Switch5_ho) *
            3.0F);

        /* Update for UnitDelay: '<S539>/Unit Delay' incorporates:
         *  Switch: '<S539>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_l = rtb_Switch5_hi;

        /* Update for UnitDelay: '<S540>/Unit Delay' incorporates:
         *  Switch: '<S540>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_l2 = rtb_Switch5_ho;
    }

    /* End of Logic: '<S508>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S508>/BRAKE_FD_1_FD3_Time' */

    /* Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S508>/VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Time_VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_i);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_1_FD3_Pkt' */
}

/* Model step function for TID7 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_2_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_2_FD3_New;
    uint16 rtb_Switch5_a5;
    uint16 rtb_Switch5_o5;
    uint8 rtb_Switch5_kn;
    uint8 rtb_Switch5_ks;
    uint8 rtb_Switch5_mr;
    uint8 rtb_Switch5_nf;
    uint8 rtb_Switch5_o45;
    boolean rtb_TmpSignalConversionAtVeSR_e;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S16>/BRAKE_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S578>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_2_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD3_Time_VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S578>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_e =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD3_Time_VeSR2N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S578>/BRAKE_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S613>/Enable'
     */
    /* Logic: '<S578>/Logical Operator1' incorporates:
     *  Constant: '<S614>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_2_FD3_New && (KeSR2B_b_BRAKE_FD_2_FD3_Enbl))
    {
        /* Gain: '<S613>/Gain2' incorporates:
         *  Constant: '<S613>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_f = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2AHH_Ready_Status_FA' incorporates:
         *  Constant: '<S615>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_AHH_Ready_Status_SNA_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S625>/Product'
         *  Product: '<S625>/Product1'
         *  Product: '<S625>/Product2'
         *  Product: '<S625>/Product3'
         *  Product: '<S625>/Product4'
         *  RelationalOperator: '<S615>/Compare'
         *  Sum: '<S625>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2AHH_Ready_Status_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_AHH_Ready_Status_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkMaxRgnReady_FA' incorporates:
         *  Constant: '<S616>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S626>/Product'
         *  Product: '<S626>/Product1'
         *  Product: '<S626>/Product2'
         *  Product: '<S626>/Product4'
         *  RelationalOperator: '<S616>/Compare'
         *  Sum: '<S626>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkMaxRgnReady_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkBoostPressure_FA' incorporates:
         *  Constant: '<S617>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BrakeBoostPressure_FD3_SNA_Faild'
         *  Product: '<S622>/Product'
         *  Product: '<S622>/Product1'
         *  Product: '<S622>/Product2'
         *  Product: '<S622>/Product3'
         *  Product: '<S622>/Product4'
         *  RelationalOperator: '<S617>/Compare'
         *  Sum: '<S622>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkBoostPressure_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrakeBoostPressure_FD3
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2ESC_Active_FA' incorporates:
         *  Constant: '<S618>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S627>/Product'
         *  Product: '<S627>/Product1'
         *  Product: '<S627>/Product2'
         *  Product: '<S627>/Product4'
         *  RelationalOperator: '<S618>/Compare'
         *  Sum: '<S627>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ESC_Active_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2ImpendingSkid_FA' incorporates:
         *  Constant: '<S619>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S628>/Product'
         *  Product: '<S628>/Product1'
         *  Product: '<S628>/Product2'
         *  Product: '<S628>/Product4'
         *  RelationalOperator: '<S619>/Compare'
         *  Sum: '<S628>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ImpendingSkid_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2ParkingGearShiftReq_BSM_FA' incorporates:
         *  Constant: '<S620>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_ParkingGearShiftReq_BSM_SNA_Faild'
         *  Product: '<S623>/Product'
         *  Product: '<S623>/Product1'
         *  Product: '<S623>/Product2'
         *  Product: '<S623>/Product3'
         *  Product: '<S623>/Product4'
         *  RelationalOperator: '<S620>/Compare'
         *  Sum: '<S623>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ParkingGearShiftReq_BSM_FA_Value(((sint32)
            ((uint32)((((((uint32)
                          (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U
                           : 0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
                        + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ?
            1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_ParkingGearShiftReq_BS ? 1 : 0) * 8))))
                      + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2VehSpdCANC_FA' incorporates:
         *  Constant: '<S621>/Constant'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S613>/VeSR2N_b_VehicleSpeedVSOSig_FD3_SNA_Faild'
         *  Product: '<S624>/Product'
         *  Product: '<S624>/Product1'
         *  Product: '<S624>/Product2'
         *  Product: '<S624>/Product3'
         *  Product: '<S624>/Product4'
         *  RelationalOperator: '<S621>/Compare'
         *  Sum: '<S624>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2VehSpdCANC_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_VehicleSpeedVSOSig_FD3
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S625>/Logical Operator' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S622>/Logical Operator'
         *  Logic: '<S623>/Logical Operator'
         *  Logic: '<S624>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_e =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai));

        /* Switch: '<S625>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_AHH_Ready_Status_SNA_Faild'
         *  Logic: '<S625>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_e ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_AHH_Ready_Status_SNA_F))
        {
            /* Switch: '<S625>/Switch5' incorporates:
             *  UnitDelay: '<S625>/Unit Delay'
             */
            rtb_Switch5_kn = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gaw;
        }
        else
        {
            /* Switch: '<S625>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_e_Lv2AHH_Ready_Status'
             */
            rtb_Switch5_kn = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2AHH_Ready_Status;
        }

        /* End of Switch: '<S625>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2AHH_Ready_Status' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion'
         *  DataTypeConversion: '<S613>/Data Type Conversion1'
         *  Switch: '<S625>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2AHH_Ready_Status_Value
            ((TeSTMR_e_AHH_ReadyStatus)rtb_Switch5_kn);

        /* Switch: '<S626>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S626>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S626>/Switch5' incorporates:
             *  UnitDelay: '<S626>/Unit Delay'
             */
            rtb_Switch5_mr = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kl;
        }
        else
        {
            /* Switch: '<S626>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_e_Lv2BrkMaxRgnReady'
             */
            rtb_Switch5_mr = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkMaxRgnReady;
        }

        /* End of Switch: '<S626>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2BrkMaxRgnReady' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion2'
         *  Switch: '<S626>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2BrkMaxRgnReady_Value(rtb_Switch5_mr);

        /* Switch: '<S622>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_BrakeBoostPressure_FD3_SNA_Faild'
         *  Logic: '<S622>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_e ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrakeBoostPressure_FD3))
        {
            /* Switch: '<S622>/Switch5' incorporates:
             *  UnitDelay: '<S622>/Unit Delay'
             */
            rtb_Switch5_o5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_k5;
        }
        else
        {
            /* Switch: '<S622>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_p_Lv2BrakeBoostPressure'
             */
            rtb_Switch5_o5 = SR2B_BLUEN_ac_DW.VeSR2N_p_Lv2BrakeBoostPressure;
        }

        /* End of Switch: '<S622>/Switch5' */

        /* Outport: '<Root>/VeSCMR_p_Lv2BrakeBoostPressure' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion3'
         *  Switch: '<S622>/Switch5'
         */
        (void)Rte_Write_VeSCMR_p_Lv2BrakeBoostPressure_Value(((float32)
            rtb_Switch5_o5) * 0.1F);

        /* Switch: '<S627>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S627>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S627>/Switch5' incorporates:
             *  UnitDelay: '<S627>/Unit Delay'
             */
            rtb_Switch5_ks = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_dm;
        }
        else
        {
            /* Switch: '<S627>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_b_Lv2ESC_Active'
             */
            rtb_Switch5_ks = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ESC_Active;
        }

        /* End of Switch: '<S627>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ESC_Active' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion4'
         *  Switch: '<S627>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ESC_Active_Value(((sint32)rtb_Switch5_ks) !=
            0);

        /* Switch: '<S628>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S613>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S628>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S628>/Switch5' incorporates:
             *  UnitDelay: '<S628>/Unit Delay'
             */
            rtb_Switch5_nf = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_nj;
        }
        else
        {
            /* Switch: '<S628>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_b_Lv2ImpendingSkid'
             */
            rtb_Switch5_nf = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ImpendingSkid;
        }

        /* End of Switch: '<S628>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ImpendingSkid' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion5'
         *  Switch: '<S628>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ImpendingSkid_Value(((sint32)rtb_Switch5_nf)
            != 0);

        /* Switch: '<S623>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_ParkingGearShiftReq_BSM_SNA_Faild'
         *  Logic: '<S623>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_e ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ParkingGearShiftReq_BS))
        {
            /* Switch: '<S623>/Switch5' incorporates:
             *  UnitDelay: '<S623>/Unit Delay'
             */
            rtb_Switch5_o45 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_l3;
        }
        else
        {
            /* Switch: '<S623>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_e_Lv2ParkingGearShiftReq_BSM'
             */
            rtb_Switch5_o45 = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2ParkingGearShiftReq;
        }

        /* End of Switch: '<S623>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2ParkingGearShiftReq_BSM' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion6'
         *  Switch: '<S623>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2ParkingGearShiftReq_BSM_Value
            (rtb_Switch5_o45);

        /* Switch: '<S624>/Switch5' incorporates:
         *  DataStoreRead: '<S613>/VeSR2N_b_VehicleSpeedVSOSig_FD3_SNA_Faild'
         *  Logic: '<S624>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_e ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_VehicleSpeedVSOSig_FD3))
        {
            /* Switch: '<S624>/Switch5' incorporates:
             *  UnitDelay: '<S624>/Unit Delay'
             */
            rtb_Switch5_a5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fq;
        }
        else
        {
            /* Switch: '<S624>/Switch5' incorporates:
             *  DataStoreRead: '<S613>/VeSR2N_v_Lv2VehSpdCANC'
             */
            rtb_Switch5_a5 = SR2B_BLUEN_ac_DW.VeSR2N_v_Lv2VehSpdCANC;
        }

        /* End of Switch: '<S624>/Switch5' */

        /* Outport: '<Root>/VeSCMR_v_Lv2VehSpdCANC' incorporates:
         *  DataTypeConversion: '<S613>/Data Type Conversion7'
         *  Switch: '<S624>/Switch5'
         */
        (void)Rte_Write_VeSCMR_v_Lv2VehSpdCANC_Value(((float32)rtb_Switch5_a5) *
            0.0625F);

        /* Update for UnitDelay: '<S625>/Unit Delay' incorporates:
         *  Switch: '<S625>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gaw = rtb_Switch5_kn;

        /* Update for UnitDelay: '<S626>/Unit Delay' incorporates:
         *  Switch: '<S626>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kl = rtb_Switch5_mr;

        /* Update for UnitDelay: '<S622>/Unit Delay' incorporates:
         *  Switch: '<S622>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_k5 = rtb_Switch5_o5;

        /* Update for UnitDelay: '<S627>/Unit Delay' incorporates:
         *  Switch: '<S627>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_dm = rtb_Switch5_ks;

        /* Update for UnitDelay: '<S628>/Unit Delay' incorporates:
         *  Switch: '<S628>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_nj = rtb_Switch5_nf;

        /* Update for UnitDelay: '<S623>/Unit Delay' incorporates:
         *  Switch: '<S623>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_l3 = rtb_Switch5_o45;

        /* Update for UnitDelay: '<S624>/Unit Delay' incorporates:
         *  Switch: '<S624>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fq = rtb_Switch5_a5;
    }

    /* End of Logic: '<S578>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S578>/BRAKE_FD_2_FD3_Time' */

    /* Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S578>/VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Time_VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_f);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_2_FD3_Pkt' */
}

/* Model step function for TID8 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_3_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_3_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_3_FD3_New;
    uint16 rtb_Switch5_db;
    uint16 rtb_Switch5_dk;
    uint16 rtb_Switch5_ht;
    uint16 rtb_Switch5_oc;
    uint8 rtb_Switch5_fl;
    uint8 rtb_Switch5_g;
    uint8 rtb_Switch5_kqf;
    uint8 rtb_Switch5_oo;
    boolean rtb_TmpSignalConversionAtVeSR_n;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S17>/BRAKE_FD_3_FD3_Time'
     */
    /* SignalConversion generated from: '<S631>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_3_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_3_FD3_Time_VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S631>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_n =
        Rte_IrvRead_SR2B_BRAKE_FD_3_FD3_Time_VeSR2N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S631>/BRAKE_FD_3_FD3_Time' incorporates:
     *  EnablePort: '<S682>/Enable'
     */
    /* Logic: '<S631>/Logical Operator1' incorporates:
     *  Constant: '<S683>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_3_FD3_New && (KeSR2B_b_BRAKE_FD_3_FD3_Enbl))
    {
        /* Gain: '<S682>/Gain2' incorporates:
         *  Constant: '<S682>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_lv = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlDirFL_Stat_FA' incorporates:
         *  Constant: '<S684>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_LHF_Spin_FD3_SNA_Faild'
         *  Product: '<S699>/Product'
         *  Product: '<S699>/Product1'
         *  Product: '<S699>/Product2'
         *  Product: '<S699>/Product3'
         *  Product: '<S699>/Product4'
         *  RelationalOperator: '<S684>/Compare'
         *  Sum: '<S699>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlDirFL_Stat_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_LHF_Spin_FD3_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlFL_Spd_FA' incorporates:
         *  Constant: '<S685>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_LHFWheelSpeed_FD3_SNA_Faild'
         *  Product: '<S692>/Product'
         *  Product: '<S692>/Product1'
         *  Product: '<S692>/Product2'
         *  Product: '<S692>/Product3'
         *  Product: '<S692>/Product4'
         *  RelationalOperator: '<S685>/Compare'
         *  Sum: '<S692>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlFL_Spd_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_LHFWheelSpeed_FD3_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlDirRL_Stat_FA' incorporates:
         *  Constant: '<S686>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_LHR_Spin_FD3_SNA_Faild'
         *  Product: '<S693>/Product'
         *  Product: '<S693>/Product1'
         *  Product: '<S693>/Product2'
         *  Product: '<S693>/Product3'
         *  Product: '<S693>/Product4'
         *  RelationalOperator: '<S686>/Compare'
         *  Sum: '<S693>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlDirRL_Stat_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_LHR_Spin_FD3_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlRL_Spd_FA' incorporates:
         *  Constant: '<S687>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_LHRWheelSpeed_FD3_SNA_Faild'
         *  Product: '<S694>/Product'
         *  Product: '<S694>/Product1'
         *  Product: '<S694>/Product2'
         *  Product: '<S694>/Product3'
         *  Product: '<S694>/Product4'
         *  RelationalOperator: '<S687>/Compare'
         *  Sum: '<S694>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlRL_Spd_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_LHRWheelSpeed_FD3_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlDirFR_Stat_FA' incorporates:
         *  Constant: '<S688>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_RHF_Spin_FD3_SNA_Faild'
         *  Product: '<S695>/Product'
         *  Product: '<S695>/Product1'
         *  Product: '<S695>/Product2'
         *  Product: '<S695>/Product3'
         *  Product: '<S695>/Product4'
         *  RelationalOperator: '<S688>/Compare'
         *  Sum: '<S695>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlDirFR_Stat_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_RHF_Spin_FD3_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlFR_Spd_FA' incorporates:
         *  Constant: '<S689>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_RHFWheelSpeed_FD3_SNA_Faild'
         *  Product: '<S696>/Product'
         *  Product: '<S696>/Product1'
         *  Product: '<S696>/Product2'
         *  Product: '<S696>/Product3'
         *  Product: '<S696>/Product4'
         *  RelationalOperator: '<S689>/Compare'
         *  Sum: '<S696>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlFR_Spd_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_RHFWheelSpeed_FD3_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlDirRR_Stat_FA' incorporates:
         *  Constant: '<S690>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_RHR_Spin_FD3_SNA_Faild'
         *  Product: '<S697>/Product'
         *  Product: '<S697>/Product1'
         *  Product: '<S697>/Product2'
         *  Product: '<S697>/Product3'
         *  Product: '<S697>/Product4'
         *  RelationalOperator: '<S690>/Compare'
         *  Sum: '<S697>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlDirRR_Stat_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_RHR_Spin_FD3_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2WhlRR_Spd_FA' incorporates:
         *  Constant: '<S691>/Constant'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S682>/VeSR2N_b_RHRWheelSpeed_FD3_SNA_Faild'
         *  Product: '<S698>/Product'
         *  Product: '<S698>/Product1'
         *  Product: '<S698>/Product2'
         *  Product: '<S698>/Product3'
         *  Product: '<S698>/Product4'
         *  RelationalOperator: '<S691>/Compare'
         *  Sum: '<S698>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2WhlRR_Spd_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_RHRWheelSpeed_FD3_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S692>/Logical Operator' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S682>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  Logic: '<S693>/Logical Operator'
         *  Logic: '<S694>/Logical Operator'
         *  Logic: '<S695>/Logical Operator'
         *  Logic: '<S696>/Logical Operator'
         *  Logic: '<S697>/Logical Operator'
         *  Logic: '<S698>/Logical Operator'
         *  Logic: '<S699>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_n =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_Fai) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai));

        /* Switch: '<S692>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_LHFWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S692>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_LHFWheelSpeed_FD3_SNA_))
        {
            /* Switch: '<S692>/Switch5' incorporates:
             *  UnitDelay: '<S692>/Unit Delay'
             */
            rtb_Switch5_db = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ev;
        }
        else
        {
            /* Switch: '<S692>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_n_Lv2WhlFL_Spd'
             */
            rtb_Switch5_db = SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlFL_Spd;
        }

        /* End of Switch: '<S692>/Switch5' */

        /* Outport: '<Root>/VeSCMR_n_Lv2WhlFL_Spd' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion'
         *  Switch: '<S692>/Switch5'
         */
        (void)Rte_Write_VeSCMR_n_Lv2WhlFL_Spd_Value(((float32)rtb_Switch5_db) *
            0.0625F);

        /* Switch: '<S699>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_LHF_Spin_FD3_SNA_Faild'
         *  Logic: '<S699>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_LHF_Spin_FD3_SNA_Faild))
        {
            /* Switch: '<S699>/Switch5' incorporates:
             *  UnitDelay: '<S699>/Unit Delay'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_oe;
        }
        else
        {
            /* Switch: '<S699>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_e_Lv2WhlDirFL_Stat'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirFL_Stat;
        }

        /* End of Switch: '<S699>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2WhlDirFL_Stat' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion1'
         *  Switch: '<S699>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2WhlDirFL_Stat_Value(rtb_Switch5_g);

        /* Switch: '<S693>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_LHR_Spin_FD3_SNA_Faild'
         *  Logic: '<S693>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_LHR_Spin_FD3_SNA_Faild))
        {
            /* Switch: '<S693>/Switch5' incorporates:
             *  UnitDelay: '<S693>/Unit Delay'
             */
            rtb_Switch5_oo = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_me;
        }
        else
        {
            /* Switch: '<S693>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_e_Lv2WhlDirRL_Stat'
             */
            rtb_Switch5_oo = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirRL_Stat;
        }

        /* End of Switch: '<S693>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2WhlDirRL_Stat' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion2'
         *  Switch: '<S693>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2WhlDirRL_Stat_Value(rtb_Switch5_oo);

        /* Switch: '<S694>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_LHRWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S694>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_LHRWheelSpeed_FD3_SNA_))
        {
            /* Switch: '<S694>/Switch5' incorporates:
             *  UnitDelay: '<S694>/Unit Delay'
             */
            rtb_Switch5_oc = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fm;
        }
        else
        {
            /* Switch: '<S694>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_n_Lv2WhlRL_Spd'
             */
            rtb_Switch5_oc = SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlRL_Spd;
        }

        /* End of Switch: '<S694>/Switch5' */

        /* Outport: '<Root>/VeSCMR_n_Lv2WhlRL_Spd' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion3'
         *  Switch: '<S694>/Switch5'
         */
        (void)Rte_Write_VeSCMR_n_Lv2WhlRL_Spd_Value(((float32)rtb_Switch5_oc) *
            0.0625F);

        /* Switch: '<S695>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_RHF_Spin_FD3_SNA_Faild'
         *  Logic: '<S695>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_RHF_Spin_FD3_SNA_Faild))
        {
            /* Switch: '<S695>/Switch5' incorporates:
             *  UnitDelay: '<S695>/Unit Delay'
             */
            rtb_Switch5_kqf = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_io;
        }
        else
        {
            /* Switch: '<S695>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_e_Lv2WhlDirFR_Stat'
             */
            rtb_Switch5_kqf = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirFR_Stat;
        }

        /* End of Switch: '<S695>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2WhlDirFR_Stat' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion4'
         *  Switch: '<S695>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2WhlDirFR_Stat_Value(rtb_Switch5_kqf);

        /* Switch: '<S696>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_RHFWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S696>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_RHFWheelSpeed_FD3_SNA_))
        {
            /* Switch: '<S696>/Switch5' incorporates:
             *  UnitDelay: '<S696>/Unit Delay'
             */
            rtb_Switch5_dk = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hk;
        }
        else
        {
            /* Switch: '<S696>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_n_Lv2WhlFR_Spd'
             */
            rtb_Switch5_dk = SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlFR_Spd;
        }

        /* End of Switch: '<S696>/Switch5' */

        /* Outport: '<Root>/VeSCMR_n_Lv2WhlFR_Spd' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion5'
         *  Switch: '<S696>/Switch5'
         */
        (void)Rte_Write_VeSCMR_n_Lv2WhlFR_Spd_Value(((float32)rtb_Switch5_dk) *
            0.0625F);

        /* Switch: '<S697>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_RHR_Spin_FD3_SNA_Faild'
         *  Logic: '<S697>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_RHR_Spin_FD3_SNA_Faild))
        {
            /* Switch: '<S697>/Switch5' incorporates:
             *  UnitDelay: '<S697>/Unit Delay'
             */
            rtb_Switch5_fl = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_je;
        }
        else
        {
            /* Switch: '<S697>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_e_Lv2WhlDirRR_Stat'
             */
            rtb_Switch5_fl = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirRR_Stat;
        }

        /* End of Switch: '<S697>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2WhlDirRR_Stat' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion6'
         *  Switch: '<S697>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2WhlDirRR_Stat_Value(rtb_Switch5_fl);

        /* Switch: '<S698>/Switch5' incorporates:
         *  DataStoreRead: '<S682>/VeSR2N_b_RHRWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S698>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_RHRWheelSpeed_FD3_SNA_))
        {
            /* Switch: '<S698>/Switch5' incorporates:
             *  UnitDelay: '<S698>/Unit Delay'
             */
            rtb_Switch5_ht = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mh;
        }
        else
        {
            /* Switch: '<S698>/Switch5' incorporates:
             *  DataStoreRead: '<S682>/VeSR2N_n_Lv2WhlRR_Spd'
             */
            rtb_Switch5_ht = SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlRR_Spd;
        }

        /* End of Switch: '<S698>/Switch5' */

        /* Outport: '<Root>/VeSCMR_n_Lv2WhlRR_Spd' incorporates:
         *  DataTypeConversion: '<S682>/Data Type Conversion7'
         *  Switch: '<S698>/Switch5'
         */
        (void)Rte_Write_VeSCMR_n_Lv2WhlRR_Spd_Value(((float32)rtb_Switch5_ht) *
            0.0625F);

        /* Update for UnitDelay: '<S692>/Unit Delay' incorporates:
         *  Switch: '<S692>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ev = rtb_Switch5_db;

        /* Update for UnitDelay: '<S699>/Unit Delay' incorporates:
         *  Switch: '<S699>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_oe = rtb_Switch5_g;

        /* Update for UnitDelay: '<S693>/Unit Delay' incorporates:
         *  Switch: '<S693>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_me = rtb_Switch5_oo;

        /* Update for UnitDelay: '<S694>/Unit Delay' incorporates:
         *  Switch: '<S694>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fm = rtb_Switch5_oc;

        /* Update for UnitDelay: '<S695>/Unit Delay' incorporates:
         *  Switch: '<S695>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_io = rtb_Switch5_kqf;

        /* Update for UnitDelay: '<S696>/Unit Delay' incorporates:
         *  Switch: '<S696>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hk = rtb_Switch5_dk;

        /* Update for UnitDelay: '<S697>/Unit Delay' incorporates:
         *  Switch: '<S697>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_je = rtb_Switch5_fl;

        /* Update for UnitDelay: '<S698>/Unit Delay' incorporates:
         *  Switch: '<S698>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mh = rtb_Switch5_ht;
    }

    /* End of Logic: '<S631>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S631>/BRAKE_FD_3_FD3_Time' */

    /* Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S631>/VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Time_VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_lv);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_3_FD3_Pkt' */
}

/* Model step function for TID9 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_4_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_4_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_4_FD3_New;
    uint8 rtb_Switch5_b;
    uint8 rtb_Switch5_js;
    uint8 rtb_Switch5_mm;
    boolean rtb_TmpSignalConversionAtVeSR_i;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S18>/BRAKE_FD_4_FD3_Time'
     */
    /* SignalConversion generated from: '<S702>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_4_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_4_FD3_Time_VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S702>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR2B_BRAKE_FD_4_FD3_Time_VeSR2N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S702>/BRAKE_FD_4_FD3_Time' incorporates:
     *  EnablePort: '<S725>/Enable'
     */
    /* Logic: '<S702>/Logical Operator1' incorporates:
     *  Constant: '<S726>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_4_FD3_New && (KeSR2B_b_BRAKE_FD_4_FD3_Enbl))
    {
        /* Gain: '<S725>/Gain2' incorporates:
         *  Constant: '<S725>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_ds = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2ASR_MSRActv_FA' incorporates:
         *  Constant: '<S727>/Constant'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  Product: '<S731>/Product'
         *  Product: '<S731>/Product1'
         *  Product: '<S731>/Product2'
         *  Product: '<S731>/Product4'
         *  RelationalOperator: '<S727>/Compare'
         *  Sum: '<S731>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ASR_MSRActv_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC__ph ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_MC_Fa_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2EPB_HoldSts_FA' incorporates:
         *  Constant: '<S728>/Constant'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  DataStoreRead: '<S725>/VeSR2N_b_EPBSts_FD3_SNA_Faild'
         *  Product: '<S730>/Product'
         *  Product: '<S730>/Product1'
         *  Product: '<S730>/Product2'
         *  Product: '<S730>/Product3'
         *  Product: '<S730>/Product4'
         *  RelationalOperator: '<S728>/Compare'
         *  Sum: '<S730>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2EPB_HoldSts_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC__ph ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_MC_Fa_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_EPBSts_FD3_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S730>/Switch5' incorporates:
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S725>/VeSR2N_b_EPBSts_FD3_SNA_Faild'
         *  Logic: '<S730>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC_F_p) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_E2E_Fai)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_EPBSts_FD3_SNA_Faild))
        {
            /* Switch: '<S730>/Switch5' incorporates:
             *  UnitDelay: '<S730>/Unit Delay'
             */
            rtb_Switch5_mm = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_lw;
        }
        else
        {
            /* Switch: '<S730>/Switch5' incorporates:
             *  DataStoreRead: '<S725>/VeSR2N_e_Lv2EPB_HoldSts'
             */
            rtb_Switch5_mm = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2EPB_HoldSts;
        }

        /* End of Switch: '<S730>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2EPB_HoldSts' incorporates:
         *  DataTypeConversion: '<S725>/Data Type Conversion'
         *  DataTypeConversion: '<S725>/Data Type Conversion2'
         *  Switch: '<S730>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2EPB_HoldSts_Value((TeSTMR_e_EPBHoldSts)
            rtb_Switch5_mm);

        /* Switch: '<S731>/Switch5' incorporates:
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  Logic: '<S731>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC_F_p) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_E2E_Fai))
        {
            /* Switch: '<S731>/Switch5' incorporates:
             *  UnitDelay: '<S731>/Unit Delay'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bu;
        }
        else
        {
            /* Switch: '<S731>/Switch5' incorporates:
             *  DataStoreRead: '<S725>/VeSR2N_b_Lv2ASRActive'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ASRActive;
        }

        /* End of Switch: '<S731>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ASRActive' incorporates:
         *  DataTypeConversion: '<S725>/Data Type Conversion1'
         *  Switch: '<S731>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ASRActive_Value(((sint32)rtb_Switch5_b) != 0);

        /* Switch: '<S732>/Switch5' incorporates:
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S725>/VeSR2N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  Logic: '<S732>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC_F_p) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_E2E_Fai))
        {
            /* Switch: '<S732>/Switch5' incorporates:
             *  UnitDelay: '<S732>/Unit Delay'
             */
            rtb_Switch5_js = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o3z;
        }
        else
        {
            /* Switch: '<S732>/Switch5' incorporates:
             *  DataStoreRead: '<S725>/VeSR2N_b_Lv2MSRActive'
             */
            rtb_Switch5_js = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2MSRActive;
        }

        /* End of Switch: '<S732>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2MSRActive' incorporates:
         *  DataTypeConversion: '<S725>/Data Type Conversion3'
         *  Switch: '<S732>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2MSRActive_Value(((sint32)rtb_Switch5_js) !=
            0);

        /* Update for UnitDelay: '<S730>/Unit Delay' incorporates:
         *  Switch: '<S730>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_lw = rtb_Switch5_mm;

        /* Update for UnitDelay: '<S731>/Unit Delay' incorporates:
         *  Switch: '<S731>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bu = rtb_Switch5_b;

        /* Update for UnitDelay: '<S732>/Unit Delay' incorporates:
         *  Switch: '<S732>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o3z = rtb_Switch5_js;
    }

    /* End of Logic: '<S702>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S702>/BRAKE_FD_4_FD3_Time' */

    /* Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S702>/VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Time_VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ds);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_4_FD3_Pkt' */
}

/* Model step function for TID10 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_5_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_5_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_5_FD3_New;
    uint8 rtb_Switch5_g;
    uint8 rtb_Switch5_j4;
    boolean rtb_TmpSignalConversionAtVeSR_p;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  SubSystem: '<S19>/BRAKE_FD_5_FD3_Time'
     */
    /* SignalConversion generated from: '<S735>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_5_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_5_FD3_Time_VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S735>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR2B_BRAKE_FD_5_FD3_Time_VeSR2N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S735>/BRAKE_FD_5_FD3_Time' incorporates:
     *  EnablePort: '<S754>/Enable'
     */
    /* Logic: '<S735>/Logical Operator1' incorporates:
     *  Constant: '<S755>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_5_FD3_New && (KeSR2B_b_BRAKE_FD_5_FD3_Enbl))
    {
        /* Gain: '<S754>/Gain2' incorporates:
         *  Constant: '<S754>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_mc = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2ACC_Engaged_FA' incorporates:
         *  Constant: '<S756>/Constant'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Product: '<S758>/Product'
         *  Product: '<S758>/Product1'
         *  Product: '<S758>/Product2'
         *  Product: '<S758>/Product4'
         *  RelationalOperator: '<S756>/Compare'
         *  Sum: '<S758>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ACC_Engaged_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_CRC_F_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2ESC_FailSts_FA' incorporates:
         *  Constant: '<S757>/Constant'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Product: '<S759>/Product'
         *  Product: '<S759>/Product1'
         *  Product: '<S759>/Product2'
         *  Product: '<S759>/Product4'
         *  RelationalOperator: '<S757>/Compare'
         *  Sum: '<S759>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ESC_FailSts_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_CRC_F_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Switch: '<S759>/Switch5' incorporates:
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_CRC_Failg'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  Logic: '<S759>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_E2E_Fai))
        {
            /* Switch: '<S759>/Switch5' incorporates:
             *  UnitDelay: '<S759>/Unit Delay'
             */
            rtb_Switch5_j4 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cn;
        }
        else
        {
            /* Switch: '<S759>/Switch5' incorporates:
             *  DataStoreRead: '<S754>/VeSR2N_b_Lv2ESC_FailSts'
             */
            rtb_Switch5_j4 = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ESC_FailSts;
        }

        /* End of Switch: '<S759>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ESC_FailSts' incorporates:
         *  DataTypeConversion: '<S754>/Data Type Conversion'
         *  Switch: '<S759>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ESC_FailSts_Value(((sint32)rtb_Switch5_j4)
            != 0);

        /* Switch: '<S758>/Switch5' incorporates:
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_CRC_Failg'
         *  DataStoreRead: '<S754>/VeSR2N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  Logic: '<S758>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_E2E_Fai))
        {
            /* Switch: '<S758>/Switch5' incorporates:
             *  UnitDelay: '<S758>/Unit Delay'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_po;
        }
        else
        {
            /* Switch: '<S758>/Switch5' incorporates:
             *  DataStoreRead: '<S754>/VeSR2N_b_Lv2ACC_Engaged'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ACC_Engaged;
        }

        /* End of Switch: '<S758>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2ACC_Engaged' incorporates:
         *  DataTypeConversion: '<S754>/Data Type Conversion1'
         *  Switch: '<S758>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ACC_Engaged_Value(((sint32)rtb_Switch5_g) !=
            0);

        /* Update for UnitDelay: '<S759>/Unit Delay' incorporates:
         *  Switch: '<S759>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cn = rtb_Switch5_j4;

        /* Update for UnitDelay: '<S758>/Unit Delay' incorporates:
         *  Switch: '<S758>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_po = rtb_Switch5_g;
    }

    /* End of Logic: '<S735>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S735>/BRAKE_FD_5_FD3_Time' */

    /* Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S735>/VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Time_VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_mc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_5_FD3_Pkt' */
}

/* Model step function for TID11 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_6_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_6_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_6_FD3_New;
    uint16 rtb_Switch5_bn;
    uint16 rtb_Switch5_da;
    uint16 rtb_Switch5_e0;
    uint16 rtb_Switch5_l3;
    uint8 rtb_Switch5_bu;
    uint8 rtb_Switch5_e;
    uint8 rtb_Switch5_fo;
    uint8 rtb_Switch5_g;
    boolean rtb_TmpSignalConversionAtVeSR_g;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BRAKE_FD_6_FD3_Time'
     */
    /* SignalConversion generated from: '<S805>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_6_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD3_Time_VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S805>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_g =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD3_Time_VeSR2N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S805>/BRAKE_FD_6_FD3_Time' incorporates:
     *  EnablePort: '<S840>/Enable'
     */
    /* Logic: '<S805>/Logical Operator1' incorporates:
     *  Constant: '<S841>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_6_FD3_New && (KeSR2B_b_BRAKE_FD_6_FD3_Enbl))
    {
        /* Gain: '<S840>/Gain2' incorporates:
         *  Constant: '<S840>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_hu = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2ACC_WhlTrq_FA' incorporates:
         *  Constant: '<S842>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_DrvrReqdAxlTrq_BSM_FD3_SNA_Faild'
         *  Product: '<S853>/Product'
         *  Product: '<S853>/Product1'
         *  Product: '<S853>/Product2'
         *  Product: '<S853>/Product3'
         *  Product: '<S853>/Product4'
         *  RelationalOperator: '<S842>/Compare'
         *  Sum: '<S853>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ACC_WhlTrq_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_DrvrReqdAxlTrq_BSM_FD3
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMaxRq_BSM_FA' incorporates:
         *  Constant: '<S843>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S854>/Product'
         *  Product: '<S854>/Product1'
         *  Product: '<S854>/Product2'
         *  Product: '<S854>/Product4'
         *  RelationalOperator: '<S843>/Compare'
         *  Sum: '<S854>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMaxRq_BSM_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMinRq_BSM_FA' incorporates:
         *  Constant: '<S844>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S855>/Product'
         *  Product: '<S855>/Product1'
         *  Product: '<S855>/Product2'
         *  Product: '<S855>/Product4'
         *  RelationalOperator: '<S844>/Compare'
         *  Sum: '<S855>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMinRq_BSM_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlRq_BSM_FA' incorporates:
         *  Constant: '<S845>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_FrontAxle_Rq_BSM_FD3_SNA_Faild'
         *  Product: '<S850>/Product'
         *  Product: '<S850>/Product1'
         *  Product: '<S850>/Product2'
         *  Product: '<S850>/Product3'
         *  Product: '<S850>/Product4'
         *  RelationalOperator: '<S845>/Compare'
         *  Sum: '<S850>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlRq_BSM_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_FrontAxle_Rq_BSM_FD3_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMaxRq_BSM_FA' incorporates:
         *  Constant: '<S846>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S856>/Product'
         *  Product: '<S856>/Product1'
         *  Product: '<S856>/Product2'
         *  Product: '<S856>/Product4'
         *  RelationalOperator: '<S846>/Compare'
         *  Sum: '<S856>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMaxRq_BSM_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMinRq_BSM_FA' incorporates:
         *  Constant: '<S847>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S857>/Product'
         *  Product: '<S857>/Product1'
         *  Product: '<S857>/Product2'
         *  Product: '<S857>/Product4'
         *  RelationalOperator: '<S847>/Compare'
         *  Sum: '<S857>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMinRq_BSM_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))))) != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlRq_BSM_FA' incorporates:
         *  Constant: '<S848>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_RearAxle_Rq_BSM_FD3_SNA_Faild'
         *  Product: '<S851>/Product'
         *  Product: '<S851>/Product1'
         *  Product: '<S851>/Product2'
         *  Product: '<S851>/Product3'
         *  Product: '<S851>/Product4'
         *  RelationalOperator: '<S848>/Compare'
         *  Sum: '<S851>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlRq_BSM_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_RearAxle_Rq_BSM_FD3_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RgnBrkAxTrqReq_FA' incorporates:
         *  Constant: '<S849>/Constant'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S840>/VeSR2N_b_Regen_AxleTorque_Req_SNA_Faild'
         *  Product: '<S852>/Product'
         *  Product: '<S852>/Product1'
         *  Product: '<S852>/Product2'
         *  Product: '<S852>/Product3'
         *  Product: '<S852>/Product4'
         *  RelationalOperator: '<S849>/Compare'
         *  Sum: '<S852>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RgnBrkAxTrqReq_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_Regen_AxleTorque_Req_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S854>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S854>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S854>/Switch5' incorporates:
             *  UnitDelay: '<S854>/Unit Delay'
             */
            rtb_Switch5_fo = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_a1;
        }
        else
        {
            /* Switch: '<S854>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_b_Lv2FrntAxlMaxRq_BSM'
             */
            rtb_Switch5_fo = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMaxRq_BSM;
        }

        /* End of Switch: '<S854>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMaxRq_BSM' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion'
         *  Switch: '<S854>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMaxRq_BSM_Value(((sint32)
            rtb_Switch5_fo) != 0);

        /* Logic: '<S853>/Logical Operator' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S850>/Logical Operator'
         *  Logic: '<S851>/Logical Operator'
         *  Logic: '<S852>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_g =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai));

        /* Switch: '<S853>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_DrvrReqdAxlTrq_BSM_FD3_SNA_Faild'
         *  Logic: '<S853>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_g ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_DrvrReqdAxlTrq_BSM_FD3))
        {
            /* Switch: '<S853>/Switch5' incorporates:
             *  UnitDelay: '<S853>/Unit Delay'
             */
            rtb_Switch5_bn = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hl;
        }
        else
        {
            /* Switch: '<S853>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_M_Lv2ACC_WhlTrq'
             */
            rtb_Switch5_bn = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2ACC_WhlTrq;
        }

        /* End of Switch: '<S853>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2ACC_WhlTrq' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion1'
         *  Switch: '<S853>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2ACC_WhlTrq_Value((((float32)rtb_Switch5_bn) *
            2.0F) - 65534.0F);

        /* Switch: '<S855>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S855>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S855>/Switch5' incorporates:
             *  UnitDelay: '<S855>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ay;
        }
        else
        {
            /* Switch: '<S855>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_b_Lv2FrntAxlMinRq_BSM'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMinRq_BSM;
        }

        /* End of Switch: '<S855>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMinRq_BSM' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion2'
         *  Switch: '<S855>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMinRq_BSM_Value(((sint32)
            rtb_Switch5_e) != 0);

        /* Switch: '<S850>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_FrontAxle_Rq_BSM_FD3_SNA_Faild'
         *  Logic: '<S850>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_g ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_FrontAxle_Rq_BSM_FD3_S))
        {
            /* Switch: '<S850>/Switch5' incorporates:
             *  UnitDelay: '<S850>/Unit Delay'
             */
            rtb_Switch5_da = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ie;
        }
        else
        {
            /* Switch: '<S850>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_M_Lv2FrntAxlRq_BSM'
             */
            rtb_Switch5_da = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2FrntAxlRq_BSM;
        }

        /* End of Switch: '<S850>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2FrntAxlRq_BSM' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion3'
         *  Switch: '<S850>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2FrntAxlRq_BSM_Value((((float32)
            rtb_Switch5_da) * 2.0F) - 65534.0F);

        /* Switch: '<S856>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S856>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S856>/Switch5' incorporates:
             *  UnitDelay: '<S856>/Unit Delay'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ct;
        }
        else
        {
            /* Switch: '<S856>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_b_Lv2RrAxlMaxRq_BSM'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMaxRq_BSM;
        }

        /* End of Switch: '<S856>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMaxRq_BSM' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion4'
         *  Switch: '<S856>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMaxRq_BSM_Value(((sint32)rtb_Switch5_g)
            != 0);

        /* Switch: '<S857>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S840>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S857>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S857>/Switch5' incorporates:
             *  UnitDelay: '<S857>/Unit Delay'
             */
            rtb_Switch5_bu = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bg;
        }
        else
        {
            /* Switch: '<S857>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_b_Lv2RrAxlMinRq_BSM'
             */
            rtb_Switch5_bu = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMinRq_BSM;
        }

        /* End of Switch: '<S857>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMinRq_BSM' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion5'
         *  Switch: '<S857>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMinRq_BSM_Value(((sint32)rtb_Switch5_bu)
            != 0);

        /* Switch: '<S851>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_RearAxle_Rq_BSM_FD3_SNA_Faild'
         *  Logic: '<S851>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_g ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_RearAxle_Rq_BSM_FD3_SN))
        {
            /* Switch: '<S851>/Switch5' incorporates:
             *  UnitDelay: '<S851>/Unit Delay'
             */
            rtb_Switch5_e0 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_le;
        }
        else
        {
            /* Switch: '<S851>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_M_Lv2RrAxlRq_BSM'
             */
            rtb_Switch5_e0 = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RrAxlRq_BSM;
        }

        /* End of Switch: '<S851>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2RrAxlRq_BSM' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion6'
         *  Switch: '<S851>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2RrAxlRq_BSM_Value((((float32)rtb_Switch5_e0)
            * 2.0F) - 65534.0F);

        /* Switch: '<S852>/Switch5' incorporates:
         *  DataStoreRead: '<S840>/VeSR2N_b_Regen_AxleTorque_Req_SNA_Faild'
         *  Logic: '<S852>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_g ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_Regen_AxleTorque_Req_S))
        {
            /* Switch: '<S852>/Switch5' incorporates:
             *  UnitDelay: '<S852>/Unit Delay'
             */
            rtb_Switch5_l3 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_om;
        }
        else
        {
            /* Switch: '<S852>/Switch5' incorporates:
             *  DataStoreRead: '<S840>/VeSR2N_M_Lv2RgnBrkAxTrqReq'
             */
            rtb_Switch5_l3 = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RgnBrkAxTrqReq;
        }

        /* End of Switch: '<S852>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2RgnBrkAxTrqReq' incorporates:
         *  DataTypeConversion: '<S840>/Data Type Conversion7'
         *  Switch: '<S852>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2RgnBrkAxTrqReq_Value(((float32)
            rtb_Switch5_l3) * 2.0F);

        /* Update for UnitDelay: '<S854>/Unit Delay' incorporates:
         *  Switch: '<S854>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_a1 = rtb_Switch5_fo;

        /* Update for UnitDelay: '<S853>/Unit Delay' incorporates:
         *  Switch: '<S853>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hl = rtb_Switch5_bn;

        /* Update for UnitDelay: '<S855>/Unit Delay' incorporates:
         *  Switch: '<S855>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ay = rtb_Switch5_e;

        /* Update for UnitDelay: '<S850>/Unit Delay' incorporates:
         *  Switch: '<S850>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ie = rtb_Switch5_da;

        /* Update for UnitDelay: '<S856>/Unit Delay' incorporates:
         *  Switch: '<S856>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ct = rtb_Switch5_g;

        /* Update for UnitDelay: '<S857>/Unit Delay' incorporates:
         *  Switch: '<S857>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bg = rtb_Switch5_bu;

        /* Update for UnitDelay: '<S851>/Unit Delay' incorporates:
         *  Switch: '<S851>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_le = rtb_Switch5_e0;

        /* Update for UnitDelay: '<S852>/Unit Delay' incorporates:
         *  Switch: '<S852>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_om = rtb_Switch5_l3;
    }

    /* End of Logic: '<S805>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S805>/BRAKE_FD_6_FD3_Time' */

    /* Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S805>/VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Time_VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_hu);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD3_Pkt' */
}

/* Model step function for TID12 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_7_FD3_Time(void)
                                  /* Explicit Task: TESR2B_BRAKE_FD_7_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_7_FD3_New;
    uint8 rtb_Switch5_i4;
    uint8 rtb_Switch5_oo;
    boolean rtb_TmpSignalConversionAtVeSR_m;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  SubSystem: '<S23>/BRAKE_FD_7_FD3_Time'
     */
    /* SignalConversion generated from: '<S895>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_7_FD3_New =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD3_Time_VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S895>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD3_Time_VeSR2N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S895>/BRAKE_FD_7_FD3_Time' incorporates:
     *  EnablePort: '<S922>/Enable'
     */
    /* Logic: '<S895>/Logical Operator1' incorporates:
     *  Constant: '<S923>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_7_FD3_New && (KeSR2B_b_BRAKE_FD_7_FD3_Enbl))
    {
        /* Gain: '<S922>/Gain2' incorporates:
         *  Constant: '<S922>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_o = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkTravelSts_FA' incorporates:
         *  Constant: '<S924>/Constant'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  DataStoreRead: '<S922>/VeSR2N_b_BrakePdlPosn_FD3_SNA_Faild'
         *  Product: '<S927>/Product'
         *  Product: '<S927>/Product1'
         *  Product: '<S927>/Product2'
         *  Product: '<S927>/Product3'
         *  Product: '<S927>/Product4'
         *  RelationalOperator: '<S924>/Compare'
         *  Sum: '<S927>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkTravelSts_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_CRC_F_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrakePdlPosn_FD3_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkPdlStat_FA' incorporates:
         *  Constant: '<S925>/Constant'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  DataStoreRead: '<S922>/VeSR2N_b_BrkPdl_Stat_FD3_SNA_Faild'
         *  Product: '<S926>/Product'
         *  Product: '<S926>/Product1'
         *  Product: '<S926>/Product2'
         *  Product: '<S926>/Product3'
         *  Product: '<S926>/Product4'
         *  RelationalOperator: '<S925>/Compare'
         *  Sum: '<S926>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkPdlStat_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_CRC_F_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkPdl_Stat_FD3_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S926>/Logical Operator' incorporates:
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_CRC_Failg'
         *  DataStoreRead: '<S922>/VeSR2N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  Logic: '<S927>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_m =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_CRC_Fai) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_E2E_Fai));

        /* Switch: '<S926>/Switch5' incorporates:
         *  DataStoreRead: '<S922>/VeSR2N_b_BrkPdl_Stat_FD3_SNA_Faild'
         *  Logic: '<S926>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_m ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkPdl_Stat_FD3_SNA_Fa))
        {
            /* Switch: '<S926>/Switch5' incorporates:
             *  UnitDelay: '<S926>/Unit Delay'
             */
            rtb_Switch5_i4 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mjh;
        }
        else
        {
            /* Switch: '<S926>/Switch5' incorporates:
             *  DataStoreRead: '<S922>/VeSR2N_e_Lv2BrkPdlStat'
             */
            rtb_Switch5_i4 = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkPdlStat;
        }

        /* End of Switch: '<S926>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2BrkPdlStat' incorporates:
         *  DataTypeConversion: '<S922>/Data Type Conversion'
         *  Switch: '<S926>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2BrkPdlStat_Value((uint16)rtb_Switch5_i4);

        /* Switch: '<S927>/Switch5' incorporates:
         *  DataStoreRead: '<S922>/VeSR2N_b_BrakePdlPosn_FD3_SNA_Faild'
         *  Logic: '<S927>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_m ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrakePdlPosn_FD3_SNA_F))
        {
            /* Switch: '<S927>/Switch5' incorporates:
             *  UnitDelay: '<S927>/Unit Delay'
             */
            rtb_Switch5_oo = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cdt;
        }
        else
        {
            /* Switch: '<S927>/Switch5' incorporates:
             *  DataStoreRead: '<S922>/VeSR2N_Pct_Lv2BrkTravelSts'
             */
            rtb_Switch5_oo = SR2B_BLUEN_ac_DW.VeSR2N_Pct_Lv2BrkTravelSts;
        }

        /* End of Switch: '<S927>/Switch5' */

        /* Outport: '<Root>/VeSCMR_Pct_Lv2BrkTravelSts' incorporates:
         *  DataTypeConversion: '<S922>/Data Type Conversion1'
         *  Switch: '<S927>/Switch5'
         */
        (void)Rte_Write_VeSCMR_Pct_Lv2BrkTravelSts_Value(((float32)
            rtb_Switch5_oo) * 0.4F);

        /* Update for UnitDelay: '<S926>/Unit Delay' incorporates:
         *  Switch: '<S926>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mjh = rtb_Switch5_i4;

        /* Update for UnitDelay: '<S927>/Unit Delay' incorporates:
         *  Switch: '<S927>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cdt = rtb_Switch5_oo;
    }

    /* End of Logic: '<S895>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S895>/BRAKE_FD_7_FD3_Time' */

    /* Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S895>/VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Time_VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_o);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_7_FD3_Pkt' */
}

/* Model step function for TID13 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_IPC_VEHICLE_SETUP_FD3_Time(void)
                           /* Explicit Task: TESR2B_IPC_VEHICLE_SETUP_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_IPC_VEHICLE_SETUP_;
    uint8 rtb_Switch5_l0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  SubSystem: '<S26>/IPC_VEHICLE_SETUP_FD3_Time'
     */
    /* SignalConversion generated from: '<S990>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge'
     */
    rtb_VeSR2N_b_IPC_VEHICLE_SETUP_ =
        Rte_IrvRead_SR2B_IPC_VEHICLE_SETUP_FD3_Time_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S990>/IPC_VEHICLE_SETUP_FD3_Time' incorporates:
     *  EnablePort: '<S1009>/Enable'
     */
    /* Logic: '<S990>/Logical Operator1' incorporates:
     *  Constant: '<S1010>/Calib'
     */
    if (rtb_VeSR2N_b_IPC_VEHICLE_SETUP_ && (KeSR2B_b_IPC_VEHICLE_SETUP_FD3_Enbl))
    {
        /* Gain: '<S1009>/Gain2' incorporates:
         *  Constant: '<S1009>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_m = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2SpeedUnit_FA' incorporates:
         *  Constant: '<S1011>/Constant'
         *  DataStoreRead: '<S1009>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1009>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1009>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge'
         *  Product: '<S1012>/Product'
         *  Product: '<S1012>/Product1'
         *  Product: '<S1012>/Product2'
         *  Product: '<S1012>/Product4'
         *  RelationalOperator: '<S1011>/Compare'
         *  SignalConversion generated from: '<S990>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S1012>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2SpeedUnit_FA_Value(((sint32)((uint32)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_FD_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_FD_d ? 1 : 0) * 2))))
              + ((uint32)((sint32)
                          ((Rte_IrvRead_SR2B_IPC_VEHICLE_SETUP_FD3_Time_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
                            () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_F_db ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S1012>/Switch5' incorporates:
         *  DataStoreRead: '<S1009>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1009>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1012>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_F_db))
        {
            /* Switch: '<S1012>/Switch5' incorporates:
             *  UnitDelay: '<S1012>/Unit Delay'
             */
            rtb_Switch5_l0 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o0;
        }
        else
        {
            /* Switch: '<S1012>/Switch5' incorporates:
             *  DataStoreRead: '<S1009>/VeSR2N_b_Lv2SpeedUnit'
             */
            rtb_Switch5_l0 = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2SpeedUnit;
        }

        /* End of Switch: '<S1012>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2SpeedUnit' incorporates:
         *  DataTypeConversion: '<S1009>/Data Type Conversion1'
         *  Switch: '<S1012>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2SpeedUnit_Value(((sint32)rtb_Switch5_l0) !=
            0);

        /* Update for UnitDelay: '<S1012>/Unit Delay' incorporates:
         *  Switch: '<S1012>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o0 = rtb_Switch5_l0;
    }

    /* End of Logic: '<S990>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S990>/IPC_VEHICLE_SETUP_FD3_Time' */

    /* Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S990>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Time_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_m);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_IPC_VEHICLE_SETUP_FD3_Pkt' */
}

/* Model step function for TID14 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_AGSM_FD_2_FD11_Time(void)
                                  /* Explicit Task: TESR2B_AGSM_FD_2_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_AGSM_FD_2_FD11_New;
    uint8 rtb_Switch5_azi;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_AGSM_FD_2_FD11_Pkt' incorporates:
     *  SubSystem: '<S2>/AGSM_FD_2_FD11_Time'
     */
    /* SignalConversion generated from: '<S66>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_AGSM_FD_2_FD11_New =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD11_Time_VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S66>/AGSM_FD_2_FD11_Time' incorporates:
     *  EnablePort: '<S89>/Enable'
     */
    /* Logic: '<S66>/Logical Operator1' incorporates:
     *  Constant: '<S90>/Calib'
     */
    if (rtb_VeSR2N_b_AGSM_FD_2_FD11_New && (KeSR2B_b_AGSM_FD_2_FD11_Enbl))
    {
        /* Gain: '<S89>/Gain2' incorporates:
         *  Constant: '<S89>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_b = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2DrvRqShftROT_Scndry_FA' incorporates:
         *  Constant: '<S91>/Constant'
         *  DataStoreRead: '<S89>/VeSR2N_b_AGSM_FD_2_FD11_CRC_Faild'
         *  DataStoreRead: '<S89>/VeSR2N_b_AGSM_FD_2_FD11_E2E_Faild'
         *  DataStoreRead: '<S89>/VeSR2N_b_AGSM_FD_2_FD11_MC_Faild'
         *  DataStoreRead: '<S89>/VeSR2N_b_ShiftLeverPosnReq_FD11_SNA_Faild'
         *  Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_MM_Faild_merge'
         *  Product: '<S92>/Product'
         *  Product: '<S92>/Product1'
         *  Product: '<S92>/Product2'
         *  Product: '<S92>/Product3'
         *  Product: '<S92>/Product4'
         *  RelationalOperator: '<S91>/Compare'
         *  SignalConversion generated from: '<S66>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S92>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2DrvRqShftROT_Scndry_FA_Value(((sint32)
            ((uint32)((((((uint32)
                          (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_CRC_F_o ? 1U
                           : 0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_MC_Fail ? 1 : 0) * 2))))
                        + ((uint32)((sint32)
            ((Rte_IrvRead_SR2B_AGSM_FD_2_FD11_Time_VeSR2N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_ShiftLeverPosnReq_FD11 ? 1 : 0) * 8))))
                      + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_E2E_Fai ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S92>/Switch5' incorporates:
         *  DataStoreRead: '<S89>/VeSR2N_b_AGSM_FD_2_FD11_CRC_Failg'
         *  DataStoreRead: '<S89>/VeSR2N_b_AGSM_FD_2_FD11_E2E_Faild'
         *  DataStoreRead: '<S89>/VeSR2N_b_ShiftLeverPosnReq_FD11_SNA_Faild'
         *  Logic: '<S92>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_E2E_Fai)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ShiftLeverPosnReq_FD11))
        {
            /* Switch: '<S92>/Switch5' incorporates:
             *  UnitDelay: '<S92>/Unit Delay'
             */
            rtb_Switch5_azi = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_na;
        }
        else
        {
            /* Switch: '<S92>/Switch5' incorporates:
             *  DataStoreRead: '<S89>/VeSR2N_e_Lv2DrvRqShftROT_Scndry'
             */
            rtb_Switch5_azi = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2DrvRqShftROT_Scndry;
        }

        /* End of Switch: '<S92>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2DrvRqShftROT_Scndry' incorporates:
         *  DataTypeConversion: '<S89>/Data Type Conversion'
         *  DataTypeConversion: '<S89>/Data Type Conversion1'
         *  Switch: '<S92>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2DrvRqShftROT_Scndry_Value
            ((TeGSMR_e_DrvRqShftROT)rtb_Switch5_azi);

        /* Update for UnitDelay: '<S92>/Unit Delay' incorporates:
         *  Switch: '<S92>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_na = rtb_Switch5_azi;
    }

    /* End of Logic: '<S66>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S66>/AGSM_FD_2_FD11_Time' */

    /* Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S66>/VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Time_VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_b);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_AGSM_FD_2_FD11_Pkt' */
}

/* Model step function for TID15 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_APM_VDCM_FD11_Time(void)
                                   /* Explicit Task: TESR2B_APM_VDCM_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_APM_VDCM_FD11_NewE;
    uint16 rtb_Switch5_fj;
    uint16 rtb_Switch5_ol;
    uint8 rtb_Switch5_c3;
    uint8 rtb_Switch5_i4;
    uint8 rtb_Switch5_me;
    boolean rtb_TmpSignalConversionAtVeSR_o;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S4>/APM_VDCM_FD11_Time'
     */
    /* SignalConversion generated from: '<S128>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S4>/SR2N_b_APM_VDCM_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_APM_VDCM_FD11_NewE =
        Rte_IrvRead_SR2B_APM_VDCM_FD11_Time_VeSR2N_b_APM_VDCM_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S128>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S4>/SR2N_b_APM_VDCM_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_o =
        Rte_IrvRead_SR2B_APM_VDCM_FD11_Time_VeSR2N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S128>/APM_VDCM_FD11_Time' incorporates:
     *  EnablePort: '<S167>/Enable'
     */
    /* Logic: '<S128>/Logical Operator1' incorporates:
     *  Constant: '<S168>/Calib'
     */
    if (rtb_VeSR2N_b_APM_VDCM_FD11_NewE && (KeSR2B_b_APM_VDCM_FD11_Enbl))
    {
        /* Gain: '<S167>/Gain2' incorporates:
         *  Constant: '<S167>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_hr = false;

        /* Logic: '<S169>/Logical Operator' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_CRC_Failg'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild'
         *  Logic: '<S170>/Logical Operator'
         *  Logic: '<S171>/Logical Operator'
         *  Logic: '<S172>/Logical Operator'
         *  Logic: '<S173>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fail) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail));

        /* Switch: '<S169>/Switch5' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_FailureReason_FD11_SNA_Faild'
         *  Logic: '<S169>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureReason_FD11))
        {
            /* Switch: '<S169>/Switch5' incorporates:
             *  UnitDelay: '<S169>/Unit Delay'
             */
            rtb_Switch5_c3 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mr;
        }
        else
        {
            /* Switch: '<S169>/Switch5' incorporates:
             *  DataStoreRead: '<S167>/VeSR2N_y_APM_FailureReason_FD11'
             */
            rtb_Switch5_c3 = SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureReason_FD11;
        }

        /* End of Switch: '<S169>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_APM_FailureReason_FD11' incorporates:
         *  DataTypeConversion: '<S167>/Data Type Conversion'
         *  Switch: '<S169>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureReason_FD11_Value(rtb_Switch5_c3);

        /* Switch: '<S173>/Switch5' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_CtrlSts_Fbk_FD11_SNA_Faild'
         *  Logic: '<S173>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_CtrlSts_Fbk_FD11_S))
        {
            /* Switch: '<S173>/Switch5' incorporates:
             *  UnitDelay: '<S173>/Unit Delay'
             */
            rtb_Switch5_i4 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ke;
        }
        else
        {
            /* Switch: '<S173>/Switch5' incorporates:
             *  DataStoreRead: '<S167>/VeSR2N_y_APM_CtrlSts_Fbk_FD11'
             */
            rtb_Switch5_i4 = SR2B_BLUEN_ac_DW.VeSR2N_y_APM_CtrlSts_Fbk_FD11;
        }

        /* End of Switch: '<S173>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_APM_CtrlSts_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S167>/Data Type Conversion1'
         *  Switch: '<S173>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_APM_CtrlSts_Fbk_FD11_Value(rtb_Switch5_i4);

        /* Switch: '<S170>/Switch5' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_FailureType_FD11_SNA_Faild'
         *  Logic: '<S170>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureType_FD11_S))
        {
            /* Switch: '<S170>/Switch5' incorporates:
             *  UnitDelay: '<S170>/Unit Delay'
             */
            rtb_Switch5_me = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_b1;
        }
        else
        {
            /* Switch: '<S170>/Switch5' incorporates:
             *  DataStoreRead: '<S167>/VeSR2N_y_APM_FailureType_FD11'
             */
            rtb_Switch5_me = SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureType_FD11;
        }

        /* End of Switch: '<S170>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_APM_FailureType_FD11' incorporates:
         *  DataTypeConversion: '<S167>/Data Type Conversion2'
         *  Switch: '<S170>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureType_FD11_Value(rtb_Switch5_me);

        /* Switch: '<S171>/Switch5' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_HV_V_Fbk_FD11_SNA_Faild'
         *  Logic: '<S171>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_HV_V_Fbk_FD11_SNA_))
        {
            /* Switch: '<S171>/Switch5' incorporates:
             *  UnitDelay: '<S171>/Unit Delay'
             */
            rtb_Switch5_fj = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_b;
        }
        else
        {
            /* Switch: '<S171>/Switch5' incorporates:
             *  DataStoreRead: '<S167>/VeSR2N_U_APM_HV_V_Fbk_FD11'
             */
            rtb_Switch5_fj = SR2B_BLUEN_ac_DW.VeSR2N_U_APM_HV_V_Fbk_FD11;
        }

        /* End of Switch: '<S171>/Switch5' */

        /* Outport: '<Root>/VeSR2B_U_APM_HV_V_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S167>/Data Type Conversion3'
         *  Switch: '<S171>/Switch5'
         */
        (void)Rte_Write_VeSR2B_U_APM_HV_V_Fbk_FD11_Value(((float32)
            rtb_Switch5_fj) * 0.445636F);

        /* Switch: '<S172>/Switch5' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_LV_V_Fbk_FD11_SNA_Faild'
         *  Logic: '<S172>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_LV_V_Fbk_FD11_SNA_))
        {
            /* Switch: '<S172>/Switch5' incorporates:
             *  UnitDelay: '<S172>/Unit Delay'
             */
            rtb_Switch5_ol = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h;
        }
        else
        {
            /* Switch: '<S172>/Switch5' incorporates:
             *  DataStoreRead: '<S167>/VeSR2N_U_APM_LV_V_Fbk_FD11'
             */
            rtb_Switch5_ol = SR2B_BLUEN_ac_DW.VeSR2N_U_APM_LV_V_Fbk_FD11;
        }

        /* End of Switch: '<S172>/Switch5' */

        /* Outport: '<Root>/VeSR2B_U_APM_LV_V_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S167>/Data Type Conversion4'
         *  Switch: '<S172>/Switch5'
         */
        (void)Rte_Write_VeSR2B_U_APM_LV_V_Fbk_FD11_Value(((float32)
            rtb_Switch5_ol) * 0.009143F);

        /* Outport: '<Root>/VeSR2B_y_APM_FailureReason_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_FailureReason_FD11_SNA_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S169>/Product'
         *  Product: '<S169>/Product1'
         *  Product: '<S169>/Product2'
         *  Product: '<S169>/Product3'
         *  Product: '<S169>/Product4'
         *  Sum: '<S169>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureReason_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureReason_FD11
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_FailureType_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_FailureType_FD11_SNA_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S170>/Product'
         *  Product: '<S170>/Product1'
         *  Product: '<S170>/Product2'
         *  Product: '<S170>/Product3'
         *  Product: '<S170>/Product4'
         *  Sum: '<S170>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureType_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureType_FD11_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_HV_V_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_HV_V_Fbk_FD11_SNA_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S171>/Product'
         *  Product: '<S171>/Product1'
         *  Product: '<S171>/Product2'
         *  Product: '<S171>/Product3'
         *  Product: '<S171>/Product4'
         *  Sum: '<S171>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_HV_V_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_HV_V_Fbk_FD11_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_LV_V_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_LV_V_Fbk_FD11_SNA_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S172>/Product'
         *  Product: '<S172>/Product1'
         *  Product: '<S172>/Product2'
         *  Product: '<S172>/Product3'
         *  Product: '<S172>/Product4'
         *  Sum: '<S172>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_LV_V_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_LV_V_Fbk_FD11_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_CtrlSts_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_CtrlSts_Fbk_FD11_SNA_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S167>/VeSR2N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S173>/Product'
         *  Product: '<S173>/Product1'
         *  Product: '<S173>/Product2'
         *  Product: '<S173>/Product3'
         *  Product: '<S173>/Product4'
         *  Sum: '<S173>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_CtrlSts_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_CtrlSts_Fbk_FD11_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S169>/Unit Delay' incorporates:
         *  Switch: '<S169>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mr = rtb_Switch5_c3;

        /* Update for UnitDelay: '<S173>/Unit Delay' incorporates:
         *  Switch: '<S173>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ke = rtb_Switch5_i4;

        /* Update for UnitDelay: '<S170>/Unit Delay' incorporates:
         *  Switch: '<S170>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_b1 = rtb_Switch5_me;

        /* Update for UnitDelay: '<S171>/Unit Delay' incorporates:
         *  Switch: '<S171>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_b = rtb_Switch5_fj;

        /* Update for UnitDelay: '<S172>/Unit Delay' incorporates:
         *  Switch: '<S172>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h = rtb_Switch5_ol;
    }

    /* End of Logic: '<S128>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S128>/APM_VDCM_FD11_Time' */

    /* Merge: '<S4>/SR2N_b_APM_VDCM_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S128>/VeSR2N_b_APM_VDCM_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Time_VeSR2N_b_APM_VDCM_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_hr);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_APM_VDCM_FD11_Pkt' */
}

/* Model step function for TID16 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_POWERLIMITS_FD11_Time(void)
                     /* Explicit Task: TESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BATTERY_HV_POWER_d;
    uint8 rtb_Switch5_gz;
    uint8 rtb_Switch5_k;
    boolean rtb_TmpSignalConversionAtVeSR_p;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S6>/BATTERY_HV_POWERLIMITS_FD11_Time'
     */
    /* SignalConversion generated from: '<S224>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_POWER_d =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD11_Time_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S224>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD11_Time_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S224>/BATTERY_HV_POWERLIMITS_FD11_Time' incorporates:
     *  EnablePort: '<S243>/Enable'
     */
    /* Logic: '<S224>/Logical Operator1' incorporates:
     *  Constant: '<S244>/Calib'
     */
    if (rtb_VeSR2N_b_BATTERY_HV_POWER_d &&
            (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl))
    {
        /* Gain: '<S243>/Gain2' incorporates:
         *  Constant: '<S243>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_du = false;

        /* Switch: '<S246>/Switch5' incorporates:
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  Logic: '<S246>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMITS) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_e))
        {
            /* Switch: '<S246>/Switch5' incorporates:
             *  UnitDelay: '<S246>/Unit Delay'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ka4;
        }
        else
        {
            /* Switch: '<S246>/Switch5' incorporates:
             *  DataStoreRead: '<S243>/VeSR2N_b_BPCMCntctrsSTOWrn_FD11'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsSTOWrn_FD11;
        }

        /* End of Switch: '<S246>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_BPCMCntctrsSTOWrn_FD11' incorporates:
         *  DataTypeConversion: '<S243>/Data Type Conversion'
         *  Switch: '<S246>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_BPCMCntctrsSTOWrn_FD11_Value(((sint32)
            rtb_Switch5_k) != 0);

        /* Switch: '<S245>/Switch5' incorporates:
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  Logic: '<S245>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMITS) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_e))
        {
            /* Switch: '<S245>/Switch5' incorporates:
             *  UnitDelay: '<S245>/Unit Delay'
             */
            rtb_Switch5_gz = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_of;
        }
        else
        {
            /* Switch: '<S245>/Switch5' incorporates:
             *  DataStoreRead: '<S243>/VeSR2N_b_BPCMCntctrsMTOWrn_FD11'
             */
            rtb_Switch5_gz = SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsMTOWrn_FD11;
        }

        /* End of Switch: '<S245>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_BPCMCntctrsMTOWrn_FD11' incorporates:
         *  DataTypeConversion: '<S243>/Data Type Conversion1'
         *  Switch: '<S245>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_BPCMCntctrsMTOWrn_FD11_Value(((sint32)
            rtb_Switch5_gz) != 0);

        /* Outport: '<Root>/VeSR2B_y_BPCMCntctrsMTOWrn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  Product: '<S245>/Product'
         *  Product: '<S245>/Product1'
         *  Product: '<S245>/Product2'
         *  Product: '<S245>/Product4'
         *  Sum: '<S245>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCMCntctrsMTOWrn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_h ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_e ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCMCntctrsSTOWrn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S243>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  Product: '<S246>/Product'
         *  Product: '<S246>/Product1'
         *  Product: '<S246>/Product2'
         *  Product: '<S246>/Product4'
         *  Sum: '<S246>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCMCntctrsSTOWrn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_h ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_e ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S246>/Unit Delay' incorporates:
         *  Switch: '<S246>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ka4 = rtb_Switch5_k;

        /* Update for UnitDelay: '<S245>/Unit Delay' incorporates:
         *  Switch: '<S245>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_of = rtb_Switch5_gz;
    }

    /* End of Logic: '<S224>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S224>/BATTERY_HV_POWERLIMITS_FD11_Time' */

    /* Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S224>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Time_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_du);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt' */
}

/* Model step function for TID17 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_STATUS1_FD11_Time(void)
                         /* Explicit Task: TESR2B_BATTERY_HV_STATUS1_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BATTERY_HV_STATU_f;
    uint16 rtb_Switch5_cc;
    uint16 rtb_Switch5_dh;
    uint16 rtb_Switch5_e;
    uint16 rtb_Switch5_es;
    uint16 rtb_Switch5_o;
    uint8 rtb_Switch5_eu;
    boolean rtb_TmpSignalConversionAtVeSR_e;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/BATTERY_HV_STATUS1_FD11_Time'
     */
    /* SignalConversion generated from: '<S274>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_STATU_f =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD11_Time_VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S274>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_e =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD11_Time_VeSR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S274>/BATTERY_HV_STATUS1_FD11_Time' incorporates:
     *  EnablePort: '<S317>/Enable'
     */
    /* Logic: '<S274>/Logical Operator1' incorporates:
     *  Constant: '<S318>/Calib'
     */
    if (rtb_VeSR2N_b_BATTERY_HV_STATU_f &&
            (KeSR2B_b_BATTERY_HV_STATUS1_FD11_Enbl))
    {
        /* Gain: '<S317>/Gain2' incorporates:
         *  Constant: '<S317>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_fm = false;

        /* Logic: '<S319>/Logical Operator' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S320>/Logical Operator'
         *  Logic: '<S321>/Logical Operator'
         *  Logic: '<S322>/Logical Operator'
         *  Logic: '<S323>/Logical Operator'
         *  Logic: '<S324>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_a) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l));

        /* Switch: '<S319>/Switch5' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_IntVolt_FD11_SNA_Faild'
         *  Logic: '<S319>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_IntVolt_FD11_S))
        {
            /* Switch: '<S319>/Switch5' incorporates:
             *  UnitDelay: '<S319>/Unit Delay'
             */
            rtb_Switch5_cc = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_e;
        }
        else
        {
            /* Switch: '<S319>/Switch5' incorporates:
             *  DataStoreRead: '<S317>/VeSR2N_U_BPCM_HV_IntVolt_FD11'
             */
            rtb_Switch5_cc = SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD11;
        }

        /* End of Switch: '<S319>/Switch5' */

        /* Outport: '<Root>/VeSR2B_U_BPCM_HV_IntVolt_FD11' incorporates:
         *  DataTypeConversion: '<S317>/Data Type Conversion'
         *  Switch: '<S319>/Switch5'
         */
        (void)Rte_Write_VeSR2B_U_BPCM_HV_IntVolt_FD11_Value((((float32)
            rtb_Switch5_cc) * 0.1F) + 90.9F);

        /* Switch: '<S324>/Switch5' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_Current_FD11_SNA_Faild'
         *  Logic: '<S324>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Current_FD11_S))
        {
            /* Switch: '<S324>/Switch5' incorporates:
             *  UnitDelay: '<S324>/Unit Delay'
             */
            rtb_Switch5_es = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bk;
        }
        else
        {
            /* Switch: '<S324>/Switch5' incorporates:
             *  DataStoreRead: '<S317>/VeSR2N_I_BPCM_HV_Current_FD11'
             */
            rtb_Switch5_es = SR2B_BLUEN_ac_DW.VeSR2N_I_BPCM_HV_Current_FD11;
        }

        /* End of Switch: '<S324>/Switch5' */

        /* Outport: '<Root>/VeSR2B_I_BPCM_HV_Current_FD11' incorporates:
         *  DataTypeConversion: '<S317>/Data Type Conversion1'
         *  Switch: '<S324>/Switch5'
         */
        (void)Rte_Write_VeSR2B_I_BPCM_HV_Current_FD11_Value((((float32)
            rtb_Switch5_es) * 0.1F) - 3276.7F);

        /* Switch: '<S320>/Switch5' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_SOC_FD11_SNA_Faild'
         *  Logic: '<S320>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_SOC_FD11_SNA_F))
        {
            /* Switch: '<S320>/Switch5' incorporates:
             *  UnitDelay: '<S320>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_a;
        }
        else
        {
            /* Switch: '<S320>/Switch5' incorporates:
             *  DataStoreRead: '<S317>/VeSR2N_Pct_BPCM_HV_SOC_FD11'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_Pct_BPCM_HV_SOC_FD11;
        }

        /* End of Switch: '<S320>/Switch5' */

        /* Outport: '<Root>/VeSR2B_Pct_BPCM_HV_SOC_FD11' incorporates:
         *  DataTypeConversion: '<S317>/Data Type Conversion2'
         *  Switch: '<S320>/Switch5'
         */
        (void)Rte_Write_VeSR2B_Pct_BPCM_HV_SOC_FD11_Value(((float32)
            rtb_Switch5_e) * 0.1F);

        /* Switch: '<S321>/Switch5' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_Temp_Max_FD11_SNA_Faild'
         *  Logic: '<S321>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Max_FD11_))
        {
            /* Switch: '<S321>/Switch5' incorporates:
             *  UnitDelay: '<S321>/Unit Delay'
             */
            rtb_Switch5_dh = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f;
        }
        else
        {
            /* Switch: '<S321>/Switch5' incorporates:
             *  DataStoreRead: '<S317>/VeSR2N_T_BPCM_HV_Temp_Max_FD11'
             */
            rtb_Switch5_dh = SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD11;
        }

        /* End of Switch: '<S321>/Switch5' */

        /* Outport: '<Root>/VeSR2B_T_BPCM_HV_Temp_Max_FD11' incorporates:
         *  DataTypeConversion: '<S317>/Data Type Conversion3'
         *  Switch: '<S321>/Switch5'
         */
        (void)Rte_Write_VeSR2B_T_BPCM_HV_Temp_Max_FD11_Value((((float32)
            rtb_Switch5_dh) * 0.1F) - 40.0F);

        /* Switch: '<S322>/Switch5' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_Temp_Min_FD11_SNA_Faild'
         *  Logic: '<S322>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Min_FD11_))
        {
            /* Switch: '<S322>/Switch5' incorporates:
             *  UnitDelay: '<S322>/Unit Delay'
             */
            rtb_Switch5_o = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f3;
        }
        else
        {
            /* Switch: '<S322>/Switch5' incorporates:
             *  DataStoreRead: '<S317>/VeSR2N_T_BPCM_HV_Temp_Min_FD11'
             */
            rtb_Switch5_o = SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD11;
        }

        /* End of Switch: '<S322>/Switch5' */

        /* Outport: '<Root>/VeSR2B_T_BPCM_HV_Temp_Min_FD11' incorporates:
         *  DataTypeConversion: '<S317>/Data Type Conversion4'
         *  Switch: '<S322>/Switch5'
         */
        (void)Rte_Write_VeSR2B_T_BPCM_HV_Temp_Min_FD11_Value((((float32)
            rtb_Switch5_o) * 0.1F) - 40.0F);

        /* Switch: '<S323>/Switch5' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_TracBusStsFD11_SNA_Faild'
         *  Logic: '<S323>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_TracBusStsFD11))
        {
            /* Switch: '<S323>/Switch5' incorporates:
             *  UnitDelay: '<S323>/Unit Delay'
             */
            rtb_Switch5_eu = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jg;
        }
        else
        {
            /* Switch: '<S323>/Switch5' incorporates:
             *  DataStoreRead: '<S317>/VeSR2N_y_BPCM_HV_TracBusStsFD11'
             */
            rtb_Switch5_eu = SR2B_BLUEN_ac_DW.VeSR2N_y_BPCM_HV_TracBusStsFD11;
        }

        /* End of Switch: '<S323>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_TracBusStsFD11' incorporates:
         *  DataTypeConversion: '<S317>/Data Type Conversion5'
         *  Switch: '<S323>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_TracBusStsFD11_Value(rtb_Switch5_eu);

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_IntVolt_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_IntVolt_FD11_SNA_Faild'
         *  Product: '<S319>/Product'
         *  Product: '<S319>/Product1'
         *  Product: '<S319>/Product2'
         *  Product: '<S319>/Product3'
         *  Product: '<S319>/Product4'
         *  Sum: '<S319>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_IntVolt_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_IntVolt_FD11_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_SOC_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_SOC_FD11_SNA_Faild'
         *  Product: '<S320>/Product'
         *  Product: '<S320>/Product1'
         *  Product: '<S320>/Product2'
         *  Product: '<S320>/Product3'
         *  Product: '<S320>/Product4'
         *  Sum: '<S320>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_SOC_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_SOC_FD11_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_Temp_Max_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_Temp_Max_FD11_SNA_Faild'
         *  Product: '<S321>/Product'
         *  Product: '<S321>/Product1'
         *  Product: '<S321>/Product2'
         *  Product: '<S321>/Product3'
         *  Product: '<S321>/Product4'
         *  Sum: '<S321>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_Temp_Max_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Max_FD11_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_Temp_Min_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_Temp_Min_FD11_SNA_Faild'
         *  Product: '<S322>/Product'
         *  Product: '<S322>/Product1'
         *  Product: '<S322>/Product2'
         *  Product: '<S322>/Product3'
         *  Product: '<S322>/Product4'
         *  Sum: '<S322>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_Temp_Min_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Min_FD11_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_TracBusStsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_TracBusStsFD11_SNA_Faild'
         *  Product: '<S323>/Product'
         *  Product: '<S323>/Product1'
         *  Product: '<S323>/Product2'
         *  Product: '<S323>/Product3'
         *  Product: '<S323>/Product4'
         *  Sum: '<S323>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_TracBusStsFD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_TracBusStsFD11
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_Current_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S317>/VeSR2N_b_BPCM_HV_Current_FD11_SNA_Faild'
         *  Product: '<S324>/Product'
         *  Product: '<S324>/Product1'
         *  Product: '<S324>/Product2'
         *  Product: '<S324>/Product3'
         *  Product: '<S324>/Product4'
         *  Sum: '<S324>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_Current_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Current_FD11_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S319>/Unit Delay' incorporates:
         *  Switch: '<S319>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_e = rtb_Switch5_cc;

        /* Update for UnitDelay: '<S324>/Unit Delay' incorporates:
         *  Switch: '<S324>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bk = rtb_Switch5_es;

        /* Update for UnitDelay: '<S320>/Unit Delay' incorporates:
         *  Switch: '<S320>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_a = rtb_Switch5_e;

        /* Update for UnitDelay: '<S321>/Unit Delay' incorporates:
         *  Switch: '<S321>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f = rtb_Switch5_dh;

        /* Update for UnitDelay: '<S322>/Unit Delay' incorporates:
         *  Switch: '<S322>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f3 = rtb_Switch5_o;

        /* Update for UnitDelay: '<S323>/Unit Delay' incorporates:
         *  Switch: '<S323>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jg = rtb_Switch5_eu;
    }

    /* End of Logic: '<S274>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S274>/BATTERY_HV_STATUS1_FD11_Time' */

    /* Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S274>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Time_VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_fm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD11_Pkt' */
}

/* Model step function for TID18 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ENGINE_HYBD_FD_1_FD11_Time(void)
                           /* Explicit Task: TESR2B_ENGINE_HYBD_FD_1_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_ENGINE_HYBD_FD_1_F;
    uint16 rtb_Switch5_b;
    uint8 rtb_Switch5_pq;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S24>/ENGINE_HYBD_FD_1_FD11_Time'
     */
    /* SignalConversion generated from: '<S930>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_ENGINE_HYBD_FD_1_F =
        Rte_IrvRead_SR2B_ENGINE_HYBD_FD_1_FD11_Time_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S930>/ENGINE_HYBD_FD_1_FD11_Time' incorporates:
     *  EnablePort: '<S953>/Enable'
     */
    /* Logic: '<S930>/Logical Operator1' incorporates:
     *  Constant: '<S954>/Calib'
     */
    if (rtb_VeSR2N_b_ENGINE_HYBD_FD_1_F && (KeSR2B_b_ENGINE_HYBD_FD_1_FD11_Enbl))
    {
        /* Gain: '<S953>/Gain2' incorporates:
         *  Constant: '<S953>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_lz = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2EngActStdyStTorq_FA' incorporates:
         *  Constant: '<S955>/Constant'
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S953>/VeSR2N_b_EngActStdyStTorq_FD11_SNA_Faild'
         *  Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge'
         *  Product: '<S956>/Product'
         *  Product: '<S956>/Product1'
         *  Product: '<S956>/Product2'
         *  Product: '<S956>/Product3'
         *  Product: '<S956>/Product4'
         *  RelationalOperator: '<S955>/Compare'
         *  SignalConversion generated from: '<S930>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S956>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2EngActStdyStTorq_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_o ? 1 : 0) * 2))))
               + ((uint32)((sint32)
                           ((Rte_IrvRead_SR2B_ENGINE_HYBD_FD_1_FD11_Time_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
                             () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_EngActStdyStTorq_FD11_ ? 1 : 0) * 8))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_b ? 1 :
                           0) * 16)))))) != 0);

        /* Switch: '<S957>/Switch5' incorporates:
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S957>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_b))
        {
            /* Switch: '<S957>/Switch5' incorporates:
             *  UnitDelay: '<S957>/Unit Delay'
             */
            rtb_Switch5_pq = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_m4;
        }
        else
        {
            /* Switch: '<S957>/Switch5' incorporates:
             *  DataStoreRead: '<S953>/VeSR2N_b_Lv2EngActStdyStTorq_Vld'
             */
            rtb_Switch5_pq = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2EngActStdyStTorq_Vl;
        }

        /* End of Switch: '<S957>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2EngActStdyStTorq_Vld' incorporates:
         *  DataTypeConversion: '<S953>/Data Type Conversion'
         *  Switch: '<S957>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2EngActStdyStTorq_Vld_Value(((sint32)
            rtb_Switch5_pq) != 0);

        /* Switch: '<S956>/Switch5' incorporates:
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S953>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S953>/VeSR2N_b_EngActStdyStTorq_FD11_SNA_Faild'
         *  Logic: '<S956>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_b)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_EngActStdyStTorq_FD11_))
        {
            /* Switch: '<S956>/Switch5' incorporates:
             *  UnitDelay: '<S956>/Unit Delay'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p;
        }
        else
        {
            /* Switch: '<S956>/Switch5' incorporates:
             *  DataStoreRead: '<S953>/VeSR2N_M_Lv2EngActStdyStTorq'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2EngActStdyStTorq;
        }

        /* End of Switch: '<S956>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2EngActStdyStTorq' incorporates:
         *  DataTypeConversion: '<S953>/Data Type Conversion1'
         *  Switch: '<S956>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2EngActStdyStTorq_Value((((float32)
            rtb_Switch5_b) * 0.32F) - 300.16F);

        /* Update for UnitDelay: '<S957>/Unit Delay' incorporates:
         *  Switch: '<S957>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_m4 = rtb_Switch5_pq;

        /* Update for UnitDelay: '<S956>/Unit Delay' incorporates:
         *  Switch: '<S956>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p = rtb_Switch5_b;
    }

    /* End of Logic: '<S930>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S930>/ENGINE_HYBD_FD_1_FD11_Time' */

    /* Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S930>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Time_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_lz);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' */
}

/* Model step function for TID19 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ENGINE_HYBD_FD_3_FD11_Time(void)
                           /* Explicit Task: TESR2B_ENGINE_HYBD_FD_3_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_ENGINE_HYBD_FD_3_F;
    uint16 rtb_Switch5_hq;
    uint8 rtb_Switch5_bp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S25>/ENGINE_HYBD_FD_3_FD11_Time'
     */
    /* SignalConversion generated from: '<S960>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_ENGINE_HYBD_FD_3_F =
        Rte_IrvRead_SR2B_ENGINE_HYBD_FD_3_FD11_Time_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S960>/ENGINE_HYBD_FD_3_FD11_Time' incorporates:
     *  EnablePort: '<S983>/Enable'
     */
    /* Logic: '<S960>/Logical Operator1' incorporates:
     *  Constant: '<S984>/Calib'
     */
    if (rtb_VeSR2N_b_ENGINE_HYBD_FD_3_F && (KeSR2B_b_ENGINE_HYBD_FD_3_FD11_Enbl))
    {
        /* Gain: '<S983>/Gain2' incorporates:
         *  Constant: '<S983>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_h = false;

        /* Switch: '<S986>/Switch5' incorporates:
         *  DataStoreRead: '<S983>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S983>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S983>/VeSR2N_b_EngSpdStat_FD11_SNA_Faild'
         *  Logic: '<S986>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD1_g)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_EngSpdStat_FD11_SNA_Fa))
        {
            /* Switch: '<S986>/Switch5' incorporates:
             *  UnitDelay: '<S986>/Unit Delay'
             */
            rtb_Switch5_bp = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cd;
        }
        else
        {
            /* Switch: '<S986>/Switch5' incorporates:
             *  DataStoreRead: '<S983>/VeSR2N_b_Lv2EngineSpeed_FA'
             */
            rtb_Switch5_bp = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2EngineSpeed_FA;
        }

        /* End of Switch: '<S986>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2EngineSpeed_FA' incorporates:
         *  DataTypeConversion: '<S983>/Data Type Conversion'
         *  Switch: '<S986>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2EngineSpeed_FA_Value(((sint32)rtb_Switch5_bp)
            != 0);

        /* Switch: '<S987>/Switch5' incorporates:
         *  DataStoreRead: '<S983>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S983>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S987>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD1_g))
        {
            /* Switch: '<S987>/Switch5' incorporates:
             *  UnitDelay: '<S987>/Unit Delay'
             */
            rtb_Switch5_hq = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_im;
        }
        else
        {
            /* Switch: '<S987>/Switch5' incorporates:
             *  DataStoreRead: '<S983>/VeSR2N_n_Lv2EngineSpeed'
             */
            rtb_Switch5_hq = SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2EngineSpeed;
        }

        /* End of Switch: '<S987>/Switch5' */

        /* Outport: '<Root>/VeSCMR_n_Lv2EngineSpeed' incorporates:
         *  DataTypeConversion: '<S983>/Data Type Conversion1'
         *  Switch: '<S987>/Switch5'
         */
        (void)Rte_Write_VeSCMR_n_Lv2EngineSpeed_Value(((float32)rtb_Switch5_hq) *
            0.125F);

        /* Update for UnitDelay: '<S986>/Unit Delay' incorporates:
         *  Switch: '<S986>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cd = rtb_Switch5_bp;

        /* Update for UnitDelay: '<S987>/Unit Delay' incorporates:
         *  Switch: '<S987>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_im = rtb_Switch5_hq;
    }

    /* End of Logic: '<S960>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S960>/ENGINE_HYBD_FD_3_FD11_Time' */

    /* Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S960>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Time_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_h);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ENGINE_HYBD_FD_3_FD11_Pkt' */
}

/* Model step function for TID20 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_MCPA_DATA2_FD11_Time(void)
                                 /* Explicit Task: TESR2B_MCPA_DATA2_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_MCPA_DATA2_FD11_Ne;
    uint8 rtb_Switch5_i;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S28>/MCPA_DATA2_FD11_Time'
     */
    /* SignalConversion generated from: '<S1015>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_MCPA_DATA2_FD11_Ne =
        Rte_IrvRead_SR2B_MCPA_DATA2_FD11_Time_VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1015>/MCPA_DATA2_FD11_Time' incorporates:
     *  EnablePort: '<S1039>/Enable'
     */
    /* Logic: '<S1015>/Logical Operator1' incorporates:
     *  Constant: '<S1038>/Calib'
     */
    if (rtb_VeSR2N_b_MCPA_DATA2_FD11_Ne && (KeSR2B_b_MCPA_DATA2_FD11_Enbl))
    {
        /* Gain: '<S1039>/Gain2' incorporates:
         *  Constant: '<S1039>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_d = false;

        /* Switch: '<S1040>/Switch5' incorporates:
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_Temp_FD11_SNA_Faild'
         *  Logic: '<S1040>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_CRC_Fa) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_E2E_Fa)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_Temp_FD11_SNA_Fai))
        {
            /* Switch: '<S1040>/Switch5' incorporates:
             *  UnitDelay: '<S1040>/Unit Delay'
             */
            rtb_Switch5_i = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gd;
        }
        else
        {
            /* Switch: '<S1040>/Switch5' incorporates:
             *  DataStoreRead: '<S1039>/VeSR2N_T_MCPA_Temp_FD11'
             */
            rtb_Switch5_i = SR2B_BLUEN_ac_DW.VeSR2N_T_MCPA_Temp_FD11;
        }

        /* End of Switch: '<S1040>/Switch5' */

        /* Outport: '<Root>/VeSR2B_T_MCPA_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S1039>/Data Type Conversion1'
         *  Switch: '<S1040>/Switch5'
         */
        (void)Rte_Write_VeSR2B_T_MCPA_Temp_FD11_Value(((float32)rtb_Switch5_i) -
            40.0F);

        /* Outport: '<Root>/VeSR2B_y_MCPA_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S1039>/VeSR2N_b_MCPA_Temp_FD11_SNA_Faild'
         *  Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_MM_Faild_merge'
         *  Product: '<S1040>/Product'
         *  Product: '<S1040>/Product1'
         *  Product: '<S1040>/Product2'
         *  Product: '<S1040>/Product3'
         *  Product: '<S1040>/Product4'
         *  SignalConversion generated from: '<S1015>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S1040>/Add'
         */
        (void)Rte_Write_VeSR2B_y_MCPA_Temp_FD11_SigSts_Value((uint8)((((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_CRC__g ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((Rte_IrvRead_SR2B_MCPA_DATA2_FD11_Time_VeSR2N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_Temp_FD11_SNA_Fai ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Update for UnitDelay: '<S1040>/Unit Delay' incorporates:
         *  Switch: '<S1040>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gd = rtb_Switch5_i;
    }

    /* End of Logic: '<S1015>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1015>/MCPA_DATA2_FD11_Time' */

    /* Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1015>/VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Time_VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_d);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD11_Pkt' */
}

/* Model step function for TID21 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_A_FD11_Time(void)
                                      /* Explicit Task: TESR2B_PIM_A_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_PIM_A_FD11_NewEven;
    uint16 rtb_Switch5_i;
    uint16 rtb_Switch5_k;
    uint16 rtb_Switch5_ma;
    uint16 rtb_Switch5_p;
    uint8 rtb_Switch5_b;
    uint8 rtb_Switch5_bj;
    uint8 rtb_Switch5_bw;
    uint8 rtb_Switch5_e;
    uint8 rtb_Switch5_j;
    boolean rtb_TmpSignalConversionAtVeSR_f;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S30>/PIM_A_FD11_Time'
     */
    /* SignalConversion generated from: '<S1071>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S30>/SR2N_b_PIM_A_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_PIM_A_FD11_NewEven =
        Rte_IrvRead_SR2B_PIM_A_FD11_Time_VeSR2N_b_PIM_A_FD11_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S1071>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S30>/SR2N_b_PIM_A_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_f =
        Rte_IrvRead_SR2B_PIM_A_FD11_Time_VeSR2N_b_PIM_A_FD11_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S1071>/PIM_A_FD11_Time' incorporates:
     *  EnablePort: '<S1099>/Enable'
     */
    /* Logic: '<S1071>/Logical Operator1' incorporates:
     *  Constant: '<S1098>/Calib'
     */
    if (rtb_VeSR2N_b_PIM_A_FD11_NewEven && (KeSR2B_b_PIM_A_FD11_Enbl))
    {
        /* Gain: '<S1099>/Gain2' incorporates:
         *  Constant: '<S1099>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_n = false;

        /* Switch: '<S1103>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1103>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1103>/Switch5' incorporates:
             *  UnitDelay: '<S1103>/Unit Delay'
             */
            rtb_Switch5_bj = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hz;
        }
        else
        {
            /* Switch: '<S1103>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_b_PIMA_HV_CnctrOpnRqFD11'
             */
            rtb_Switch5_bj = SR2B_BLUEN_ac_DW.VeSR2N_b_PIMA_HV_CnctrOpnRqFD11;
        }

        /* End of Switch: '<S1103>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIMA_HV_CnctrOpnRqFD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion'
         *  Switch: '<S1103>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIMA_HV_CnctrOpnRqFD11_Value(((sint32)
            rtb_Switch5_bj) != 0);

        /* Switch: '<S1102>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1102>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1102>/Switch5' incorporates:
             *  UnitDelay: '<S1102>/Unit Delay'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_icl;
        }
        else
        {
            /* Switch: '<S1102>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_y_PIM_A_6SO_Status_FD11'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_6SO_Status_FD11;
        }

        /* End of Switch: '<S1102>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_PIM_A_6SO_Status_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion1'
         *  Switch: '<S1102>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_6SO_Status_FD11_Value(rtb_Switch5_j);

        /* Switch: '<S1104>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1104>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1104>/Switch5' incorporates:
             *  UnitDelay: '<S1104>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_df;
        }
        else
        {
            /* Switch: '<S1104>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_y_PIM_A_Invrtr_St_FD11'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_Invrtr_St_FD11;
        }

        /* End of Switch: '<S1104>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Invrtr_St_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion2'
         *  Switch: '<S1104>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Invrtr_St_FD11_Value(rtb_Switch5_e);

        /* Logic: '<S1100>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1101>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild));

        /* Switch: '<S1100>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_MaxTorq_FD11_SNA_Faild'
         *  Logic: '<S1100>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MaxTorq_FD11_SNA))
        {
            /* Switch: '<S1100>/Switch5' incorporates:
             *  UnitDelay: '<S1100>/Unit Delay'
             */
            rtb_Switch5_i = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cx;
        }
        else
        {
            /* Switch: '<S1100>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_M_PIM_A_MaxTorq_FD11'
             */
            rtb_Switch5_i = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD11;
        }

        /* End of Switch: '<S1100>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_A_MaxTorq_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion3'
         *  Switch: '<S1100>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_A_MaxTorq_FD11_Value((((float32)
            rtb_Switch5_i) * 0.125F) - 512.0F);

        /* Switch: '<S1101>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_MinTorq_FD11_SNA_Faild'
         *  Logic: '<S1101>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MinTorq_FD11_SNA))
        {
            /* Switch: '<S1101>/Switch5' incorporates:
             *  UnitDelay: '<S1101>/Unit Delay'
             */
            rtb_Switch5_ma = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p3;
        }
        else
        {
            /* Switch: '<S1101>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_M_PIM_A_MinTorq_FD11'
             */
            rtb_Switch5_ma = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD11;
        }

        /* End of Switch: '<S1101>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_A_MinTorq_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion4'
         *  Switch: '<S1101>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_A_MinTorq_FD11_Value((((float32)
            rtb_Switch5_ma) * 0.125F) - 512.0F);

        /* Switch: '<S1105>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1105>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1105>/Switch5' incorporates:
             *  UnitDelay: '<S1105>/Unit Delay'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bb;
        }
        else
        {
            /* Switch: '<S1105>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_n_PIM_A_RPM_FD11'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_A_RPM_FD11;
        }

        /* End of Switch: '<S1105>/Switch5' */

        /* Outport: '<Root>/VeSR2B_n_PIM_A_RPM_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion5'
         *  Switch: '<S1105>/Switch5'
         */
        (void)Rte_Write_VeSR2B_n_PIM_A_RPM_FD11_Value(((float32)rtb_Switch5_p) -
            32768.0F);

        /* Switch: '<S1106>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1106>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1106>/Switch5' incorporates:
             *  UnitDelay: '<S1106>/Unit Delay'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fk;
        }
        else
        {
            /* Switch: '<S1106>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_RPM_V_FD11'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_RPM_V_FD11;
        }

        /* End of Switch: '<S1106>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_A_RPM_V_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion6'
         *  Switch: '<S1106>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_A_RPM_V_FD11_Value(((sint32)rtb_Switch5_b)
            != 0);

        /* Switch: '<S1107>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1107>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1107>/Switch5' incorporates:
             *  UnitDelay: '<S1107>/Unit Delay'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mq;
        }
        else
        {
            /* Switch: '<S1107>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_M_PIM_A_Trq_Achvd_FD11'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Trq_Achvd_FD11;
        }

        /* End of Switch: '<S1107>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_A_Trq_Achvd_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion7'
         *  Switch: '<S1107>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_A_Trq_Achvd_FD11_Value((((float32)
            rtb_Switch5_k) * 0.125F) - 512.0F);

        /* Switch: '<S1108>/Switch5' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S1108>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S1108>/Switch5' incorporates:
             *  UnitDelay: '<S1108>/Unit Delay'
             */
            rtb_Switch5_bw = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ga;
        }
        else
        {
            /* Switch: '<S1108>/Switch5' incorporates:
             *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_TrqAchvd_V_FD11'
             */
            rtb_Switch5_bw = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_TrqAchvd_V_FD11;
        }

        /* End of Switch: '<S1108>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_A_TrqAchvd_V_FD11' incorporates:
         *  DataTypeConversion: '<S1099>/Data Type Conversion8'
         *  Switch: '<S1108>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_A_TrqAchvd_V_FD11_Value(((sint32)
            rtb_Switch5_bw) != 0);

        /* Outport: '<Root>/VeSR2B_y_PIM_A_MaxTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_MaxTorq_FD11_SNA_Faild'
         *  Product: '<S1100>/Product'
         *  Product: '<S1100>/Product1'
         *  Product: '<S1100>/Product2'
         *  Product: '<S1100>/Product3'
         *  Product: '<S1100>/Product4'
         *  Sum: '<S1100>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_MaxTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MaxTorq_FD11_SNA ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_MinTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_MinTorq_FD11_SNA_Faild'
         *  Product: '<S1101>/Product'
         *  Product: '<S1101>/Product1'
         *  Product: '<S1101>/Product2'
         *  Product: '<S1101>/Product3'
         *  Product: '<S1101>/Product4'
         *  Sum: '<S1101>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_MinTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MinTorq_FD11_SNA ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_6SO_Status_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1102>/Product'
         *  Product: '<S1102>/Product1'
         *  Product: '<S1102>/Product2'
         *  Product: '<S1102>/Product4'
         *  Sum: '<S1102>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_6SO_Status_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIMA_HV_CnctrOpnRqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1103>/Product'
         *  Product: '<S1103>/Product1'
         *  Product: '<S1103>/Product2'
         *  Product: '<S1103>/Product4'
         *  Sum: '<S1103>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIMA_HV_CnctrOpnRqFD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Invrtr_St_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1104>/Product'
         *  Product: '<S1104>/Product1'
         *  Product: '<S1104>/Product2'
         *  Product: '<S1104>/Product4'
         *  Sum: '<S1104>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Invrtr_St_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_RPM_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1105>/Product'
         *  Product: '<S1105>/Product1'
         *  Product: '<S1105>/Product2'
         *  Product: '<S1105>/Product4'
         *  Sum: '<S1105>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_RPM_FD11_SigSts_Value((uint8)(((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_RPM_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1106>/Product'
         *  Product: '<S1106>/Product1'
         *  Product: '<S1106>/Product2'
         *  Product: '<S1106>/Product4'
         *  Sum: '<S1106>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_RPM_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Trq_Achvd_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1107>/Product'
         *  Product: '<S1107>/Product1'
         *  Product: '<S1107>/Product2'
         *  Product: '<S1107>/Product4'
         *  Sum: '<S1107>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Trq_Achvd_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_TrqAchvd_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S1099>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S1108>/Product'
         *  Product: '<S1108>/Product1'
         *  Product: '<S1108>/Product2'
         *  Product: '<S1108>/Product4'
         *  Sum: '<S1108>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_TrqAchvd_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1103>/Unit Delay' incorporates:
         *  Switch: '<S1103>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hz = rtb_Switch5_bj;

        /* Update for UnitDelay: '<S1102>/Unit Delay' incorporates:
         *  Switch: '<S1102>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_icl = rtb_Switch5_j;

        /* Update for UnitDelay: '<S1104>/Unit Delay' incorporates:
         *  Switch: '<S1104>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_df = rtb_Switch5_e;

        /* Update for UnitDelay: '<S1100>/Unit Delay' incorporates:
         *  Switch: '<S1100>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cx = rtb_Switch5_i;

        /* Update for UnitDelay: '<S1101>/Unit Delay' incorporates:
         *  Switch: '<S1101>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p3 = rtb_Switch5_ma;

        /* Update for UnitDelay: '<S1105>/Unit Delay' incorporates:
         *  Switch: '<S1105>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bb = rtb_Switch5_p;

        /* Update for UnitDelay: '<S1106>/Unit Delay' incorporates:
         *  Switch: '<S1106>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fk = rtb_Switch5_b;

        /* Update for UnitDelay: '<S1107>/Unit Delay' incorporates:
         *  Switch: '<S1107>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mq = rtb_Switch5_k;

        /* Update for UnitDelay: '<S1108>/Unit Delay' incorporates:
         *  Switch: '<S1108>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ga = rtb_Switch5_bw;
    }

    /* End of Logic: '<S1071>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1071>/PIM_A_FD11_Time' */

    /* Merge: '<S30>/SR2N_b_PIM_A_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1071>/VeSR2N_b_PIM_A_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Time_VeSR2N_b_PIM_A_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_n);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD11_Pkt' */
}

/* Model step function for TID22 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_B_FD11_Time(void)
                                      /* Explicit Task: TESR2B_PIM_B_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_PIM_B_FD11_NewEven;
    uint16 rtb_Switch5_g;
    uint16 rtb_Switch5_j;
    uint16 rtb_Switch5_lb;
    uint16 rtb_Switch5_p;
    uint8 rtb_Switch5_b;
    uint8 rtb_Switch5_e;
    uint8 rtb_Switch5_l4;
    uint8 rtb_Switch5_n2;
    boolean rtb_TmpSignalConversionAtVeSR_j;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S32>/PIM_B_FD11_Time'
     */
    /* SignalConversion generated from: '<S1151>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S32>/SR2N_b_PIM_B_FD11_NewEvent_merge'
     */
    rtb_VeSR2N_b_PIM_B_FD11_NewEven =
        Rte_IrvRead_SR2B_PIM_B_FD11_Time_VeSR2N_b_PIM_B_FD11_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S1151>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S32>/SR2N_b_PIM_B_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_j =
        Rte_IrvRead_SR2B_PIM_B_FD11_Time_VeSR2N_b_PIM_B_FD11_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S1151>/PIM_B_FD11_Time' incorporates:
     *  EnablePort: '<S1179>/Enable'
     */
    /* Logic: '<S1151>/Logical Operator1' incorporates:
     *  Constant: '<S1178>/Calib'
     */
    if (rtb_VeSR2N_b_PIM_B_FD11_NewEven && (KeSR2B_b_PIM_B_FD11_Enbl))
    {
        /* Gain: '<S1179>/Gain2' incorporates:
         *  Constant: '<S1179>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_l = false;

        /* Switch: '<S1183>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1183>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S1183>/Switch5' incorporates:
             *  UnitDelay: '<S1183>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_as;
        }
        else
        {
            /* Switch: '<S1183>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_y_PIM_B_Invrtr_St_FD11'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_B_Invrtr_St_FD11;
        }

        /* End of Switch: '<S1183>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Invrtr_St_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion'
         *  Switch: '<S1183>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Invrtr_St_FD11_Value(rtb_Switch5_e);

        /* Switch: '<S1182>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1182>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S1182>/Switch5' incorporates:
             *  UnitDelay: '<S1182>/Unit Delay'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_a5;
        }
        else
        {
            /* Switch: '<S1182>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_b_PIMB_HV_CnctrOpnRqFD11'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.VeSR2N_b_PIMB_HV_CnctrOpnRqFD11;
        }

        /* End of Switch: '<S1182>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIMB_HV_CnctrOpnRqFD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion1'
         *  Switch: '<S1182>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIMB_HV_CnctrOpnRqFD11_Value(((sint32)
            rtb_Switch5_b) != 0);

        /* Logic: '<S1180>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1181>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild));

        /* Switch: '<S1180>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_MaxTorq_FD11_SNA_Faild'
         *  Logic: '<S1180>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MaxTorq_FD11_SNA))
        {
            /* Switch: '<S1180>/Switch5' incorporates:
             *  UnitDelay: '<S1180>/Unit Delay'
             */
            rtb_Switch5_lb = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o3;
        }
        else
        {
            /* Switch: '<S1180>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_M_PIM_B_MaxTorq_FD11'
             */
            rtb_Switch5_lb = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD11;
        }

        /* End of Switch: '<S1180>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_B_MaxTorq_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion2'
         *  Switch: '<S1180>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_B_MaxTorq_FD11_Value((((float32)
            rtb_Switch5_lb) * 0.125F) - 512.0F);

        /* Switch: '<S1181>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_MinTorq_FD11_SNA_Faild'
         *  Logic: '<S1181>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MinTorq_FD11_SNA))
        {
            /* Switch: '<S1181>/Switch5' incorporates:
             *  UnitDelay: '<S1181>/Unit Delay'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_d;
        }
        else
        {
            /* Switch: '<S1181>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_M_PIM_B_MinTorq_FD11'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD11;
        }

        /* End of Switch: '<S1181>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_B_MinTorq_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion3'
         *  Switch: '<S1181>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_B_MinTorq_FD11_Value((((float32)
            rtb_Switch5_j) * 0.125F) - 512.0F);

        /* Switch: '<S1184>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1184>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S1184>/Switch5' incorporates:
             *  UnitDelay: '<S1184>/Unit Delay'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_g;
        }
        else
        {
            /* Switch: '<S1184>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_n_PIM_B_RPM_FD11'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_B_RPM_FD11;
        }

        /* End of Switch: '<S1184>/Switch5' */

        /* Outport: '<Root>/VeSR2B_n_PIM_B_RPM_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion4'
         *  Switch: '<S1184>/Switch5'
         */
        (void)Rte_Write_VeSR2B_n_PIM_B_RPM_FD11_Value(((float32)rtb_Switch5_p) -
            32768.0F);

        /* Switch: '<S1185>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1185>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S1185>/Switch5' incorporates:
             *  UnitDelay: '<S1185>/Unit Delay'
             */
            rtb_Switch5_n2 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_j;
        }
        else
        {
            /* Switch: '<S1185>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_RPM_V_FD11'
             */
            rtb_Switch5_n2 = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_RPM_V_FD11;
        }

        /* End of Switch: '<S1185>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_B_RPM_V_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion5'
         *  Switch: '<S1185>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_B_RPM_V_FD11_Value(((sint32)rtb_Switch5_n2)
            != 0);

        /* Switch: '<S1186>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1186>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S1186>/Switch5' incorporates:
             *  UnitDelay: '<S1186>/Unit Delay'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fe;
        }
        else
        {
            /* Switch: '<S1186>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_M_PIM_B_Trq_Achvd_FD11'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Trq_Achvd_FD11;
        }

        /* End of Switch: '<S1186>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_B_Trq_Achvd_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion6'
         *  Switch: '<S1186>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_B_Trq_Achvd_FD11_Value((((float32)
            rtb_Switch5_g) * 0.125F) - 512.0F);

        /* Switch: '<S1187>/Switch5' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S1187>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S1187>/Switch5' incorporates:
             *  UnitDelay: '<S1187>/Unit Delay'
             */
            rtb_Switch5_l4 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_id;
        }
        else
        {
            /* Switch: '<S1187>/Switch5' incorporates:
             *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_TrqAchvd_V_FD11'
             */
            rtb_Switch5_l4 = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_TrqAchvd_V_FD11;
        }

        /* End of Switch: '<S1187>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_B_TrqAchvd_V_FD11' incorporates:
         *  DataTypeConversion: '<S1179>/Data Type Conversion7'
         *  Switch: '<S1187>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_B_TrqAchvd_V_FD11_Value(((sint32)
            rtb_Switch5_l4) != 0);

        /* Outport: '<Root>/VeSR2B_y_PIM_B_MaxTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_MaxTorq_FD11_SNA_Faild'
         *  Product: '<S1180>/Product'
         *  Product: '<S1180>/Product1'
         *  Product: '<S1180>/Product2'
         *  Product: '<S1180>/Product3'
         *  Product: '<S1180>/Product4'
         *  Sum: '<S1180>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_MaxTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MaxTorq_FD11_SNA ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_MinTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_MinTorq_FD11_SNA_Faild'
         *  Product: '<S1181>/Product'
         *  Product: '<S1181>/Product1'
         *  Product: '<S1181>/Product2'
         *  Product: '<S1181>/Product3'
         *  Product: '<S1181>/Product4'
         *  Sum: '<S1181>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_MinTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MinTorq_FD11_SNA ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIMB_HV_CnctrOpnRqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S1182>/Product'
         *  Product: '<S1182>/Product1'
         *  Product: '<S1182>/Product2'
         *  Product: '<S1182>/Product4'
         *  Sum: '<S1182>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIMB_HV_CnctrOpnRqFD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Invrtr_St_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S1183>/Product'
         *  Product: '<S1183>/Product1'
         *  Product: '<S1183>/Product2'
         *  Product: '<S1183>/Product4'
         *  Sum: '<S1183>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Invrtr_St_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_RPM_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S1184>/Product'
         *  Product: '<S1184>/Product1'
         *  Product: '<S1184>/Product2'
         *  Product: '<S1184>/Product4'
         *  Sum: '<S1184>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_RPM_FD11_SigSts_Value((uint8)(((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_RPM_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S1185>/Product'
         *  Product: '<S1185>/Product1'
         *  Product: '<S1185>/Product2'
         *  Product: '<S1185>/Product4'
         *  Sum: '<S1185>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_RPM_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Trq_Achvd_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S1186>/Product'
         *  Product: '<S1186>/Product1'
         *  Product: '<S1186>/Product2'
         *  Product: '<S1186>/Product4'
         *  Sum: '<S1186>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Trq_Achvd_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_TrqAchvd_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S1179>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S1187>/Product'
         *  Product: '<S1187>/Product1'
         *  Product: '<S1187>/Product2'
         *  Product: '<S1187>/Product4'
         *  Sum: '<S1187>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_TrqAchvd_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1183>/Unit Delay' incorporates:
         *  Switch: '<S1183>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_as = rtb_Switch5_e;

        /* Update for UnitDelay: '<S1182>/Unit Delay' incorporates:
         *  Switch: '<S1182>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_a5 = rtb_Switch5_b;

        /* Update for UnitDelay: '<S1180>/Unit Delay' incorporates:
         *  Switch: '<S1180>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o3 = rtb_Switch5_lb;

        /* Update for UnitDelay: '<S1181>/Unit Delay' incorporates:
         *  Switch: '<S1181>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_d = rtb_Switch5_j;

        /* Update for UnitDelay: '<S1184>/Unit Delay' incorporates:
         *  Switch: '<S1184>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_g = rtb_Switch5_p;

        /* Update for UnitDelay: '<S1185>/Unit Delay' incorporates:
         *  Switch: '<S1185>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_j = rtb_Switch5_n2;

        /* Update for UnitDelay: '<S1186>/Unit Delay' incorporates:
         *  Switch: '<S1186>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fe = rtb_Switch5_g;

        /* Update for UnitDelay: '<S1187>/Unit Delay' incorporates:
         *  Switch: '<S1187>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_id = rtb_Switch5_l4;
    }

    /* End of Logic: '<S1151>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1151>/PIM_B_FD11_Time' */

    /* Merge: '<S32>/SR2N_b_PIM_B_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1151>/VeSR2N_b_PIM_B_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Time_VeSR2N_b_PIM_B_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_l);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD11_Pkt' */
}

/* Model step function for TID23 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ADAS_FD_INFO_FD14_Time(void)
                               /* Explicit Task: TESR2B_ADAS_FD_INFO_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_ADAS_FD_INFO_FD14_;
    uint8 rtb_Switch5_pk;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S1>/ADAS_FD_INFO_FD14_Time'
     */
    /* SignalConversion generated from: '<S37>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_NewEvent_merge'
     */
    rtb_VeSR2N_b_ADAS_FD_INFO_FD14_ =
        Rte_IrvRead_SR2B_ADAS_FD_INFO_FD14_Time_VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S37>/ADAS_FD_INFO_FD14_Time' incorporates:
     *  EnablePort: '<S60>/Enable'
     */
    /* Logic: '<S37>/Logical Operator1' incorporates:
     *  Constant: '<S61>/Calib'
     */
    if (rtb_VeSR2N_b_ADAS_FD_INFO_FD14_ && (KeSR2B_b_ADAS_FD_INFO_FD14_Enbl))
    {
        /* Gain: '<S60>/Gain2' incorporates:
         *  Constant: '<S60>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_gl = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2ACC_SystemSts_FA' incorporates:
         *  Constant: '<S62>/Constant'
         *  DataStoreRead: '<S60>/VeSR2N_b_ACC_Systemsts_SNA_Faild'
         *  DataStoreRead: '<S60>/VeSR2N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S60>/VeSR2N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S60>/VeSR2N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_MM_Faild_merge'
         *  Product: '<S63>/Product'
         *  Product: '<S63>/Product1'
         *  Product: '<S63>/Product2'
         *  Product: '<S63>/Product3'
         *  Product: '<S63>/Product4'
         *  RelationalOperator: '<S62>/Compare'
         *  SignalConversion generated from: '<S37>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S63>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2ACC_SystemSts_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_CR_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_MC_F ? 1 : 0) * 2))))
               + ((uint32)((sint32)
                           ((Rte_IrvRead_SR2B_ADAS_FD_INFO_FD14_Time_VeSR2N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
                             () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_ACC_Systemsts_SNA_Fail ? 1 : 0) * 8))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_E2E_ ? 1 :
                           0) * 16)))))) != 0);

        /* Switch: '<S63>/Switch5' incorporates:
         *  DataStoreRead: '<S60>/VeSR2N_b_ACC_Systemsts_SNA_Faild'
         *  DataStoreRead: '<S60>/VeSR2N_b_ADAS_FD_INFO_FD14_CRC_Failg'
         *  DataStoreRead: '<S60>/VeSR2N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  Logic: '<S63>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_CRC_) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_E2E_)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_ACC_Systemsts_SNA_Fail))
        {
            /* Switch: '<S63>/Switch5' incorporates:
             *  UnitDelay: '<S63>/Unit Delay'
             */
            rtb_Switch5_pk = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bp4;
        }
        else
        {
            /* Switch: '<S63>/Switch5' incorporates:
             *  DataStoreRead: '<S60>/VeSR2N_e_Lv2ACC_SystemSts'
             */
            rtb_Switch5_pk = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2ACC_SystemSts;
        }

        /* End of Switch: '<S63>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2ACC_SystemSts' incorporates:
         *  DataTypeConversion: '<S60>/Data Type Conversion'
         *  DataTypeConversion: '<S60>/Data Type Conversion1'
         *  Switch: '<S63>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2ACC_SystemSts_Value
            ((TeSTMR_e_ACCSystemSts_M182)rtb_Switch5_pk);

        /* Update for UnitDelay: '<S63>/Unit Delay' incorporates:
         *  Switch: '<S63>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bp4 = rtb_Switch5_pk;
    }

    /* End of Logic: '<S37>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S37>/ADAS_FD_INFO_FD14_Time' */

    /* Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S37>/VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Time_VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_gl);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ADAS_FD_INFO_FD14_Pkt' */
}

/* Model step function for TID24 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_1_FD14_Time(void)
                                 /* Explicit Task: TESR2B_BRAKE_FD_1_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_1_FD14_Ne;
    uint16 rtb_Switch5_e;
    uint16 rtb_Switch5_i;
    boolean rtb_TmpSignalConversionAtVeSR_n;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S13>/BRAKE_FD_1_FD14_Time'
     */
    /* SignalConversion generated from: '<S473>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_1_FD14_Ne =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD14_Time_VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S473>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_n =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD14_Time_VeSR2N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S473>/BRAKE_FD_1_FD14_Time' incorporates:
     *  EnablePort: '<S500>/Enable'
     */
    /* Logic: '<S473>/Logical Operator1' incorporates:
     *  Constant: '<S501>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_1_FD14_Ne && (KeSR2B_b_BRAKE_FD_1_FD14_Enbl))
    {
        /* Gain: '<S500>/Gain2' incorporates:
         *  Constant: '<S500>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_ir = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkTrqCANC2_FA' incorporates:
         *  Constant: '<S502>/Constant'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S500>/VeSR2N_b_BrkTrq_FD14_SNA_Faild'
         *  Product: '<S505>/Product'
         *  Product: '<S505>/Product1'
         *  Product: '<S505>/Product2'
         *  Product: '<S505>/Product3'
         *  Product: '<S505>/Product4'
         *  RelationalOperator: '<S502>/Compare'
         *  Sum: '<S505>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkTrqCANC2_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_CRC__e ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_FD14_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkTrqDriverCANC2_FA' incorporates:
         *  Constant: '<S503>/Constant'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S500>/VeSR2N_b_BrkTrq_Driver_FD14_SNA_Faild'
         *  Product: '<S504>/Product'
         *  Product: '<S504>/Product1'
         *  Product: '<S504>/Product2'
         *  Product: '<S504>/Product3'
         *  Product: '<S504>/Product4'
         *  RelationalOperator: '<S503>/Compare'
         *  Sum: '<S504>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkTrqDriverCANC2_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_CRC__e ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_Driver_FD14_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S504>/Logical Operator' incorporates:
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_CRC_Failg'
         *  DataStoreRead: '<S500>/VeSR2N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  Logic: '<S505>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_n =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_CRC_Fa) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_E2E_Fa));

        /* Switch: '<S504>/Switch5' incorporates:
         *  DataStoreRead: '<S500>/VeSR2N_b_BrkTrq_Driver_FD14_SNA_Faild'
         *  Logic: '<S504>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_Driver_FD14_SNA))
        {
            /* Switch: '<S504>/Switch5' incorporates:
             *  UnitDelay: '<S504>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_op;
        }
        else
        {
            /* Switch: '<S504>/Switch5' incorporates:
             *  DataStoreRead: '<S500>/VeSR2N_M_Lv2BrkTrqDriverCANC2'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqDriverCANC2;
        }

        /* End of Switch: '<S504>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2BrkTrqDriverCANC2' incorporates:
         *  DataTypeConversion: '<S500>/Data Type Conversion'
         *  Switch: '<S504>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2BrkTrqDriverCANC2_Value(((float32)
            rtb_Switch5_e) * 3.0F);

        /* Switch: '<S505>/Switch5' incorporates:
         *  DataStoreRead: '<S500>/VeSR2N_b_BrkTrq_FD14_SNA_Faild'
         *  Logic: '<S505>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_n ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_FD14_SNA_Faild))
        {
            /* Switch: '<S505>/Switch5' incorporates:
             *  UnitDelay: '<S505>/Unit Delay'
             */
            rtb_Switch5_i = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_i1;
        }
        else
        {
            /* Switch: '<S505>/Switch5' incorporates:
             *  DataStoreRead: '<S500>/VeSR2N_M_Lv2BrkTrqCANC2'
             */
            rtb_Switch5_i = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqCANC2;
        }

        /* End of Switch: '<S505>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2BrkTrqCANC2' incorporates:
         *  DataTypeConversion: '<S500>/Data Type Conversion1'
         *  Switch: '<S505>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2BrkTrqCANC2_Value(((float32)rtb_Switch5_i) *
            3.0F);

        /* Update for UnitDelay: '<S504>/Unit Delay' incorporates:
         *  Switch: '<S504>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_op = rtb_Switch5_e;

        /* Update for UnitDelay: '<S505>/Unit Delay' incorporates:
         *  Switch: '<S505>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_i1 = rtb_Switch5_i;
    }

    /* End of Logic: '<S473>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S473>/BRAKE_FD_1_FD14_Time' */

    /* Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S473>/VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Time_VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ir);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_1_FD14_Pkt' */
}

/* Model step function for TID25 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_2_FD14_Time(void)
                                 /* Explicit Task: TESR2B_BRAKE_FD_2_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_2_FD14_Ne;
    uint16 rtb_Switch5_c;
    uint16 rtb_Switch5_j;
    boolean rtb_TmpSignalConversionAtVeSR_i;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  SubSystem: '<S15>/BRAKE_FD_2_FD14_Time'
     */
    /* SignalConversion generated from: '<S543>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_2_FD14_Ne =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD14_Time_VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S543>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD14_Time_VeSR2N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S543>/BRAKE_FD_2_FD14_Time' incorporates:
     *  EnablePort: '<S570>/Enable'
     */
    /* Logic: '<S543>/Logical Operator1' incorporates:
     *  Constant: '<S571>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_2_FD14_Ne && (KeSR2B_b_BRAKE_FD_2_FD14_Enbl))
    {
        /* Gain: '<S570>/Gain2' incorporates:
         *  Constant: '<S570>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_hw = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkBoostPressureCANC2_FA' incorporates:
         *  Constant: '<S572>/Constant'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  DataStoreRead: '<S570>/VeSR2N_b_BrkBoostPressure_FD14_SNA_Faild'
         *  Product: '<S575>/Product'
         *  Product: '<S575>/Product1'
         *  Product: '<S575>/Product2'
         *  Product: '<S575>/Product3'
         *  Product: '<S575>/Product4'
         *  RelationalOperator: '<S572>/Compare'
         *  Sum: '<S575>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkBoostPressureCANC2_FA_Value(((sint32)
            ((uint32)((((((uint32)
                          (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_CRC__e ? 1U
                           : 0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_MC_Fai ? 1 : 0) * 2))))
                        + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ?
            1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkBoostPressure_FD14_ ? 1 : 0) * 8))))
                      + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2VehSpdCANC2_FA' incorporates:
         *  Constant: '<S573>/Constant'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  DataStoreRead: '<S570>/VeSR2N_b_VehSpeedVSOSig_FD14_SNA_Faild'
         *  Product: '<S574>/Product'
         *  Product: '<S574>/Product1'
         *  Product: '<S574>/Product2'
         *  Product: '<S574>/Product3'
         *  Product: '<S574>/Product4'
         *  RelationalOperator: '<S573>/Compare'
         *  Sum: '<S574>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2VehSpdCANC2_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_CRC__e ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_VehSpeedVSOSig_FD14_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S574>/Logical Operator' incorporates:
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_CRC_Failg'
         *  DataStoreRead: '<S570>/VeSR2N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  Logic: '<S575>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_i =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_CRC_Fa) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_E2E_Fa));

        /* Switch: '<S574>/Switch5' incorporates:
         *  DataStoreRead: '<S570>/VeSR2N_b_VehSpeedVSOSig_FD14_SNA_Faild'
         *  Logic: '<S574>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_i ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_VehSpeedVSOSig_FD14_SN))
        {
            /* Switch: '<S574>/Switch5' incorporates:
             *  UnitDelay: '<S574>/Unit Delay'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h1;
        }
        else
        {
            /* Switch: '<S574>/Switch5' incorporates:
             *  DataStoreRead: '<S570>/VeSR2N_v_Lv2VehSpdCANC2'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.VeSR2N_v_Lv2VehSpdCANC2;
        }

        /* End of Switch: '<S574>/Switch5' */

        /* Outport: '<Root>/VeSCMR_v_Lv2VehSpdCANC2' incorporates:
         *  DataTypeConversion: '<S570>/Data Type Conversion'
         *  Switch: '<S574>/Switch5'
         */
        (void)Rte_Write_VeSCMR_v_Lv2VehSpdCANC2_Value(((float32)rtb_Switch5_c) *
            0.0625F);

        /* Switch: '<S575>/Switch5' incorporates:
         *  DataStoreRead: '<S570>/VeSR2N_b_BrkBoostPressure_FD14_SNA_Faild'
         *  Logic: '<S575>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_i ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkBoostPressure_FD14_))
        {
            /* Switch: '<S575>/Switch5' incorporates:
             *  UnitDelay: '<S575>/Unit Delay'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fp;
        }
        else
        {
            /* Switch: '<S575>/Switch5' incorporates:
             *  DataStoreRead: '<S570>/VeSR2N_p_Lv2BrakeBoostPressureCANC2'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.VeSR2N_p_Lv2BrakeBoostPressureC;
        }

        /* End of Switch: '<S575>/Switch5' */

        /* Outport: '<Root>/VeSCMR_p_Lv2BrakeBoostPressureCANC2' incorporates:
         *  DataTypeConversion: '<S570>/Data Type Conversion1'
         *  Switch: '<S575>/Switch5'
         */
        (void)Rte_Write_VeSCMR_p_Lv2BrakeBoostPressureCANC2_Value(((float32)
            rtb_Switch5_j) * 0.1F);

        /* Update for UnitDelay: '<S574>/Unit Delay' incorporates:
         *  Switch: '<S574>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h1 = rtb_Switch5_c;

        /* Update for UnitDelay: '<S575>/Unit Delay' incorporates:
         *  Switch: '<S575>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fp = rtb_Switch5_j;
    }

    /* End of Logic: '<S543>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S543>/BRAKE_FD_2_FD14_Time' */

    /* Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S543>/VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Time_VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_hw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_2_FD14_Pkt' */
}

/* Model step function for TID26 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_6_FD14_Time(void)
                                 /* Explicit Task: TESR2B_BRAKE_FD_6_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_6_FD14_Ne;
    uint16 rtb_Switch5_bk;
    uint16 rtb_Switch5_lm;
    uint8 rtb_Switch5_a;
    uint8 rtb_Switch5_c;
    uint8 rtb_Switch5_do;
    uint8 rtb_Switch5_e;
    boolean rtb_TmpSignalConversionAtVeSR_h;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S20>/BRAKE_FD_6_FD14_Time'
     */
    /* SignalConversion generated from: '<S762>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_6_FD14_Ne =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD14_Time_VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S762>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_h =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD14_Time_VeSR2N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S762>/BRAKE_FD_6_FD14_Time' incorporates:
     *  EnablePort: '<S789>/Enable'
     */
    /* Logic: '<S762>/Logical Operator1' incorporates:
     *  Constant: '<S790>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_6_FD14_Ne && (KeSR2B_b_BRAKE_FD_6_FD14_Enbl))
    {
        /* Gain: '<S789>/Gain2' incorporates:
         *  Constant: '<S789>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_he = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMaxRqCANC2_BSM_FA' incorporates:
         *  Constant: '<S791>/Constant'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S799>/Product'
         *  Product: '<S799>/Product1'
         *  Product: '<S799>/Product2'
         *  Product: '<S799>/Product4'
         *  RelationalOperator: '<S791>/Compare'
         *  Sum: '<S799>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMaxRqCANC2_BSM_FA_Value(((sint32)
            ((uint32)(((((uint32)
                         (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
                       + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1
            : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMinRqCANC2_BSM_FA' incorporates:
         *  Constant: '<S792>/Constant'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S800>/Product'
         *  Product: '<S800>/Product1'
         *  Product: '<S800>/Product2'
         *  Product: '<S800>/Product4'
         *  RelationalOperator: '<S792>/Compare'
         *  Sum: '<S800>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMinRqCANC2_BSM_FA_Value(((sint32)
            ((uint32)(((((uint32)
                         (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
                       + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1
            : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlRqCANC2_BSM_FA' incorporates:
         *  Constant: '<S793>/Constant'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_FrontAxle_Rq_BSM_FD14_SNA_Faild'
         *  Product: '<S797>/Product'
         *  Product: '<S797>/Product1'
         *  Product: '<S797>/Product2'
         *  Product: '<S797>/Product3'
         *  Product: '<S797>/Product4'
         *  RelationalOperator: '<S793>/Compare'
         *  Sum: '<S797>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlRqCANC2_BSM_FA_Value(((sint32)
            ((uint32)((((((uint32)
                          (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f ? 1U
                           : 0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
                        + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ?
            1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_FrontAxle_Rq_BSM_FD14_ ? 1 : 0) * 8))))
                      + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMaxRqCANC2_BSM_FA' incorporates:
         *  Constant: '<S794>/Constant'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S801>/Product'
         *  Product: '<S801>/Product1'
         *  Product: '<S801>/Product2'
         *  Product: '<S801>/Product4'
         *  RelationalOperator: '<S794>/Compare'
         *  Sum: '<S801>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMaxRqCANC2_BSM_FA_Value(((sint32)
            ((uint32)(((((uint32)
                         (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
                       + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1
            : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMinRqCANC2_BSM_FA' incorporates:
         *  Constant: '<S795>/Constant'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S802>/Product'
         *  Product: '<S802>/Product1'
         *  Product: '<S802>/Product2'
         *  Product: '<S802>/Product4'
         *  RelationalOperator: '<S795>/Compare'
         *  Sum: '<S802>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMinRqCANC2_BSM_FA_Value(((sint32)
            ((uint32)(((((uint32)
                         (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
                       + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1
            : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlRqCANC2_BSM_FA' incorporates:
         *  Constant: '<S796>/Constant'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S789>/VeSR2N_b_RearAxle_Rq_BSM_FD14_SNA_Faild'
         *  Product: '<S798>/Product'
         *  Product: '<S798>/Product1'
         *  Product: '<S798>/Product2'
         *  Product: '<S798>/Product3'
         *  Product: '<S798>/Product4'
         *  RelationalOperator: '<S796>/Compare'
         *  Sum: '<S798>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlRqCANC2_BSM_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_RearAxle_Rq_BSM_FD14_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Switch: '<S800>/Switch5' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S800>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S800>/Switch5' incorporates:
             *  UnitDelay: '<S800>/Unit Delay'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gj;
        }
        else
        {
            /* Switch: '<S800>/Switch5' incorporates:
             *  DataStoreRead: '<S789>/VeSR2N_b_Lv2FrntAxlMinRqCANC2_BSM'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMinRqCANC2_B;
        }

        /* End of Switch: '<S800>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMinRqCANC2_BSM' incorporates:
         *  DataTypeConversion: '<S789>/Data Type Conversion'
         *  Switch: '<S800>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMinRqCANC2_BSM_Value(((sint32)
            rtb_Switch5_c) != 0);

        /* Switch: '<S799>/Switch5' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S799>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S799>/Switch5' incorporates:
             *  UnitDelay: '<S799>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bt;
        }
        else
        {
            /* Switch: '<S799>/Switch5' incorporates:
             *  DataStoreRead: '<S789>/VeSR2N_b_Lv2FrntAxlMaxRqCANC2_BSM'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMaxRqCANC2_B;
        }

        /* End of Switch: '<S799>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2FrntAxlMaxRqCANC2_BSM' incorporates:
         *  DataTypeConversion: '<S789>/Data Type Conversion1'
         *  Switch: '<S799>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2FrntAxlMaxRqCANC2_BSM_Value(((sint32)
            rtb_Switch5_e) != 0);

        /* Logic: '<S797>/Logical Operator' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S798>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_h =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa));

        /* Switch: '<S797>/Switch5' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_FrontAxle_Rq_BSM_FD14_SNA_Faild'
         *  Logic: '<S797>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_h ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_FrontAxle_Rq_BSM_FD14_))
        {
            /* Switch: '<S797>/Switch5' incorporates:
             *  UnitDelay: '<S797>/Unit Delay'
             */
            rtb_Switch5_bk = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fo;
        }
        else
        {
            /* Switch: '<S797>/Switch5' incorporates:
             *  DataStoreRead: '<S789>/VeSR2N_M_Lv2FrntAxlRqCANC2_BSM'
             */
            rtb_Switch5_bk = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2FrntAxlRqCANC2_BSM;
        }

        /* End of Switch: '<S797>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2FrntAxlRqCANC2_BSM' incorporates:
         *  DataTypeConversion: '<S789>/Data Type Conversion2'
         *  Switch: '<S797>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2FrntAxlRqCANC2_BSM_Value((((float32)
            rtb_Switch5_bk) * 2.0F) - 65534.0F);

        /* Switch: '<S801>/Switch5' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S801>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S801>/Switch5' incorporates:
             *  UnitDelay: '<S801>/Unit Delay'
             */
            rtb_Switch5_do = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kd;
        }
        else
        {
            /* Switch: '<S801>/Switch5' incorporates:
             *  DataStoreRead: '<S789>/VeSR2N_b_Lv2RrAxlMaxRqCANC2_BSM'
             */
            rtb_Switch5_do = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMaxRqCANC2_BSM;
        }

        /* End of Switch: '<S801>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMaxRqCANC2_BSM' incorporates:
         *  DataTypeConversion: '<S789>/Data Type Conversion3'
         *  Switch: '<S801>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMaxRqCANC2_BSM_Value(((sint32)
            rtb_Switch5_do) != 0);

        /* Switch: '<S802>/Switch5' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S789>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S802>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S802>/Switch5' incorporates:
             *  UnitDelay: '<S802>/Unit Delay'
             */
            rtb_Switch5_a = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mj;
        }
        else
        {
            /* Switch: '<S802>/Switch5' incorporates:
             *  DataStoreRead: '<S789>/VeSR2N_b_Lv2RrAxlMinRqCANC2_BSM'
             */
            rtb_Switch5_a = SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMinRqCANC2_BSM;
        }

        /* End of Switch: '<S802>/Switch5' */

        /* Outport: '<Root>/VeSCMR_b_Lv2RrAxlMinRqCANC2_BSM' incorporates:
         *  DataTypeConversion: '<S789>/Data Type Conversion4'
         *  Switch: '<S802>/Switch5'
         */
        (void)Rte_Write_VeSCMR_b_Lv2RrAxlMinRqCANC2_BSM_Value(((sint32)
            rtb_Switch5_a) != 0);

        /* Switch: '<S798>/Switch5' incorporates:
         *  DataStoreRead: '<S789>/VeSR2N_b_RearAxle_Rq_BSM_FD14_SNA_Faild'
         *  Logic: '<S798>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_h ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_RearAxle_Rq_BSM_FD14_S))
        {
            /* Switch: '<S798>/Switch5' incorporates:
             *  UnitDelay: '<S798>/Unit Delay'
             */
            rtb_Switch5_lm = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fu;
        }
        else
        {
            /* Switch: '<S798>/Switch5' incorporates:
             *  DataStoreRead: '<S789>/VeSR2N_M_Lv2RrAxlRqCANC2_BSM'
             */
            rtb_Switch5_lm = SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RrAxlRqCANC2_BSM;
        }

        /* End of Switch: '<S798>/Switch5' */

        /* Outport: '<Root>/VeSCMR_M_Lv2RrAxlRqCANC2_BSM' incorporates:
         *  DataTypeConversion: '<S789>/Data Type Conversion5'
         *  Switch: '<S798>/Switch5'
         */
        (void)Rte_Write_VeSCMR_M_Lv2RrAxlRqCANC2_BSM_Value((((float32)
            rtb_Switch5_lm) * 2.0F) - 65534.0F);

        /* Update for UnitDelay: '<S800>/Unit Delay' incorporates:
         *  Switch: '<S800>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gj = rtb_Switch5_c;

        /* Update for UnitDelay: '<S799>/Unit Delay' incorporates:
         *  Switch: '<S799>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bt = rtb_Switch5_e;

        /* Update for UnitDelay: '<S797>/Unit Delay' incorporates:
         *  Switch: '<S797>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fo = rtb_Switch5_bk;

        /* Update for UnitDelay: '<S801>/Unit Delay' incorporates:
         *  Switch: '<S801>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kd = rtb_Switch5_do;

        /* Update for UnitDelay: '<S802>/Unit Delay' incorporates:
         *  Switch: '<S802>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mj = rtb_Switch5_a;

        /* Update for UnitDelay: '<S798>/Unit Delay' incorporates:
         *  Switch: '<S798>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fu = rtb_Switch5_lm;
    }

    /* End of Logic: '<S762>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S762>/BRAKE_FD_6_FD14_Time' */

    /* Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S762>/VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Time_VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_he);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD14_Pkt' */
}

/* Model step function for TID27 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_7_FD14_Time(void)
                                 /* Explicit Task: TESR2B_BRAKE_FD_7_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BRAKE_FD_7_FD14_Ne;
    uint8 rtb_Switch5_c;
    uint8 rtb_Switch5_l;
    boolean rtb_TmpSignalConversionAtVeSR_c;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  SubSystem: '<S22>/BRAKE_FD_7_FD14_Time'
     */
    /* SignalConversion generated from: '<S860>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_NewEvent_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_7_FD14_Ne =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD14_Time_VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S860>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD14_Time_VeSR2N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S860>/BRAKE_FD_7_FD14_Time' incorporates:
     *  EnablePort: '<S887>/Enable'
     */
    /* Logic: '<S860>/Logical Operator1' incorporates:
     *  Constant: '<S888>/Calib'
     */
    if (rtb_VeSR2N_b_BRAKE_FD_7_FD14_Ne && (KeSR2B_b_BRAKE_FD_7_FD14_Enbl))
    {
        /* Gain: '<S887>/Gain2' incorporates:
         *  Constant: '<S887>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_nx = false;

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkTravelStsCANC2_FA' incorporates:
         *  Constant: '<S889>/Constant'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  DataStoreRead: '<S887>/VeSR2N_b_BrakePdlPosn_FD14_SNA_Faild'
         *  Product: '<S892>/Product'
         *  Product: '<S892>/Product1'
         *  Product: '<S892>/Product2'
         *  Product: '<S892>/Product3'
         *  Product: '<S892>/Product4'
         *  RelationalOperator: '<S889>/Compare'
         *  Sum: '<S892>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkTravelStsCANC2_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrakePdlPosn_FD14_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Outport: '<Root>/VeSCMR_b_Lv2BrkPdlStatCANC2_FA' incorporates:
         *  Constant: '<S890>/Constant'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  DataStoreRead: '<S887>/VeSR2N_b_BrkPdl_Stat_FD14_SNA_Faild'
         *  Product: '<S891>/Product'
         *  Product: '<S891>/Product1'
         *  Product: '<S891>/Product2'
         *  Product: '<S891>/Product3'
         *  Product: '<S891>/Product4'
         *  RelationalOperator: '<S890>/Compare'
         *  Sum: '<S891>/Add'
         */
        (void)Rte_Write_VeSCMR_b_Lv2BrkPdlStatCANC2_FA_Value(((sint32)((uint32)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_CRC__f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BrkPdl_Stat_FD14_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_E2E_Fa ? 1 : 0) * 16))))))
            != 0);

        /* Logic: '<S891>/Logical Operator' incorporates:
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_CRC_Failg'
         *  DataStoreRead: '<S887>/VeSR2N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  Logic: '<S892>/Logical Operator'
         */
        rtb_TmpSignalConversionAtVeSR_c =
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_CRC_Fa) ||
             (SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_E2E_Fa));

        /* Switch: '<S891>/Switch5' incorporates:
         *  DataStoreRead: '<S887>/VeSR2N_b_BrkPdl_Stat_FD14_SNA_Faild'
         *  Logic: '<S891>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_c ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrkPdl_Stat_FD14_SNA_F))
        {
            /* Switch: '<S891>/Switch5' incorporates:
             *  UnitDelay: '<S891>/Unit Delay'
             */
            rtb_Switch5_l = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_leq;
        }
        else
        {
            /* Switch: '<S891>/Switch5' incorporates:
             *  DataStoreRead: '<S887>/VeSR2N_e_Lv2BrkPdlStatCANC2'
             */
            rtb_Switch5_l = SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkPdlStatCANC2;
        }

        /* End of Switch: '<S891>/Switch5' */

        /* Outport: '<Root>/VeSCMR_e_Lv2BrkPdlStatCANC2' incorporates:
         *  DataTypeConversion: '<S887>/Data Type Conversion'
         *  Switch: '<S891>/Switch5'
         */
        (void)Rte_Write_VeSCMR_e_Lv2BrkPdlStatCANC2_Value((uint16)rtb_Switch5_l);

        /* Switch: '<S892>/Switch5' incorporates:
         *  DataStoreRead: '<S887>/VeSR2N_b_BrakePdlPosn_FD14_SNA_Faild'
         *  Logic: '<S892>/Logical Operator'
         */
        if (rtb_TmpSignalConversionAtVeSR_c ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BrakePdlPosn_FD14_SNA_))
        {
            /* Switch: '<S892>/Switch5' incorporates:
             *  UnitDelay: '<S892>/Unit Delay'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pv;
        }
        else
        {
            /* Switch: '<S892>/Switch5' incorporates:
             *  DataStoreRead: '<S887>/VeSR2N_Pct_Lv2BrkTravelStsCANC2'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.VeSR2N_Pct_Lv2BrkTravelStsCANC2;
        }

        /* End of Switch: '<S892>/Switch5' */

        /* Outport: '<Root>/VeSCMR_Pct_Lv2BrkTravelStsCANC2' incorporates:
         *  DataTypeConversion: '<S887>/Data Type Conversion1'
         *  Switch: '<S892>/Switch5'
         */
        (void)Rte_Write_VeSCMR_Pct_Lv2BrkTravelStsCANC2_Value(((float32)
            rtb_Switch5_c) * 0.4F);

        /* Update for UnitDelay: '<S891>/Unit Delay' incorporates:
         *  Switch: '<S891>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_leq = rtb_Switch5_l;

        /* Update for UnitDelay: '<S892>/Unit Delay' incorporates:
         *  Switch: '<S892>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pv = rtb_Switch5_c;
    }

    /* End of Logic: '<S860>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S860>/BRAKE_FD_7_FD14_Time' */

    /* Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S860>/VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Time_VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_nx);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_7_FD14_Pkt' */
}

/* Model step function for TID28 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_APM_VDCM_FD5_Time(void)
                                    /* Explicit Task: TESR2B_APM_VDCM_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_APM_VDCM_FD5_NewEv;
    uint16 rtb_Switch5_ez;
    uint16 rtb_Switch5_ie;
    uint8 rtb_Switch5_b;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_j;
    boolean rtb_TmpSignalConversionAtVeSR_o;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S5>/APM_VDCM_FD5_Time'
     */
    /* SignalConversion generated from: '<S176>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S5>/SR2N_b_APM_VDCM_FD5_NewEvent_merge'
     */
    rtb_VeSR2N_b_APM_VDCM_FD5_NewEv =
        Rte_IrvRead_SR2B_APM_VDCM_FD5_Time_VeSR2N_b_APM_VDCM_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S176>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S5>/SR2N_b_APM_VDCM_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_o =
        Rte_IrvRead_SR2B_APM_VDCM_FD5_Time_VeSR2N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S176>/APM_VDCM_FD5_Time' incorporates:
     *  EnablePort: '<S215>/Enable'
     */
    /* Logic: '<S176>/Logical Operator1' incorporates:
     *  Constant: '<S216>/Calib'
     */
    if (rtb_VeSR2N_b_APM_VDCM_FD5_NewEv && (KeSR2B_b_APM_VDCM_FD5_Enbl))
    {
        /* Gain: '<S215>/Gain2' incorporates:
         *  Constant: '<S215>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_a0 = false;

        /* Logic: '<S217>/Logical Operator' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_CRC_Failg'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild'
         *  Logic: '<S218>/Logical Operator'
         *  Logic: '<S219>/Logical Operator'
         *  Logic: '<S220>/Logical Operator'
         *  Logic: '<S221>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Failg) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild));

        /* Switch: '<S217>/Switch5' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_FailureReason_FD5_SNA_Faild'
         *  Logic: '<S217>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureReason_FD5_))
        {
            /* Switch: '<S217>/Switch5' incorporates:
             *  UnitDelay: '<S217>/Unit Delay'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mj5;
        }
        else
        {
            /* Switch: '<S217>/Switch5' incorporates:
             *  DataStoreRead: '<S215>/VeSR2N_y_APM_FailureReason_FD5'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureReason_FD5;
        }

        /* End of Switch: '<S217>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_APM_FailureReason_FD5' incorporates:
         *  DataTypeConversion: '<S215>/Data Type Conversion'
         *  Switch: '<S217>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureReason_FD5_Value(rtb_Switch5_j);

        /* Switch: '<S221>/Switch5' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_CtrlSts_Fbk_FD5_SNA_Faild'
         *  Logic: '<S221>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_CtrlSts_Fbk_FD5_SN))
        {
            /* Switch: '<S221>/Switch5' incorporates:
             *  UnitDelay: '<S221>/Unit Delay'
             */
            rtb_Switch5_d = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kh;
        }
        else
        {
            /* Switch: '<S221>/Switch5' incorporates:
             *  DataStoreRead: '<S215>/VeSR2N_y_APM_CtrlSts_Fbk_FD5'
             */
            rtb_Switch5_d = SR2B_BLUEN_ac_DW.VeSR2N_y_APM_CtrlSts_Fbk_FD5;
        }

        /* End of Switch: '<S221>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_APM_CtrlSts_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S215>/Data Type Conversion1'
         *  Switch: '<S221>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_APM_CtrlSts_Fbk_FD5_Value(rtb_Switch5_d);

        /* Switch: '<S218>/Switch5' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_FailureType_FD5_SNA_Faild'
         *  Logic: '<S218>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureType_FD5_SN))
        {
            /* Switch: '<S218>/Switch5' incorporates:
             *  UnitDelay: '<S218>/Unit Delay'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fy;
        }
        else
        {
            /* Switch: '<S218>/Switch5' incorporates:
             *  DataStoreRead: '<S215>/VeSR2N_y_APM_FailureType_FD5'
             */
            rtb_Switch5_b = SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureType_FD5;
        }

        /* End of Switch: '<S218>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_APM_FailureType_FD5' incorporates:
         *  DataTypeConversion: '<S215>/Data Type Conversion2'
         *  Switch: '<S218>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureType_FD5_Value(rtb_Switch5_b);

        /* Switch: '<S219>/Switch5' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_HV_V_Fbk_FD5_SNA_Faild'
         *  Logic: '<S219>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_HV_V_Fbk_FD5_SNA_F))
        {
            /* Switch: '<S219>/Switch5' incorporates:
             *  UnitDelay: '<S219>/Unit Delay'
             */
            rtb_Switch5_ie = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE;
        }
        else
        {
            /* Switch: '<S219>/Switch5' incorporates:
             *  DataStoreRead: '<S215>/VeSR2N_U_APM_HV_V_Fbk_FD5'
             */
            rtb_Switch5_ie = SR2B_BLUEN_ac_DW.VeSR2N_U_APM_HV_V_Fbk_FD5;
        }

        /* End of Switch: '<S219>/Switch5' */

        /* Outport: '<Root>/VeSR2B_U_APM_HV_V_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S215>/Data Type Conversion3'
         *  Switch: '<S219>/Switch5'
         */
        (void)Rte_Write_VeSR2B_U_APM_HV_V_Fbk_FD5_Value(((float32)rtb_Switch5_ie)
            * 0.445636F);

        /* Switch: '<S220>/Switch5' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_LV_V_Fbk_FD5_SNA_Faild'
         *  Logic: '<S220>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_APM_LV_V_Fbk_FD5_SNA_F))
        {
            /* Switch: '<S220>/Switch5' incorporates:
             *  UnitDelay: '<S220>/Unit Delay'
             */
            rtb_Switch5_ez = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o;
        }
        else
        {
            /* Switch: '<S220>/Switch5' incorporates:
             *  DataStoreRead: '<S215>/VeSR2N_U_APM_LV_V_Fbk_FD5'
             */
            rtb_Switch5_ez = SR2B_BLUEN_ac_DW.VeSR2N_U_APM_LV_V_Fbk_FD5;
        }

        /* End of Switch: '<S220>/Switch5' */

        /* Outport: '<Root>/VeSR2B_U_APM_LV_V_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S215>/Data Type Conversion4'
         *  Switch: '<S220>/Switch5'
         */
        (void)Rte_Write_VeSR2B_U_APM_LV_V_Fbk_FD5_Value(((float32)rtb_Switch5_ez)
            * 0.009143F);

        /* Outport: '<Root>/VeSR2B_y_APM_FailureReason_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_FailureReason_FD5_SNA_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S217>/Product'
         *  Product: '<S217>/Product1'
         *  Product: '<S217>/Product2'
         *  Product: '<S217>/Product3'
         *  Product: '<S217>/Product4'
         *  Sum: '<S217>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureReason_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureReason_FD5_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_FailureType_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_FailureType_FD5_SNA_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S218>/Product'
         *  Product: '<S218>/Product1'
         *  Product: '<S218>/Product2'
         *  Product: '<S218>/Product3'
         *  Product: '<S218>/Product4'
         *  Sum: '<S218>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_FailureType_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureType_FD5_SN ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_HV_V_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_HV_V_Fbk_FD5_SNA_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S219>/Product'
         *  Product: '<S219>/Product1'
         *  Product: '<S219>/Product2'
         *  Product: '<S219>/Product3'
         *  Product: '<S219>/Product4'
         *  Sum: '<S219>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_HV_V_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_HV_V_Fbk_FD5_SNA_F ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_LV_V_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_LV_V_Fbk_FD5_SNA_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S220>/Product'
         *  Product: '<S220>/Product1'
         *  Product: '<S220>/Product2'
         *  Product: '<S220>/Product3'
         *  Product: '<S220>/Product4'
         *  Sum: '<S220>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_LV_V_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_LV_V_Fbk_FD5_SNA_F ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_APM_CtrlSts_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_CtrlSts_Fbk_FD5_SNA_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S215>/VeSR2N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S221>/Product'
         *  Product: '<S221>/Product1'
         *  Product: '<S221>/Product2'
         *  Product: '<S221>/Product3'
         *  Product: '<S221>/Product4'
         *  Sum: '<S221>/Add'
         */
        (void)Rte_Write_VeSR2B_y_APM_CtrlSts_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_CtrlSts_Fbk_FD5_SN ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S217>/Unit Delay' incorporates:
         *  Switch: '<S217>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mj5 = rtb_Switch5_j;

        /* Update for UnitDelay: '<S221>/Unit Delay' incorporates:
         *  Switch: '<S221>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kh = rtb_Switch5_d;

        /* Update for UnitDelay: '<S218>/Unit Delay' incorporates:
         *  Switch: '<S218>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fy = rtb_Switch5_b;

        /* Update for UnitDelay: '<S219>/Unit Delay' incorporates:
         *  Switch: '<S219>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE = rtb_Switch5_ie;

        /* Update for UnitDelay: '<S220>/Unit Delay' incorporates:
         *  Switch: '<S220>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o = rtb_Switch5_ez;
    }

    /* End of Logic: '<S176>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S176>/APM_VDCM_FD5_Time' */

    /* Merge: '<S5>/SR2N_b_APM_VDCM_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S176>/VeSR2N_b_APM_VDCM_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Time_VeSR2N_b_APM_VDCM_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_a0);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_APM_VDCM_FD5_Pkt' */
}

/* Model step function for TID29 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_POWERLIMITS_FD5_Time(void)
                      /* Explicit Task: TESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BATTERY_HV_POWERLI;
    uint8 rtb_Switch5_di;
    uint8 rtb_Switch5_o;
    boolean rtb_TmpSignalConversionAtVeSR_p;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S7>/BATTERY_HV_POWERLIMITS_FD5_Time'
     */
    /* SignalConversion generated from: '<S249>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_POWERLI =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD5_Time_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S249>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD5_Time_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S249>/BATTERY_HV_POWERLIMITS_FD5_Time' incorporates:
     *  EnablePort: '<S268>/Enable'
     */
    /* Logic: '<S249>/Logical Operator1' incorporates:
     *  Constant: '<S269>/Calib'
     */
    if (rtb_VeSR2N_b_BATTERY_HV_POWERLI &&
            (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl))
    {
        /* Gain: '<S268>/Gain2' incorporates:
         *  Constant: '<S268>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_hi = false;

        /* Switch: '<S271>/Switch5' incorporates:
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  Logic: '<S271>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIM_ew) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_p))
        {
            /* Switch: '<S271>/Switch5' incorporates:
             *  UnitDelay: '<S271>/Unit Delay'
             */
            rtb_Switch5_di = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ki;
        }
        else
        {
            /* Switch: '<S271>/Switch5' incorporates:
             *  DataStoreRead: '<S268>/VeSR2N_b_BPCMCntctrsSTOpWrn_FD5'
             */
            rtb_Switch5_di = SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsSTOpWrn_FD5;
        }

        /* End of Switch: '<S271>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_BPCMCntctrsSTOpWrn_FD5' incorporates:
         *  DataTypeConversion: '<S268>/Data Type Conversion'
         *  Switch: '<S271>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_BPCMCntctrsSTOpWrn_FD5_Value(((sint32)
            rtb_Switch5_di) != 0);

        /* Switch: '<S270>/Switch5' incorporates:
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  Logic: '<S270>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIM_ew) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_p))
        {
            /* Switch: '<S270>/Switch5' incorporates:
             *  UnitDelay: '<S270>/Unit Delay'
             */
            rtb_Switch5_o = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ad;
        }
        else
        {
            /* Switch: '<S270>/Switch5' incorporates:
             *  DataStoreRead: '<S268>/VeSR2N_b_BPCMCntctrsMTOpWrn_FD5'
             */
            rtb_Switch5_o = SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsMTOpWrn_FD5;
        }

        /* End of Switch: '<S270>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_BPCMCntctrsMTOpWrn_FD5' incorporates:
         *  DataTypeConversion: '<S268>/Data Type Conversion1'
         *  Switch: '<S270>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_BPCMCntctrsMTOpWrn_FD5_Value(((sint32)
            rtb_Switch5_o) != 0);

        /* Outport: '<Root>/VeSR2B_y_BPCMCntctrsMTOpWrn_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  Product: '<S270>/Product'
         *  Product: '<S270>/Product1'
         *  Product: '<S270>/Product2'
         *  Product: '<S270>/Product4'
         *  Sum: '<S270>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCMCntctrsMTOpWrn_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_m ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_g ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCMCntctrsSTOpWrn_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S268>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  Product: '<S271>/Product'
         *  Product: '<S271>/Product1'
         *  Product: '<S271>/Product2'
         *  Product: '<S271>/Product4'
         *  Sum: '<S271>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCMCntctrsSTOpWrn_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_m ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_g ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_p ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S271>/Unit Delay' incorporates:
         *  Switch: '<S271>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ki = rtb_Switch5_di;

        /* Update for UnitDelay: '<S270>/Unit Delay' incorporates:
         *  Switch: '<S270>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ad = rtb_Switch5_o;
    }

    /* End of Logic: '<S249>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S249>/BATTERY_HV_POWERLIMITS_FD5_Time' */

    /* Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S249>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Time_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_hi);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt' */
}

/* Model step function for TID30 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_STATUS1_FD5_Time(void)
                          /* Explicit Task: TESR2B_BATTERY_HV_STATUS1_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_BATTERY_HV_STATUS1;
    uint16 rtb_Switch5;
    uint16 rtb_Switch5_g;
    uint16 rtb_Switch5_j;
    uint16 rtb_Switch5_k;
    uint16 rtb_Switch5_o;
    uint8 rtb_Switch5_bl;
    boolean rtb_TmpSignalConversionAtVeSR_m;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/BATTERY_HV_STATUS1_FD5_Time'
     */
    /* SignalConversion generated from: '<S327>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_STATUS1 =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD5_Time_VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S327>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD5_Time_VeSR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S327>/BATTERY_HV_STATUS1_FD5_Time' incorporates:
     *  EnablePort: '<S370>/Enable'
     */
    /* Logic: '<S327>/Logical Operator1' incorporates:
     *  Constant: '<S371>/Calib'
     */
    if (rtb_VeSR2N_b_BATTERY_HV_STATUS1 && (KeSR2B_b_BATTERY_HV_STATUS1_FD5_Enbl))
    {
        /* Gain: '<S370>/Gain2' incorporates:
         *  Constant: '<S370>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_e = false;

        /* Logic: '<S372>/Logical Operator' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S373>/Logical Operator'
         *  Logic: '<S374>/Logical Operator'
         *  Logic: '<S375>/Logical Operator'
         *  Logic: '<S376>/Logical Operator'
         *  Logic: '<S377>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_FD5) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j));

        /* Switch: '<S372>/Switch5' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_IntVolt_FD5_SNA_Faild'
         *  Logic: '<S372>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_IntVolt_FD5_SN))
        {
            /* Switch: '<S372>/Switch5' incorporates:
             *  UnitDelay: '<S372>/Unit Delay'
             */
            rtb_Switch5_o = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ky;
        }
        else
        {
            /* Switch: '<S372>/Switch5' incorporates:
             *  DataStoreRead: '<S370>/VeSR2N_U_BPCM_HV_IntVolt_FD5'
             */
            rtb_Switch5_o = SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD5;
        }

        /* End of Switch: '<S372>/Switch5' */

        /* Outport: '<Root>/VeSR2B_U_BPCM_HV_IntVolt_FD5' incorporates:
         *  DataTypeConversion: '<S370>/Data Type Conversion'
         *  Switch: '<S372>/Switch5'
         */
        (void)Rte_Write_VeSR2B_U_BPCM_HV_IntVolt_FD5_Value((((float32)
            rtb_Switch5_o) * 0.1F) + 90.9F);

        /* Switch: '<S377>/Switch5' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_Current_FD5_SNA_Faild'
         *  Logic: '<S377>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Current_FD5_SN))
        {
            /* Switch: '<S377>/Switch5' incorporates:
             *  UnitDelay: '<S377>/Unit Delay'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_k;
        }
        else
        {
            /* Switch: '<S377>/Switch5' incorporates:
             *  DataStoreRead: '<S370>/VeSR2N_I_BPCM_HV_Current_FD5'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.VeSR2N_I_BPCM_HV_Current_FD5;
        }

        /* End of Switch: '<S377>/Switch5' */

        /* Outport: '<Root>/VeSR2B_I_BPCM_HV_Current_FD5' incorporates:
         *  DataTypeConversion: '<S370>/Data Type Conversion1'
         *  Switch: '<S377>/Switch5'
         */
        (void)Rte_Write_VeSR2B_I_BPCM_HV_Current_FD5_Value((((float32)
            rtb_Switch5) * 0.1F) - 3276.7F);

        /* Switch: '<S373>/Switch5' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_SOC_FD5_SNA_Faild'
         *  Logic: '<S373>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_SOC_FD5_SNA_Fa))
        {
            /* Switch: '<S373>/Switch5' incorporates:
             *  UnitDelay: '<S373>/Unit Delay'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_m;
        }
        else
        {
            /* Switch: '<S373>/Switch5' incorporates:
             *  DataStoreRead: '<S370>/VeSR2N_Pct_BPCM_HV_SOC_FD5'
             */
            rtb_Switch5_g = SR2B_BLUEN_ac_DW.VeSR2N_Pct_BPCM_HV_SOC_FD5;
        }

        /* End of Switch: '<S373>/Switch5' */

        /* Outport: '<Root>/VeSR2B_Pct_BPCM_HV_SOC_FD5' incorporates:
         *  DataTypeConversion: '<S370>/Data Type Conversion2'
         *  Switch: '<S373>/Switch5'
         */
        (void)Rte_Write_VeSR2B_Pct_BPCM_HV_SOC_FD5_Value(((float32)rtb_Switch5_g)
            * 0.1F);

        /* Switch: '<S374>/Switch5' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_Temp_Max_FD5_SNA_Faild'
         *  Logic: '<S374>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Max_FD5_S))
        {
            /* Switch: '<S374>/Switch5' incorporates:
             *  UnitDelay: '<S374>/Unit Delay'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_i;
        }
        else
        {
            /* Switch: '<S374>/Switch5' incorporates:
             *  DataStoreRead: '<S370>/VeSR2N_T_BPCM_HV_Temp_Max_FD5'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD5;
        }

        /* End of Switch: '<S374>/Switch5' */

        /* Outport: '<Root>/VeSR2B_T_BPCM_HV_Temp_Max_FD5' incorporates:
         *  DataTypeConversion: '<S370>/Data Type Conversion3'
         *  Switch: '<S374>/Switch5'
         */
        (void)Rte_Write_VeSR2B_T_BPCM_HV_Temp_Max_FD5_Value((((float32)
            rtb_Switch5_j) * 0.1F) - 40.0F);

        /* Switch: '<S375>/Switch5' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_Temp_Min_FD5_SNA_Faild'
         *  Logic: '<S375>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Min_FD5_S))
        {
            /* Switch: '<S375>/Switch5' incorporates:
             *  UnitDelay: '<S375>/Unit Delay'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hf;
        }
        else
        {
            /* Switch: '<S375>/Switch5' incorporates:
             *  DataStoreRead: '<S370>/VeSR2N_T_BPCM_HV_Temp_Min_FD5'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD5;
        }

        /* End of Switch: '<S375>/Switch5' */

        /* Outport: '<Root>/VeSR2B_T_BPCM_HV_Temp_Min_FD5' incorporates:
         *  DataTypeConversion: '<S370>/Data Type Conversion4'
         *  Switch: '<S375>/Switch5'
         */
        (void)Rte_Write_VeSR2B_T_BPCM_HV_Temp_Min_FD5_Value((((float32)
            rtb_Switch5_k) * 0.1F) - 40.0F);

        /* Switch: '<S376>/Switch5' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_TracBusSts_FD5_SNA_Faild'
         *  Logic: '<S376>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_TracBusSts_FD5))
        {
            /* Switch: '<S376>/Switch5' incorporates:
             *  UnitDelay: '<S376>/Unit Delay'
             */
            rtb_Switch5_bl = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jb;
        }
        else
        {
            /* Switch: '<S376>/Switch5' incorporates:
             *  DataStoreRead: '<S370>/VeSR2N_y_BPCM_HV_TracBusSts_FD5'
             */
            rtb_Switch5_bl = SR2B_BLUEN_ac_DW.VeSR2N_y_BPCM_HV_TracBusSts_FD5;
        }

        /* End of Switch: '<S376>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_TracBusSts_FD5' incorporates:
         *  DataTypeConversion: '<S370>/Data Type Conversion5'
         *  Switch: '<S376>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_TracBusSts_FD5_Value(rtb_Switch5_bl);

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_IntVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_IntVolt_FD5_SNA_Faild'
         *  Product: '<S372>/Product'
         *  Product: '<S372>/Product1'
         *  Product: '<S372>/Product2'
         *  Product: '<S372>/Product3'
         *  Product: '<S372>/Product4'
         *  Sum: '<S372>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_IntVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_IntVolt_FD5_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_SOC_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_SOC_FD5_SNA_Faild'
         *  Product: '<S373>/Product'
         *  Product: '<S373>/Product1'
         *  Product: '<S373>/Product2'
         *  Product: '<S373>/Product3'
         *  Product: '<S373>/Product4'
         *  Sum: '<S373>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_SOC_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_SOC_FD5_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_Temp_Max_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_Temp_Max_FD5_SNA_Faild'
         *  Product: '<S374>/Product'
         *  Product: '<S374>/Product1'
         *  Product: '<S374>/Product2'
         *  Product: '<S374>/Product3'
         *  Product: '<S374>/Product4'
         *  Sum: '<S374>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_Temp_Max_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Max_FD5_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_Temp_Min_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_Temp_Min_FD5_SNA_Faild'
         *  Product: '<S375>/Product'
         *  Product: '<S375>/Product1'
         *  Product: '<S375>/Product2'
         *  Product: '<S375>/Product3'
         *  Product: '<S375>/Product4'
         *  Sum: '<S375>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_Temp_Min_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Min_FD5_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_TracBusSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_TracBusSts_FD5_SNA_Faild'
         *  Product: '<S376>/Product'
         *  Product: '<S376>/Product1'
         *  Product: '<S376>/Product2'
         *  Product: '<S376>/Product3'
         *  Product: '<S376>/Product4'
         *  Sum: '<S376>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_TracBusSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_TracBusSts_FD5
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_BPCM_HV_Current_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S370>/VeSR2N_b_BPCM_HV_Current_FD5_SNA_Faild'
         *  Product: '<S377>/Product'
         *  Product: '<S377>/Product1'
         *  Product: '<S377>/Product2'
         *  Product: '<S377>/Product3'
         *  Product: '<S377>/Product4'
         *  Sum: '<S377>/Add'
         */
        (void)Rte_Write_VeSR2B_y_BPCM_HV_Current_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Current_FD5_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S372>/Unit Delay' incorporates:
         *  Switch: '<S372>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ky = rtb_Switch5_o;

        /* Update for UnitDelay: '<S377>/Unit Delay' incorporates:
         *  Switch: '<S377>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_k = rtb_Switch5;

        /* Update for UnitDelay: '<S373>/Unit Delay' incorporates:
         *  Switch: '<S373>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_m = rtb_Switch5_g;

        /* Update for UnitDelay: '<S374>/Unit Delay' incorporates:
         *  Switch: '<S374>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_i = rtb_Switch5_j;

        /* Update for UnitDelay: '<S375>/Unit Delay' incorporates:
         *  Switch: '<S375>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hf = rtb_Switch5_k;

        /* Update for UnitDelay: '<S376>/Unit Delay' incorporates:
         *  Switch: '<S376>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_jb = rtb_Switch5_bl;
    }

    /* End of Logic: '<S327>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S327>/BATTERY_HV_STATUS1_FD5_Time' */

    /* Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S327>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Time_VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_e);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD5_Pkt' */
}

/* Model step function for TID31 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_MCPA_DATA2_FD5_Time(void)
                                  /* Explicit Task: TESR2B_MCPA_DATA2_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_MCPA_DATA2_FD5_New;
    uint8 rtb_Switch5;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S29>/MCPA_DATA2_FD5_Time'
     */
    /* SignalConversion generated from: '<S1043>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_NewEvent_merge'
     */
    rtb_VeSR2N_b_MCPA_DATA2_FD5_New =
        Rte_IrvRead_SR2B_MCPA_DATA2_FD5_Time_VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1043>/MCPA_DATA2_FD5_Time' incorporates:
     *  EnablePort: '<S1067>/Enable'
     */
    /* Logic: '<S1043>/Logical Operator1' incorporates:
     *  Constant: '<S1066>/Calib'
     */
    if (rtb_VeSR2N_b_MCPA_DATA2_FD5_New && (KeSR2B_b_MCPA_DATA2_FD5_Enbl))
    {
        /* Gain: '<S1067>/Gain2' incorporates:
         *  Constant: '<S1067>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_p = false;

        /* Switch: '<S1068>/Switch5' incorporates:
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_Temp_FD5_SNA_Faild'
         *  Logic: '<S1068>/Logical Operator'
         */
        if (((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_CRC_Fai) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_E2E_Fai)) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_Temp_FD5_SNA_Fail))
        {
            /* Switch: '<S1068>/Switch5' incorporates:
             *  UnitDelay: '<S1068>/Unit Delay'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kp;
        }
        else
        {
            /* Switch: '<S1068>/Switch5' incorporates:
             *  DataStoreRead: '<S1067>/VeSR2N_T_MCPA_Temp_FD5'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.VeSR2N_T_MCPA_Temp_FD5;
        }

        /* End of Switch: '<S1068>/Switch5' */

        /* Outport: '<Root>/VeSR2B_T_MCPA_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S1067>/Data Type Conversion1'
         *  Switch: '<S1068>/Switch5'
         */
        (void)Rte_Write_VeSR2B_T_MCPA_Temp_FD5_Value(((float32)rtb_Switch5) -
            40.0F);

        /* Outport: '<Root>/VeSR2B_y_MCPA_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S1067>/VeSR2N_b_MCPA_Temp_FD5_SNA_Faild'
         *  Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_MM_Faild_merge'
         *  Product: '<S1068>/Product'
         *  Product: '<S1068>/Product1'
         *  Product: '<S1068>/Product2'
         *  Product: '<S1068>/Product3'
         *  Product: '<S1068>/Product4'
         *  SignalConversion generated from: '<S1043>/VeSR2N_b_MsgName_MM_Faild_read'
         *  Sum: '<S1068>/Add'
         */
        (void)Rte_Write_VeSR2B_y_MCPA_Temp_FD5_SigSts_Value((uint8)((((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_CRC_F_e ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((Rte_IrvRead_SR2B_MCPA_DATA2_FD5_Time_VeSR2N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_Temp_FD5_SNA_Fail ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 :
                          0) * 16)))));

        /* Update for UnitDelay: '<S1068>/Unit Delay' incorporates:
         *  Switch: '<S1068>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kp = rtb_Switch5;
    }

    /* End of Logic: '<S1043>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1043>/MCPA_DATA2_FD5_Time' */

    /* Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1043>/VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Time_VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_p);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD5_Pkt' */
}

/* Model step function for TID32 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_A_FD5_Time(void) /* Explicit Task: TESR2B_PIM_A_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_PIM_A_FD5_NewEvent;
    uint16 rtb_Switch5_j;
    uint16 rtb_Switch5_m;
    uint16 rtb_Switch5_mm;
    uint16 rtb_Switch5_ns;
    uint8 rtb_Switch5;
    uint8 rtb_Switch5_c;
    uint8 rtb_Switch5_fh;
    uint8 rtb_Switch5_p;
    uint8 rtb_Switch5_pb;
    boolean rtb_TmpSignalConversionAtVeSR_l;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S31>/PIM_A_FD5_Time'
     */
    /* SignalConversion generated from: '<S1111>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S31>/SR2N_b_PIM_A_FD5_NewEvent_merge'
     */
    rtb_VeSR2N_b_PIM_A_FD5_NewEvent =
        Rte_IrvRead_SR2B_PIM_A_FD5_Time_VeSR2N_b_PIM_A_FD5_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S1111>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S31>/SR2N_b_PIM_A_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_l =
        Rte_IrvRead_SR2B_PIM_A_FD5_Time_VeSR2N_b_PIM_A_FD5_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S1111>/PIM_A_FD5_Time' incorporates:
     *  EnablePort: '<S1139>/Enable'
     */
    /* Logic: '<S1111>/Logical Operator1' incorporates:
     *  Constant: '<S1138>/Calib'
     */
    if (rtb_VeSR2N_b_PIM_A_FD5_NewEvent && (KeSR2B_b_PIM_A_FD5_Enbl))
    {
        /* Gain: '<S1139>/Gain2' incorporates:
         *  Constant: '<S1139>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2_g = false;

        /* Switch: '<S1143>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1143>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1143>/Switch5' incorporates:
             *  UnitDelay: '<S1143>/Unit Delay'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fj;
        }
        else
        {
            /* Switch: '<S1143>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_b_PIMA_HVCnctrOpnReq_FD5'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.VeSR2N_b_PIMA_HVCnctrOpnReq_FD5;
        }

        /* End of Switch: '<S1143>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIMA_HVCnctrOpnReq_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion'
         *  Switch: '<S1143>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIMA_HVCnctrOpnReq_FD5_Value(((sint32)
            rtb_Switch5) != 0);

        /* Switch: '<S1142>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1142>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1142>/Switch5' incorporates:
             *  UnitDelay: '<S1142>/Unit Delay'
             */
            rtb_Switch5_pb = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_e3;
        }
        else
        {
            /* Switch: '<S1142>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_y_PIM_A_6SO_Status_FD5'
             */
            rtb_Switch5_pb = SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_6SO_Status_FD5;
        }

        /* End of Switch: '<S1142>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_PIM_A_6SO_Status_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion1'
         *  Switch: '<S1142>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_6SO_Status_FD5_Value(rtb_Switch5_pb);

        /* Switch: '<S1144>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1144>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1144>/Switch5' incorporates:
             *  UnitDelay: '<S1144>/Unit Delay'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_nn;
        }
        else
        {
            /* Switch: '<S1144>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_y_PIM_A_Invrtr_State_FD5'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_Invrtr_State_FD5;
        }

        /* End of Switch: '<S1144>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Invrtr_State_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion2'
         *  Switch: '<S1144>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Invrtr_State_FD5_Value(rtb_Switch5_p);

        /* Logic: '<S1140>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1141>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild));

        /* Switch: '<S1140>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_MaxTorq_FD5_SNA_Faild'
         *  Logic: '<S1140>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MaxTorq_FD5_SNA_))
        {
            /* Switch: '<S1140>/Switch5' incorporates:
             *  UnitDelay: '<S1140>/Unit Delay'
             */
            rtb_Switch5_mm = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h4;
        }
        else
        {
            /* Switch: '<S1140>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_M_PIM_A_MaxTorq_FD5'
             */
            rtb_Switch5_mm = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD5;
        }

        /* End of Switch: '<S1140>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_A_MaxTorq_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion3'
         *  Switch: '<S1140>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_A_MaxTorq_FD5_Value((((float32)
            rtb_Switch5_mm) * 0.125F) - 512.0F);

        /* Switch: '<S1141>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_MinTorq_FD5_SNA_Faild'
         *  Logic: '<S1141>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MinTorq_FD5_SNA_))
        {
            /* Switch: '<S1141>/Switch5' incorporates:
             *  UnitDelay: '<S1141>/Unit Delay'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ks;
        }
        else
        {
            /* Switch: '<S1141>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_M_PIM_A_MinTorq_FD5'
             */
            rtb_Switch5_j = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD5;
        }

        /* End of Switch: '<S1141>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_A_MinTorq_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion4'
         *  Switch: '<S1141>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_A_MinTorq_FD5_Value((((float32)
            rtb_Switch5_j) * 0.125F) - 512.0F);

        /* Switch: '<S1145>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1145>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1145>/Switch5' incorporates:
             *  UnitDelay: '<S1145>/Unit Delay'
             */
            rtb_Switch5_m = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ei;
        }
        else
        {
            /* Switch: '<S1145>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_n_PIM_A_RPM_FD5'
             */
            rtb_Switch5_m = SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_A_RPM_FD5;
        }

        /* End of Switch: '<S1145>/Switch5' */

        /* Outport: '<Root>/VeSR2B_n_PIM_A_RPM_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion5'
         *  Switch: '<S1145>/Switch5'
         */
        (void)Rte_Write_VeSR2B_n_PIM_A_RPM_FD5_Value(((float32)rtb_Switch5_m) -
            32768.0F);

        /* Switch: '<S1146>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1146>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1146>/Switch5' incorporates:
             *  UnitDelay: '<S1146>/Unit Delay'
             */
            rtb_Switch5_fh = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mc;
        }
        else
        {
            /* Switch: '<S1146>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_RPM_V_FD5'
             */
            rtb_Switch5_fh = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_RPM_V_FD5;
        }

        /* End of Switch: '<S1146>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_A_RPM_V_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion6'
         *  Switch: '<S1146>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_A_RPM_V_FD5_Value(((sint32)rtb_Switch5_fh)
            != 0);

        /* Switch: '<S1147>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1147>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1147>/Switch5' incorporates:
             *  UnitDelay: '<S1147>/Unit Delay'
             */
            rtb_Switch5_ns = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_c;
        }
        else
        {
            /* Switch: '<S1147>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_M_PIM_A_Torque_Achvd_FD5'
             */
            rtb_Switch5_ns = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Torque_Achvd_FD5;
        }

        /* End of Switch: '<S1147>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_A_Torque_Achvd_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion7'
         *  Switch: '<S1147>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_A_Torque_Achvd_FD5_Value((((float32)
            rtb_Switch5_ns) * 0.125F) - 512.0F);

        /* Switch: '<S1148>/Switch5' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S1148>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S1148>/Switch5' incorporates:
             *  UnitDelay: '<S1148>/Unit Delay'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_n;
        }
        else
        {
            /* Switch: '<S1148>/Switch5' incorporates:
             *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_Trq_Achvd_V_FD5'
             */
            rtb_Switch5_c = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_Trq_Achvd_V_FD5;
        }

        /* End of Switch: '<S1148>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_A_Trq_Achvd_V_FD5' incorporates:
         *  DataTypeConversion: '<S1139>/Data Type Conversion8'
         *  Switch: '<S1148>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_A_Trq_Achvd_V_FD5_Value(((sint32)
            rtb_Switch5_c) != 0);

        /* Outport: '<Root>/VeSR2B_y_PIM_A_MaxTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_MaxTorq_FD5_SNA_Faild'
         *  Product: '<S1140>/Product'
         *  Product: '<S1140>/Product1'
         *  Product: '<S1140>/Product2'
         *  Product: '<S1140>/Product3'
         *  Product: '<S1140>/Product4'
         *  Sum: '<S1140>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_MaxTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MaxTorq_FD5_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_MinTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_MinTorq_FD5_SNA_Faild'
         *  Product: '<S1141>/Product'
         *  Product: '<S1141>/Product1'
         *  Product: '<S1141>/Product2'
         *  Product: '<S1141>/Product3'
         *  Product: '<S1141>/Product4'
         *  Sum: '<S1141>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_MinTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MinTorq_FD5_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_6SO_Status_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1142>/Product'
         *  Product: '<S1142>/Product1'
         *  Product: '<S1142>/Product2'
         *  Product: '<S1142>/Product4'
         *  Sum: '<S1142>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_6SO_Status_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIMA_HVCnctrOpnReq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1143>/Product'
         *  Product: '<S1143>/Product1'
         *  Product: '<S1143>/Product2'
         *  Product: '<S1143>/Product4'
         *  Sum: '<S1143>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIMA_HVCnctrOpnReq_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Invrtr_State_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1144>/Product'
         *  Product: '<S1144>/Product1'
         *  Product: '<S1144>/Product2'
         *  Product: '<S1144>/Product4'
         *  Sum: '<S1144>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Invrtr_State_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_RPM_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1145>/Product'
         *  Product: '<S1145>/Product1'
         *  Product: '<S1145>/Product2'
         *  Product: '<S1145>/Product4'
         *  Sum: '<S1145>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_RPM_FD5_SigSts_Value((uint8)(((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_RPM_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1146>/Product'
         *  Product: '<S1146>/Product1'
         *  Product: '<S1146>/Product2'
         *  Product: '<S1146>/Product4'
         *  Sum: '<S1146>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_RPM_V_FD5_SigSts_Value((uint8)(((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Torque_Achvd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1147>/Product'
         *  Product: '<S1147>/Product1'
         *  Product: '<S1147>/Product2'
         *  Product: '<S1147>/Product4'
         *  Sum: '<S1147>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Torque_Achvd_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_A_Trq_Achvd_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S1139>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S1148>/Product'
         *  Product: '<S1148>/Product1'
         *  Product: '<S1148>/Product2'
         *  Product: '<S1148>/Product4'
         *  Sum: '<S1148>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_A_Trq_Achvd_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Update for UnitDelay: '<S1143>/Unit Delay' incorporates:
         *  Switch: '<S1143>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fj = rtb_Switch5;

        /* Update for UnitDelay: '<S1142>/Unit Delay' incorporates:
         *  Switch: '<S1142>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_e3 = rtb_Switch5_pb;

        /* Update for UnitDelay: '<S1144>/Unit Delay' incorporates:
         *  Switch: '<S1144>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_nn = rtb_Switch5_p;

        /* Update for UnitDelay: '<S1140>/Unit Delay' incorporates:
         *  Switch: '<S1140>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h4 = rtb_Switch5_mm;

        /* Update for UnitDelay: '<S1141>/Unit Delay' incorporates:
         *  Switch: '<S1141>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ks = rtb_Switch5_j;

        /* Update for UnitDelay: '<S1145>/Unit Delay' incorporates:
         *  Switch: '<S1145>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ei = rtb_Switch5_m;

        /* Update for UnitDelay: '<S1146>/Unit Delay' incorporates:
         *  Switch: '<S1146>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mc = rtb_Switch5_fh;

        /* Update for UnitDelay: '<S1147>/Unit Delay' incorporates:
         *  Switch: '<S1147>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_c = rtb_Switch5_ns;

        /* Update for UnitDelay: '<S1148>/Unit Delay' incorporates:
         *  Switch: '<S1148>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_n = rtb_Switch5_c;
    }

    /* End of Logic: '<S1111>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1111>/PIM_A_FD5_Time' */

    /* Merge: '<S31>/SR2N_b_PIM_A_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1111>/VeSR2N_b_PIM_A_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Time_VeSR2N_b_PIM_A_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_g);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD5_Pkt' */
}

/* Model step function for TID33 */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_B_FD5_Time(void) /* Explicit Task: TESR2B_PIM_B_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR2N_b_PIM_B_FD5_NewEvent;
    uint16 rtb_Switch5_af;
    uint16 rtb_Switch5_e;
    uint16 rtb_Switch5_gb;
    uint16 rtb_Switch5_l;
    uint8 rtb_Switch5;
    uint8 rtb_Switch5_ir;
    uint8 rtb_Switch5_k;
    uint8 rtb_Switch5_p;
    boolean rtb_TmpSignalConversionAtVeSR2N;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S33>/PIM_B_FD5_Time'
     */
    /* SignalConversion generated from: '<S1190>/VeSR2N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S33>/SR2N_b_PIM_B_FD5_NewEvent_merge'
     */
    rtb_VeSR2N_b_PIM_B_FD5_NewEvent =
        Rte_IrvRead_SR2B_PIM_B_FD5_Time_VeSR2N_b_PIM_B_FD5_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S1190>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S33>/SR2N_b_PIM_B_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR2N =
        Rte_IrvRead_SR2B_PIM_B_FD5_Time_VeSR2N_b_PIM_B_FD5_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S1190>/PIM_B_FD5_Time' incorporates:
     *  EnablePort: '<S1218>/Enable'
     */
    /* Logic: '<S1190>/Logical Operator1' incorporates:
     *  Constant: '<S1217>/Calib'
     */
    if (rtb_VeSR2N_b_PIM_B_FD5_NewEvent && (KeSR2B_b_PIM_B_FD5_Enbl))
    {
        /* Gain: '<S1218>/Gain2' incorporates:
         *  Constant: '<S1218>/Constant2'
         */
        SR2B_BLUEN_ac_B.Gain2 = false;

        /* Switch: '<S1222>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1222>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S1222>/Switch5' incorporates:
             *  UnitDelay: '<S1222>/Unit Delay'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_aa;
        }
        else
        {
            /* Switch: '<S1222>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_y_PIM_B_Invrtr_State_FD5'
             */
            rtb_Switch5 = SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_B_Invrtr_State_FD5;
        }

        /* End of Switch: '<S1222>/Switch5' */

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Invrtr_State_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion'
         *  Switch: '<S1222>/Switch5'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Invrtr_State_FD5_Value(rtb_Switch5);

        /* Switch: '<S1221>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1221>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S1221>/Switch5' incorporates:
             *  UnitDelay: '<S1221>/Unit Delay'
             */
            rtb_Switch5_ir = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bkt;
        }
        else
        {
            /* Switch: '<S1221>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_b_PIMB_HVCnctrOpnReq_FD5'
             */
            rtb_Switch5_ir = SR2B_BLUEN_ac_DW.VeSR2N_b_PIMB_HVCnctrOpnReq_FD5;
        }

        /* End of Switch: '<S1221>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIMB_HVCnctrOpnReq_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion1'
         *  Switch: '<S1221>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIMB_HVCnctrOpnReq_FD5_Value(((sint32)
            rtb_Switch5_ir) != 0);

        /* Logic: '<S1219>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1220>/Logical Operator'
         */
        tmp = ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
               (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild));

        /* Switch: '<S1219>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_MaxTorq_FD5_SNA_Faild'
         *  Logic: '<S1219>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MaxTorq_FD5_SNA_))
        {
            /* Switch: '<S1219>/Switch5' incorporates:
             *  UnitDelay: '<S1219>/Unit Delay'
             */
            rtb_Switch5_l = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ka;
        }
        else
        {
            /* Switch: '<S1219>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_M_PIM_B_MaxTorq_FD5'
             */
            rtb_Switch5_l = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD5;
        }

        /* End of Switch: '<S1219>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_B_MaxTorq_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion2'
         *  Switch: '<S1219>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_B_MaxTorq_FD5_Value((((float32)
            rtb_Switch5_l) * 0.125F) - 512.0F);

        /* Switch: '<S1220>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_MinTorq_FD5_SNA_Faild'
         *  Logic: '<S1220>/Logical Operator'
         */
        if (tmp || (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MinTorq_FD5_SNA_))
        {
            /* Switch: '<S1220>/Switch5' incorporates:
             *  UnitDelay: '<S1220>/Unit Delay'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_es;
        }
        else
        {
            /* Switch: '<S1220>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_M_PIM_B_MinTorq_FD5'
             */
            rtb_Switch5_e = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD5;
        }

        /* End of Switch: '<S1220>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_B_MinTorq_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion3'
         *  Switch: '<S1220>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_B_MinTorq_FD5_Value((((float32)
            rtb_Switch5_e) * 0.125F) - 512.0F);

        /* Switch: '<S1223>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1223>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S1223>/Switch5' incorporates:
             *  UnitDelay: '<S1223>/Unit Delay'
             */
            rtb_Switch5_af = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_od;
        }
        else
        {
            /* Switch: '<S1223>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_n_PIM_B_RPM_FD5'
             */
            rtb_Switch5_af = SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_B_RPM_FD5;
        }

        /* End of Switch: '<S1223>/Switch5' */

        /* Outport: '<Root>/VeSR2B_n_PIM_B_RPM_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion4'
         *  Switch: '<S1223>/Switch5'
         */
        (void)Rte_Write_VeSR2B_n_PIM_B_RPM_FD5_Value(((float32)rtb_Switch5_af) -
            32768.0F);

        /* Switch: '<S1224>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1224>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S1224>/Switch5' incorporates:
             *  UnitDelay: '<S1224>/Unit Delay'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ft;
        }
        else
        {
            /* Switch: '<S1224>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_RPM_V_FD5'
             */
            rtb_Switch5_k = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_RPM_V_FD5;
        }

        /* End of Switch: '<S1224>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_B_RPM_V_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion5'
         *  Switch: '<S1224>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_B_RPM_V_FD5_Value(((sint32)rtb_Switch5_k)
            != 0);

        /* Switch: '<S1225>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1225>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S1225>/Switch5' incorporates:
             *  UnitDelay: '<S1225>/Unit Delay'
             */
            rtb_Switch5_gb = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pd;
        }
        else
        {
            /* Switch: '<S1225>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_M_PIM_B_Torque_Achvd_FD5'
             */
            rtb_Switch5_gb = SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Torque_Achvd_FD5;
        }

        /* End of Switch: '<S1225>/Switch5' */

        /* Outport: '<Root>/VeSR2B_M_PIM_B_Torque_Achvd_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion6'
         *  Switch: '<S1225>/Switch5'
         */
        (void)Rte_Write_VeSR2B_M_PIM_B_Torque_Achvd_FD5_Value((((float32)
            rtb_Switch5_gb) * 0.125F) - 512.0F);

        /* Switch: '<S1226>/Switch5' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S1226>/Logical Operator'
         */
        if ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg) ||
                (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S1226>/Switch5' incorporates:
             *  UnitDelay: '<S1226>/Unit Delay'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_oo;
        }
        else
        {
            /* Switch: '<S1226>/Switch5' incorporates:
             *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_Trq_Achvd_V_FD5'
             */
            rtb_Switch5_p = SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_Trq_Achvd_V_FD5;
        }

        /* End of Switch: '<S1226>/Switch5' */

        /* Outport: '<Root>/VeSR2B_b_PIM_B_Trq_Achvd_V_FD5' incorporates:
         *  DataTypeConversion: '<S1218>/Data Type Conversion7'
         *  Switch: '<S1226>/Switch5'
         */
        (void)Rte_Write_VeSR2B_b_PIM_B_Trq_Achvd_V_FD5_Value(((sint32)
            rtb_Switch5_p) != 0);

        /* Outport: '<Root>/VeSR2B_y_PIM_B_MaxTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_MaxTorq_FD5_SNA_Faild'
         *  Product: '<S1219>/Product'
         *  Product: '<S1219>/Product1'
         *  Product: '<S1219>/Product2'
         *  Product: '<S1219>/Product3'
         *  Product: '<S1219>/Product4'
         *  Sum: '<S1219>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_MaxTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MaxTorq_FD5_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_MinTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_MinTorq_FD5_SNA_Faild'
         *  Product: '<S1220>/Product'
         *  Product: '<S1220>/Product1'
         *  Product: '<S1220>/Product2'
         *  Product: '<S1220>/Product3'
         *  Product: '<S1220>/Product4'
         *  Sum: '<S1220>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_MinTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MinTorq_FD5_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR2B_y_PIMB_HVCnctrOpnReq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S1221>/Product'
         *  Product: '<S1221>/Product1'
         *  Product: '<S1221>/Product2'
         *  Product: '<S1221>/Product4'
         *  Sum: '<S1221>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIMB_HVCnctrOpnReq_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Invrtr_State_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S1222>/Product'
         *  Product: '<S1222>/Product1'
         *  Product: '<S1222>/Product2'
         *  Product: '<S1222>/Product4'
         *  Sum: '<S1222>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Invrtr_State_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_RPM_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S1223>/Product'
         *  Product: '<S1223>/Product1'
         *  Product: '<S1223>/Product2'
         *  Product: '<S1223>/Product4'
         *  Sum: '<S1223>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_RPM_FD5_SigSts_Value((uint8)(((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_RPM_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S1224>/Product'
         *  Product: '<S1224>/Product1'
         *  Product: '<S1224>/Product2'
         *  Product: '<S1224>/Product4'
         *  Sum: '<S1224>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_RPM_V_FD5_SigSts_Value((uint8)(((((uint32)
            (SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Torque_Achvd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S1225>/Product'
         *  Product: '<S1225>/Product1'
         *  Product: '<S1225>/Product2'
         *  Product: '<S1225>/Product4'
         *  Sum: '<S1225>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Torque_Achvd_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR2B_y_PIM_B_Trq_Achvd_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S1218>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S1226>/Product'
         *  Product: '<S1226>/Product1'
         *  Product: '<S1226>/Product2'
         *  Product: '<S1226>/Product4'
         *  Sum: '<S1226>/Add'
         */
        (void)Rte_Write_VeSR2B_y_PIM_B_Trq_Achvd_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR2N ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Update for UnitDelay: '<S1222>/Unit Delay' incorporates:
         *  Switch: '<S1222>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_aa = rtb_Switch5;

        /* Update for UnitDelay: '<S1221>/Unit Delay' incorporates:
         *  Switch: '<S1221>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bkt = rtb_Switch5_ir;

        /* Update for UnitDelay: '<S1219>/Unit Delay' incorporates:
         *  Switch: '<S1219>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ka = rtb_Switch5_l;

        /* Update for UnitDelay: '<S1220>/Unit Delay' incorporates:
         *  Switch: '<S1220>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_es = rtb_Switch5_e;

        /* Update for UnitDelay: '<S1223>/Unit Delay' incorporates:
         *  Switch: '<S1223>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_od = rtb_Switch5_af;

        /* Update for UnitDelay: '<S1224>/Unit Delay' incorporates:
         *  Switch: '<S1224>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ft = rtb_Switch5_k;

        /* Update for UnitDelay: '<S1225>/Unit Delay' incorporates:
         *  Switch: '<S1225>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pd = rtb_Switch5_gb;

        /* Update for UnitDelay: '<S1226>/Unit Delay' incorporates:
         *  Switch: '<S1226>/Switch5'
         */
        SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_oo = rtb_Switch5_p;
    }

    /* End of Logic: '<S1190>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1190>/PIM_B_FD5_Time' */

    /* Merge: '<S33>/SR2N_b_PIM_B_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1190>/VeSR2N_b_PIM_B_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Time_VeSR2N_b_PIM_B_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ADAS_FD_INFO_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S1>/ADAS_FD_INFO_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S35>/MM_FailgLogic' */
    /* Logic: '<S35>/Logical Operator' incorporates:
     *  Constant: '<S38>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S35>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_ADAS_FD_INFO_FD14_Error_VeSR2B_b_MM_Enbl_write1_IRV())
         && (KeSR2B_b_ADAS_FD_INFO_FD14_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic);

    /* End of Outputs for SubSystem: '<S35>/MM_FailgLogic' */

    /* Merge: '<S1>/SR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S35>/VeSR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Error_VeSR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic.Gain1);

    /* Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S35>/VeSR2N_b_ADAS_FD_INFO_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Error_VeSR2N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic.Gain);

    /* Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S35>/VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Error_VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_ADAS_FD_INFO_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_AGSM_FD_2_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_AGSM_FD_2_FD11_Pkt' incorporates:
     *  SubSystem: '<S2>/AGSM_FD_2_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S64>/MM_FailgLogic' */
    /* Logic: '<S64>/Logical Operator' incorporates:
     *  Constant: '<S67>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S64>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_AGSM_FD_2_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_AGSM_FD_2_FD11_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_g);

    /* End of Outputs for SubSystem: '<S64>/MM_FailgLogic' */

    /* Merge: '<S2>/SR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S64>/VeSR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Error_VeSR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_g.Gain1);

    /* Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S64>/VeSR2N_b_AGSM_FD_2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Error_VeSR2N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_g.Gain);

    /* Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S64>/VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Error_VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_g.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_AGSM_FD_2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_AGSM_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_AGSM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S3>/AGSM_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S93>/MM_FailgLogic' */
    /* Logic: '<S93>/Logical Operator' incorporates:
     *  Constant: '<S96>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S93>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_AGSM_FD_2_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_AGSM_FD_2_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_i);

    /* End of Outputs for SubSystem: '<S93>/MM_FailgLogic' */

    /* Merge: '<S3>/SR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S93>/VeSR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Error_VeSR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_i.Gain1);

    /* Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S93>/VeSR2N_b_AGSM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Error_VeSR2N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_i.Gain);

    /* Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S93>/VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Error_VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_i.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_AGSM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_APM_VDCM_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S4>/APM_VDCM_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S126>/MM_FailgLogic' */
    /* Logic: '<S126>/Logical Operator' incorporates:
     *  Constant: '<S129>/Calib'
     *  SignalConversion generated from: '<S126>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_APM_VDCM_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_APM_VDCM_FD11_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_n);

    /* End of Outputs for SubSystem: '<S126>/MM_FailgLogic' */

    /* Merge: '<S4>/SR2N_Cnt_APM_VDCM_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S126>/VeSR2N_Cnt_APM_VDCM_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Error_VeSR2N_Cnt_APM_VDCM_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_n.Gain1);

    /* Merge: '<S4>/SR2N_b_APM_VDCM_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S126>/VeSR2N_b_APM_VDCM_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Error_VeSR2N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_n.Gain);

    /* Merge: '<S4>/SR2N_b_APM_VDCM_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S126>/VeSR2N_b_APM_VDCM_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Error_VeSR2N_b_APM_VDCM_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_n.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_APM_VDCM_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_APM_VDCM_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S5>/APM_VDCM_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S174>/MM_FailgLogic' */
    /* Logic: '<S174>/Logical Operator' incorporates:
     *  Constant: '<S177>/Calib'
     *  SignalConversion generated from: '<S174>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_APM_VDCM_FD5_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_APM_VDCM_FD5_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_b);

    /* End of Outputs for SubSystem: '<S174>/MM_FailgLogic' */

    /* Merge: '<S5>/SR2N_Cnt_APM_VDCM_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S174>/VeSR2N_Cnt_APM_VDCM_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Error_VeSR2N_Cnt_APM_VDCM_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_b.Gain1);

    /* Merge: '<S5>/SR2N_b_APM_VDCM_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S174>/VeSR2N_b_APM_VDCM_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Error_VeSR2N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_b.Gain);

    /* Merge: '<S5>/SR2N_b_APM_VDCM_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S174>/VeSR2N_b_APM_VDCM_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Error_VeSR2N_b_APM_VDCM_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_b.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_APM_VDCM_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_POWERLIMITS_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S6>/BATTERY_HV_POWERLIMITS_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S222>/MM_FailgLogic' */
    /* Logic: '<S222>/Logical Operator' incorporates:
     *  Constant: '<S225>/Calib'
     *  SignalConversion generated from: '<S222>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_f);

    /* End of Outputs for SubSystem: '<S222>/MM_FailgLogic' */

    /* Merge: '<S6>/SR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S222>/VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_f.Gain1);

    /* Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S222>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_f.Gain);

    /* Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S222>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_f.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_POWERLIMITS_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S7>/BATTERY_HV_POWERLIMITS_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S247>/MM_FailgLogic' */
    /* Logic: '<S247>/Logical Operator' incorporates:
     *  Constant: '<S250>/Calib'
     *  SignalConversion generated from: '<S247>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_o);

    /* End of Outputs for SubSystem: '<S247>/MM_FailgLogic' */

    /* Merge: '<S7>/SR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S247>/VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_o.Gain1);

    /* Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S247>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_o.Gain);

    /* Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S247>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_o.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_STATUS1_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/BATTERY_HV_STATUS1_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S272>/MM_FailgLogic' */
    /* Logic: '<S272>/Logical Operator' incorporates:
     *  Constant: '<S275>/Calib'
     *  SignalConversion generated from: '<S272>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_BATTERY_HV_STATUS1_FD11_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_e);

    /* End of Outputs for SubSystem: '<S272>/MM_FailgLogic' */

    /* Merge: '<S8>/SR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S272>/VeSR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Error_VeSR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_e.Gain1);

    /* Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S272>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Error_VeSR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_e.Gain);

    /* Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S272>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Error_VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_e.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_STATUS1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_STATUS1_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/BATTERY_HV_STATUS1_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S325>/MM_FailgLogic' */
    /* Logic: '<S325>/Logical Operator' incorporates:
     *  Constant: '<S328>/Calib'
     *  SignalConversion generated from: '<S325>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD5_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_BATTERY_HV_STATUS1_FD5_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_np);

    /* End of Outputs for SubSystem: '<S325>/MM_FailgLogic' */

    /* Merge: '<S9>/SR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S325>/VeSR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Error_VeSR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_np.Gain1);

    /* Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S325>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Error_VeSR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_np.Gain);

    /* Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S325>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Error_VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_np.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BATTERY_HV_STATUS1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_10_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S10>/BCM_FD_10_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S378>/MM_FailgLogic' */
    /* Logic: '<S378>/Logical Operator' incorporates:
     *  Constant: '<S381>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S378>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BCM_FD_10_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BCM_FD_10_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_fj);

    /* End of Outputs for SubSystem: '<S378>/MM_FailgLogic' */

    /* Merge: '<S10>/SR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S378>/VeSR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Error_VeSR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fj.Gain1);

    /* Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S378>/VeSR2N_b_BCM_FD_10_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Error_VeSR2N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fj.Gain);

    /* Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S378>/VeSR2N_b_BCM_FD_10_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Error_VeSR2N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fj.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BCM_FD_10_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_13_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BCM_FD_13_FD3_Pkt' incorporates:
     *  SubSystem: '<S11>/BCM_FD_13_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S407>/MM_FailgLogic' */
    /* Logic: '<S407>/Logical Operator' incorporates:
     *  Constant: '<S410>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S407>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BCM_FD_13_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BCM_FD_13_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_fn);

    /* End of Outputs for SubSystem: '<S407>/MM_FailgLogic' */

    /* Merge: '<S11>/SR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S407>/VeSR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Error_VeSR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fn.Gain1);

    /* Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S407>/VeSR2N_b_BCM_FD_13_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Error_VeSR2N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fn.Gain);

    /* Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S407>/VeSR2N_b_BCM_FD_13_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Error_VeSR2N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fn.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BCM_FD_13_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BCM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S12>/BCM_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S446>/MM_FailgLogic' */
    /* Logic: '<S446>/Logical Operator' incorporates:
     *  Constant: '<S449>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S446>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BCM_FD_2_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BCM_FD_2_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_oc);

    /* End of Outputs for SubSystem: '<S446>/MM_FailgLogic' */

    /* Merge: '<S12>/SR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S446>/VeSR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Error_VeSR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_oc.Gain1);

    /* Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S446>/VeSR2N_b_BCM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Error_VeSR2N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_oc.Gain);

    /* Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S446>/VeSR2N_b_BCM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Error_VeSR2N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_oc.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BCM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_1_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S13>/BRAKE_FD_1_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S471>/MM_FailgLogic' */
    /* Logic: '<S471>/Logical Operator' incorporates:
     *  Constant: '<S474>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S471>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_1_FD14_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_1_FD14_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_c);

    /* End of Outputs for SubSystem: '<S471>/MM_FailgLogic' */

    /* Merge: '<S13>/SR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S471>/VeSR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Error_VeSR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_c.Gain1);

    /* Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S471>/VeSR2N_b_BRAKE_FD_1_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Error_VeSR2N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_c.Gain);

    /* Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S471>/VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Error_VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_c.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_1_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_1_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S14>/BRAKE_FD_1_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S506>/MM_FailgLogic' */
    /* Logic: '<S506>/Logical Operator' incorporates:
     *  Constant: '<S509>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S506>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_1_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_1_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_m);

    /* End of Outputs for SubSystem: '<S506>/MM_FailgLogic' */

    /* Merge: '<S14>/SR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S506>/VeSR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Error_VeSR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_m.Gain1);

    /* Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S506>/VeSR2N_b_BRAKE_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Error_VeSR2N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_m.Gain);

    /* Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S506>/VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Error_VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_m.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_2_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  SubSystem: '<S15>/BRAKE_FD_2_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S541>/MM_FailgLogic' */
    /* Logic: '<S541>/Logical Operator' incorporates:
     *  Constant: '<S544>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S541>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_2_FD14_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_2_FD14_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_mx);

    /* End of Outputs for SubSystem: '<S541>/MM_FailgLogic' */

    /* Merge: '<S15>/SR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S541>/VeSR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Error_VeSR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_mx.Gain1);

    /* Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S541>/VeSR2N_b_BRAKE_FD_2_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Error_VeSR2N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_mx.Gain);

    /* Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S541>/VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Error_VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_mx.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_2_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S16>/BRAKE_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S576>/MM_FailgLogic' */
    /* Logic: '<S576>/Logical Operator' incorporates:
     *  Constant: '<S579>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S576>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_2_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_2_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_bq);

    /* End of Outputs for SubSystem: '<S576>/MM_FailgLogic' */

    /* Merge: '<S16>/SR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S576>/VeSR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Error_VeSR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_bq.Gain1);

    /* Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S576>/VeSR2N_b_BRAKE_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Error_VeSR2N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_bq.Gain);

    /* Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S576>/VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Error_VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_bq.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_3_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S17>/BRAKE_FD_3_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S629>/MM_FailgLogic' */
    /* Logic: '<S629>/Logical Operator' incorporates:
     *  Constant: '<S632>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S629>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_3_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_3_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_cr);

    /* End of Outputs for SubSystem: '<S629>/MM_FailgLogic' */

    /* Merge: '<S17>/SR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S629>/VeSR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Error_VeSR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_cr.Gain1);

    /* Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S629>/VeSR2N_b_BRAKE_FD_3_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Error_VeSR2N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_cr.Gain);

    /* Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S629>/VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Error_VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_cr.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_3_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_4_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S18>/BRAKE_FD_4_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S700>/MM_FailgLogic' */
    /* Logic: '<S700>/Logical Operator' incorporates:
     *  Constant: '<S703>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S700>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_4_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_4_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_l);

    /* End of Outputs for SubSystem: '<S700>/MM_FailgLogic' */

    /* Merge: '<S18>/SR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S700>/VeSR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Error_VeSR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_l.Gain1);

    /* Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S700>/VeSR2N_b_BRAKE_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Error_VeSR2N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_l.Gain);

    /* Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S700>/VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Error_VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_l.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_5_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  SubSystem: '<S19>/BRAKE_FD_5_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S733>/MM_FailgLogic' */
    /* Logic: '<S733>/Logical Operator' incorporates:
     *  Constant: '<S736>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S733>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_5_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_5_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_by);

    /* End of Outputs for SubSystem: '<S733>/MM_FailgLogic' */

    /* Merge: '<S19>/SR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S733>/VeSR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Error_VeSR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_by.Gain1);

    /* Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S733>/VeSR2N_b_BRAKE_FD_5_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Error_VeSR2N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_by.Gain);

    /* Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S733>/VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Error_VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_by.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_5_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_6_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S20>/BRAKE_FD_6_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S760>/MM_FailgLogic' */
    /* Logic: '<S760>/Logical Operator' incorporates:
     *  Constant: '<S763>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S760>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_6_FD14_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_6_FD14_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_p);

    /* End of Outputs for SubSystem: '<S760>/MM_FailgLogic' */

    /* Merge: '<S20>/SR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S760>/VeSR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Error_VeSR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_p.Gain1);

    /* Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S760>/VeSR2N_b_BRAKE_FD_6_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Error_VeSR2N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_p.Gain);

    /* Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S760>/VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Error_VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_p.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_6_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_6_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BRAKE_FD_6_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S803>/MM_FailgLogic' */
    /* Logic: '<S803>/Logical Operator' incorporates:
     *  Constant: '<S806>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S803>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_6_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_6_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_a);

    /* End of Outputs for SubSystem: '<S803>/MM_FailgLogic' */

    /* Merge: '<S21>/SR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S803>/VeSR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Error_VeSR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_a.Gain1);

    /* Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S803>/VeSR2N_b_BRAKE_FD_6_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Error_VeSR2N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_a.Gain);

    /* Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S803>/VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Error_VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_a.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_6_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_7_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  SubSystem: '<S22>/BRAKE_FD_7_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S858>/MM_FailgLogic' */
    /* Logic: '<S858>/Logical Operator' incorporates:
     *  Constant: '<S861>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S858>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_7_FD14_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_7_FD14_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_gg);

    /* End of Outputs for SubSystem: '<S858>/MM_FailgLogic' */

    /* Merge: '<S22>/SR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S858>/VeSR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Error_VeSR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_gg.Gain1);

    /* Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S858>/VeSR2N_b_BRAKE_FD_7_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Error_VeSR2N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_gg.Gain);

    /* Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S858>/VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Error_VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_gg.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_7_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_7_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  SubSystem: '<S23>/BRAKE_FD_7_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S893>/MM_FailgLogic' */
    /* Logic: '<S893>/Logical Operator' incorporates:
     *  Constant: '<S896>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S893>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_BRAKE_FD_7_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_BRAKE_FD_7_FD3_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_cb);

    /* End of Outputs for SubSystem: '<S893>/MM_FailgLogic' */

    /* Merge: '<S23>/SR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S893>/VeSR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Error_VeSR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_cb.Gain1);

    /* Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S893>/VeSR2N_b_BRAKE_FD_7_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Error_VeSR2N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_cb.Gain);

    /* Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S893>/VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Error_VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_cb.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_BRAKE_FD_7_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ENGINE_HYBD_FD_1_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S24>/ENGINE_HYBD_FD_1_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S928>/MM_FailgLogic' */
    /* Logic: '<S928>/Logical Operator' incorporates:
     *  Constant: '<S931>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S928>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_ENGINE_HYBD_FD_1_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_ENGINE_HYBD_FD_1_FD11_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_fn3);

    /* End of Outputs for SubSystem: '<S928>/MM_FailgLogic' */

    /* Merge: '<S24>/SR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S928>/VeSR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Error_VeSR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fn3.Gain1);

    /* Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S928>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Error_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fn3.Gain);

    /* Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S928>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Error_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_fn3.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ENGINE_HYBD_FD_3_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S25>/ENGINE_HYBD_FD_3_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S958>/MM_FailgLogic' */
    /* Logic: '<S958>/Logical Operator' incorporates:
     *  Constant: '<S961>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S958>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_ENGINE_HYBD_FD_3_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_ENGINE_HYBD_FD_3_FD11_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_iu);

    /* End of Outputs for SubSystem: '<S958>/MM_FailgLogic' */

    /* Merge: '<S25>/SR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S958>/VeSR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Error_VeSR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_iu.Gain1);

    /* Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S958>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Error_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_iu.Gain);

    /* Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S958>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Error_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_iu.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_ENGINE_HYBD_FD_3_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_IPC_VEHICLE_SETUP_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  SubSystem: '<S26>/IPC_VEHICLE_SETUP_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S988>/MM_FailgLogic' */
    /* Logic: '<S988>/Logical Operator' incorporates:
     *  Constant: '<S991>/Calib'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S988>/VeSR2B_b_MM_Enbl_read'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_IPC_VEHICLE_SETUP_FD3_Error_VeSR2B_b_MM_Enbl_write1_IRV
          ()) && (KeSR2B_b_IPC_VEHICLE_SETUP_FD3_Enbl),
         &SR2B_BLUEN_ac_B.MM_FailgLogic_eq);

    /* End of Outputs for SubSystem: '<S988>/MM_FailgLogic' */

    /* Merge: '<S26>/SR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S988>/VeSR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Error_VeSR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_eq.Gain1);

    /* Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S988>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Error_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_eq.Gain);

    /* Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S988>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Error_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_eq.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_IPC_VEHICLE_SETUP_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_MCPA_DATA2_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S28>/MCPA_DATA2_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1013>/MM_FailgLogic' */
    /* Logic: '<S1013>/Logical Operator' incorporates:
     *  Constant: '<S1016>/Calib'
     *  SignalConversion generated from: '<S1013>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_MCPA_DATA2_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_MCPA_DATA2_FD11_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_ag);

    /* End of Outputs for SubSystem: '<S1013>/MM_FailgLogic' */

    /* Merge: '<S28>/SR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1013>/VeSR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Error_VeSR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_ag.Gain1);

    /* Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1013>/VeSR2N_b_MCPA_DATA2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Error_VeSR2N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_ag.Gain);

    /* Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1013>/VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Error_VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_ag.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_MCPA_DATA2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_MCPA_DATA2_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S29>/MCPA_DATA2_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1041>/MM_FailgLogic' */
    /* Logic: '<S1041>/Logical Operator' incorporates:
     *  Constant: '<S1044>/Calib'
     *  SignalConversion generated from: '<S1041>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_MCPA_DATA2_FD5_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_MCPA_DATA2_FD5_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_c1);

    /* End of Outputs for SubSystem: '<S1041>/MM_FailgLogic' */

    /* Merge: '<S29>/SR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1041>/VeSR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Error_VeSR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_c1.Gain1);

    /* Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1041>/VeSR2N_b_MCPA_DATA2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Error_VeSR2N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_c1.Gain);

    /* Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1041>/VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Error_VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_c1.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_MCPA_DATA2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_A_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S30>/PIM_A_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1069>/MM_FailgLogic' */
    /* Logic: '<S1069>/Logical Operator' incorporates:
     *  Constant: '<S1072>/Calib'
     *  SignalConversion generated from: '<S1069>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_PIM_A_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_PIM_A_FD11_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_bu);

    /* End of Outputs for SubSystem: '<S1069>/MM_FailgLogic' */

    /* Merge: '<S30>/SR2N_Cnt_PIM_A_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1069>/VeSR2N_Cnt_PIM_A_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Error_VeSR2N_Cnt_PIM_A_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_bu.Gain1);

    /* Merge: '<S30>/SR2N_b_PIM_A_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1069>/VeSR2N_b_PIM_A_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Error_VeSR2N_b_PIM_A_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_bu.Gain);

    /* Merge: '<S30>/SR2N_b_PIM_A_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1069>/VeSR2N_b_PIM_A_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Error_VeSR2N_b_PIM_A_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_bu.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_A_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_A_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S31>/PIM_A_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1109>/MM_FailgLogic' */
    /* Logic: '<S1109>/Logical Operator' incorporates:
     *  Constant: '<S1112>/Calib'
     *  SignalConversion generated from: '<S1109>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_PIM_A_FD5_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_PIM_A_FD5_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_j);

    /* End of Outputs for SubSystem: '<S1109>/MM_FailgLogic' */

    /* Merge: '<S31>/SR2N_Cnt_PIM_A_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1109>/VeSR2N_Cnt_PIM_A_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Error_VeSR2N_Cnt_PIM_A_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_j.Gain1);

    /* Merge: '<S31>/SR2N_b_PIM_A_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1109>/VeSR2N_b_PIM_A_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Error_VeSR2N_b_PIM_A_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_j.Gain);

    /* Merge: '<S31>/SR2N_b_PIM_A_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1109>/VeSR2N_b_PIM_A_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Error_VeSR2N_b_PIM_A_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_j.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_A_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_B_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S32>/PIM_B_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1149>/MM_FailgLogic' */
    /* Logic: '<S1149>/Logical Operator' incorporates:
     *  Constant: '<S1152>/Calib'
     *  SignalConversion generated from: '<S1149>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_PIM_B_FD11_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_PIM_B_FD11_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_d);

    /* End of Outputs for SubSystem: '<S1149>/MM_FailgLogic' */

    /* Merge: '<S32>/SR2N_Cnt_PIM_B_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1149>/VeSR2N_Cnt_PIM_B_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Error_VeSR2N_Cnt_PIM_B_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_d.Gain1);

    /* Merge: '<S32>/SR2N_b_PIM_B_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1149>/VeSR2N_b_PIM_B_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Error_VeSR2N_b_PIM_B_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_d.Gain);

    /* Merge: '<S32>/SR2N_b_PIM_B_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1149>/VeSR2N_b_PIM_B_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Error_VeSR2N_b_PIM_B_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_d.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_B_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_B_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S33>/PIM_B_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1188>/MM_FailgLogic' */
    /* Logic: '<S1188>/Logical Operator' incorporates:
     *  Constant: '<S1191>/Calib'
     *  SignalConversion generated from: '<S1188>/VeSR2B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write'
     */
    SR2B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR2B_PIM_B_FD5_Error_VeSR2B_b_MM_Enbl_write1_IRV()) &&
         (KeSR2B_b_PIM_B_FD5_Enbl), &SR2B_BLUEN_ac_B.MM_FailgLogic_eg);

    /* End of Outputs for SubSystem: '<S1188>/MM_FailgLogic' */

    /* Merge: '<S33>/SR2N_Cnt_PIM_B_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1188>/VeSR2N_Cnt_PIM_B_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Error_VeSR2N_Cnt_PIM_B_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_eg.Gain1);

    /* Merge: '<S33>/SR2N_b_PIM_B_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1188>/VeSR2N_b_PIM_B_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Error_VeSR2N_b_PIM_B_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_eg.Gain);

    /* Merge: '<S33>/SR2N_b_PIM_B_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1188>/VeSR2N_b_PIM_B_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Error_VeSR2N_b_PIM_B_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.MM_FailgLogic_eg.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR2B_PIM_B_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ADAS_FD_INFO_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_ADAS_FD_INFO_FD1;
    boolean rtb_VeSR2N_b_ADAS_FD_INFO_FD1_k;
    IDTRADAS_FD_INFO_FD14_Pkt rtb_TmpSignalConversionAtVeSR_f;
    sint32 tmp;
    uint8 rtb_Cntrfail_cm;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S1>/ADAS_FD_INFO_FD14_Received'
     */
    /* SignalConversion generated from: '<S36>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S1>/SR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_ADAS_FD_INFO_FD1 =
        Rte_IrvRead_SR2B_ADAS_FD_INFO_FD14_Received_VeSR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S36>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_MM_Faild_merge'
     */
    rtb_VeSR2N_b_ADAS_FD_INFO_FD1_k =
        Rte_IrvRead_SR2B_ADAS_FD_INFO_FD14_Received_VeSR2N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S36>/VeSR2B_h_COMRX_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_ADAS_FD_INFO_FD14_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_ADAS_FD_INFO_FD14_Pkt_COMRX_ADAS_FD_INFO_FD14_Pkt
        (&rtb_TmpSignalConversionAtVeSR_f);

    /* SignalConversion generated from: '<S36>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S36>/ADAS_FD_INFO_FD14_Processing' incorporates:
     *  EnablePort: '<S40>/Enable'
     */
    /* Constant: '<S41>/Calib' */
    if (KeSR2B_b_ADAS_FD_INFO_FD14_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S40>/EscData_SNA_Failing_Logic_ACC_Systemsts' */
        /* Switch: '<S58>/dec if Ok else inc2' incorporates:
         *  Constant: '<S40>/Constant'
         *  RelationalOperator: '<S40>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_ACC_Systemsts) == 15)
        {
            /* Sum: '<S58>/Inc Cntr' incorporates:
             *  Constant: '<S52>/Calib'
             *  UnitDelay: '<S58>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lv) + ((uint32)
                             KeSR2B_Cnt_ACC_Systemsts_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S58>/dec if Ok else inc2' incorporates:
             *  Sum: '<S58>/Inc Cntr'
             */
            VeSR2B_Cnt_ACC_Systemsts_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S58>/Prev_Cntr' */
            rtb_Cntrfail_cm = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lv;

            /* MinMax: '<S58>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_cm) <= 1)
            {
                rtb_Cntrfail_cm = 1U;
            }

            /* End of MinMax: '<S58>/FixPt MinMax' */

            /* Switch: '<S58>/dec if Ok else inc2' incorporates:
             *  Constant: '<S46>/Zero4'
             *  Sum: '<S58>/Dec Cntr'
             */
            VeSR2B_Cnt_ACC_Systemsts_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_cm) - 1));
        }

        /* End of Switch: '<S58>/dec if Ok else inc2' */

        /* Logic: '<S58>/Cntr fail' incorporates:
         *  Constant: '<S53>/Calib'
         *  RelationalOperator: '<S58>/Enough counts to Fail?2'
         *  UnitDelay: '<S58>/Prev Fail Condition'
         */
        rtb_Cntrfail_cm = (uint8)(((VeSR2B_Cnt_ACC_Systemsts_SNA_DebCntr >=
            KeSR2B_Cnt_ACC_Systemsts_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S58>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lv =
            VeSR2B_Cnt_ACC_Systemsts_SNA_DebCntr;

        /* Update for UnitDelay: '<S58>/Prev Fail Condition' incorporates:
         *  Logic: '<S58>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pf = rtb_Cntrfail_cm;

        /* DataTypeConversion: '<S40>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S40>/VeSR2N_b_ACC_Systemsts_SNA_Faild'
         *  Logic: '<S58>/Cntr fail'
         *  Logic: '<S58>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ACC_Systemsts_SNA_Fail = (((sint32)
            rtb_Cntrfail_cm) != 0);

        /* End of Outputs for SubSystem: '<S40>/EscData_SNA_Failing_Logic_ACC_Systemsts' */

        /* DataTypeConversion: '<S40>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S40>/VeSR2N_e_Lv2ACC_SystemSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2ACC_SystemSts =
            rtb_TmpSignalConversionAtVeSR_f.E_ACC_Systemsts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_ACC_Systemsts) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2ACC_SystemSts = 15U;
        }

        /* End of DataTypeConversion: '<S40>/Data Type Conversion1' */

        /* Switch: '<S42>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S36>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_ADAS_FD_INFO_FD14_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S42>/Switch' incorporates:
             *  Constant: '<S42>/Constant'
             */
            if (KeSR2B_b_ADAS_FD_INFO_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S42>/Switch1' incorporates:
                 *  Constant: '<S42>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j =
                    KeSR2B_y_ADAS_FD_INFO_FD14_E2E_Byp;
            }

            /* End of Switch: '<S42>/Switch' */
        }

        /* End of Switch: '<S42>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S43>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check);

        /* Outputs for Atomic SubSystem: '<S40>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S56>/dec if Ok else inc2' incorporates:
         *  Logic: '<S56>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S56>/Inc Cntr' incorporates:
             *  Constant: '<S47>/Calib'
             *  UnitDelay: '<S56>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_es) + ((uint32)
                             KeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S56>/dec if Ok else inc2' incorporates:
             *  Sum: '<S56>/Inc Cntr'
             */
            VeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S56>/Prev_Cntr' */
            rtb_Cntrfail_cm = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_es;

            /* MinMax: '<S56>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_cm) <= 1)
            {
                rtb_Cntrfail_cm = 1U;
            }

            /* End of MinMax: '<S56>/FixPt MinMax' */

            /* Switch: '<S56>/dec if Ok else inc2' incorporates:
             *  Constant: '<S44>/Zero4'
             *  Sum: '<S56>/Dec Cntr'
             */
            VeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_cm) - 1));
        }

        /* End of Switch: '<S56>/dec if Ok else inc2' */

        /* Logic: '<S56>/Cntr fail' incorporates:
         *  Constant: '<S48>/Calib'
         *  RelationalOperator: '<S56>/Enough counts to Fail?2'
         *  UnitDelay: '<S56>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr >=
               KeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_of) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S56>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_es =
            VeSR2B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S56>/Prev Fail Condition' incorporates:
         *  Logic: '<S56>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_of =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S40>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S40>/VeSR2N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  Logic: '<S56>/Cntr fail'
         *  Logic: '<S56>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_CR_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S40>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S40>/VeSR2N_b_ADAS_FD_INFO_FD14_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_CRC_ =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S40>/VeSR2N_b_ADAS_FD_INFO_FD14_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_E2E_ =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S40>/EscData_MC_Failing_Logic' */
        /* Switch: '<S57>/dec if Ok else inc2' incorporates:
         *  Logic: '<S57>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S57>/Inc Cntr' incorporates:
             *  Constant: '<S49>/Calib'
             *  UnitDelay: '<S57>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h5) + ((uint32)
                             KeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S57>/dec if Ok else inc2' incorporates:
             *  Sum: '<S57>/Inc Cntr'
             */
            VeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S57>/Prev_Cntr' */
            rtb_Cntrfail_cm = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h5;

            /* MinMax: '<S57>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_cm) <= 1)
            {
                rtb_Cntrfail_cm = 1U;
            }

            /* End of MinMax: '<S57>/FixPt MinMax' */

            /* Switch: '<S57>/dec if Ok else inc2' incorporates:
             *  Constant: '<S45>/Zero4'
             *  Sum: '<S57>/Dec Cntr'
             */
            VeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_cm) - 1));
        }

        /* End of Switch: '<S57>/dec if Ok else inc2' */

        /* Logic: '<S57>/Cntr fail' incorporates:
         *  Constant: '<S50>/Calib'
         *  RelationalOperator: '<S57>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr >=
              KeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S57>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h5 =
            VeSR2B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S57>/Prev Fail Condition' incorporates:
         *  Logic: '<S57>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mw =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S40>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S40>/VeSR2N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  Logic: '<S57>/Cntr fail'
         *  Logic: '<S57>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ADAS_FD_INFO_FD14_MC_F = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S40>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S40>/Reset_MM_Failing' */
        /* Constant: '<S51>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_ADAS_FD_INFO_FD1_k,
            rtb_VeSR2N_Cnt_ADAS_FD_INFO_FD1, KeSR2B_Cnt_ADAS_FD_INFO_FD14_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing);

        /* End of Outputs for SubSystem: '<S40>/Reset_MM_Failing' */

        /* Gain: '<S40>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_fa = true;
    }

    /* End of Constant: '<S41>/Calib' */
    /* End of Outputs for SubSystem: '<S36>/ADAS_FD_INFO_FD14_Processing' */

    /* Merge: '<S1>/SR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S36>/VeSR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Received_VeSR2N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S36>/VeSR2N_b_ADAS_FD_INFO_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Received_VeSR2N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S1>/SR2N_b_ADAS_FD_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S36>/VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ADAS_FD_INFO_FD14_Received_VeSR2N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_fa);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_ADAS_FD_INFO_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_AGSM_FD_2_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_AGSM_FD_2_FD11_M;
    boolean rtb_VeSR2N_b_AGSM_FD_2_FD11_MM_;
    IDTRAGSM_FD_2_FD11_Pkt rtb_TmpSignalConversionAtVeS_kj;
    sint32 tmp;
    uint8 rtb_Cntrfail_cr;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_AGSM_FD_2_FD11_Pkt' incorporates:
     *  SubSystem: '<S2>/AGSM_FD_2_FD11_Received'
     */
    /* SignalConversion generated from: '<S65>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S2>/SR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_AGSM_FD_2_FD11_M =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD11_Received_VeSR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S65>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_AGSM_FD_2_FD11_MM_ =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD11_Received_VeSR2N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S65>/VeSR2B_h_COMRX_AGSM_FD_2_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_AGSM_FD_2_FD11_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_AGSM_FD_2_FD11_Pkt_COMRX_AGSM_FD_2_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_kj);

    /* SignalConversion generated from: '<S65>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S65>/AGSM_FD_2_FD11_Processing' incorporates:
     *  EnablePort: '<S69>/Enable'
     */
    /* Constant: '<S70>/Calib' */
    if (KeSR2B_b_AGSM_FD_2_FD11_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S69>/EscData_SNA_Failing_Logic_ShiftLeverPositionReq' */
        /* Switch: '<S87>/dec if Ok else inc2' incorporates:
         *  Constant: '<S69>/Constant'
         *  RelationalOperator: '<S69>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_kj.E_ShiftLeverPositionReq) ==
            15)
        {
            /* Sum: '<S87>/Inc Cntr' incorporates:
             *  Constant: '<S81>/Calib'
             *  UnitDelay: '<S87>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lg) + ((uint32)
                             KeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S87>/dec if Ok else inc2' incorporates:
             *  Sum: '<S87>/Inc Cntr'
             */
            VeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S87>/Prev_Cntr' */
            rtb_Cntrfail_cr = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lg;

            /* MinMax: '<S87>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_cr) <= 1)
            {
                rtb_Cntrfail_cr = 1U;
            }

            /* End of MinMax: '<S87>/FixPt MinMax' */

            /* Switch: '<S87>/dec if Ok else inc2' incorporates:
             *  Constant: '<S75>/Zero4'
             *  Sum: '<S87>/Dec Cntr'
             */
            VeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_cr) - 1));
        }

        /* End of Switch: '<S87>/dec if Ok else inc2' */

        /* Logic: '<S87>/Cntr fail' incorporates:
         *  Constant: '<S82>/Calib'
         *  RelationalOperator: '<S87>/Enough counts to Fail?2'
         *  UnitDelay: '<S87>/Prev Fail Condition'
         */
        rtb_Cntrfail_cr = (uint8)
            (((VeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_DebCntr >=
               KeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fg) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S87>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lg =
            VeSR2B_Cnt_ShiftLeverPosnReq_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S87>/Prev Fail Condition' incorporates:
         *  Logic: '<S87>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fg = rtb_Cntrfail_cr;

        /* DataTypeConversion: '<S69>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S69>/VeSR2N_b_ShiftLeverPosnReq_FD11_SNA_Faild'
         *  Logic: '<S87>/Cntr fail'
         *  Logic: '<S87>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ShiftLeverPosnReq_FD11 = (((sint32)
            rtb_Cntrfail_cr) != 0);

        /* End of Outputs for SubSystem: '<S69>/EscData_SNA_Failing_Logic_ShiftLeverPositionReq' */

        /* DataTypeConversion: '<S69>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S69>/VeSR2N_e_Lv2DrvRqShftROT_Scndry'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2DrvRqShftROT_Scndry =
            rtb_TmpSignalConversionAtVeS_kj.E_ShiftLeverPositionReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_kj.E_ShiftLeverPositionReq) >
                15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2DrvRqShftROT_Scndry = 15U;
        }

        /* End of DataTypeConversion: '<S69>/Data Type Conversion1' */

        /* Switch: '<S71>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S65>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_AGSM_FD_2_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S71>/Switch' incorporates:
             *  Constant: '<S71>/Constant'
             */
            if (KeSR2B_b_AGSM_FD_2_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S71>/Switch1' incorporates:
                 *  Constant: '<S71>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l =
                    KeSR2B_y_AGSM_FD_2_FD11_E2E_Byp;
            }

            /* End of Switch: '<S71>/Switch' */
        }

        /* End of Switch: '<S71>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S72>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_p);

        /* Outputs for Atomic SubSystem: '<S69>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S85>/dec if Ok else inc2' incorporates:
         *  Logic: '<S85>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S85>/Inc Cntr' incorporates:
             *  Constant: '<S76>/Calib'
             *  UnitDelay: '<S85>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gd) + ((uint32)
                             KeSR2B_Cnt_AGSM_FD_2_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S85>/dec if Ok else inc2' incorporates:
             *  Sum: '<S85>/Inc Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S85>/Prev_Cntr' */
            rtb_Cntrfail_cr = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gd;

            /* MinMax: '<S85>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_cr) <= 1)
            {
                rtb_Cntrfail_cr = 1U;
            }

            /* End of MinMax: '<S85>/FixPt MinMax' */

            /* Switch: '<S85>/dec if Ok else inc2' incorporates:
             *  Constant: '<S73>/Zero4'
             *  Sum: '<S85>/Dec Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_cr) - 1));
        }

        /* End of Switch: '<S85>/dec if Ok else inc2' */

        /* Logic: '<S85>/Cntr fail' incorporates:
         *  Constant: '<S77>/Calib'
         *  RelationalOperator: '<S85>/Enough counts to Fail?2'
         *  UnitDelay: '<S85>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR2B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_AGSM_FD_2_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S85>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gd =
            VeSR2B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S85>/Prev Fail Condition' incorporates:
         *  Logic: '<S85>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e1 =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S69>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S69>/VeSR2N_b_AGSM_FD_2_FD11_CRC_Faild'
         *  Logic: '<S85>/Cntr fail'
         *  Logic: '<S85>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_CRC_F_o = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S69>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S69>/VeSR2N_b_AGSM_FD_2_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S69>/VeSR2N_b_AGSM_FD_2_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S69>/EscData_MC_Failing_Logic' */
        /* Switch: '<S86>/dec if Ok else inc2' incorporates:
         *  Logic: '<S86>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S86>/Inc Cntr' incorporates:
             *  Constant: '<S78>/Calib'
             *  UnitDelay: '<S86>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ja) + ((uint32)
                             KeSR2B_Cnt_AGSM_FD_2_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S86>/dec if Ok else inc2' incorporates:
             *  Sum: '<S86>/Inc Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S86>/Prev_Cntr' */
            rtb_Cntrfail_cr = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ja;

            /* MinMax: '<S86>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_cr) <= 1)
            {
                rtb_Cntrfail_cr = 1U;
            }

            /* End of MinMax: '<S86>/FixPt MinMax' */

            /* Switch: '<S86>/dec if Ok else inc2' incorporates:
             *  Constant: '<S74>/Zero4'
             *  Sum: '<S86>/Dec Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_cr) - 1));
        }

        /* End of Switch: '<S86>/dec if Ok else inc2' */

        /* Logic: '<S86>/Cntr fail' incorporates:
         *  Constant: '<S79>/Calib'
         *  RelationalOperator: '<S86>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR2B_Cnt_AGSM_FD_2_FD11_MC_DebCntr >=
              KeSR2B_Cnt_AGSM_FD_2_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S86>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ja =
            VeSR2B_Cnt_AGSM_FD_2_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S86>/Prev Fail Condition' incorporates:
         *  Logic: '<S86>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_a1p =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S69>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S69>/VeSR2N_b_AGSM_FD_2_FD11_MC_Faild'
         *  Logic: '<S86>/Cntr fail'
         *  Logic: '<S86>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD11_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S69>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S69>/Reset_MM_Failing' */
        /* Constant: '<S80>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_AGSM_FD_2_FD11_MM_,
            rtb_VeSR2N_Cnt_AGSM_FD_2_FD11_M, KeSR2B_Cnt_AGSM_FD_2_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_e);

        /* End of Outputs for SubSystem: '<S69>/Reset_MM_Failing' */

        /* Gain: '<S69>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_lu = true;
    }

    /* End of Constant: '<S70>/Calib' */
    /* End of Outputs for SubSystem: '<S65>/AGSM_FD_2_FD11_Processing' */

    /* Merge: '<S2>/SR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S65>/VeSR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Received_VeSR2N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_e.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S65>/VeSR2N_b_AGSM_FD_2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Received_VeSR2N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_e.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S2>/SR2N_b_AGSM_FD_2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S65>/VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD11_Received_VeSR2N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_lu);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_AGSM_FD_2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_AGSM_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_AGSM_FD_2_FD3_MM;
    boolean rtb_VeSR2N_b_AGSM_FD_2_FD3_MM_F;
    IDTRAGSM_FD_2_FD3_Pkt rtb_TmpSignalConversionAtVeS_nf;
    sint32 tmp;
    uint8 rtb_Cntrfail_l5q;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_AGSM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S3>/AGSM_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S94>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S3>/SR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_AGSM_FD_2_FD3_MM =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD3_Received_VeSR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S94>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_AGSM_FD_2_FD3_MM_F =
        Rte_IrvRead_SR2B_AGSM_FD_2_FD3_Received_VeSR2N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S94>/VeSR2B_h_COMRX_AGSM_FD_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_AGSM_FD_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_AGSM_FD_2_FD3_Pkt_COMRX_AGSM_FD_2_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_nf);

    /* SignalConversion generated from: '<S94>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S94>/AGSM_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S98>/Enable'
     */
    /* Constant: '<S99>/Calib' */
    if (KeSR2B_b_AGSM_FD_2_FD3_Enbl)
    {
        /* DataTypeConversion: '<S98>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S98>/VeSR2N_b_Lv2PrmryPRNDDispFailSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2PrmryPRNDDispFailSt =
            rtb_TmpSignalConversionAtVeS_nf.E_PRNDdisplayFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S98>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S98>/VeSR2N_b_Lv2Prmry_PRNDFailSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2Prmry_PRNDFailSts =
            rtb_TmpSignalConversionAtVeS_nf.E_PRNDFailSts ? ((uint8)1) : ((uint8)
            0);

        /* Outputs for Atomic SubSystem: '<S98>/EscData_SNA_Failing_Logic_ShiftLeverPositionReq' */
        /* Switch: '<S116>/dec if Ok else inc2' incorporates:
         *  Constant: '<S98>/Constant1'
         *  RelationalOperator: '<S98>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_nf.E_ShiftLeverPositionReq) ==
            15)
        {
            /* Sum: '<S116>/Inc Cntr' incorporates:
             *  Constant: '<S110>/Calib'
             *  UnitDelay: '<S116>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hw) + ((uint32)
                             KeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S116>/dec if Ok else inc2' incorporates:
             *  Sum: '<S116>/Inc Cntr'
             */
            VeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S116>/Prev_Cntr' */
            rtb_Cntrfail_l5q = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hw;

            /* MinMax: '<S116>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_l5q) <= 1)
            {
                rtb_Cntrfail_l5q = 1U;
            }

            /* End of MinMax: '<S116>/FixPt MinMax' */

            /* Switch: '<S116>/dec if Ok else inc2' incorporates:
             *  Constant: '<S104>/Zero4'
             *  Sum: '<S116>/Dec Cntr'
             */
            VeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_l5q) - 1));
        }

        /* End of Switch: '<S116>/dec if Ok else inc2' */

        /* Logic: '<S116>/Cntr fail' incorporates:
         *  Constant: '<S111>/Calib'
         *  RelationalOperator: '<S116>/Enough counts to Fail?2'
         *  UnitDelay: '<S116>/Prev Fail Condition'
         */
        rtb_Cntrfail_l5q = (uint8)
            (((VeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_DebCntr >=
               KeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S116>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hw =
            VeSR2B_Cnt_ShiftLeverPosnReq_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S116>/Prev Fail Condition' incorporates:
         *  Logic: '<S116>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cv = rtb_Cntrfail_l5q;

        /* DataTypeConversion: '<S98>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S98>/VeSR2N_b_ShiftLeverPosnReq_FD3_SNA_Faild'
         *  Logic: '<S116>/Cntr fail'
         *  Logic: '<S116>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ShiftLeverPosnReq_FD3_ = (((sint32)
            rtb_Cntrfail_l5q) != 0);

        /* End of Outputs for SubSystem: '<S98>/EscData_SNA_Failing_Logic_ShiftLeverPositionReq' */

        /* DataTypeConversion: '<S98>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S98>/VeSR2N_e_Lv2DrvRqShftROT_Prmry'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2DrvRqShftROT_Prmry =
            rtb_TmpSignalConversionAtVeS_nf.E_ShiftLeverPositionReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_nf.E_ShiftLeverPositionReq) >
                15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2DrvRqShftROT_Prmry = 15U;
        }

        /* End of DataTypeConversion: '<S98>/Data Type Conversion3' */

        /* Switch: '<S100>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S94>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_AGSM_FD_2_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S100>/Switch' incorporates:
             *  Constant: '<S100>/Constant'
             */
            if (KeSR2B_b_AGSM_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S100>/Switch1' incorporates:
                 *  Constant: '<S100>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j = KeSR2B_y_AGSM_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S100>/Switch' */
        }

        /* End of Switch: '<S100>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S101>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_m);

        /* Outputs for Atomic SubSystem: '<S98>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S114>/dec if Ok else inc2' incorporates:
         *  Logic: '<S114>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S114>/Inc Cntr' incorporates:
             *  Constant: '<S105>/Calib'
             *  UnitDelay: '<S114>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fp) + ((uint32)
                             KeSR2B_Cnt_AGSM_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S114>/dec if Ok else inc2' incorporates:
             *  Sum: '<S114>/Inc Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S114>/Prev_Cntr' */
            rtb_Cntrfail_l5q = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fp;

            /* MinMax: '<S114>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_l5q) <= 1)
            {
                rtb_Cntrfail_l5q = 1U;
            }

            /* End of MinMax: '<S114>/FixPt MinMax' */

            /* Switch: '<S114>/dec if Ok else inc2' incorporates:
             *  Constant: '<S102>/Zero4'
             *  Sum: '<S114>/Dec Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_l5q) - 1));
        }

        /* End of Switch: '<S114>/dec if Ok else inc2' */

        /* Logic: '<S114>/Cntr fail' incorporates:
         *  Constant: '<S106>/Calib'
         *  RelationalOperator: '<S114>/Enough counts to Fail?2'
         *  UnitDelay: '<S114>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR2B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_AGSM_FD_2_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S114>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fp =
            VeSR2B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S114>/Prev Fail Condition' incorporates:
         *  Logic: '<S114>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lc =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S98>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S98>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  Logic: '<S114>/Cntr fail'
         *  Logic: '<S114>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fa_k = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S98>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S98>/VeSR2N_b_AGSM_FD_2_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_CRC_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S98>/VeSR2N_b_AGSM_FD_2_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_E2E_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S98>/EscData_MC_Failing_Logic' */
        /* Switch: '<S115>/dec if Ok else inc2' incorporates:
         *  Logic: '<S115>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S115>/Inc Cntr' incorporates:
             *  Constant: '<S107>/Calib'
             *  UnitDelay: '<S115>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cp) + ((uint32)
                             KeSR2B_Cnt_AGSM_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S115>/dec if Ok else inc2' incorporates:
             *  Sum: '<S115>/Inc Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S115>/Prev_Cntr' */
            rtb_Cntrfail_l5q = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cp;

            /* MinMax: '<S115>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_l5q) <= 1)
            {
                rtb_Cntrfail_l5q = 1U;
            }

            /* End of MinMax: '<S115>/FixPt MinMax' */

            /* Switch: '<S115>/dec if Ok else inc2' incorporates:
             *  Constant: '<S103>/Zero4'
             *  Sum: '<S115>/Dec Cntr'
             */
            VeSR2B_Cnt_AGSM_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_l5q) - 1));
        }

        /* End of Switch: '<S115>/dec if Ok else inc2' */

        /* Logic: '<S115>/Cntr fail' incorporates:
         *  Constant: '<S108>/Calib'
         *  RelationalOperator: '<S115>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR2B_Cnt_AGSM_FD_2_FD3_MC_DebCntr >=
              KeSR2B_Cnt_AGSM_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S115>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cp =
            VeSR2B_Cnt_AGSM_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S115>/Prev Fail Condition' incorporates:
         *  Logic: '<S115>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lm =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S98>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S98>/VeSR2N_b_AGSM_FD_2_FD3_MC_Faild'
         *  Logic: '<S115>/Cntr fail'
         *  Logic: '<S115>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AGSM_FD_2_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S98>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S98>/Reset_MM_Failing' */
        /* Constant: '<S109>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_AGSM_FD_2_FD3_MM_F,
            rtb_VeSR2N_Cnt_AGSM_FD_2_FD3_MM, KeSR2B_Cnt_AGSM_FD_2_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_c);

        /* End of Outputs for SubSystem: '<S98>/Reset_MM_Failing' */

        /* Gain: '<S98>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_gu = true;
    }

    /* End of Constant: '<S99>/Calib' */
    /* End of Outputs for SubSystem: '<S94>/AGSM_FD_2_FD3_Processing' */

    /* Merge: '<S3>/SR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S94>/VeSR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Received_VeSR2N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_c.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S94>/VeSR2N_b_AGSM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Received_VeSR2N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_c.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S3>/SR2N_b_AGSM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S94>/VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_AGSM_FD_2_FD3_Received_VeSR2N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_gu);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_AGSM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_APM_VDCM_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_APM_VDCM_FD11_MM;
    boolean rtb_VeSR2N_b_APM_VDCM_FD11_MM_F;
    IDTRAPM_VDCM_FD11_Pkt rtb_TmpSignalConversionAtVeS_an;
    sint32 tmp;
    uint8 rtb_Cntrfail_jt;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S4>/APM_VDCM_FD11_Received'
     */
    /* SignalConversion generated from: '<S127>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S4>/SR2N_Cnt_APM_VDCM_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_APM_VDCM_FD11_MM =
        Rte_IrvRead_SR2B_APM_VDCM_FD11_Received_VeSR2N_Cnt_APM_VDCM_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S127>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S4>/SR2N_b_APM_VDCM_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_APM_VDCM_FD11_MM_F =
        Rte_IrvRead_SR2B_APM_VDCM_FD11_Received_VeSR2N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S127>/VeSR2B_h_COMRX_APM_VDCM_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_APM_VDCM_FD11_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_APM_VDCM_FD11_Pkt_COMRX_APM_VDCM_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_an);

    /* SignalConversion generated from: '<S127>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_APM_VDCM_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_APM_VDCM_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_APM_VDCM_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S127>/APM_VDCM_FD11_Processing' incorporates:
     *  EnablePort: '<S131>/Enable'
     */
    /* Constant: '<S132>/Calib' */
    if (KeSR2B_b_APM_VDCM_FD11_Enbl)
    {
        /* DataTypeConversion: '<S131>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_U_APM_HV_V_Fbk_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_U_APM_HV_V_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_an.E_APM_HV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_HV_V_Fbk) > 4095)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_U_APM_HV_V_Fbk_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S131>/Data Type Conversion4' */

        /* DataTypeConversion: '<S131>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_U_APM_LV_V_Fbk_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_U_APM_LV_V_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_an.E_APM_LV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_LV_V_Fbk) > 4095)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_U_APM_LV_V_Fbk_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S131>/Data Type Conversion5' */

        /* Outputs for Atomic SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_CtrlSts_Fbk' */
        /* Switch: '<S161>/dec if Ok else inc2' incorporates:
         *  Constant: '<S131>/Constant'
         *  RelationalOperator: '<S131>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_CtrlSts_Fbk) == 15)
        {
            /* Sum: '<S161>/Inc Cntr' incorporates:
             *  Constant: '<S147>/Calib'
             *  UnitDelay: '<S161>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_il) + ((uint32)
                             KeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S161>/dec if Ok else inc2' incorporates:
             *  Sum: '<S161>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S161>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_il;

            /* MinMax: '<S161>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S161>/FixPt MinMax' */

            /* Switch: '<S161>/dec if Ok else inc2' incorporates:
             *  Constant: '<S137>/Zero4'
             *  Sum: '<S161>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S161>/dec if Ok else inc2' */

        /* Logic: '<S161>/Cntr fail' incorporates:
         *  Constant: '<S152>/Calib'
         *  RelationalOperator: '<S161>/Enough counts to Fail?2'
         *  UnitDelay: '<S161>/Prev Fail Condition'
         */
        rtb_Cntrfail_jt = (uint8)(((VeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_me) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S161>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_il =
            VeSR2B_Cnt_APM_CtrlSts_Fbk_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S161>/Prev Fail Condition' incorporates:
         *  Logic: '<S161>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_me = rtb_Cntrfail_jt;

        /* DataTypeConversion: '<S131>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_CtrlSts_Fbk_FD11_SNA_Faild'
         *  Logic: '<S161>/Cntr fail'
         *  Logic: '<S161>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_CtrlSts_Fbk_FD11_S = (((sint32)
            rtb_Cntrfail_jt) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_CtrlSts_Fbk' */

        /* Outputs for Atomic SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_FailureReason' */
        /* Switch: '<S162>/dec if Ok else inc2' incorporates:
         *  Constant: '<S131>/Constant1'
         *  RelationalOperator: '<S131>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_FailureReason) == 63)
        {
            /* Sum: '<S162>/Inc Cntr' incorporates:
             *  Constant: '<S148>/Calib'
             *  UnitDelay: '<S162>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf1) + ((uint32)
                             KeSR2B_Cnt_APM_FailureReason_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S162>/dec if Ok else inc2' incorporates:
             *  Sum: '<S162>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_FailureReason_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S162>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf1;

            /* MinMax: '<S162>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S162>/FixPt MinMax' */

            /* Switch: '<S162>/dec if Ok else inc2' incorporates:
             *  Constant: '<S138>/Zero4'
             *  Sum: '<S162>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_FailureReason_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S162>/dec if Ok else inc2' */

        /* Logic: '<S162>/Cntr fail' incorporates:
         *  Constant: '<S153>/Calib'
         *  RelationalOperator: '<S162>/Enough counts to Fail?2'
         *  UnitDelay: '<S162>/Prev Fail Condition'
         */
        rtb_Cntrfail_jt = (uint8)
            (((VeSR2B_Cnt_APM_FailureReason_FD11_SNA_DebCntr >=
               KeSR2B_Cnt_APM_FailureReason_FD11_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o4) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S162>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf1 =
            VeSR2B_Cnt_APM_FailureReason_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S162>/Prev Fail Condition' incorporates:
         *  Logic: '<S162>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o4 = rtb_Cntrfail_jt;

        /* DataTypeConversion: '<S131>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_FailureReason_FD11_SNA_Faild'
         *  Logic: '<S162>/Cntr fail'
         *  Logic: '<S162>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureReason_FD11 = (((sint32)
            rtb_Cntrfail_jt) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_FailureReason' */

        /* Outputs for Atomic SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_FailureType' */
        /* Switch: '<S163>/dec if Ok else inc2' incorporates:
         *  Constant: '<S131>/Constant3'
         *  RelationalOperator: '<S131>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_FailureType) == 3)
        {
            /* Sum: '<S163>/Inc Cntr' incorporates:
             *  Constant: '<S149>/Calib'
             *  UnitDelay: '<S163>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n0) + ((uint32)
                             KeSR2B_Cnt_APM_FailureType_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S163>/dec if Ok else inc2' incorporates:
             *  Sum: '<S163>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_FailureType_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S163>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n0;

            /* MinMax: '<S163>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S163>/FixPt MinMax' */

            /* Switch: '<S163>/dec if Ok else inc2' incorporates:
             *  Constant: '<S139>/Zero4'
             *  Sum: '<S163>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_FailureType_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S163>/dec if Ok else inc2' */

        /* Logic: '<S163>/Cntr fail' incorporates:
         *  Constant: '<S154>/Calib'
         *  RelationalOperator: '<S163>/Enough counts to Fail?2'
         *  UnitDelay: '<S163>/Prev Fail Condition'
         */
        rtb_Cntrfail_jt = (uint8)(((VeSR2B_Cnt_APM_FailureType_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_APM_FailureType_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S163>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n0 =
            VeSR2B_Cnt_APM_FailureType_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S163>/Prev Fail Condition' incorporates:
         *  Logic: '<S163>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e2 = rtb_Cntrfail_jt;

        /* DataTypeConversion: '<S131>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_FailureType_FD11_SNA_Faild'
         *  Logic: '<S163>/Cntr fail'
         *  Logic: '<S163>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureType_FD11_S = (((sint32)
            rtb_Cntrfail_jt) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_FailureType' */

        /* Outputs for Atomic SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_HV_V_Fbk' */
        /* Switch: '<S164>/dec if Ok else inc2' incorporates:
         *  Constant: '<S131>/Constant4'
         *  RelationalOperator: '<S131>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_HV_V_Fbk) == 4095)
        {
            /* Sum: '<S164>/Inc Cntr' incorporates:
             *  Constant: '<S150>/Calib'
             *  UnitDelay: '<S164>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf) + ((uint32)
                             KeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S164>/dec if Ok else inc2' incorporates:
             *  Sum: '<S164>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S164>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf;

            /* MinMax: '<S164>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S164>/FixPt MinMax' */

            /* Switch: '<S164>/dec if Ok else inc2' incorporates:
             *  Constant: '<S140>/Zero4'
             *  Sum: '<S164>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S164>/dec if Ok else inc2' */

        /* Logic: '<S164>/Cntr fail' incorporates:
         *  Constant: '<S155>/Calib'
         *  RelationalOperator: '<S164>/Enough counts to Fail?2'
         *  UnitDelay: '<S164>/Prev Fail Condition'
         */
        rtb_Cntrfail_jt = (uint8)(((VeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eh) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S164>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf =
            VeSR2B_Cnt_APM_HV_V_Fbk_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S164>/Prev Fail Condition' incorporates:
         *  Logic: '<S164>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eh = rtb_Cntrfail_jt;

        /* DataTypeConversion: '<S131>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_HV_V_Fbk_FD11_SNA_Faild'
         *  Logic: '<S164>/Cntr fail'
         *  Logic: '<S164>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_HV_V_Fbk_FD11_SNA_ = (((sint32)
            rtb_Cntrfail_jt) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_HV_V_Fbk' */

        /* Outputs for Atomic SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_LV_V_Fbk' */
        /* Switch: '<S165>/dec if Ok else inc2' incorporates:
         *  Constant: '<S131>/Constant5'
         *  RelationalOperator: '<S131>/Relational Operator4'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_LV_V_Fbk) == 4095)
        {
            /* Sum: '<S165>/Inc Cntr' incorporates:
             *  Constant: '<S151>/Calib'
             *  UnitDelay: '<S165>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k3d) + ((uint32)
                             KeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S165>/dec if Ok else inc2' incorporates:
             *  Sum: '<S165>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S165>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k3d;

            /* MinMax: '<S165>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S165>/FixPt MinMax' */

            /* Switch: '<S165>/dec if Ok else inc2' incorporates:
             *  Constant: '<S141>/Zero4'
             *  Sum: '<S165>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S165>/dec if Ok else inc2' */

        /* Logic: '<S165>/Cntr fail' incorporates:
         *  Constant: '<S156>/Calib'
         *  RelationalOperator: '<S165>/Enough counts to Fail?2'
         *  UnitDelay: '<S165>/Prev Fail Condition'
         */
        rtb_Cntrfail_jt = (uint8)(((VeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dj) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S165>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k3d =
            VeSR2B_Cnt_APM_LV_V_Fbk_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S165>/Prev Fail Condition' incorporates:
         *  Logic: '<S165>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dj = rtb_Cntrfail_jt;

        /* DataTypeConversion: '<S131>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_LV_V_Fbk_FD11_SNA_Faild'
         *  Logic: '<S165>/Cntr fail'
         *  Logic: '<S165>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_LV_V_Fbk_FD11_SNA_ = (((sint32)
            rtb_Cntrfail_jt) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_SNA_Failing_Logic_APM_LV_V_Fbk' */

        /* DataTypeConversion: '<S131>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_y_APM_CtrlSts_Fbk_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_APM_CtrlSts_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_an.E_APM_CtrlSts_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_CtrlSts_Fbk) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_APM_CtrlSts_Fbk_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S131>/Data Type Conversion1' */

        /* DataTypeConversion: '<S131>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_y_APM_FailureReason_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureReason_FD11 =
            rtb_TmpSignalConversionAtVeS_an.E_APM_FailureReason;
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_FailureReason) > 63)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureReason_FD11 = 63U;
        }

        /* End of DataTypeConversion: '<S131>/Data Type Conversion2' */

        /* DataTypeConversion: '<S131>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_y_APM_FailureType_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureType_FD11 =
            rtb_TmpSignalConversionAtVeS_an.E_APM_FailureType;
        if (((sint32)rtb_TmpSignalConversionAtVeS_an.E_APM_FailureType) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureType_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S131>/Data Type Conversion3' */

        /* Switch: '<S133>/Switch1' incorporates:
         *  SignalConversion generated from: '<S127>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_APM_VDCM_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S133>/Switch' incorporates:
             *  Constant: '<S133>/Constant'
             */
            if (KeSR2B_b_APM_VDCM_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S133>/Switch1' incorporates:
                 *  Constant: '<S133>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o = KeSR2B_y_APM_VDCM_FD11_E2E_Byp;
            }

            /* End of Switch: '<S133>/Switch' */
        }

        /* End of Switch: '<S133>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_APM_VDCM_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_APM_VDCM_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S134>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f);

        /* Outputs for Atomic SubSystem: '<S131>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S159>/dec if Ok else inc2' incorporates:
         *  Logic: '<S159>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S159>/Inc Cntr' incorporates:
             *  Constant: '<S142>/Calib'
             *  UnitDelay: '<S159>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n5) + ((uint32)
                             KeSR2B_Cnt_APM_VDCM_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S159>/dec if Ok else inc2' incorporates:
             *  Sum: '<S159>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S159>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n5;

            /* MinMax: '<S159>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S159>/FixPt MinMax' */

            /* Switch: '<S159>/dec if Ok else inc2' incorporates:
             *  Constant: '<S135>/Zero4'
             *  Sum: '<S159>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S159>/dec if Ok else inc2' */

        /* Logic: '<S159>/Cntr fail' incorporates:
         *  Constant: '<S143>/Calib'
         *  RelationalOperator: '<S159>/Enough counts to Fail?2'
         *  UnitDelay: '<S159>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR2B_Cnt_APM_VDCM_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_APM_VDCM_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f5) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S159>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n5 =
            VeSR2B_Cnt_APM_VDCM_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S159>/Prev Fail Condition' incorporates:
         *  Logic: '<S159>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f5 =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S131>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_VDCM_FD11_CRC_Faild'
         *  Logic: '<S159>/Cntr fail'
         *  Logic: '<S159>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fa_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S131>/VeSR2N_b_APM_VDCM_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_CRC_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S131>/VeSR2N_b_APM_VDCM_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_E2E_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S131>/EscData_MC_Failing_Logic' */
        /* Switch: '<S160>/dec if Ok else inc2' incorporates:
         *  Logic: '<S160>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S160>/Inc Cntr' incorporates:
             *  Constant: '<S144>/Calib'
             *  UnitDelay: '<S160>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d5) + ((uint32)
                             KeSR2B_Cnt_APM_VDCM_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S160>/dec if Ok else inc2' incorporates:
             *  Sum: '<S160>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S160>/Prev_Cntr' */
            rtb_Cntrfail_jt = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d5;

            /* MinMax: '<S160>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jt) <= 1)
            {
                rtb_Cntrfail_jt = 1U;
            }

            /* End of MinMax: '<S160>/FixPt MinMax' */

            /* Switch: '<S160>/dec if Ok else inc2' incorporates:
             *  Constant: '<S136>/Zero4'
             *  Sum: '<S160>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_jt) - 1));
        }

        /* End of Switch: '<S160>/dec if Ok else inc2' */

        /* Logic: '<S160>/Cntr fail' incorporates:
         *  Constant: '<S145>/Calib'
         *  RelationalOperator: '<S160>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR2B_Cnt_APM_VDCM_FD11_MC_DebCntr >=
              KeSR2B_Cnt_APM_VDCM_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S160>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d5 =
            VeSR2B_Cnt_APM_VDCM_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S160>/Prev Fail Condition' incorporates:
         *  Logic: '<S160>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b0 =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S131>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S131>/VeSR2N_b_APM_VDCM_FD11_MC_Faild'
         *  Logic: '<S160>/Cntr fail'
         *  Logic: '<S160>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S131>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S131>/Reset_MM_Failing' */
        /* Constant: '<S146>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_APM_VDCM_FD11_MM_F,
            rtb_VeSR2N_Cnt_APM_VDCM_FD11_MM, KeSR2B_Cnt_APM_VDCM_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_a);

        /* End of Outputs for SubSystem: '<S131>/Reset_MM_Failing' */

        /* Gain: '<S131>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_f4y = true;
    }

    /* End of Constant: '<S132>/Calib' */
    /* End of Outputs for SubSystem: '<S127>/APM_VDCM_FD11_Processing' */

    /* Merge: '<S4>/SR2N_Cnt_APM_VDCM_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S127>/VeSR2N_Cnt_APM_VDCM_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Received_VeSR2N_Cnt_APM_VDCM_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_a.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S4>/SR2N_b_APM_VDCM_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S127>/VeSR2N_b_APM_VDCM_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Received_VeSR2N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_a.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S4>/SR2N_b_APM_VDCM_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S127>/VeSR2N_b_APM_VDCM_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD11_Received_VeSR2N_b_APM_VDCM_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_f4y);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_APM_VDCM_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_APM_VDCM_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_APM_VDCM_FD5_MM_;
    boolean rtb_VeSR2N_b_APM_VDCM_FD5_MM_Fa;
    IDTRAPM_VDCM_FD5_Pkt rtb_TmpSignalConversionAtVeSR_m;
    sint32 tmp;
    uint8 rtb_Cntrfail_by;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S5>/APM_VDCM_FD5_Received'
     */
    /* SignalConversion generated from: '<S175>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S5>/SR2N_Cnt_APM_VDCM_FD5_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_APM_VDCM_FD5_MM_ =
        Rte_IrvRead_SR2B_APM_VDCM_FD5_Received_VeSR2N_Cnt_APM_VDCM_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S175>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S5>/SR2N_b_APM_VDCM_FD5_MM_Faild_merge'
     */
    rtb_VeSR2N_b_APM_VDCM_FD5_MM_Fa =
        Rte_IrvRead_SR2B_APM_VDCM_FD5_Received_VeSR2N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S175>/VeSR2B_h_COMRX_APM_VDCM_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_APM_VDCM_FD5_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_APM_VDCM_FD5_Pkt_COMRX_APM_VDCM_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_m);

    /* SignalConversion generated from: '<S175>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_APM_VDCM_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_APM_VDCM_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_APM_VDCM_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S175>/APM_VDCM_FD5_Processing' incorporates:
     *  EnablePort: '<S179>/Enable'
     */
    /* Constant: '<S180>/Calib' */
    if (KeSR2B_b_APM_VDCM_FD5_Enbl)
    {
        /* DataTypeConversion: '<S179>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_U_APM_HV_V_Fbk_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_U_APM_HV_V_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeSR_m.E_APM_HV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_HV_V_Fbk) > 4095)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_U_APM_HV_V_Fbk_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S179>/Data Type Conversion4' */

        /* DataTypeConversion: '<S179>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_U_APM_LV_V_Fbk_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_U_APM_LV_V_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeSR_m.E_APM_LV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_LV_V_Fbk) > 4095)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_U_APM_LV_V_Fbk_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S179>/Data Type Conversion5' */

        /* Outputs for Atomic SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_CtrlSts_Fbk' */
        /* Switch: '<S209>/dec if Ok else inc2' incorporates:
         *  Constant: '<S179>/Constant'
         *  RelationalOperator: '<S179>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_CtrlSts_Fbk) == 15)
        {
            /* Sum: '<S209>/Inc Cntr' incorporates:
             *  Constant: '<S195>/Calib'
             *  UnitDelay: '<S209>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iwo) + ((uint32)
                             KeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S209>/dec if Ok else inc2' incorporates:
             *  Sum: '<S209>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S209>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iwo;

            /* MinMax: '<S209>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S209>/FixPt MinMax' */

            /* Switch: '<S209>/dec if Ok else inc2' incorporates:
             *  Constant: '<S185>/Zero4'
             *  Sum: '<S209>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S209>/dec if Ok else inc2' */

        /* Logic: '<S209>/Cntr fail' incorporates:
         *  Constant: '<S200>/Calib'
         *  RelationalOperator: '<S209>/Enough counts to Fail?2'
         *  UnitDelay: '<S209>/Prev Fail Condition'
         */
        rtb_Cntrfail_by = (uint8)(((VeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cra) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S209>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iwo =
            VeSR2B_Cnt_APM_CtrlSts_Fbk_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S209>/Prev Fail Condition' incorporates:
         *  Logic: '<S209>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cra = rtb_Cntrfail_by;

        /* DataTypeConversion: '<S179>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_CtrlSts_Fbk_FD5_SNA_Faild'
         *  Logic: '<S209>/Cntr fail'
         *  Logic: '<S209>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_CtrlSts_Fbk_FD5_SN = (((sint32)
            rtb_Cntrfail_by) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_CtrlSts_Fbk' */

        /* Outputs for Atomic SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_FailureReason' */
        /* Switch: '<S210>/dec if Ok else inc2' incorporates:
         *  Constant: '<S179>/Constant1'
         *  RelationalOperator: '<S179>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_FailureReason) == 63)
        {
            /* Sum: '<S210>/Inc Cntr' incorporates:
             *  Constant: '<S196>/Calib'
             *  UnitDelay: '<S210>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bo) + ((uint32)
                             KeSR2B_Cnt_APM_FailureReason_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S210>/dec if Ok else inc2' incorporates:
             *  Sum: '<S210>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_FailureReason_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S210>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bo;

            /* MinMax: '<S210>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S210>/FixPt MinMax' */

            /* Switch: '<S210>/dec if Ok else inc2' incorporates:
             *  Constant: '<S186>/Zero4'
             *  Sum: '<S210>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_FailureReason_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S210>/dec if Ok else inc2' */

        /* Logic: '<S210>/Cntr fail' incorporates:
         *  Constant: '<S201>/Calib'
         *  RelationalOperator: '<S210>/Enough counts to Fail?2'
         *  UnitDelay: '<S210>/Prev Fail Condition'
         */
        rtb_Cntrfail_by = (uint8)(((VeSR2B_Cnt_APM_FailureReason_FD5_SNA_DebCntr
            >= KeSR2B_Cnt_APM_FailureReason_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S210>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bo =
            VeSR2B_Cnt_APM_FailureReason_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S210>/Prev Fail Condition' incorporates:
         *  Logic: '<S210>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j2 = rtb_Cntrfail_by;

        /* DataTypeConversion: '<S179>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_FailureReason_FD5_SNA_Faild'
         *  Logic: '<S210>/Cntr fail'
         *  Logic: '<S210>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureReason_FD5_ = (((sint32)
            rtb_Cntrfail_by) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_FailureReason' */

        /* Outputs for Atomic SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_FailureType' */
        /* Switch: '<S211>/dec if Ok else inc2' incorporates:
         *  Constant: '<S179>/Constant3'
         *  RelationalOperator: '<S179>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_FailureType) == 3)
        {
            /* Sum: '<S211>/Inc Cntr' incorporates:
             *  Constant: '<S197>/Calib'
             *  UnitDelay: '<S211>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_aq) + ((uint32)
                             KeSR2B_Cnt_APM_FailureType_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S211>/dec if Ok else inc2' incorporates:
             *  Sum: '<S211>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_FailureType_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S211>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_aq;

            /* MinMax: '<S211>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S211>/FixPt MinMax' */

            /* Switch: '<S211>/dec if Ok else inc2' incorporates:
             *  Constant: '<S187>/Zero4'
             *  Sum: '<S211>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_FailureType_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S211>/dec if Ok else inc2' */

        /* Logic: '<S211>/Cntr fail' incorporates:
         *  Constant: '<S202>/Calib'
         *  RelationalOperator: '<S211>/Enough counts to Fail?2'
         *  UnitDelay: '<S211>/Prev Fail Condition'
         */
        rtb_Cntrfail_by = (uint8)(((VeSR2B_Cnt_APM_FailureType_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_APM_FailureType_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cj) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S211>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_aq =
            VeSR2B_Cnt_APM_FailureType_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S211>/Prev Fail Condition' incorporates:
         *  Logic: '<S211>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cj = rtb_Cntrfail_by;

        /* DataTypeConversion: '<S179>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_FailureType_FD5_SNA_Faild'
         *  Logic: '<S211>/Cntr fail'
         *  Logic: '<S211>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_FailureType_FD5_SN = (((sint32)
            rtb_Cntrfail_by) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_FailureType' */

        /* Outputs for Atomic SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_HV_V_Fbk' */
        /* Switch: '<S212>/dec if Ok else inc2' incorporates:
         *  Constant: '<S179>/Constant4'
         *  RelationalOperator: '<S179>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_HV_V_Fbk) == 4095)
        {
            /* Sum: '<S212>/Inc Cntr' incorporates:
             *  Constant: '<S198>/Calib'
             *  UnitDelay: '<S212>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_eu4) + ((uint32)
                             KeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S212>/dec if Ok else inc2' incorporates:
             *  Sum: '<S212>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S212>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_eu4;

            /* MinMax: '<S212>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S212>/FixPt MinMax' */

            /* Switch: '<S212>/dec if Ok else inc2' incorporates:
             *  Constant: '<S188>/Zero4'
             *  Sum: '<S212>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S212>/dec if Ok else inc2' */

        /* Logic: '<S212>/Cntr fail' incorporates:
         *  Constant: '<S203>/Calib'
         *  RelationalOperator: '<S212>/Enough counts to Fail?2'
         *  UnitDelay: '<S212>/Prev Fail Condition'
         */
        rtb_Cntrfail_by = (uint8)(((VeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_og) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S212>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_eu4 =
            VeSR2B_Cnt_APM_HV_V_Fbk_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S212>/Prev Fail Condition' incorporates:
         *  Logic: '<S212>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_og = rtb_Cntrfail_by;

        /* DataTypeConversion: '<S179>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_HV_V_Fbk_FD5_SNA_Faild'
         *  Logic: '<S212>/Cntr fail'
         *  Logic: '<S212>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_HV_V_Fbk_FD5_SNA_F = (((sint32)
            rtb_Cntrfail_by) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_HV_V_Fbk' */

        /* Outputs for Atomic SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_LV_V_Fbk' */
        /* Switch: '<S213>/dec if Ok else inc2' incorporates:
         *  Constant: '<S179>/Constant5'
         *  RelationalOperator: '<S179>/Relational Operator4'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_LV_V_Fbk) == 4095)
        {
            /* Sum: '<S213>/Inc Cntr' incorporates:
             *  Constant: '<S199>/Calib'
             *  UnitDelay: '<S213>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nt) + ((uint32)
                             KeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S213>/dec if Ok else inc2' incorporates:
             *  Sum: '<S213>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S213>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nt;

            /* MinMax: '<S213>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S213>/FixPt MinMax' */

            /* Switch: '<S213>/dec if Ok else inc2' incorporates:
             *  Constant: '<S189>/Zero4'
             *  Sum: '<S213>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S213>/dec if Ok else inc2' */

        /* Logic: '<S213>/Cntr fail' incorporates:
         *  Constant: '<S204>/Calib'
         *  RelationalOperator: '<S213>/Enough counts to Fail?2'
         *  UnitDelay: '<S213>/Prev Fail Condition'
         */
        rtb_Cntrfail_by = (uint8)(((VeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ncp) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S213>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nt =
            VeSR2B_Cnt_APM_LV_V_Fbk_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S213>/Prev Fail Condition' incorporates:
         *  Logic: '<S213>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ncp = rtb_Cntrfail_by;

        /* DataTypeConversion: '<S179>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_LV_V_Fbk_FD5_SNA_Faild'
         *  Logic: '<S213>/Cntr fail'
         *  Logic: '<S213>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_LV_V_Fbk_FD5_SNA_F = (((sint32)
            rtb_Cntrfail_by) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_SNA_Failing_Logic_APM_LV_V_Fbk' */

        /* DataTypeConversion: '<S179>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_y_APM_CtrlSts_Fbk_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_APM_CtrlSts_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeSR_m.E_APM_CtrlSts_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_CtrlSts_Fbk) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_APM_CtrlSts_Fbk_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S179>/Data Type Conversion1' */

        /* DataTypeConversion: '<S179>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_y_APM_FailureReason_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureReason_FD5 =
            rtb_TmpSignalConversionAtVeSR_m.E_APM_FailureReason;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_FailureReason) > 63)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureReason_FD5 = 63U;
        }

        /* End of DataTypeConversion: '<S179>/Data Type Conversion2' */

        /* DataTypeConversion: '<S179>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_y_APM_FailureType_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureType_FD5 =
            rtb_TmpSignalConversionAtVeSR_m.E_APM_FailureType;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_APM_FailureType) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_APM_FailureType_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S179>/Data Type Conversion3' */

        /* Switch: '<S181>/Switch1' incorporates:
         *  SignalConversion generated from: '<S175>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_APM_VDCM_FD5_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S181>/Switch' incorporates:
             *  Constant: '<S181>/Constant'
             */
            if (KeSR2B_b_APM_VDCM_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S181>/Switch1' incorporates:
                 *  Constant: '<S181>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d = KeSR2B_y_APM_VDCM_FD5_E2E_Byp;
            }

            /* End of Switch: '<S181>/Switch' */
        }

        /* End of Switch: '<S181>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_APM_VDCM_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_APM_VDCM_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S182>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_a);

        /* Outputs for Atomic SubSystem: '<S179>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S207>/dec if Ok else inc2' incorporates:
         *  Logic: '<S207>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S207>/Inc Cntr' incorporates:
             *  Constant: '<S190>/Calib'
             *  UnitDelay: '<S207>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gx) + ((uint32)
                             KeSR2B_Cnt_APM_VDCM_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S207>/dec if Ok else inc2' incorporates:
             *  Sum: '<S207>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S207>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gx;

            /* MinMax: '<S207>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S207>/FixPt MinMax' */

            /* Switch: '<S207>/dec if Ok else inc2' incorporates:
             *  Constant: '<S183>/Zero4'
             *  Sum: '<S207>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S207>/dec if Ok else inc2' */

        /* Logic: '<S207>/Cntr fail' incorporates:
         *  Constant: '<S191>/Calib'
         *  RelationalOperator: '<S207>/Enough counts to Fail?2'
         *  UnitDelay: '<S207>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR2B_Cnt_APM_VDCM_FD5_CRC_DebCntr >=
               KeSR2B_Cnt_APM_VDCM_FD5_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_k2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S207>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gx =
            VeSR2B_Cnt_APM_VDCM_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S207>/Prev Fail Condition' incorporates:
         *  Logic: '<S207>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_k2 =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S179>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_VDCM_FD5_CRC_Faild'
         *  Logic: '<S207>/Cntr fail'
         *  Logic: '<S207>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S179>/VeSR2N_b_APM_VDCM_FD5_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_CRC_Failg =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S179>/VeSR2N_b_APM_VDCM_FD5_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_E2E_Faild =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S179>/EscData_MC_Failing_Logic' */
        /* Switch: '<S208>/dec if Ok else inc2' incorporates:
         *  Logic: '<S208>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S208>/Inc Cntr' incorporates:
             *  Constant: '<S192>/Calib'
             *  UnitDelay: '<S208>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cr) + ((uint32)
                             KeSR2B_Cnt_APM_VDCM_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S208>/dec if Ok else inc2' incorporates:
             *  Sum: '<S208>/Inc Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S208>/Prev_Cntr' */
            rtb_Cntrfail_by = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cr;

            /* MinMax: '<S208>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_by) <= 1)
            {
                rtb_Cntrfail_by = 1U;
            }

            /* End of MinMax: '<S208>/FixPt MinMax' */

            /* Switch: '<S208>/dec if Ok else inc2' incorporates:
             *  Constant: '<S184>/Zero4'
             *  Sum: '<S208>/Dec Cntr'
             */
            VeSR2B_Cnt_APM_VDCM_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_by) - 1));
        }

        /* End of Switch: '<S208>/dec if Ok else inc2' */

        /* Logic: '<S208>/Cntr fail' incorporates:
         *  Constant: '<S193>/Calib'
         *  RelationalOperator: '<S208>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR2B_Cnt_APM_VDCM_FD5_MC_DebCntr >=
              KeSR2B_Cnt_APM_VDCM_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S208>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cr =
            VeSR2B_Cnt_APM_VDCM_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S208>/Prev Fail Condition' incorporates:
         *  Logic: '<S208>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ht =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S179>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S179>/VeSR2N_b_APM_VDCM_FD5_MC_Faild'
         *  Logic: '<S208>/Cntr fail'
         *  Logic: '<S208>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_APM_VDCM_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S179>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S179>/Reset_MM_Failing' */
        /* Constant: '<S194>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_APM_VDCM_FD5_MM_Fa,
            rtb_VeSR2N_Cnt_APM_VDCM_FD5_MM_, KeSR2B_Cnt_APM_VDCM_FD5_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_g);

        /* End of Outputs for SubSystem: '<S179>/Reset_MM_Failing' */

        /* Gain: '<S179>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_mcx = true;
    }

    /* End of Constant: '<S180>/Calib' */
    /* End of Outputs for SubSystem: '<S175>/APM_VDCM_FD5_Processing' */

    /* Merge: '<S5>/SR2N_Cnt_APM_VDCM_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S175>/VeSR2N_Cnt_APM_VDCM_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Received_VeSR2N_Cnt_APM_VDCM_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_g.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S5>/SR2N_b_APM_VDCM_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S175>/VeSR2N_b_APM_VDCM_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Received_VeSR2N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_g.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S5>/SR2N_b_APM_VDCM_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S175>/VeSR2N_b_APM_VDCM_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_APM_VDCM_FD5_Received_VeSR2N_b_APM_VDCM_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_mcx);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_APM_VDCM_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_POWERLIMITS_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BATTERY_HV_POW_d;
    boolean rtb_VeSR2N_b_BATTERY_HV_POW_cen;
    IDTRBATTERY_HV_POWERLIMITS_FD11_Pkt rtb_TmpSignalConversionAtVeS_kl;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S6>/BATTERY_HV_POWERLIMITS_FD11_Received'
     */
    /* SignalConversion generated from: '<S223>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S6>/SR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BATTERY_HV_POW_d =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S223>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_POW_cen =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S223>/VeSR2B_h_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_kl);

    /* SignalConversion generated from: '<S223>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S223>/BATTERY_HV_POWERLIMITS_FD11_Processing' incorporates:
     *  EnablePort: '<S227>/Enable'
     */
    /* Constant: '<S228>/Calib' */
    if (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl)
    {
        /* Switch: '<S229>/Switch1' incorporates:
         *  SignalConversion generated from: '<S223>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S229>/Switch' incorporates:
             *  Constant: '<S229>/Constant'
             */
            if (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S229>/Switch1' incorporates:
                 *  Constant: '<S229>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i =
                    KeSR2B_y_BATTERY_HV_POWERLIMITS_FD11_E2E_Byp;
            }

            /* End of Switch: '<S229>/Switch' */
        }

        /* End of Switch: '<S229>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_OpRetVal
            (&tmpRead);

        /* Chart: '<S230>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_i,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_g);

        /* Outputs for Atomic SubSystem: '<S227>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S240>/dec if Ok else inc2' incorporates:
         *  Logic: '<S240>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S240>/Inc Cntr' incorporates:
             *  Constant: '<S233>/Calib'
             *  UnitDelay: '<S240>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ho) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S240>/dec if Ok else inc2' incorporates:
             *  Sum: '<S240>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S240>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ho;

            /* MinMax: '<S240>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S240>/FixPt MinMax' */

            /* Switch: '<S240>/dec if Ok else inc2' incorporates:
             *  Constant: '<S231>/Zero4'
             *  Sum: '<S240>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S240>/dec if Ok else inc2' */

        /* Logic: '<S240>/Cntr fail' incorporates:
         *  Constant: '<S234>/Calib'
         *  RelationalOperator: '<S240>/Enough counts to Fail?2'
         *  UnitDelay: '<S240>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hz) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S240>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ho =
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S240>/Prev Fail Condition' incorporates:
         *  Logic: '<S240>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hz =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S227>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S227>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  Logic: '<S240>/Cntr fail'
         *  Logic: '<S240>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_i = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S227>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S227>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMITS =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S227>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_e =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S227>/EscData_MC_Failing_Logic' */
        /* Switch: '<S241>/dec if Ok else inc2' incorporates:
         *  Logic: '<S241>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S241>/Inc Cntr' incorporates:
             *  Constant: '<S235>/Calib'
             *  UnitDelay: '<S241>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oh) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S241>/dec if Ok else inc2' incorporates:
             *  Sum: '<S241>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S241>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oh;

            /* MinMax: '<S241>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S241>/FixPt MinMax' */

            /* Switch: '<S241>/dec if Ok else inc2' incorporates:
             *  Constant: '<S232>/Zero4'
             *  Sum: '<S241>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S241>/dec if Ok else inc2' */

        /* Logic: '<S241>/Cntr fail' incorporates:
         *  Constant: '<S236>/Calib'
         *  RelationalOperator: '<S241>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr >=
              KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S241>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oh =
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S241>/Prev Fail Condition' incorporates:
         *  Logic: '<S241>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kn =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S227>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S227>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  Logic: '<S241>/Cntr fail'
         *  Logic: '<S241>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S227>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S227>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S227>/VeSR2N_b_BPCMCntctrsMTOWrn_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsMTOWrn_FD11 =
            rtb_TmpSignalConversionAtVeS_kl.E_BPCM_CntctrsMidTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S227>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S227>/VeSR2N_b_BPCMCntctrsSTOWrn_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsSTOWrn_FD11 =
            rtb_TmpSignalConversionAtVeS_kl.E_BPCM_CntctrsShtTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S227>/Reset_MM_Failing' */
        /* Constant: '<S237>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BATTERY_HV_POW_cen,
            rtb_VeSR2N_Cnt_BATTERY_HV_POW_d,
            KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_p);

        /* End of Outputs for SubSystem: '<S227>/Reset_MM_Failing' */

        /* Gain: '<S227>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_aw = true;
    }

    /* End of Constant: '<S228>/Calib' */
    /* End of Outputs for SubSystem: '<S223>/BATTERY_HV_POWERLIMITS_FD11_Processing' */

    /* Merge: '<S6>/SR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S223>/VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_p.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S223>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_p.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S6>/SR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S223>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_aw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_POWERLIMITS_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_POWERLIMITS_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BATTERY_HV_POWER;
    boolean rtb_VeSR2N_b_BATTERY_HV_POWE_ce;
    IDTRBATTERY_HV_POWERLIMITS_FD5_Pkt rtb_TmpSignalConversionAtVeSR_c;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S7>/BATTERY_HV_POWERLIMITS_FD5_Received'
     */
    /* SignalConversion generated from: '<S248>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S7>/SR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BATTERY_HV_POWER =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S248>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_POWE_ce =
        Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S248>/VeSR2B_h_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_c);

    /* SignalConversion generated from: '<S248>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S248>/BATTERY_HV_POWERLIMITS_FD5_Processing' incorporates:
     *  EnablePort: '<S252>/Enable'
     */
    /* Constant: '<S253>/Calib' */
    if (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl)
    {
        /* Switch: '<S254>/Switch1' incorporates:
         *  SignalConversion generated from: '<S248>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S254>/Switch' incorporates:
             *  Constant: '<S254>/Constant'
             */
            if (KeSR2B_b_BATTERY_HV_POWERLIMITS_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S254>/Switch1' incorporates:
                 *  Constant: '<S254>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i =
                    KeSR2B_y_BATTERY_HV_POWERLIMITS_FD5_E2E_Byp;
            }

            /* End of Switch: '<S254>/Switch' */
        }

        /* End of Switch: '<S254>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_OpRetVal
            (&tmpRead);

        /* Chart: '<S255>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_i,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f5);

        /* Outputs for Atomic SubSystem: '<S252>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S265>/dec if Ok else inc2' incorporates:
         *  Logic: '<S265>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f5.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S265>/Inc Cntr' incorporates:
             *  Constant: '<S258>/Calib'
             *  UnitDelay: '<S265>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iw) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S265>/dec if Ok else inc2' incorporates:
             *  Sum: '<S265>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S265>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iw;

            /* MinMax: '<S265>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S265>/FixPt MinMax' */

            /* Switch: '<S265>/dec if Ok else inc2' incorporates:
             *  Constant: '<S256>/Zero4'
             *  Sum: '<S265>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S265>/dec if Ok else inc2' */

        /* Logic: '<S265>/Cntr fail' incorporates:
         *  Constant: '<S259>/Calib'
         *  RelationalOperator: '<S265>/Enough counts to Fail?2'
         *  UnitDelay: '<S265>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr >=
               KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S265>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iw =
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S265>/Prev Fail Condition' incorporates:
         *  Logic: '<S265>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cf =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S252>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S252>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  Logic: '<S265>/Cntr fail'
         *  Logic: '<S265>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_m = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S252>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S252>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIM_ew =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f5.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S252>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_p =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f5.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S252>/EscData_MC_Failing_Logic' */
        /* Switch: '<S266>/dec if Ok else inc2' incorporates:
         *  Logic: '<S266>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_f5.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S266>/Inc Cntr' incorporates:
             *  Constant: '<S260>/Calib'
             *  UnitDelay: '<S266>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bh) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S266>/dec if Ok else inc2' incorporates:
             *  Sum: '<S266>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S266>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bh;

            /* MinMax: '<S266>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S266>/FixPt MinMax' */

            /* Switch: '<S266>/dec if Ok else inc2' incorporates:
             *  Constant: '<S257>/Zero4'
             *  Sum: '<S266>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S266>/dec if Ok else inc2' */

        /* Logic: '<S266>/Cntr fail' incorporates:
         *  Constant: '<S261>/Calib'
         *  RelationalOperator: '<S266>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr >=
              KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S266>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bh =
            VeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S266>/Prev Fail Condition' incorporates:
         *  Logic: '<S266>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mp =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S252>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S252>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  Logic: '<S266>/Cntr fail'
         *  Logic: '<S266>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_POWERLIMI_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S252>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S252>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S252>/VeSR2N_b_BPCMCntctrsMTOpWrn_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsMTOpWrn_FD5 =
            rtb_TmpSignalConversionAtVeSR_c.E_BPCM_CntctrsMidTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S252>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S252>/VeSR2N_b_BPCMCntctrsSTOpWrn_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCMCntctrsSTOpWrn_FD5 =
            rtb_TmpSignalConversionAtVeSR_c.E_BPCM_CntctrsShtTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S252>/Reset_MM_Failing' */
        /* Constant: '<S262>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BATTERY_HV_POWE_ce,
            rtb_VeSR2N_Cnt_BATTERY_HV_POWER,
            KeSR2B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_l);

        /* End of Outputs for SubSystem: '<S252>/Reset_MM_Failing' */

        /* Gain: '<S252>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_gc = true;
    }

    /* End of Constant: '<S253>/Calib' */
    /* End of Outputs for SubSystem: '<S248>/BATTERY_HV_POWERLIMITS_FD5_Processing' */

    /* Merge: '<S7>/SR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S248>/VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR2N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_l.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S248>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_l.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S7>/SR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S248>/VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR2N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_gc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_POWERLIMITS_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_STATUS1_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BATTERY_HV_STA_d;
    boolean rtb_VeSR2N_b_BATTERY_HV_STAT_b0;
    IDTRBATTERY_HV_STATUS1_FD11_Pkt rtb_TmpSignalConversionAtVeS_pb;
    sint32 tmp;
    uint8 rtb_Cntrfail_ok;
    uint8 rtb_TmpSignalConversionAtVeRx_g;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/BATTERY_HV_STATUS1_FD11_Received'
     */
    /* SignalConversion generated from: '<S273>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S8>/SR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BATTERY_HV_STA_d =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD11_Received_VeSR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S273>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_STAT_b0 =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD11_Received_VeSR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S273>/VeSR2B_h_COMRX_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BATTERY_HV_STATUS1_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_BATTERY_HV_STATUS1_FD11_Pkt_COMRX_BATTERY_HV_STATUS1_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_pb);

    /* SignalConversion generated from: '<S273>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_g);

VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_g;

    /* Outputs for Enabled SubSystem: '<S273>/BATTERY_HV_STATUS1_FD11_Processing' incorporates:
     *  EnablePort: '<S277>/Enable'
     */
    /* Constant: '<S278>/Calib' */
    if (KeSR2B_b_BATTERY_HV_STATUS1_FD11_Enbl)
    {
        /* DataStoreWrite: '<S277>/VeSR2N_I_BPCM_HV_Current_FD11' */
        SR2B_BLUEN_ac_DW.VeSR2N_I_BPCM_HV_Current_FD11 =
            rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Current;

        /* DataTypeConversion: '<S277>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_Pct_BPCM_HV_SOC_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_Pct_BPCM_HV_SOC_FD11 =
            rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_SOC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_SOC) > 1023)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_Pct_BPCM_HV_SOC_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S277>/Data Type Conversion3' */

        /* DataTypeConversion: '<S277>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_T_BPCM_HV_Temp_Max_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD11 =
            rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Temperature_Max;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Temperature_Max) >
            2047)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S277>/Data Type Conversion4' */

        /* DataTypeConversion: '<S277>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_T_BPCM_HV_Temp_Min_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD11 =
            rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Temperature_Min;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Temperature_Min) >
            2047)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S277>/Data Type Conversion5' */

        /* DataTypeConversion: '<S277>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_U_BPCM_HV_IntVolt_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD11 =
            rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_InternalVoltage;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_InternalVoltage) >
            16383)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S277>/Data Type Conversion2' */

        /* Outputs for Atomic SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Current' */
        /* Switch: '<S310>/dec if Ok else inc2' incorporates:
         *  Constant: '<S277>/Constant'
         *  RelationalOperator: '<S277>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Current) == 65535)
        {
            /* Sum: '<S310>/Inc Cntr' incorporates:
             *  Constant: '<S294>/Calib'
             *  UnitDelay: '<S310>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fm) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S310>/dec if Ok else inc2' incorporates:
             *  Sum: '<S310>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S310>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fm;

            /* MinMax: '<S310>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S310>/FixPt MinMax' */

            /* Switch: '<S310>/dec if Ok else inc2' incorporates:
             *  Constant: '<S283>/Zero4'
             *  Sum: '<S310>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S310>/dec if Ok else inc2' */

        /* Logic: '<S310>/Cntr fail' incorporates:
         *  Constant: '<S300>/Calib'
         *  RelationalOperator: '<S310>/Enough counts to Fail?2'
         *  UnitDelay: '<S310>/Prev Fail Condition'
         */
        rtb_Cntrfail_ok = (uint8)(((VeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S310>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fm =
            VeSR2B_Cnt_BPCM_HV_Current_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S310>/Prev Fail Condition' incorporates:
         *  Logic: '<S310>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h1 = rtb_Cntrfail_ok;

        /* DataTypeConversion: '<S277>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BPCM_HV_Current_FD11_SNA_Faild'
         *  Logic: '<S310>/Cntr fail'
         *  Logic: '<S310>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Current_FD11_S = (((sint32)
            rtb_Cntrfail_ok) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Current' */

        /* Outputs for Atomic SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_InternalVoltage' */
        /* Switch: '<S311>/dec if Ok else inc2' incorporates:
         *  Constant: '<S277>/Constant1'
         *  RelationalOperator: '<S277>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_InternalVoltage) ==
            16383)
        {
            /* Sum: '<S311>/Inc Cntr' incorporates:
             *  Constant: '<S295>/Calib'
             *  UnitDelay: '<S311>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ed) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S311>/dec if Ok else inc2' incorporates:
             *  Sum: '<S311>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S311>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ed;

            /* MinMax: '<S311>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S311>/FixPt MinMax' */

            /* Switch: '<S311>/dec if Ok else inc2' incorporates:
             *  Constant: '<S284>/Zero4'
             *  Sum: '<S311>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S311>/dec if Ok else inc2' */

        /* Logic: '<S311>/Cntr fail' incorporates:
         *  Constant: '<S301>/Calib'
         *  RelationalOperator: '<S311>/Enough counts to Fail?2'
         *  UnitDelay: '<S311>/Prev Fail Condition'
         */
        rtb_Cntrfail_ok = (uint8)(((VeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ml) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S311>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ed =
            VeSR2B_Cnt_BPCM_HV_IntVolt_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S311>/Prev Fail Condition' incorporates:
         *  Logic: '<S311>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ml = rtb_Cntrfail_ok;

        /* DataTypeConversion: '<S277>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BPCM_HV_IntVolt_FD11_SNA_Faild'
         *  Logic: '<S311>/Cntr fail'
         *  Logic: '<S311>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_IntVolt_FD11_S = (((sint32)
            rtb_Cntrfail_ok) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_InternalVoltage' */

        /* Outputs for Atomic SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_SOC' */
        /* Switch: '<S312>/dec if Ok else inc2' incorporates:
         *  Constant: '<S277>/Constant3'
         *  RelationalOperator: '<S277>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_SOC) == 1023)
        {
            /* Sum: '<S312>/Inc Cntr' incorporates:
             *  Constant: '<S296>/Calib'
             *  UnitDelay: '<S312>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i1) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S312>/dec if Ok else inc2' incorporates:
             *  Sum: '<S312>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S312>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i1;

            /* MinMax: '<S312>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S312>/FixPt MinMax' */

            /* Switch: '<S312>/dec if Ok else inc2' incorporates:
             *  Constant: '<S285>/Zero4'
             *  Sum: '<S312>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S312>/dec if Ok else inc2' */

        /* Logic: '<S312>/Cntr fail' incorporates:
         *  Constant: '<S302>/Calib'
         *  RelationalOperator: '<S312>/Enough counts to Fail?2'
         *  UnitDelay: '<S312>/Prev Fail Condition'
         */
        rtb_Cntrfail_ok = (uint8)(((VeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S312>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i1 =
            VeSR2B_Cnt_BPCM_HV_SOC_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S312>/Prev Fail Condition' incorporates:
         *  Logic: '<S312>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d0 = rtb_Cntrfail_ok;

        /* DataTypeConversion: '<S277>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BPCM_HV_SOC_FD11_SNA_Faild'
         *  Logic: '<S312>/Cntr fail'
         *  Logic: '<S312>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_SOC_FD11_SNA_F = (((sint32)
            rtb_Cntrfail_ok) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_SOC' */

        /* Outputs for Atomic SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Max' */
        /* Switch: '<S313>/dec if Ok else inc2' incorporates:
         *  Constant: '<S277>/Constant4'
         *  RelationalOperator: '<S277>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Temperature_Max) ==
            2047)
        {
            /* Sum: '<S313>/Inc Cntr' incorporates:
             *  Constant: '<S297>/Calib'
             *  UnitDelay: '<S313>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fg) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S313>/dec if Ok else inc2' incorporates:
             *  Sum: '<S313>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S313>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fg;

            /* MinMax: '<S313>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S313>/FixPt MinMax' */

            /* Switch: '<S313>/dec if Ok else inc2' incorporates:
             *  Constant: '<S286>/Zero4'
             *  Sum: '<S313>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S313>/dec if Ok else inc2' */

        /* Logic: '<S313>/Cntr fail' incorporates:
         *  Constant: '<S303>/Calib'
         *  RelationalOperator: '<S313>/Enough counts to Fail?2'
         *  UnitDelay: '<S313>/Prev Fail Condition'
         */
        rtb_Cntrfail_ok = (uint8)(((VeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_DebCntr
            >= KeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kd) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S313>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fg =
            VeSR2B_Cnt_BPCM_HV_Temp_Max_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S313>/Prev Fail Condition' incorporates:
         *  Logic: '<S313>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kd = rtb_Cntrfail_ok;

        /* DataTypeConversion: '<S277>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BPCM_HV_Temp_Max_FD11_SNA_Faild'
         *  Logic: '<S313>/Cntr fail'
         *  Logic: '<S313>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Max_FD11_ = (((sint32)
            rtb_Cntrfail_ok) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Max' */

        /* Outputs for Atomic SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Min' */
        /* Switch: '<S314>/dec if Ok else inc2' incorporates:
         *  Constant: '<S277>/Constant5'
         *  RelationalOperator: '<S277>/Relational Operator4'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Temperature_Min) ==
            2047)
        {
            /* Sum: '<S314>/Inc Cntr' incorporates:
             *  Constant: '<S298>/Calib'
             *  UnitDelay: '<S314>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hh) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S314>/dec if Ok else inc2' incorporates:
             *  Sum: '<S314>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S314>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hh;

            /* MinMax: '<S314>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S314>/FixPt MinMax' */

            /* Switch: '<S314>/dec if Ok else inc2' incorporates:
             *  Constant: '<S287>/Zero4'
             *  Sum: '<S314>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S314>/dec if Ok else inc2' */

        /* Logic: '<S314>/Cntr fail' incorporates:
         *  Constant: '<S304>/Calib'
         *  RelationalOperator: '<S314>/Enough counts to Fail?2'
         *  UnitDelay: '<S314>/Prev Fail Condition'
         */
        rtb_Cntrfail_ok = (uint8)(((VeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_DebCntr
            >= KeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d3) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S314>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hh =
            VeSR2B_Cnt_BPCM_HV_Temp_Min_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S314>/Prev Fail Condition' incorporates:
         *  Logic: '<S314>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d3 = rtb_Cntrfail_ok;

        /* DataTypeConversion: '<S277>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BPCM_HV_Temp_Min_FD11_SNA_Faild'
         *  Logic: '<S314>/Cntr fail'
         *  Logic: '<S314>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Min_FD11_ = (((sint32)
            rtb_Cntrfail_ok) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Min' */

        /* Outputs for Atomic SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Trac_Bus_Sts' */
        /* Switch: '<S315>/dec if Ok else inc2' incorporates:
         *  Constant: '<S277>/Constant6'
         *  RelationalOperator: '<S277>/Relational Operator5'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Trac_Bus_Sts) ==
                7)
        {
            /* Sum: '<S315>/Inc Cntr' incorporates:
             *  Constant: '<S299>/Calib'
             *  UnitDelay: '<S315>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jqo) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S315>/dec if Ok else inc2' incorporates:
             *  Sum: '<S315>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S315>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jqo;

            /* MinMax: '<S315>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S315>/FixPt MinMax' */

            /* Switch: '<S315>/dec if Ok else inc2' incorporates:
             *  Constant: '<S288>/Zero4'
             *  Sum: '<S315>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S315>/dec if Ok else inc2' */

        /* Logic: '<S315>/Cntr fail' incorporates:
         *  Constant: '<S305>/Calib'
         *  RelationalOperator: '<S315>/Enough counts to Fail?2'
         *  UnitDelay: '<S315>/Prev Fail Condition'
         */
        rtb_Cntrfail_ok = (uint8)
            (((VeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_DebCntr >=
               KeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j0i) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S315>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jqo =
            VeSR2B_Cnt_BPCM_HV_TracBusStsFD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S315>/Prev Fail Condition' incorporates:
         *  Logic: '<S315>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j0i = rtb_Cntrfail_ok;

        /* DataTypeConversion: '<S277>/DTC_SNAFailing6' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BPCM_HV_TracBusStsFD11_SNA_Faild'
         *  Logic: '<S315>/Cntr fail'
         *  Logic: '<S315>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_TracBusStsFD11 = (((sint32)
            rtb_Cntrfail_ok) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_SNA_Failing_Logic_BPCM_HV_Trac_Bus_Sts' */

        /* DataTypeConversion: '<S277>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_y_BPCM_HV_TracBusStsFD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_BPCM_HV_TracBusStsFD11 =
            rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Trac_Bus_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pb.E_BPCM_HV_Trac_Bus_Sts) > 7)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_BPCM_HV_TracBusStsFD11 = 7U;
        }

        /* End of DataTypeConversion: '<S277>/Data Type Conversion6' */

        /* Switch: '<S279>/Switch1' incorporates:
         *  SignalConversion generated from: '<S273>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S279>/Switch' incorporates:
             *  Constant: '<S279>/Constant'
             */
            if (KeSR2B_b_BATTERY_HV_STATUS1_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S279>/Switch1' incorporates:
                 *  Constant: '<S279>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_g =
                    KeSR2B_y_BATTERY_HV_STATUS1_FD11_E2E_Byp;
            }

            /* End of Switch: '<S279>/Switch' */
        }

        /* End of Switch: '<S279>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S280>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_g,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b);

        /* Outputs for Atomic SubSystem: '<S277>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S308>/dec if Ok else inc2' incorporates:
         *  Logic: '<S308>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S308>/Inc Cntr' incorporates:
             *  Constant: '<S289>/Calib'
             *  UnitDelay: '<S308>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b4) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S308>/dec if Ok else inc2' incorporates:
             *  Sum: '<S308>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S308>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b4;

            /* MinMax: '<S308>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S308>/FixPt MinMax' */

            /* Switch: '<S308>/dec if Ok else inc2' incorporates:
             *  Constant: '<S281>/Zero4'
             *  Sum: '<S308>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S308>/dec if Ok else inc2' */

        /* Logic: '<S308>/Cntr fail' incorporates:
         *  Constant: '<S290>/Calib'
         *  RelationalOperator: '<S308>/Enough counts to Fail?2'
         *  UnitDelay: '<S308>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            (((VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S308>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b4 =
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S308>/Prev Fail Condition' incorporates:
         *  Logic: '<S308>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m0 =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S277>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  Logic: '<S308>/Cntr fail'
         *  Logic: '<S308>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_o = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S277>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_a =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S277>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_l =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S277>/EscData_MC_Failing_Logic' */
        /* Switch: '<S309>/dec if Ok else inc2' incorporates:
         *  Logic: '<S309>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S309>/Inc Cntr' incorporates:
             *  Constant: '<S291>/Calib'
             *  UnitDelay: '<S309>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_de) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S309>/dec if Ok else inc2' incorporates:
             *  Sum: '<S309>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S309>/Prev_Cntr' */
            rtb_Cntrfail_ok = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_de;

            /* MinMax: '<S309>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ok) <= 1)
            {
                rtb_Cntrfail_ok = 1U;
            }

            /* End of MinMax: '<S309>/FixPt MinMax' */

            /* Switch: '<S309>/dec if Ok else inc2' incorporates:
             *  Constant: '<S282>/Zero4'
             *  Sum: '<S309>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ok) - 1));
        }

        /* End of Switch: '<S309>/dec if Ok else inc2' */

        /* Logic: '<S309>/Cntr fail' incorporates:
         *  Constant: '<S292>/Calib'
         *  RelationalOperator: '<S309>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            ((VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr >=
              KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S309>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_de =
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S309>/Prev Fail Condition' incorporates:
         *  Logic: '<S309>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c1 =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S277>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S277>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Logic: '<S309>/Cntr fail'
         *  Logic: '<S309>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S277>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S277>/Reset_MM_Failing' */
        /* Constant: '<S293>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BATTERY_HV_STAT_b0,
            rtb_VeSR2N_Cnt_BATTERY_HV_STA_d,
            KeSR2B_Cnt_BATTERY_HV_STATUS1_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_f);

        /* End of Outputs for SubSystem: '<S277>/Reset_MM_Failing' */

        /* Gain: '<S277>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_bc = true;
    }

    /* End of Constant: '<S278>/Calib' */
    /* End of Outputs for SubSystem: '<S273>/BATTERY_HV_STATUS1_FD11_Processing' */

    /* Merge: '<S8>/SR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S273>/VeSR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Received_VeSR2N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_f.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S273>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Received_VeSR2N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_f.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S8>/SR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S273>/VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD11_Received_VeSR2N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_bc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_STATUS1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BATTERY_HV_STATUS1_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BATTERY_HV_STATU;
    boolean rtb_VeSR2N_b_BATTERY_HV_STATU_m;
    IDTRBATTERY_HV_STATUS1_FD5_Pkt rtb_TmpSignalConversionAtVeSR_f;
    sint32 tmp;
    uint8 rtb_Cntrfail_km0;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/BATTERY_HV_STATUS1_FD5_Received'
     */
    /* SignalConversion generated from: '<S326>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S9>/SR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BATTERY_HV_STATU =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD5_Received_VeSR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S326>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BATTERY_HV_STATU_m =
        Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD5_Received_VeSR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S326>/VeSR2B_h_COMRX_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BATTERY_HV_STATUS1_FD5_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_BATTERY_HV_STATUS1_FD5_Pkt_COMRX_BATTERY_HV_STATUS1_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_f);

    /* SignalConversion generated from: '<S326>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S326>/BATTERY_HV_STATUS1_FD5_Processing' incorporates:
     *  EnablePort: '<S330>/Enable'
     */
    /* Constant: '<S331>/Calib' */
    if (KeSR2B_b_BATTERY_HV_STATUS1_FD5_Enbl)
    {
        /* DataStoreWrite: '<S330>/VeSR2N_I_BPCM_HV_Current_FD5' */
        SR2B_BLUEN_ac_DW.VeSR2N_I_BPCM_HV_Current_FD5 =
            rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Current;

        /* DataTypeConversion: '<S330>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_Pct_BPCM_HV_SOC_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_Pct_BPCM_HV_SOC_FD5 =
            rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_SOC;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_SOC) > 1023)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_Pct_BPCM_HV_SOC_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S330>/Data Type Conversion3' */

        /* DataTypeConversion: '<S330>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_T_BPCM_HV_Temp_Max_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD5 =
            rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Temperature_Max;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Temperature_Max) >
            2047)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S330>/Data Type Conversion4' */

        /* DataTypeConversion: '<S330>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_T_BPCM_HV_Temp_Min_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD5 =
            rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Temperature_Min;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Temperature_Min) >
            2047)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S330>/Data Type Conversion5' */

        /* DataTypeConversion: '<S330>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_U_BPCM_HV_IntVolt_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD5 =
            rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_InternalVoltage;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_InternalVoltage) >
            16383)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S330>/Data Type Conversion2' */

        /* Outputs for Atomic SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Current' */
        /* Switch: '<S363>/dec if Ok else inc2' incorporates:
         *  Constant: '<S330>/Constant'
         *  RelationalOperator: '<S330>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Current) == 65535)
        {
            /* Sum: '<S363>/Inc Cntr' incorporates:
             *  Constant: '<S347>/Calib'
             *  UnitDelay: '<S363>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_et) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S363>/dec if Ok else inc2' incorporates:
             *  Sum: '<S363>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S363>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_et;

            /* MinMax: '<S363>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S363>/FixPt MinMax' */

            /* Switch: '<S363>/dec if Ok else inc2' incorporates:
             *  Constant: '<S336>/Zero4'
             *  Sum: '<S363>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S363>/dec if Ok else inc2' */

        /* Logic: '<S363>/Cntr fail' incorporates:
         *  Constant: '<S353>/Calib'
         *  RelationalOperator: '<S363>/Enough counts to Fail?2'
         *  UnitDelay: '<S363>/Prev Fail Condition'
         */
        rtb_Cntrfail_km0 = (uint8)(((VeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dm) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S363>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_et =
            VeSR2B_Cnt_BPCM_HV_Current_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S363>/Prev Fail Condition' incorporates:
         *  Logic: '<S363>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dm = rtb_Cntrfail_km0;

        /* DataTypeConversion: '<S330>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BPCM_HV_Current_FD5_SNA_Faild'
         *  Logic: '<S363>/Cntr fail'
         *  Logic: '<S363>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Current_FD5_SN = (((sint32)
            rtb_Cntrfail_km0) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Current' */

        /* Outputs for Atomic SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_InternalVoltage' */
        /* Switch: '<S364>/dec if Ok else inc2' incorporates:
         *  Constant: '<S330>/Constant1'
         *  RelationalOperator: '<S330>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_InternalVoltage) ==
            16383)
        {
            /* Sum: '<S364>/Inc Cntr' incorporates:
             *  Constant: '<S348>/Calib'
             *  UnitDelay: '<S364>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nn) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S364>/dec if Ok else inc2' incorporates:
             *  Sum: '<S364>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S364>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nn;

            /* MinMax: '<S364>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S364>/FixPt MinMax' */

            /* Switch: '<S364>/dec if Ok else inc2' incorporates:
             *  Constant: '<S337>/Zero4'
             *  Sum: '<S364>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S364>/dec if Ok else inc2' */

        /* Logic: '<S364>/Cntr fail' incorporates:
         *  Constant: '<S354>/Calib'
         *  RelationalOperator: '<S364>/Enough counts to Fail?2'
         *  UnitDelay: '<S364>/Prev Fail Condition'
         */
        rtb_Cntrfail_km0 = (uint8)(((VeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b5) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S364>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nn =
            VeSR2B_Cnt_BPCM_HV_IntVolt_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S364>/Prev Fail Condition' incorporates:
         *  Logic: '<S364>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b5 = rtb_Cntrfail_km0;

        /* DataTypeConversion: '<S330>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BPCM_HV_IntVolt_FD5_SNA_Faild'
         *  Logic: '<S364>/Cntr fail'
         *  Logic: '<S364>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_IntVolt_FD5_SN = (((sint32)
            rtb_Cntrfail_km0) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_InternalVoltage' */

        /* Outputs for Atomic SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_SOC' */
        /* Switch: '<S365>/dec if Ok else inc2' incorporates:
         *  Constant: '<S330>/Constant3'
         *  RelationalOperator: '<S330>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_SOC) == 1023)
        {
            /* Sum: '<S365>/Inc Cntr' incorporates:
             *  Constant: '<S349>/Calib'
             *  UnitDelay: '<S365>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lj) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S365>/dec if Ok else inc2' incorporates:
             *  Sum: '<S365>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S365>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lj;

            /* MinMax: '<S365>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S365>/FixPt MinMax' */

            /* Switch: '<S365>/dec if Ok else inc2' incorporates:
             *  Constant: '<S338>/Zero4'
             *  Sum: '<S365>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S365>/dec if Ok else inc2' */

        /* Logic: '<S365>/Cntr fail' incorporates:
         *  Constant: '<S355>/Calib'
         *  RelationalOperator: '<S365>/Enough counts to Fail?2'
         *  UnitDelay: '<S365>/Prev Fail Condition'
         */
        rtb_Cntrfail_km0 = (uint8)(((VeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S365>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lj =
            VeSR2B_Cnt_BPCM_HV_SOC_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S365>/Prev Fail Condition' incorporates:
         *  Logic: '<S365>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i1 = rtb_Cntrfail_km0;

        /* DataTypeConversion: '<S330>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BPCM_HV_SOC_FD5_SNA_Faild'
         *  Logic: '<S365>/Cntr fail'
         *  Logic: '<S365>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_SOC_FD5_SNA_Fa = (((sint32)
            rtb_Cntrfail_km0) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_SOC' */

        /* Outputs for Atomic SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Max' */
        /* Switch: '<S366>/dec if Ok else inc2' incorporates:
         *  Constant: '<S330>/Constant4'
         *  RelationalOperator: '<S330>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Temperature_Max) ==
            2047)
        {
            /* Sum: '<S366>/Inc Cntr' incorporates:
             *  Constant: '<S350>/Calib'
             *  UnitDelay: '<S366>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m5) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S366>/dec if Ok else inc2' incorporates:
             *  Sum: '<S366>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S366>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m5;

            /* MinMax: '<S366>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S366>/FixPt MinMax' */

            /* Switch: '<S366>/dec if Ok else inc2' incorporates:
             *  Constant: '<S339>/Zero4'
             *  Sum: '<S366>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S366>/dec if Ok else inc2' */

        /* Logic: '<S366>/Cntr fail' incorporates:
         *  Constant: '<S356>/Calib'
         *  RelationalOperator: '<S366>/Enough counts to Fail?2'
         *  UnitDelay: '<S366>/Prev Fail Condition'
         */
        rtb_Cntrfail_km0 = (uint8)(((VeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_DebCntr
            >= KeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S366>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m5 =
            VeSR2B_Cnt_BPCM_HV_Temp_Max_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S366>/Prev Fail Condition' incorporates:
         *  Logic: '<S366>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nc = rtb_Cntrfail_km0;

        /* DataTypeConversion: '<S330>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BPCM_HV_Temp_Max_FD5_SNA_Faild'
         *  Logic: '<S366>/Cntr fail'
         *  Logic: '<S366>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Max_FD5_S = (((sint32)
            rtb_Cntrfail_km0) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Max' */

        /* Outputs for Atomic SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Min' */
        /* Switch: '<S367>/dec if Ok else inc2' incorporates:
         *  Constant: '<S330>/Constant5'
         *  RelationalOperator: '<S330>/Relational Operator4'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Temperature_Min) ==
            2047)
        {
            /* Sum: '<S367>/Inc Cntr' incorporates:
             *  Constant: '<S351>/Calib'
             *  UnitDelay: '<S367>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gb4) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S367>/dec if Ok else inc2' incorporates:
             *  Sum: '<S367>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S367>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gb4;

            /* MinMax: '<S367>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S367>/FixPt MinMax' */

            /* Switch: '<S367>/dec if Ok else inc2' incorporates:
             *  Constant: '<S340>/Zero4'
             *  Sum: '<S367>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S367>/dec if Ok else inc2' */

        /* Logic: '<S367>/Cntr fail' incorporates:
         *  Constant: '<S357>/Calib'
         *  RelationalOperator: '<S367>/Enough counts to Fail?2'
         *  UnitDelay: '<S367>/Prev Fail Condition'
         */
        rtb_Cntrfail_km0 = (uint8)(((VeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_DebCntr
            >= KeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ib) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S367>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gb4 =
            VeSR2B_Cnt_BPCM_HV_Temp_Min_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S367>/Prev Fail Condition' incorporates:
         *  Logic: '<S367>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ib = rtb_Cntrfail_km0;

        /* DataTypeConversion: '<S330>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BPCM_HV_Temp_Min_FD5_SNA_Faild'
         *  Logic: '<S367>/Cntr fail'
         *  Logic: '<S367>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_Temp_Min_FD5_S = (((sint32)
            rtb_Cntrfail_km0) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Temperature_Min' */

        /* Outputs for Atomic SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Trac_Bus_Sts' */
        /* Switch: '<S368>/dec if Ok else inc2' incorporates:
         *  Constant: '<S330>/Constant6'
         *  RelationalOperator: '<S330>/Relational Operator5'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Trac_Bus_Sts) ==
                7)
        {
            /* Sum: '<S368>/Inc Cntr' incorporates:
             *  Constant: '<S352>/Calib'
             *  UnitDelay: '<S368>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oy) + ((uint32)
                             KeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S368>/dec if Ok else inc2' incorporates:
             *  Sum: '<S368>/Inc Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S368>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oy;

            /* MinMax: '<S368>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S368>/FixPt MinMax' */

            /* Switch: '<S368>/dec if Ok else inc2' incorporates:
             *  Constant: '<S341>/Zero4'
             *  Sum: '<S368>/Dec Cntr'
             */
            VeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S368>/dec if Ok else inc2' */

        /* Logic: '<S368>/Cntr fail' incorporates:
         *  Constant: '<S358>/Calib'
         *  RelationalOperator: '<S368>/Enough counts to Fail?2'
         *  UnitDelay: '<S368>/Prev Fail Condition'
         */
        rtb_Cntrfail_km0 = (uint8)
            (((VeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_DebCntr >=
               KeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_il) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S368>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oy =
            VeSR2B_Cnt_BPCM_HV_TracBusSts_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S368>/Prev Fail Condition' incorporates:
         *  Logic: '<S368>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_il = rtb_Cntrfail_km0;

        /* DataTypeConversion: '<S330>/DTC_SNAFailing6' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BPCM_HV_TracBusSts_FD5_SNA_Faild'
         *  Logic: '<S368>/Cntr fail'
         *  Logic: '<S368>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BPCM_HV_TracBusSts_FD5 = (((sint32)
            rtb_Cntrfail_km0) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_SNA_Failing_Logic_BPCM_HV_Trac_Bus_Sts' */

        /* DataTypeConversion: '<S330>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_y_BPCM_HV_TracBusSts_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_BPCM_HV_TracBusSts_FD5 =
            rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Trac_Bus_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_f.E_BPCM_HV_Trac_Bus_Sts) > 7)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_BPCM_HV_TracBusSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S330>/Data Type Conversion6' */

        /* Switch: '<S332>/Switch1' incorporates:
         *  SignalConversion generated from: '<S326>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_BATTERY_HV_STATUS1_FD5_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S332>/Switch' incorporates:
             *  Constant: '<S332>/Constant'
             */
            if (KeSR2B_b_BATTERY_HV_STATUS1_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S332>/Switch1' incorporates:
                 *  Constant: '<S332>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o =
                    KeSR2B_y_BATTERY_HV_STATUS1_FD5_E2E_Byp;
            }

            /* End of Switch: '<S332>/Switch' */
        }

        /* End of Switch: '<S332>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S333>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_bx);

        /* Outputs for Atomic SubSystem: '<S330>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S361>/dec if Ok else inc2' incorporates:
         *  Logic: '<S361>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_bx.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S361>/Inc Cntr' incorporates:
             *  Constant: '<S342>/Calib'
             *  UnitDelay: '<S361>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hd) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S361>/dec if Ok else inc2' incorporates:
             *  Sum: '<S361>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S361>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hd;

            /* MinMax: '<S361>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S361>/FixPt MinMax' */

            /* Switch: '<S361>/dec if Ok else inc2' incorporates:
             *  Constant: '<S334>/Zero4'
             *  Sum: '<S361>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S361>/dec if Ok else inc2' */

        /* Logic: '<S361>/Cntr fail' incorporates:
         *  Constant: '<S343>/Calib'
         *  RelationalOperator: '<S361>/Enough counts to Fail?2'
         *  UnitDelay: '<S361>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr >=
               KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S361>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hd =
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S361>/Prev Fail Condition' incorporates:
         *  Logic: '<S361>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bc =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S330>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  Logic: '<S361>/Cntr fail'
         *  Logic: '<S361>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S330>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_FD5 =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_bx.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S330>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1_F_j =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_bx.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S330>/EscData_MC_Failing_Logic' */
        /* Switch: '<S362>/dec if Ok else inc2' incorporates:
         *  Logic: '<S362>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_bx.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S362>/Inc Cntr' incorporates:
             *  Constant: '<S344>/Calib'
             *  UnitDelay: '<S362>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m2) + ((uint32)
                             KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S362>/dec if Ok else inc2' incorporates:
             *  Sum: '<S362>/Inc Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S362>/Prev_Cntr' */
            rtb_Cntrfail_km0 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m2;

            /* MinMax: '<S362>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_km0) <= 1)
            {
                rtb_Cntrfail_km0 = 1U;
            }

            /* End of MinMax: '<S362>/FixPt MinMax' */

            /* Switch: '<S362>/dec if Ok else inc2' incorporates:
             *  Constant: '<S335>/Zero4'
             *  Sum: '<S362>/Dec Cntr'
             */
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_km0) - 1));
        }

        /* End of Switch: '<S362>/dec if Ok else inc2' */

        /* Logic: '<S362>/Cntr fail' incorporates:
         *  Constant: '<S345>/Calib'
         *  RelationalOperator: '<S362>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr >=
              KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S362>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m2 =
            VeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S362>/Prev Fail Condition' incorporates:
         *  Logic: '<S362>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ebg =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S330>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S330>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Logic: '<S362>/Cntr fail'
         *  Logic: '<S362>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BATTERY_HV_STATUS1__bi = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S330>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S330>/Reset_MM_Failing' */
        /* Constant: '<S346>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BATTERY_HV_STATU_m,
            rtb_VeSR2N_Cnt_BATTERY_HV_STATU,
            KeSR2B_Cnt_BATTERY_HV_STATUS1_FD5_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ak);

        /* End of Outputs for SubSystem: '<S330>/Reset_MM_Failing' */

        /* Gain: '<S330>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_g5 = true;
    }

    /* End of Constant: '<S331>/Calib' */
    /* End of Outputs for SubSystem: '<S326>/BATTERY_HV_STATUS1_FD5_Processing' */

    /* Merge: '<S9>/SR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S326>/VeSR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Received_VeSR2N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ak.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S326>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Received_VeSR2N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ak.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S9>/SR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S326>/VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BATTERY_HV_STATUS1_FD5_Received_VeSR2N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_g5);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BATTERY_HV_STATUS1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_10_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BCM_FD_10_FD3_MM;
    boolean rtb_VeSR2N_b_BCM_FD_10_FD3_MM_F;
    IDTRBCM_FD_10_FD3_Pkt rtb_TmpSignalConversionAtVeS_je;
    sint32 tmp;
    uint8 rtb_Cntrfail_p3h;
    uint8 rtb_TmpSignalConversionAtVeRx_n;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S10>/BCM_FD_10_FD3_Received'
     */
    /* SignalConversion generated from: '<S379>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S10>/SR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BCM_FD_10_FD3_MM =
        Rte_IrvRead_SR2B_BCM_FD_10_FD3_Received_VeSR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S379>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BCM_FD_10_FD3_MM_F =
        Rte_IrvRead_SR2B_BCM_FD_10_FD3_Received_VeSR2N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S379>/VeSR2B_h_COMRX_BCM_FD_10_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BCM_FD_10_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BCM_FD_10_FD3_Pkt_COMRX_BCM_FD_10_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_je);

    /* SignalConversion generated from: '<S379>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_10_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_10_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_n);

VeRxPDU_BCM_FD_10_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_n;

    /* Outputs for Enabled SubSystem: '<S379>/BCM_FD_10_FD3_Processing' incorporates:
     *  EnablePort: '<S383>/Enable'
     */
    /* Constant: '<S384>/Calib' */
    if (KeSR2B_b_BCM_FD_10_FD3_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S383>/EscData_SNA_Failing_Logic_CmdIgnSts' */
        /* Switch: '<S401>/dec if Ok else inc2' incorporates:
         *  Constant: '<S383>/Constant'
         *  RelationalOperator: '<S383>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_je.E_CmdIgnSts) == 7)
        {
            /* Sum: '<S401>/Inc Cntr' incorporates:
             *  Constant: '<S395>/Calib'
             *  UnitDelay: '<S401>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di) + ((uint32)
                             KeSR2B_Cnt_CmdIgnSts_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S401>/dec if Ok else inc2' incorporates:
             *  Sum: '<S401>/Inc Cntr'
             */
            VeSR2B_Cnt_CmdIgnSts_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S401>/Prev_Cntr' */
            rtb_Cntrfail_p3h = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di;

            /* MinMax: '<S401>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_p3h) <= 1)
            {
                rtb_Cntrfail_p3h = 1U;
            }

            /* End of MinMax: '<S401>/FixPt MinMax' */

            /* Switch: '<S401>/dec if Ok else inc2' incorporates:
             *  Constant: '<S389>/Zero4'
             *  Sum: '<S401>/Dec Cntr'
             */
            VeSR2B_Cnt_CmdIgnSts_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_p3h) - 1));
        }

        /* End of Switch: '<S401>/dec if Ok else inc2' */

        /* Logic: '<S401>/Cntr fail' incorporates:
         *  Constant: '<S396>/Calib'
         *  RelationalOperator: '<S401>/Enough counts to Fail?2'
         *  UnitDelay: '<S401>/Prev Fail Condition'
         */
        rtb_Cntrfail_p3h = (uint8)(((VeSR2B_Cnt_CmdIgnSts_SNA_DebCntr >=
            KeSR2B_Cnt_CmdIgnSts_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S401>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di = VeSR2B_Cnt_CmdIgnSts_SNA_DebCntr;

        /* Update for UnitDelay: '<S401>/Prev Fail Condition' incorporates:
         *  Logic: '<S401>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lw = rtb_Cntrfail_p3h;

        /* DataTypeConversion: '<S383>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S383>/VeSR2N_b_CmdIgnSts_SNA_Faild'
         *  Logic: '<S401>/Cntr fail'
         *  Logic: '<S401>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_CmdIgnSts_SNA_Faild_h = (((sint32)
            rtb_Cntrfail_p3h) != 0);

        /* End of Outputs for SubSystem: '<S383>/EscData_SNA_Failing_Logic_CmdIgnSts' */

        /* DataTypeConversion: '<S383>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S383>/VeSR2N_e_Lv2KeySts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2KeySts =
            rtb_TmpSignalConversionAtVeS_je.E_CmdIgnSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_je.E_CmdIgnSts) > 7)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2KeySts = 7U;
        }

        /* End of DataTypeConversion: '<S383>/Data Type Conversion1' */

        /* Switch: '<S385>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S379>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BCM_FD_10_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S385>/Switch' incorporates:
             *  Constant: '<S385>/Constant'
             */
            if (KeSR2B_b_BCM_FD_10_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S385>/Switch1' incorporates:
                 *  Constant: '<S385>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_n = KeSR2B_y_BCM_FD_10_FD3_E2E_Byp;
            }

            /* End of Switch: '<S385>/Switch' */
        }

        /* End of Switch: '<S385>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_10_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_10_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S386>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_n,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_ba);

        /* Outputs for Atomic SubSystem: '<S383>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S399>/dec if Ok else inc2' incorporates:
         *  Logic: '<S399>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_ba.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S399>/Inc Cntr' incorporates:
             *  Constant: '<S390>/Calib'
             *  UnitDelay: '<S399>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fr) + ((uint32)
                             KeSR2B_Cnt_BCM_FD_10_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S399>/dec if Ok else inc2' incorporates:
             *  Sum: '<S399>/Inc Cntr'
             */
            VeSR2B_Cnt_BCM_FD_10_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S399>/Prev_Cntr' */
            rtb_Cntrfail_p3h = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fr;

            /* MinMax: '<S399>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_p3h) <= 1)
            {
                rtb_Cntrfail_p3h = 1U;
            }

            /* End of MinMax: '<S399>/FixPt MinMax' */

            /* Switch: '<S399>/dec if Ok else inc2' incorporates:
             *  Constant: '<S387>/Zero4'
             *  Sum: '<S399>/Dec Cntr'
             */
            VeSR2B_Cnt_BCM_FD_10_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_p3h) - 1));
        }

        /* End of Switch: '<S399>/dec if Ok else inc2' */

        /* Logic: '<S399>/Cntr fail' incorporates:
         *  Constant: '<S391>/Calib'
         *  RelationalOperator: '<S399>/Enough counts to Fail?2'
         *  UnitDelay: '<S399>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            (((VeSR2B_Cnt_BCM_FD_10_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BCM_FD_10_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dho) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S399>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fr =
            VeSR2B_Cnt_BCM_FD_10_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S399>/Prev Fail Condition' incorporates:
         *  Logic: '<S399>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dho =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S383>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S383>/VeSR2N_b_BCM_FD_10_FD3_CRC_Faild'
         *  Logic: '<S399>/Cntr fail'
         *  Logic: '<S399>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_CRC_Fa_l = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S383>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S383>/VeSR2N_b_BCM_FD_10_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_CRC_Fa_m =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_ba.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S383>/VeSR2N_b_BCM_FD_10_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_E2E_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_ba.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S383>/EscData_MC_Failing_Logic' */
        /* Switch: '<S400>/dec if Ok else inc2' incorporates:
         *  Logic: '<S400>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_ba.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S400>/Inc Cntr' incorporates:
             *  Constant: '<S392>/Calib'
             *  UnitDelay: '<S400>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mr) + ((uint32)
                             KeSR2B_Cnt_BCM_FD_10_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S400>/dec if Ok else inc2' incorporates:
             *  Sum: '<S400>/Inc Cntr'
             */
            VeSR2B_Cnt_BCM_FD_10_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S400>/Prev_Cntr' */
            rtb_Cntrfail_p3h = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mr;

            /* MinMax: '<S400>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_p3h) <= 1)
            {
                rtb_Cntrfail_p3h = 1U;
            }

            /* End of MinMax: '<S400>/FixPt MinMax' */

            /* Switch: '<S400>/dec if Ok else inc2' incorporates:
             *  Constant: '<S388>/Zero4'
             *  Sum: '<S400>/Dec Cntr'
             */
            VeSR2B_Cnt_BCM_FD_10_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_p3h) - 1));
        }

        /* End of Switch: '<S400>/dec if Ok else inc2' */

        /* Logic: '<S400>/Cntr fail' incorporates:
         *  Constant: '<S393>/Calib'
         *  RelationalOperator: '<S400>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            ((VeSR2B_Cnt_BCM_FD_10_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BCM_FD_10_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S400>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mr =
            VeSR2B_Cnt_BCM_FD_10_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S400>/Prev Fail Condition' incorporates:
         *  Logic: '<S400>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fz =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S383>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S383>/VeSR2N_b_BCM_FD_10_FD3_MC_Faild'
         *  Logic: '<S400>/Cntr fail'
         *  Logic: '<S400>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_10_FD3_MC_Fai_e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S383>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S383>/Reset_MM_Failing' */
        /* Constant: '<S394>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BCM_FD_10_FD3_MM_F,
            rtb_VeSR2N_Cnt_BCM_FD_10_FD3_MM, KeSR2B_Cnt_BCM_FD_10_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_f2);

        /* End of Outputs for SubSystem: '<S383>/Reset_MM_Failing' */

        /* Gain: '<S383>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ni = true;
    }

    /* End of Constant: '<S384>/Calib' */
    /* End of Outputs for SubSystem: '<S379>/BCM_FD_10_FD3_Processing' */

    /* Merge: '<S10>/SR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S379>/VeSR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Received_VeSR2N_Cnt_BCM_FD_10_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_f2.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S379>/VeSR2N_b_BCM_FD_10_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Received_VeSR2N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_f2.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S10>/SR2N_b_BCM_FD_10_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S379>/VeSR2N_b_BCM_FD_10_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_10_FD3_Received_VeSR2N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ni);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BCM_FD_10_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_13_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BCM_FD_13_FD3_MM;
    boolean rtb_VeSR2N_b_BCM_FD_13_FD3_MM_F;
    IDTRBCM_FD_13_FD3_Pkt rtb_TmpSignalConversionAtVeS_ny;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BCM_FD_13_FD3_Pkt' incorporates:
     *  SubSystem: '<S11>/BCM_FD_13_FD3_Received'
     */
    /* SignalConversion generated from: '<S408>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S11>/SR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BCM_FD_13_FD3_MM =
        Rte_IrvRead_SR2B_BCM_FD_13_FD3_Received_VeSR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S408>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BCM_FD_13_FD3_MM_F =
        Rte_IrvRead_SR2B_BCM_FD_13_FD3_Received_VeSR2N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S408>/VeSR2B_h_COMRX_BCM_FD_13_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BCM_FD_13_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BCM_FD_13_FD3_Pkt_COMRX_BCM_FD_13_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_ny);

    /* SignalConversion generated from: '<S408>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_13_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_13_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_BCM_FD_13_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S408>/BCM_FD_13_FD3_Processing' incorporates:
     *  EnablePort: '<S412>/Enable'
     */
    /* Constant: '<S413>/Calib' */
    if (KeSR2B_b_BCM_FD_13_FD3_Enbl)
    {
        /* Switch: '<S414>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S408>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BCM_FD_13_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S414>/Switch' incorporates:
             *  Constant: '<S414>/Constant'
             */
            if (KeSR2B_b_BCM_FD_13_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S414>/Switch1' incorporates:
                 *  Constant: '<S414>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l = KeSR2B_y_BCM_FD_13_FD3_E2E_Byp;
            }

            /* End of Switch: '<S414>/Switch' */
        }

        /* End of Switch: '<S414>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_13_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_13_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S415>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mg);

        /* Outputs for Atomic SubSystem: '<S412>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S425>/dec if Ok else inc2' incorporates:
         *  Logic: '<S425>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mg.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S425>/Inc Cntr' incorporates:
             *  Constant: '<S418>/Calib'
             *  UnitDelay: '<S425>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ky) + ((uint32)
                             KeSR2B_Cnt_BCM_FD_13_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S425>/dec if Ok else inc2' incorporates:
             *  Sum: '<S425>/Inc Cntr'
             */
            VeSR2B_Cnt_BCM_FD_13_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S425>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ky;

            /* MinMax: '<S425>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S425>/FixPt MinMax' */

            /* Switch: '<S425>/dec if Ok else inc2' incorporates:
             *  Constant: '<S416>/Zero4'
             *  Sum: '<S425>/Dec Cntr'
             */
            VeSR2B_Cnt_BCM_FD_13_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S425>/dec if Ok else inc2' */

        /* Logic: '<S425>/Cntr fail' incorporates:
         *  Constant: '<S419>/Calib'
         *  RelationalOperator: '<S425>/Enough counts to Fail?2'
         *  UnitDelay: '<S425>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR2B_Cnt_BCM_FD_13_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BCM_FD_13_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S425>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ky =
            VeSR2B_Cnt_BCM_FD_13_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S425>/Prev Fail Condition' incorporates:
         *  Logic: '<S425>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kv =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S412>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_BCM_FD_13_FD3_CRC_Faild'
         *  Logic: '<S425>/Cntr fail'
         *  Logic: '<S425>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fa_f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S412>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S412>/VeSR2N_b_BCM_FD_13_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_CRC_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mg.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S412>/VeSR2N_b_BCM_FD_13_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_E2E_Fail =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mg.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S412>/EscData_MC_Failing_Logic' */
        /* Switch: '<S426>/dec if Ok else inc2' incorporates:
         *  Logic: '<S426>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mg.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S426>/Inc Cntr' incorporates:
             *  Constant: '<S420>/Calib'
             *  UnitDelay: '<S426>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kb) + ((uint32)
                             KeSR2B_Cnt_BCM_FD_13_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S426>/dec if Ok else inc2' incorporates:
             *  Sum: '<S426>/Inc Cntr'
             */
            VeSR2B_Cnt_BCM_FD_13_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S426>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kb;

            /* MinMax: '<S426>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S426>/FixPt MinMax' */

            /* Switch: '<S426>/dec if Ok else inc2' incorporates:
             *  Constant: '<S417>/Zero4'
             *  Sum: '<S426>/Dec Cntr'
             */
            VeSR2B_Cnt_BCM_FD_13_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S426>/dec if Ok else inc2' */

        /* Logic: '<S426>/Cntr fail' incorporates:
         *  Constant: '<S421>/Calib'
         *  RelationalOperator: '<S426>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR2B_Cnt_BCM_FD_13_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BCM_FD_13_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S426>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kb =
            VeSR2B_Cnt_BCM_FD_13_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S426>/Prev Fail Condition' incorporates:
         *  Logic: '<S426>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hp =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S412>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_BCM_FD_13_FD3_MC_Faild'
         *  Logic: '<S426>/Cntr fail'
         *  Logic: '<S426>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_13_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S412>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S412>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2ACC_OnOff'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ACC_OnOff =
            rtb_TmpSignalConversionAtVeS_ny.E_ACC_On ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2ASLOnOffSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ASLOnOffSts =
            rtb_TmpSignalConversionAtVeS_ny.E_SpeedLimiterOnOffSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2CrusAccel'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusAccel =
            rtb_TmpSignalConversionAtVeS_ny.E_AcceleratorSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2CrusCancel'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusCancel =
            rtb_TmpSignalConversionAtVeS_ny.E_CrusCnclSwitch ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2CrusDecel'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusDecel =
            rtb_TmpSignalConversionAtVeS_ny.E_DeceleratorSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2CrusOnOff'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusOnOff =
            rtb_TmpSignalConversionAtVeS_ny.E_CruiseControlOnOffSts ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2CrusResume'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2CrusResume =
            rtb_TmpSignalConversionAtVeS_ny.E_ResumeSwitch ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S412>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S412>/VeSR2N_b_Lv2Crus_FailSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2Crus_FailSts =
            rtb_TmpSignalConversionAtVeS_ny.E_CruiseControlFailSts ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S412>/Reset_MM_Failing' */
        /* Constant: '<S422>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BCM_FD_13_FD3_MM_F,
            rtb_VeSR2N_Cnt_BCM_FD_13_FD3_MM, KeSR2B_Cnt_BCM_FD_13_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_aj);

        /* End of Outputs for SubSystem: '<S412>/Reset_MM_Failing' */

        /* Gain: '<S412>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ik = true;
    }

    /* End of Constant: '<S413>/Calib' */
    /* End of Outputs for SubSystem: '<S408>/BCM_FD_13_FD3_Processing' */

    /* Merge: '<S11>/SR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S408>/VeSR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Received_VeSR2N_Cnt_BCM_FD_13_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_aj.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S408>/VeSR2N_b_BCM_FD_13_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Received_VeSR2N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_aj.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S11>/SR2N_b_BCM_FD_13_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S408>/VeSR2N_b_BCM_FD_13_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_13_FD3_Received_VeSR2N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ik);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BCM_FD_13_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BCM_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BCM_FD_2_FD3_MM_;
    boolean rtb_VeSR2N_b_BCM_FD_2_FD3_MM_Fa;
    IDTRBCM_FD_2_FD3_Pkt tmpRead;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead_0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BCM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S12>/BCM_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S447>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S12>/SR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BCM_FD_2_FD3_MM_ =
        Rte_IrvRead_SR2B_BCM_FD_2_FD3_Received_VeSR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S447>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BCM_FD_2_FD3_MM_Fa =
        Rte_IrvRead_SR2B_BCM_FD_2_FD3_Received_VeSR2N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S447>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_BCM_FD_2_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S447>/BCM_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S451>/Enable'
     */
    /* Constant: '<S452>/Calib' */
    if (KeSR2B_b_BCM_FD_2_FD3_Enbl)
    {
        /* Switch: '<S453>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S447>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BCM_FD_2_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S453>/Switch' incorporates:
             *  Constant: '<S453>/Constant'
             */
            if (KeSR2B_b_BCM_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S453>/Switch1' incorporates:
                 *  Constant: '<S453>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i = KeSR2B_y_BCM_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S453>/Switch' */
        }

        /* End of Switch: '<S453>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead_0);

        /* Chart: '<S454>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead_0, rtb_TmpSignalConversionAtVeRx_i,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e);

        /* Outputs for Atomic SubSystem: '<S451>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S464>/dec if Ok else inc2' incorporates:
         *  Logic: '<S464>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S464>/Inc Cntr' incorporates:
             *  Constant: '<S457>/Calib'
             *  UnitDelay: '<S464>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ma) + ((uint32)
                             KeSR2B_Cnt_BCM_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S464>/dec if Ok else inc2' incorporates:
             *  Sum: '<S464>/Inc Cntr'
             */
            VeSR2B_Cnt_BCM_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S464>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ma;

            /* MinMax: '<S464>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S464>/FixPt MinMax' */

            /* Switch: '<S464>/dec if Ok else inc2' incorporates:
             *  Constant: '<S455>/Zero4'
             *  Sum: '<S464>/Dec Cntr'
             */
            VeSR2B_Cnt_BCM_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S464>/dec if Ok else inc2' */

        /* Logic: '<S464>/Cntr fail' incorporates:
         *  Constant: '<S458>/Calib'
         *  RelationalOperator: '<S464>/Enough counts to Fail?2'
         *  UnitDelay: '<S464>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR2B_Cnt_BCM_FD_2_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BCM_FD_2_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kk) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S464>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ma =
            VeSR2B_Cnt_BCM_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S464>/Prev Fail Condition' incorporates:
         *  Logic: '<S464>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kk =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S451>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S451>/VeSR2N_b_BCM_FD_2_FD3_CRC_Faild'
         *  Logic: '<S464>/Cntr fail'
         *  Logic: '<S464>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S451>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S451>/VeSR2N_b_BCM_FD_2_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_CRC_Failg =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S451>/VeSR2N_b_BCM_FD_2_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_E2E_Faild =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S451>/EscData_MC_Failing_Logic' */
        /* Switch: '<S465>/dec if Ok else inc2' incorporates:
         *  Logic: '<S465>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S465>/Inc Cntr' incorporates:
             *  Constant: '<S459>/Calib'
             *  UnitDelay: '<S465>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ghf) + ((uint32)
                             KeSR2B_Cnt_BCM_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S465>/dec if Ok else inc2' incorporates:
             *  Sum: '<S465>/Inc Cntr'
             */
            VeSR2B_Cnt_BCM_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S465>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ghf;

            /* MinMax: '<S465>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S465>/FixPt MinMax' */

            /* Switch: '<S465>/dec if Ok else inc2' incorporates:
             *  Constant: '<S456>/Zero4'
             *  Sum: '<S465>/Dec Cntr'
             */
            VeSR2B_Cnt_BCM_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S465>/dec if Ok else inc2' */
        /* End of Outputs for SubSystem: '<S451>/EscData_MC_Failing_Logic' */

        /* Inport: '<Root>/VeSR2B_h_COMRX_BCM_FD_2_FD3_Pkt' */
        (void)Rte_Read_VeSR2B_h_COMRX_BCM_FD_2_FD3_Pkt_COMRX_BCM_FD_2_FD3_Pkt
            (&tmpRead);

        /* Outputs for Atomic SubSystem: '<S451>/EscData_MC_Failing_Logic' */
        /* Logic: '<S465>/Cntr fail' incorporates:
         *  Constant: '<S460>/Calib'
         *  RelationalOperator: '<S465>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR2B_Cnt_BCM_FD_2_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BCM_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S465>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ghf =
            VeSR2B_Cnt_BCM_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S465>/Prev Fail Condition' incorporates:
         *  Logic: '<S465>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_av =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S451>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S451>/VeSR2N_b_BCM_FD_2_FD3_MC_Faild'
         *  Logic: '<S465>/Cntr fail'
         *  Logic: '<S465>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BCM_FD_2_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S451>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S451>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S451>/VeSR2N_b_Lv2RmtStrtActv'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RmtStrtActv = tmpRead.E_RemStActvSts_R ?
            ((uint8)1) : ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S451>/Reset_MM_Failing' */
        /* Constant: '<S461>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BCM_FD_2_FD3_MM_Fa,
            rtb_VeSR2N_Cnt_BCM_FD_2_FD3_MM_, KeSR2B_Cnt_BCM_FD_2_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ga);

        /* End of Outputs for SubSystem: '<S451>/Reset_MM_Failing' */

        /* Gain: '<S451>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_fms = true;
    }

    /* End of Constant: '<S452>/Calib' */
    /* End of Outputs for SubSystem: '<S447>/BCM_FD_2_FD3_Processing' */

    /* Merge: '<S12>/SR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S447>/VeSR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Received_VeSR2N_Cnt_BCM_FD_2_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ga.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S447>/VeSR2N_b_BCM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Received_VeSR2N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ga.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S12>/SR2N_b_BCM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S447>/VeSR2N_b_BCM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BCM_FD_2_FD3_Received_VeSR2N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_fms);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BCM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_1_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_1_FD14_;
    boolean rtb_VeSR2N_b_BRAKE_FD_1_FD14_MM;
    IDTRBRAKE_FD_1_FD14_Pkt rtb_TmpSignalConversionAtVeSR_h;
    sint32 tmp;
    uint8 rtb_Cntrfail_ht;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S13>/BRAKE_FD_1_FD14_Received'
     */
    /* SignalConversion generated from: '<S472>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S13>/SR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_1_FD14_ =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD14_Received_VeSR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S472>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_1_FD14_MM =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD14_Received_VeSR2N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S472>/VeSR2B_h_COMRX_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_1_FD14_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_1_FD14_Pkt_COMRX_BRAKE_FD_1_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_h);

    /* SignalConversion generated from: '<S472>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S472>/BRAKE_FD_1_FD14_Processing' incorporates:
     *  EnablePort: '<S476>/Enable'
     */
    /* Constant: '<S477>/Calib' */
    if (KeSR2B_b_BRAKE_FD_1_FD14_Enbl)
    {
        /* DataTypeConversion: '<S476>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S476>/VeSR2N_M_Lv2BrkTrqCANC2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqCANC2 =
            rtb_TmpSignalConversionAtVeSR_h.E_BrkTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_BrkTrq) > 32767)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqCANC2 = 32767U;
        }

        /* End of DataTypeConversion: '<S476>/Data Type Conversion1' */

        /* DataTypeConversion: '<S476>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S476>/VeSR2N_M_Lv2BrkTrqDriverCANC2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqDriverCANC2 =
            rtb_TmpSignalConversionAtVeSR_h.E_BrkTrq_Driver;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_BrkTrq_Driver) > 32767)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqDriverCANC2 = 32767U;
        }

        /* End of DataTypeConversion: '<S476>/Data Type Conversion2' */

        /* Outputs for Atomic SubSystem: '<S476>/EscData_SNA_Failing_Logic_BrkTrq_Driver' */
        /* Switch: '<S498>/dec if Ok else inc2' incorporates:
         *  Constant: '<S476>/Constant1'
         *  RelationalOperator: '<S476>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_BrkTrq_Driver) == 32767)
        {
            /* Sum: '<S498>/Inc Cntr' incorporates:
             *  Constant: '<S490>/Calib'
             *  UnitDelay: '<S498>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_eu) + ((uint32)
                             KeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S498>/dec if Ok else inc2' incorporates:
             *  Sum: '<S498>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S498>/Prev_Cntr' */
            rtb_Cntrfail_ht = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_eu;

            /* MinMax: '<S498>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ht) <= 1)
            {
                rtb_Cntrfail_ht = 1U;
            }

            /* End of MinMax: '<S498>/FixPt MinMax' */

            /* Switch: '<S498>/dec if Ok else inc2' incorporates:
             *  Constant: '<S483>/Zero4'
             *  Sum: '<S498>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ht) - 1));
        }

        /* End of Switch: '<S498>/dec if Ok else inc2' */

        /* Logic: '<S498>/Cntr fail' incorporates:
         *  Constant: '<S492>/Calib'
         *  RelationalOperator: '<S498>/Enough counts to Fail?2'
         *  UnitDelay: '<S498>/Prev Fail Condition'
         */
        rtb_Cntrfail_ht = (uint8)(((VeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p4h) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S498>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_eu =
            VeSR2B_Cnt_BrkTrq_Driver_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S498>/Prev Fail Condition' incorporates:
         *  Logic: '<S498>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p4h = rtb_Cntrfail_ht;

        /* DataTypeConversion: '<S476>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S476>/VeSR2N_b_BrkTrq_Driver_FD14_SNA_Faild'
         *  Logic: '<S498>/Cntr fail'
         *  Logic: '<S498>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_Driver_FD14_SNA = (((sint32)
            rtb_Cntrfail_ht) != 0);

        /* End of Outputs for SubSystem: '<S476>/EscData_SNA_Failing_Logic_BrkTrq_Driver' */

        /* Outputs for Atomic SubSystem: '<S476>/EscData_SNA_Failing_Logic_BrkTrq' */
        /* Switch: '<S497>/dec if Ok else inc2' incorporates:
         *  Constant: '<S476>/Constant'
         *  RelationalOperator: '<S476>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_BrkTrq) == 32767)
        {
            /* Sum: '<S497>/Inc Cntr' incorporates:
             *  Constant: '<S489>/Calib'
             *  UnitDelay: '<S497>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j3) + ((uint32)
                             KeSR2B_Cnt_BrkTrq_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S497>/dec if Ok else inc2' incorporates:
             *  Sum: '<S497>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkTrq_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S497>/Prev_Cntr' */
            rtb_Cntrfail_ht = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j3;

            /* MinMax: '<S497>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ht) <= 1)
            {
                rtb_Cntrfail_ht = 1U;
            }

            /* End of MinMax: '<S497>/FixPt MinMax' */

            /* Switch: '<S497>/dec if Ok else inc2' incorporates:
             *  Constant: '<S482>/Zero4'
             *  Sum: '<S497>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkTrq_FD14_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ht) - 1));
        }

        /* End of Switch: '<S497>/dec if Ok else inc2' */

        /* Logic: '<S497>/Cntr fail' incorporates:
         *  Constant: '<S491>/Calib'
         *  RelationalOperator: '<S497>/Enough counts to Fail?2'
         *  UnitDelay: '<S497>/Prev Fail Condition'
         */
        rtb_Cntrfail_ht = (uint8)(((VeSR2B_Cnt_BrkTrq_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_BrkTrq_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d4) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S497>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j3 =
            VeSR2B_Cnt_BrkTrq_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S497>/Prev Fail Condition' incorporates:
         *  Logic: '<S497>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d4 = rtb_Cntrfail_ht;

        /* DataTypeConversion: '<S476>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S476>/VeSR2N_b_BrkTrq_FD14_SNA_Faild'
         *  Logic: '<S497>/Cntr fail'
         *  Logic: '<S497>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_FD14_SNA_Faild = (((sint32)
            rtb_Cntrfail_ht) != 0);

        /* End of Outputs for SubSystem: '<S476>/EscData_SNA_Failing_Logic_BrkTrq' */

        /* Switch: '<S478>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S472>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_1_FD14_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S478>/Switch' incorporates:
             *  Constant: '<S478>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_1_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S478>/Switch1' incorporates:
                 *  Constant: '<S478>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j =
                    KeSR2B_y_BRAKE_FD_1_FD14_E2E_Byp;
            }

            /* End of Switch: '<S478>/Switch' */
        }

        /* End of Switch: '<S478>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S479>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_d);

        /* Outputs for Atomic SubSystem: '<S476>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S495>/dec if Ok else inc2' incorporates:
         *  Logic: '<S495>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S495>/Inc Cntr' incorporates:
             *  Constant: '<S484>/Calib'
             *  UnitDelay: '<S495>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dc) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S495>/dec if Ok else inc2' incorporates:
             *  Sum: '<S495>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S495>/Prev_Cntr' */
            rtb_Cntrfail_ht = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dc;

            /* MinMax: '<S495>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ht) <= 1)
            {
                rtb_Cntrfail_ht = 1U;
            }

            /* End of MinMax: '<S495>/FixPt MinMax' */

            /* Switch: '<S495>/dec if Ok else inc2' incorporates:
             *  Constant: '<S480>/Zero4'
             *  Sum: '<S495>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ht) - 1));
        }

        /* End of Switch: '<S495>/dec if Ok else inc2' */

        /* Logic: '<S495>/Cntr fail' incorporates:
         *  Constant: '<S485>/Calib'
         *  RelationalOperator: '<S495>/Enough counts to Fail?2'
         *  UnitDelay: '<S495>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S495>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dc =
            VeSR2B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S495>/Prev Fail Condition' incorporates:
         *  Logic: '<S495>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pw =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S476>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S476>/VeSR2N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  Logic: '<S495>/Cntr fail'
         *  Logic: '<S495>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_CRC__e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S476>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S476>/VeSR2N_b_BRAKE_FD_1_FD14_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_CRC_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S476>/VeSR2N_b_BRAKE_FD_1_FD14_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_E2E_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S476>/EscData_MC_Failing_Logic' */
        /* Switch: '<S496>/dec if Ok else inc2' incorporates:
         *  Logic: '<S496>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S496>/Inc Cntr' incorporates:
             *  Constant: '<S486>/Calib'
             *  UnitDelay: '<S496>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o1) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_1_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S496>/dec if Ok else inc2' incorporates:
             *  Sum: '<S496>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S496>/Prev_Cntr' */
            rtb_Cntrfail_ht = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o1;

            /* MinMax: '<S496>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ht) <= 1)
            {
                rtb_Cntrfail_ht = 1U;
            }

            /* End of MinMax: '<S496>/FixPt MinMax' */

            /* Switch: '<S496>/dec if Ok else inc2' incorporates:
             *  Constant: '<S481>/Zero4'
             *  Sum: '<S496>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ht) - 1));
        }

        /* End of Switch: '<S496>/dec if Ok else inc2' */

        /* Logic: '<S496>/Cntr fail' incorporates:
         *  Constant: '<S487>/Calib'
         *  RelationalOperator: '<S496>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_1_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S496>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o1 =
            VeSR2B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S496>/Prev Fail Condition' incorporates:
         *  Logic: '<S496>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bl =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S476>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S476>/VeSR2N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  Logic: '<S496>/Cntr fail'
         *  Logic: '<S496>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S476>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S476>/Reset_MM_Failing' */
        /* Constant: '<S488>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_1_FD14_MM,
            rtb_VeSR2N_Cnt_BRAKE_FD_1_FD14_, KeSR2B_Cnt_BRAKE_FD_1_FD14_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_n);

        /* End of Outputs for SubSystem: '<S476>/Reset_MM_Failing' */

        /* Gain: '<S476>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_jr = true;
    }

    /* End of Constant: '<S477>/Calib' */
    /* End of Outputs for SubSystem: '<S472>/BRAKE_FD_1_FD14_Processing' */

    /* Merge: '<S13>/SR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S472>/VeSR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Received_VeSR2N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_n.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S472>/VeSR2N_b_BRAKE_FD_1_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Received_VeSR2N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_n.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S13>/SR2N_b_BRAKE_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S472>/VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD14_Received_VeSR2N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_jr);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_1_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_1_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_1_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_1_FD3_MM_;
    IDTRBRAKE_FD_1_FD3_Pkt rtb_TmpSignalConversionAtVeS_o1;
    sint32 tmp;
    uint8 rtb_Cntrfail_oc;
    uint8 rtb_TmpSignalConversionAtVeR_np;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S14>/BRAKE_FD_1_FD3_Received'
     */
    /* SignalConversion generated from: '<S507>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S14>/SR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_1_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD3_Received_VeSR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S507>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_1_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_1_FD3_Received_VeSR2N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S507>/VeSR2B_h_COMRX_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_1_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_1_FD3_Pkt_COMRX_BRAKE_FD_1_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_o1);

    /* SignalConversion generated from: '<S507>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_np);

VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_np;

    /* Outputs for Enabled SubSystem: '<S507>/BRAKE_FD_1_FD3_Processing' incorporates:
     *  EnablePort: '<S511>/Enable'
     */
    /* Constant: '<S512>/Calib' */
    if (KeSR2B_b_BRAKE_FD_1_FD3_Enbl)
    {
        /* DataTypeConversion: '<S511>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S511>/VeSR2N_M_Lv2BrkTrq'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrq =
            rtb_TmpSignalConversionAtVeS_o1.E_BrkTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_o1.E_BrkTrq) > 32767)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrq = 32767U;
        }

        /* End of DataTypeConversion: '<S511>/Data Type Conversion1' */

        /* DataTypeConversion: '<S511>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S511>/VeSR2N_M_Lv2BrkTrqDriver'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqDriver =
            rtb_TmpSignalConversionAtVeS_o1.E_BrkTrq_Driver;
        if (((sint32)rtb_TmpSignalConversionAtVeS_o1.E_BrkTrq_Driver) > 32767)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2BrkTrqDriver = 32767U;
        }

        /* End of DataTypeConversion: '<S511>/Data Type Conversion2' */

        /* Outputs for Atomic SubSystem: '<S511>/EscData_SNA_Failing_Logic_BrkTrq_Driver' */
        /* Switch: '<S533>/dec if Ok else inc2' incorporates:
         *  Constant: '<S511>/Constant1'
         *  RelationalOperator: '<S511>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_o1.E_BrkTrq_Driver) == 32767)
        {
            /* Sum: '<S533>/Inc Cntr' incorporates:
             *  Constant: '<S525>/Calib'
             *  UnitDelay: '<S533>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_na) + ((uint32)
                             KeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S533>/dec if Ok else inc2' incorporates:
             *  Sum: '<S533>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S533>/Prev_Cntr' */
            rtb_Cntrfail_oc = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_na;

            /* MinMax: '<S533>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_oc) <= 1)
            {
                rtb_Cntrfail_oc = 1U;
            }

            /* End of MinMax: '<S533>/FixPt MinMax' */

            /* Switch: '<S533>/dec if Ok else inc2' incorporates:
             *  Constant: '<S518>/Zero4'
             *  Sum: '<S533>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_oc) - 1));
        }

        /* End of Switch: '<S533>/dec if Ok else inc2' */

        /* Logic: '<S533>/Cntr fail' incorporates:
         *  Constant: '<S527>/Calib'
         *  RelationalOperator: '<S533>/Enough counts to Fail?2'
         *  UnitDelay: '<S533>/Prev Fail Condition'
         */
        rtb_Cntrfail_oc = (uint8)(((VeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lh) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S533>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_na =
            VeSR2B_Cnt_BrkTrq_Driver_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S533>/Prev Fail Condition' incorporates:
         *  Logic: '<S533>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lh = rtb_Cntrfail_oc;

        /* DataTypeConversion: '<S511>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S511>/VeSR2N_b_BrkTrq_Driver_FD3_SNA_Faild'
         *  Logic: '<S533>/Cntr fail'
         *  Logic: '<S533>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_Driver_FD3_SNA_ = (((sint32)
            rtb_Cntrfail_oc) != 0);

        /* End of Outputs for SubSystem: '<S511>/EscData_SNA_Failing_Logic_BrkTrq_Driver' */

        /* Outputs for Atomic SubSystem: '<S511>/EscData_SNA_Failing_Logic_BrkTrq' */
        /* Switch: '<S532>/dec if Ok else inc2' incorporates:
         *  Constant: '<S511>/Constant'
         *  RelationalOperator: '<S511>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_o1.E_BrkTrq) == 32767)
        {
            /* Sum: '<S532>/Inc Cntr' incorporates:
             *  Constant: '<S524>/Calib'
             *  UnitDelay: '<S532>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_if) + ((uint32)
                             KeSR2B_Cnt_BrkTrq_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S532>/dec if Ok else inc2' incorporates:
             *  Sum: '<S532>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkTrq_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S532>/Prev_Cntr' */
            rtb_Cntrfail_oc = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_if;

            /* MinMax: '<S532>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_oc) <= 1)
            {
                rtb_Cntrfail_oc = 1U;
            }

            /* End of MinMax: '<S532>/FixPt MinMax' */

            /* Switch: '<S532>/dec if Ok else inc2' incorporates:
             *  Constant: '<S517>/Zero4'
             *  Sum: '<S532>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkTrq_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_oc) - 1));
        }

        /* End of Switch: '<S532>/dec if Ok else inc2' */

        /* Logic: '<S532>/Cntr fail' incorporates:
         *  Constant: '<S526>/Calib'
         *  RelationalOperator: '<S532>/Enough counts to Fail?2'
         *  UnitDelay: '<S532>/Prev Fail Condition'
         */
        rtb_Cntrfail_oc = (uint8)(((VeSR2B_Cnt_BrkTrq_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_BrkTrq_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S532>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_if = VeSR2B_Cnt_BrkTrq_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S532>/Prev Fail Condition' incorporates:
         *  Logic: '<S532>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j0 = rtb_Cntrfail_oc;

        /* DataTypeConversion: '<S511>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S511>/VeSR2N_b_BrkTrq_FD3_SNA_Faild'
         *  Logic: '<S532>/Cntr fail'
         *  Logic: '<S532>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkTrq_FD3_SNA_Faild = (((sint32)
            rtb_Cntrfail_oc) != 0);

        /* End of Outputs for SubSystem: '<S511>/EscData_SNA_Failing_Logic_BrkTrq' */

        /* Switch: '<S513>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S507>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_1_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S513>/Switch' incorporates:
             *  Constant: '<S513>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_1_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S513>/Switch1' incorporates:
                 *  Constant: '<S513>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_np =
                    KeSR2B_y_BRAKE_FD_1_FD3_E2E_Byp;
            }

            /* End of Switch: '<S513>/Switch' */
        }

        /* End of Switch: '<S513>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S514>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_np,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_j);

        /* Outputs for Atomic SubSystem: '<S511>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S530>/dec if Ok else inc2' incorporates:
         *  Logic: '<S530>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S530>/Inc Cntr' incorporates:
             *  Constant: '<S519>/Calib'
             *  UnitDelay: '<S530>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mn) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S530>/dec if Ok else inc2' incorporates:
             *  Sum: '<S530>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S530>/Prev_Cntr' */
            rtb_Cntrfail_oc = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mn;

            /* MinMax: '<S530>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_oc) <= 1)
            {
                rtb_Cntrfail_oc = 1U;
            }

            /* End of MinMax: '<S530>/FixPt MinMax' */

            /* Switch: '<S530>/dec if Ok else inc2' incorporates:
             *  Constant: '<S515>/Zero4'
             *  Sum: '<S530>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_oc) - 1));
        }

        /* End of Switch: '<S530>/dec if Ok else inc2' */

        /* Logic: '<S530>/Cntr fail' incorporates:
         *  Constant: '<S520>/Calib'
         *  RelationalOperator: '<S530>/Enough counts to Fail?2'
         *  UnitDelay: '<S530>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_np = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S530>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mn =
            VeSR2B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S530>/Prev Fail Condition' incorporates:
         *  Logic: '<S530>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bq =
            rtb_TmpSignalConversionAtVeR_np;

        /* DataTypeConversion: '<S511>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S511>/VeSR2N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  Logic: '<S530>/Cntr fail'
         *  Logic: '<S530>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_CRC_F_h = (((sint32)
            rtb_TmpSignalConversionAtVeR_np) != 0);

        /* End of Outputs for SubSystem: '<S511>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S511>/VeSR2N_b_BRAKE_FD_1_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S511>/VeSR2N_b_BRAKE_FD_1_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S511>/EscData_MC_Failing_Logic' */
        /* Switch: '<S531>/dec if Ok else inc2' incorporates:
         *  Logic: '<S531>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S531>/Inc Cntr' incorporates:
             *  Constant: '<S521>/Calib'
             *  UnitDelay: '<S531>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iid) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_1_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S531>/dec if Ok else inc2' incorporates:
             *  Sum: '<S531>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S531>/Prev_Cntr' */
            rtb_Cntrfail_oc = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iid;

            /* MinMax: '<S531>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_oc) <= 1)
            {
                rtb_Cntrfail_oc = 1U;
            }

            /* End of MinMax: '<S531>/FixPt MinMax' */

            /* Switch: '<S531>/dec if Ok else inc2' incorporates:
             *  Constant: '<S516>/Zero4'
             *  Sum: '<S531>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_oc) - 1));
        }

        /* End of Switch: '<S531>/dec if Ok else inc2' */

        /* Logic: '<S531>/Cntr fail' incorporates:
         *  Constant: '<S522>/Calib'
         *  RelationalOperator: '<S531>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_np = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_1_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S531>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iid =
            VeSR2B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S531>/Prev Fail Condition' incorporates:
         *  Logic: '<S531>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fd =
            rtb_TmpSignalConversionAtVeR_np;

        /* DataTypeConversion: '<S511>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S511>/VeSR2N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  Logic: '<S531>/Cntr fail'
         *  Logic: '<S531>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_1_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeR_np) != 0);

        /* End of Outputs for SubSystem: '<S511>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S511>/Reset_MM_Failing' */
        /* Constant: '<S523>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_1_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_1_FD3_M, KeSR2B_Cnt_BRAKE_FD_1_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_i);

        /* End of Outputs for SubSystem: '<S511>/Reset_MM_Failing' */

        /* Gain: '<S511>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_k = true;
    }

    /* End of Constant: '<S512>/Calib' */
    /* End of Outputs for SubSystem: '<S507>/BRAKE_FD_1_FD3_Processing' */

    /* Merge: '<S14>/SR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S507>/VeSR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Received_VeSR2N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_i.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S507>/VeSR2N_b_BRAKE_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Received_VeSR2N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_i.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S14>/SR2N_b_BRAKE_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S507>/VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_1_FD3_Received_VeSR2N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_k);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_2_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_2_FD14_;
    boolean rtb_VeSR2N_b_BRAKE_FD_2_FD14_MM;
    IDTRBRAKE_FD_2_FD14_Pkt rtb_TmpSignalConversionAtVeSR_g;
    sint32 tmp;
    uint8 rtb_Cntrfail_n;
    uint8 rtb_TmpSignalConversionAtVeRx_k;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  SubSystem: '<S15>/BRAKE_FD_2_FD14_Received'
     */
    /* SignalConversion generated from: '<S542>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S15>/SR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_2_FD14_ =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD14_Received_VeSR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S542>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_2_FD14_MM =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD14_Received_VeSR2N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S542>/VeSR2B_h_COMRX_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_2_FD14_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_2_FD14_Pkt_COMRX_BRAKE_FD_2_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_g);

    /* SignalConversion generated from: '<S542>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_k);

VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_k;

    /* Outputs for Enabled SubSystem: '<S542>/BRAKE_FD_2_FD14_Processing' incorporates:
     *  EnablePort: '<S546>/Enable'
     */
    /* Constant: '<S547>/Calib' */
    if (KeSR2B_b_BRAKE_FD_2_FD14_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S546>/EscData_SNA_Failing_Logic_BrakeBoostPressure' */
        /* Switch: '<S567>/dec if Ok else inc2' incorporates:
         *  Constant: '<S546>/Constant'
         *  RelationalOperator: '<S546>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_BrakeBoostPressure) ==
                2047)
        {
            /* Sum: '<S567>/Inc Cntr' incorporates:
             *  Constant: '<S559>/Calib'
             *  UnitDelay: '<S567>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n4) + ((uint32)
                             KeSR2B_Cnt_BrkBoostPressure_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S567>/dec if Ok else inc2' incorporates:
             *  Sum: '<S567>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkBoostPressure_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S567>/Prev_Cntr' */
            rtb_Cntrfail_n = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n4;

            /* MinMax: '<S567>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n) <= 1)
            {
                rtb_Cntrfail_n = 1U;
            }

            /* End of MinMax: '<S567>/FixPt MinMax' */

            /* Switch: '<S567>/dec if Ok else inc2' incorporates:
             *  Constant: '<S552>/Zero4'
             *  Sum: '<S567>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkBoostPressure_FD14_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_n) - 1));
        }

        /* End of Switch: '<S567>/dec if Ok else inc2' */

        /* Logic: '<S567>/Cntr fail' incorporates:
         *  Constant: '<S561>/Calib'
         *  RelationalOperator: '<S567>/Enough counts to Fail?2'
         *  UnitDelay: '<S567>/Prev Fail Condition'
         */
        rtb_Cntrfail_n = (uint8)(((VeSR2B_Cnt_BrkBoostPressure_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_BrkBoostPressure_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_op) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S567>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n4 =
            VeSR2B_Cnt_BrkBoostPressure_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S567>/Prev Fail Condition' incorporates:
         *  Logic: '<S567>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_op = rtb_Cntrfail_n;

        /* DataTypeConversion: '<S546>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S546>/VeSR2N_b_BrkBoostPressure_FD14_SNA_Faild'
         *  Logic: '<S567>/Cntr fail'
         *  Logic: '<S567>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkBoostPressure_FD14_ = (((sint32)
            rtb_Cntrfail_n) != 0);

        /* End of Outputs for SubSystem: '<S546>/EscData_SNA_Failing_Logic_BrakeBoostPressure' */

        /* Outputs for Atomic SubSystem: '<S546>/EscData_SNA_Failing_Logic_VehicleSpeedVSOSig' */
        /* Switch: '<S568>/dec if Ok else inc2' incorporates:
         *  Constant: '<S546>/Constant1'
         *  RelationalOperator: '<S546>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_VehicleSpeedVSOSig) ==
                8191)
        {
            /* Sum: '<S568>/Inc Cntr' incorporates:
             *  Constant: '<S560>/Calib'
             *  UnitDelay: '<S568>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k3) + ((uint32)
                             KeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S568>/dec if Ok else inc2' incorporates:
             *  Sum: '<S568>/Inc Cntr'
             */
            VeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S568>/Prev_Cntr' */
            rtb_Cntrfail_n = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k3;

            /* MinMax: '<S568>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n) <= 1)
            {
                rtb_Cntrfail_n = 1U;
            }

            /* End of MinMax: '<S568>/FixPt MinMax' */

            /* Switch: '<S568>/dec if Ok else inc2' incorporates:
             *  Constant: '<S553>/Zero4'
             *  Sum: '<S568>/Dec Cntr'
             */
            VeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_n) - 1));
        }

        /* End of Switch: '<S568>/dec if Ok else inc2' */

        /* Logic: '<S568>/Cntr fail' incorporates:
         *  Constant: '<S562>/Calib'
         *  RelationalOperator: '<S568>/Enough counts to Fail?2'
         *  UnitDelay: '<S568>/Prev Fail Condition'
         */
        rtb_Cntrfail_n = (uint8)(((VeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_np) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S568>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k3 =
            VeSR2B_Cnt_VehSpeedVSOSig_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S568>/Prev Fail Condition' incorporates:
         *  Logic: '<S568>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_np = rtb_Cntrfail_n;

        /* DataTypeConversion: '<S546>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S546>/VeSR2N_b_VehSpeedVSOSig_FD14_SNA_Faild'
         *  Logic: '<S568>/Cntr fail'
         *  Logic: '<S568>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_VehSpeedVSOSig_FD14_SN = (((sint32)
            rtb_Cntrfail_n) != 0);

        /* End of Outputs for SubSystem: '<S546>/EscData_SNA_Failing_Logic_VehicleSpeedVSOSig' */

        /* DataTypeConversion: '<S546>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S546>/VeSR2N_p_Lv2BrakeBoostPressureCANC2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_p_Lv2BrakeBoostPressureC =
            rtb_TmpSignalConversionAtVeSR_g.E_BrakeBoostPressure;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_BrakeBoostPressure) >
                2047)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_p_Lv2BrakeBoostPressureC = 2047U;
        }

        /* End of DataTypeConversion: '<S546>/Data Type Conversion1' */

        /* DataTypeConversion: '<S546>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S546>/VeSR2N_v_Lv2VehSpdCANC2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_v_Lv2VehSpdCANC2 =
            rtb_TmpSignalConversionAtVeSR_g.E_VehicleSpeedVSOSig;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_VehicleSpeedVSOSig) >
                8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_v_Lv2VehSpdCANC2 = 8191U;
        }

        /* End of DataTypeConversion: '<S546>/Data Type Conversion2' */

        /* Switch: '<S548>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S542>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_2_FD14_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S548>/Switch' incorporates:
             *  Constant: '<S548>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_2_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S548>/Switch1' incorporates:
                 *  Constant: '<S548>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_k =
                    KeSR2B_y_BRAKE_FD_2_FD14_E2E_Byp;
            }

            /* End of Switch: '<S548>/Switch' */
        }

        /* End of Switch: '<S548>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S549>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_k,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_k);

        /* Outputs for Atomic SubSystem: '<S546>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S565>/dec if Ok else inc2' incorporates:
         *  Logic: '<S565>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S565>/Inc Cntr' incorporates:
             *  Constant: '<S554>/Calib'
             *  UnitDelay: '<S565>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o2) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S565>/dec if Ok else inc2' incorporates:
             *  Sum: '<S565>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S565>/Prev_Cntr' */
            rtb_Cntrfail_n = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o2;

            /* MinMax: '<S565>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n) <= 1)
            {
                rtb_Cntrfail_n = 1U;
            }

            /* End of MinMax: '<S565>/FixPt MinMax' */

            /* Switch: '<S565>/dec if Ok else inc2' incorporates:
             *  Constant: '<S550>/Zero4'
             *  Sum: '<S565>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_n) - 1));
        }

        /* End of Switch: '<S565>/dec if Ok else inc2' */

        /* Logic: '<S565>/Cntr fail' incorporates:
         *  Constant: '<S555>/Calib'
         *  RelationalOperator: '<S565>/Enough counts to Fail?2'
         *  UnitDelay: '<S565>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S565>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o2 =
            VeSR2B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S565>/Prev Fail Condition' incorporates:
         *  Logic: '<S565>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eq =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S546>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S546>/VeSR2N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  Logic: '<S565>/Cntr fail'
         *  Logic: '<S565>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_CRC__e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S546>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S546>/VeSR2N_b_BRAKE_FD_2_FD14_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_CRC_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S546>/VeSR2N_b_BRAKE_FD_2_FD14_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_E2E_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S546>/EscData_MC_Failing_Logic' */
        /* Switch: '<S566>/dec if Ok else inc2' incorporates:
         *  Logic: '<S566>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S566>/Inc Cntr' incorporates:
             *  Constant: '<S556>/Calib'
             *  UnitDelay: '<S566>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mj) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_2_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S566>/dec if Ok else inc2' incorporates:
             *  Sum: '<S566>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S566>/Prev_Cntr' */
            rtb_Cntrfail_n = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mj;

            /* MinMax: '<S566>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n) <= 1)
            {
                rtb_Cntrfail_n = 1U;
            }

            /* End of MinMax: '<S566>/FixPt MinMax' */

            /* Switch: '<S566>/dec if Ok else inc2' incorporates:
             *  Constant: '<S551>/Zero4'
             *  Sum: '<S566>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_n) - 1));
        }

        /* End of Switch: '<S566>/dec if Ok else inc2' */

        /* Logic: '<S566>/Cntr fail' incorporates:
         *  Constant: '<S557>/Calib'
         *  RelationalOperator: '<S566>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_2_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S566>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mj =
            VeSR2B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S566>/Prev Fail Condition' incorporates:
         *  Logic: '<S566>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_py =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S546>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S546>/VeSR2N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  Logic: '<S566>/Cntr fail'
         *  Logic: '<S566>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S546>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S546>/Reset_MM_Failing' */
        /* Constant: '<S558>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_2_FD14_MM,
            rtb_VeSR2N_Cnt_BRAKE_FD_2_FD14_, KeSR2B_Cnt_BRAKE_FD_2_FD14_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_k);

        /* End of Outputs for SubSystem: '<S546>/Reset_MM_Failing' */

        /* Gain: '<S546>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_df = true;
    }

    /* End of Constant: '<S547>/Calib' */
    /* End of Outputs for SubSystem: '<S542>/BRAKE_FD_2_FD14_Processing' */

    /* Merge: '<S15>/SR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S542>/VeSR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Received_VeSR2N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_k.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S542>/VeSR2N_b_BRAKE_FD_2_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Received_VeSR2N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_k.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S15>/SR2N_b_BRAKE_FD_2_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S542>/VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD14_Received_VeSR2N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_df);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_2_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_2_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_2_FD3_MM_;
    IDTRBRAKE_FD_2_FD3_Pkt rtb_TmpSignalConversionAtVeS_ag;
    sint32 tmp;
    uint8 rtb_Cntrfail_or;
    uint8 rtb_TmpSignalConversionAtVeRx_e;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S16>/BRAKE_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S577>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S16>/SR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_2_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD3_Received_VeSR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S577>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_2_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_2_FD3_Received_VeSR2N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S577>/VeSR2B_h_COMRX_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_2_FD3_Pkt_COMRX_BRAKE_FD_2_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_ag);

    /* SignalConversion generated from: '<S577>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_e);

VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_e;

    /* Outputs for Enabled SubSystem: '<S577>/BRAKE_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S581>/Enable'
     */
    /* Constant: '<S582>/Calib' */
    if (KeSR2B_b_BRAKE_FD_2_FD3_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S581>/EscData_SNA_Failing_Logic_AHH_Ready_Status' */
        /* Switch: '<S608>/dec if Ok else inc2' incorporates:
         *  Constant: '<S581>/Constant'
         *  RelationalOperator: '<S581>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_AHH_Ready_Status) == 7)
        {
            /* Sum: '<S608>/Inc Cntr' incorporates:
             *  Constant: '<S596>/Calib'
             *  UnitDelay: '<S608>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cz) + ((uint32)
                             KeSR2B_Cnt_AHH_Ready_Status_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S608>/dec if Ok else inc2' incorporates:
             *  Sum: '<S608>/Inc Cntr'
             */
            VeSR2B_Cnt_AHH_Ready_Status_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S608>/Prev_Cntr' */
            rtb_Cntrfail_or = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cz;

            /* MinMax: '<S608>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_or) <= 1)
            {
                rtb_Cntrfail_or = 1U;
            }

            /* End of MinMax: '<S608>/FixPt MinMax' */

            /* Switch: '<S608>/dec if Ok else inc2' incorporates:
             *  Constant: '<S587>/Zero4'
             *  Sum: '<S608>/Dec Cntr'
             */
            VeSR2B_Cnt_AHH_Ready_Status_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_or) - 1));
        }

        /* End of Switch: '<S608>/dec if Ok else inc2' */

        /* Logic: '<S608>/Cntr fail' incorporates:
         *  Constant: '<S600>/Calib'
         *  RelationalOperator: '<S608>/Enough counts to Fail?2'
         *  UnitDelay: '<S608>/Prev Fail Condition'
         */
        rtb_Cntrfail_or = (uint8)(((VeSR2B_Cnt_AHH_Ready_Status_SNA_DebCntr >=
            KeSR2B_Cnt_AHH_Ready_Status_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_es) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S608>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cz =
            VeSR2B_Cnt_AHH_Ready_Status_SNA_DebCntr;

        /* Update for UnitDelay: '<S608>/Prev Fail Condition' incorporates:
         *  Logic: '<S608>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_es = rtb_Cntrfail_or;

        /* DataTypeConversion: '<S581>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_AHH_Ready_Status_SNA_Faild'
         *  Logic: '<S608>/Cntr fail'
         *  Logic: '<S608>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_AHH_Ready_Status_SNA_F = (((sint32)
            rtb_Cntrfail_or) != 0);

        /* End of Outputs for SubSystem: '<S581>/EscData_SNA_Failing_Logic_AHH_Ready_Status' */

        /* Outputs for Atomic SubSystem: '<S581>/EscData_SNA_Failing_Logic_BrakeBoostPressure' */
        /* Switch: '<S609>/dec if Ok else inc2' incorporates:
         *  Constant: '<S581>/Constant1'
         *  RelationalOperator: '<S581>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_BrakeBoostPressure) ==
                2047)
        {
            /* Sum: '<S609>/Inc Cntr' incorporates:
             *  Constant: '<S597>/Calib'
             *  UnitDelay: '<S609>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g2) + ((uint32)
                             KeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S609>/dec if Ok else inc2' incorporates:
             *  Sum: '<S609>/Inc Cntr'
             */
            VeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S609>/Prev_Cntr' */
            rtb_Cntrfail_or = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g2;

            /* MinMax: '<S609>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_or) <= 1)
            {
                rtb_Cntrfail_or = 1U;
            }

            /* End of MinMax: '<S609>/FixPt MinMax' */

            /* Switch: '<S609>/dec if Ok else inc2' incorporates:
             *  Constant: '<S588>/Zero4'
             *  Sum: '<S609>/Dec Cntr'
             */
            VeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_or) - 1));
        }

        /* End of Switch: '<S609>/dec if Ok else inc2' */

        /* Logic: '<S609>/Cntr fail' incorporates:
         *  Constant: '<S601>/Calib'
         *  RelationalOperator: '<S609>/Enough counts to Fail?2'
         *  UnitDelay: '<S609>/Prev Fail Condition'
         */
        rtb_Cntrfail_or = (uint8)
            (((VeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_DebCntr >=
               KeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_id) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S609>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g2 =
            VeSR2B_Cnt_BrakeBoostPressure_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S609>/Prev Fail Condition' incorporates:
         *  Logic: '<S609>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_id = rtb_Cntrfail_or;

        /* DataTypeConversion: '<S581>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_BrakeBoostPressure_FD3_SNA_Faild'
         *  Logic: '<S609>/Cntr fail'
         *  Logic: '<S609>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrakeBoostPressure_FD3 = (((sint32)
            rtb_Cntrfail_or) != 0);

        /* End of Outputs for SubSystem: '<S581>/EscData_SNA_Failing_Logic_BrakeBoostPressure' */

        /* DataTypeConversion: '<S581>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_Lv2ESC_Active'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ESC_Active =
            rtb_TmpSignalConversionAtVeS_ag.E_ESCActive ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S581>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_Lv2ImpendingSkid'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ImpendingSkid =
            rtb_TmpSignalConversionAtVeS_ag.E_ImpendingSkid ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S581>/EscData_SNA_Failing_Logic_ParkingGearShiftReq_BSM' */
        /* Switch: '<S610>/dec if Ok else inc2' incorporates:
         *  Constant: '<S581>/Constant3'
         *  RelationalOperator: '<S581>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_ParkingGearShiftReq_BSM) ==
            7)
        {
            /* Sum: '<S610>/Inc Cntr' incorporates:
             *  Constant: '<S598>/Calib'
             *  UnitDelay: '<S610>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls) + ((uint32)
                             KeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S610>/dec if Ok else inc2' incorporates:
             *  Sum: '<S610>/Inc Cntr'
             */
            VeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S610>/Prev_Cntr' */
            rtb_Cntrfail_or = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls;

            /* MinMax: '<S610>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_or) <= 1)
            {
                rtb_Cntrfail_or = 1U;
            }

            /* End of MinMax: '<S610>/FixPt MinMax' */

            /* Switch: '<S610>/dec if Ok else inc2' incorporates:
             *  Constant: '<S589>/Zero4'
             *  Sum: '<S610>/Dec Cntr'
             */
            VeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_or) - 1));
        }

        /* End of Switch: '<S610>/dec if Ok else inc2' */

        /* Logic: '<S610>/Cntr fail' incorporates:
         *  Constant: '<S602>/Calib'
         *  RelationalOperator: '<S610>/Enough counts to Fail?2'
         *  UnitDelay: '<S610>/Prev Fail Condition'
         */
        rtb_Cntrfail_or = (uint8)
            (((VeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_DebCntr >=
               KeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dx) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S610>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls =
            VeSR2B_Cnt_ParkingGearShiftReq_BSM_SNA_DebCntr;

        /* Update for UnitDelay: '<S610>/Prev Fail Condition' incorporates:
         *  Logic: '<S610>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dx = rtb_Cntrfail_or;

        /* DataTypeConversion: '<S581>/DTC_SNAFailing6' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_ParkingGearShiftReq_BSM_SNA_Faild'
         *  Logic: '<S610>/Cntr fail'
         *  Logic: '<S610>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ParkingGearShiftReq_BS = (((sint32)
            rtb_Cntrfail_or) != 0);

        /* End of Outputs for SubSystem: '<S581>/EscData_SNA_Failing_Logic_ParkingGearShiftReq_BSM' */

        /* Outputs for Atomic SubSystem: '<S581>/EscData_SNA_Failing_Logic_VehicleSpeedVSOSig' */
        /* Switch: '<S611>/dec if Ok else inc2' incorporates:
         *  Constant: '<S581>/Constant4'
         *  RelationalOperator: '<S581>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_VehicleSpeedVSOSig) ==
                8191)
        {
            /* Sum: '<S611>/Inc Cntr' incorporates:
             *  Constant: '<S599>/Calib'
             *  UnitDelay: '<S611>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ee) + ((uint32)
                             KeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S611>/dec if Ok else inc2' incorporates:
             *  Sum: '<S611>/Inc Cntr'
             */
            VeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S611>/Prev_Cntr' */
            rtb_Cntrfail_or = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ee;

            /* MinMax: '<S611>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_or) <= 1)
            {
                rtb_Cntrfail_or = 1U;
            }

            /* End of MinMax: '<S611>/FixPt MinMax' */

            /* Switch: '<S611>/dec if Ok else inc2' incorporates:
             *  Constant: '<S590>/Zero4'
             *  Sum: '<S611>/Dec Cntr'
             */
            VeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_or) - 1));
        }

        /* End of Switch: '<S611>/dec if Ok else inc2' */

        /* Logic: '<S611>/Cntr fail' incorporates:
         *  Constant: '<S603>/Calib'
         *  RelationalOperator: '<S611>/Enough counts to Fail?2'
         *  UnitDelay: '<S611>/Prev Fail Condition'
         */
        rtb_Cntrfail_or = (uint8)
            (((VeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_DebCntr >=
               KeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jdv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S611>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ee =
            VeSR2B_Cnt_VehicleSpeedVSOSig_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S611>/Prev Fail Condition' incorporates:
         *  Logic: '<S611>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jdv = rtb_Cntrfail_or;

        /* DataTypeConversion: '<S581>/DTC_SNAFailing7' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_VehicleSpeedVSOSig_FD3_SNA_Faild'
         *  Logic: '<S611>/Cntr fail'
         *  Logic: '<S611>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_VehicleSpeedVSOSig_FD3 = (((sint32)
            rtb_Cntrfail_or) != 0);

        /* End of Outputs for SubSystem: '<S581>/EscData_SNA_Failing_Logic_VehicleSpeedVSOSig' */

        /* DataTypeConversion: '<S581>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_e_Lv2AHH_Ready_Status'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2AHH_Ready_Status =
            rtb_TmpSignalConversionAtVeS_ag.E_AHH_Ready_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_AHH_Ready_Status) > 7)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2AHH_Ready_Status = 7U;
        }

        /* End of DataTypeConversion: '<S581>/Data Type Conversion1' */

        /* DataTypeConversion: '<S581>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_e_Lv2BrkMaxRgnReady'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkMaxRgnReady =
            rtb_TmpSignalConversionAtVeS_ag.E_Brake_MaxRegen_Ready;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_Brake_MaxRegen_Ready) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkMaxRgnReady = 3U;
        }

        /* End of DataTypeConversion: '<S581>/Data Type Conversion2' */

        /* DataTypeConversion: '<S581>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_e_Lv2ParkingGearShiftReq_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2ParkingGearShiftReq =
            rtb_TmpSignalConversionAtVeS_ag.E_ParkingGearShiftReq_BSM;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_ParkingGearShiftReq_BSM) >
            7)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2ParkingGearShiftReq = 7U;
        }

        /* End of DataTypeConversion: '<S581>/Data Type Conversion6' */

        /* DataTypeConversion: '<S581>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_p_Lv2BrakeBoostPressure'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_p_Lv2BrakeBoostPressure =
            rtb_TmpSignalConversionAtVeS_ag.E_BrakeBoostPressure;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_BrakeBoostPressure) >
                2047)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_p_Lv2BrakeBoostPressure = 2047U;
        }

        /* End of DataTypeConversion: '<S581>/Data Type Conversion3' */

        /* DataTypeConversion: '<S581>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_v_Lv2VehSpdCANC'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_v_Lv2VehSpdCANC =
            rtb_TmpSignalConversionAtVeS_ag.E_VehicleSpeedVSOSig;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ag.E_VehicleSpeedVSOSig) >
                8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_v_Lv2VehSpdCANC = 8191U;
        }

        /* End of DataTypeConversion: '<S581>/Data Type Conversion7' */

        /* Switch: '<S583>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S577>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_2_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S583>/Switch' incorporates:
             *  Constant: '<S583>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S583>/Switch1' incorporates:
                 *  Constant: '<S583>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    KeSR2B_y_BRAKE_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S583>/Switch' */
        }

        /* End of Switch: '<S583>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S584>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_e,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_c);

        /* Outputs for Atomic SubSystem: '<S581>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S606>/dec if Ok else inc2' incorporates:
         *  Logic: '<S606>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S606>/Inc Cntr' incorporates:
             *  Constant: '<S591>/Calib'
             *  UnitDelay: '<S606>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hc) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S606>/dec if Ok else inc2' incorporates:
             *  Sum: '<S606>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S606>/Prev_Cntr' */
            rtb_Cntrfail_or = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hc;

            /* MinMax: '<S606>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_or) <= 1)
            {
                rtb_Cntrfail_or = 1U;
            }

            /* End of MinMax: '<S606>/FixPt MinMax' */

            /* Switch: '<S606>/dec if Ok else inc2' incorporates:
             *  Constant: '<S585>/Zero4'
             *  Sum: '<S606>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_or) - 1));
        }

        /* End of Switch: '<S606>/dec if Ok else inc2' */

        /* Logic: '<S606>/Cntr fail' incorporates:
         *  Constant: '<S592>/Calib'
         *  RelationalOperator: '<S606>/Enough counts to Fail?2'
         *  UnitDelay: '<S606>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S606>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hc =
            VeSR2B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S606>/Prev Fail Condition' incorporates:
         *  Logic: '<S606>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fw =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S581>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  Logic: '<S606>/Cntr fail'
         *  Logic: '<S606>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_F_a = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S581>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S581>/VeSR2N_b_BRAKE_FD_2_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S581>/VeSR2N_b_BRAKE_FD_2_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S581>/EscData_MC_Failing_Logic' */
        /* Switch: '<S607>/dec if Ok else inc2' incorporates:
         *  Logic: '<S607>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S607>/Inc Cntr' incorporates:
             *  Constant: '<S593>/Calib'
             *  UnitDelay: '<S607>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S607>/dec if Ok else inc2' incorporates:
             *  Sum: '<S607>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S607>/Prev_Cntr' */
            rtb_Cntrfail_or = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1;

            /* MinMax: '<S607>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_or) <= 1)
            {
                rtb_Cntrfail_or = 1U;
            }

            /* End of MinMax: '<S607>/FixPt MinMax' */

            /* Switch: '<S607>/dec if Ok else inc2' incorporates:
             *  Constant: '<S586>/Zero4'
             *  Sum: '<S607>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_or) - 1));
        }

        /* End of Switch: '<S607>/dec if Ok else inc2' */

        /* Logic: '<S607>/Cntr fail' incorporates:
         *  Constant: '<S594>/Calib'
         *  RelationalOperator: '<S607>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S607>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1 =
            VeSR2B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S607>/Prev Fail Condition' incorporates:
         *  Logic: '<S607>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i2 =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S581>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S581>/VeSR2N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Logic: '<S607>/Cntr fail'
         *  Logic: '<S607>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_2_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S581>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S581>/Reset_MM_Failing' */
        /* Constant: '<S595>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_2_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_2_FD3_M, KeSR2B_Cnt_BRAKE_FD_2_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_j);

        /* End of Outputs for SubSystem: '<S581>/Reset_MM_Failing' */

        /* Gain: '<S581>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ej = true;
    }

    /* End of Constant: '<S582>/Calib' */
    /* End of Outputs for SubSystem: '<S577>/BRAKE_FD_2_FD3_Processing' */

    /* Merge: '<S16>/SR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S577>/VeSR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Received_VeSR2N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_j.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S577>/VeSR2N_b_BRAKE_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Received_VeSR2N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_j.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S16>/SR2N_b_BRAKE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S577>/VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_2_FD3_Received_VeSR2N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ej);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_3_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_3_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_3_FD3_MM_;
    IDTRBRAKE_FD_3_FD3_Pkt rtb_TmpSignalConversionAtVeS_d0;
    sint32 tmp;
    uint8 rtb_Cntrfail_po;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S17>/BRAKE_FD_3_FD3_Received'
     */
    /* SignalConversion generated from: '<S630>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S17>/SR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_3_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_3_FD3_Received_VeSR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S630>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_3_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_3_FD3_Received_VeSR2N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S630>/VeSR2B_h_COMRX_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_3_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_3_FD3_Pkt_COMRX_BRAKE_FD_3_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_d0);

    /* SignalConversion generated from: '<S630>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S630>/BRAKE_FD_3_FD3_Processing' incorporates:
     *  EnablePort: '<S634>/Enable'
     */
    /* Constant: '<S635>/Calib' */
    if (KeSR2B_b_BRAKE_FD_3_FD3_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHFWheelSpeed' */
        /* Switch: '<S673>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant1'
         *  RelationalOperator: '<S634>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHFWheelSpeed) == 8191)
        {
            /* Sum: '<S673>/Inc Cntr' incorporates:
             *  Constant: '<S654>/Calib'
             *  UnitDelay: '<S673>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hs) + ((uint32)
                             KeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S673>/dec if Ok else inc2' incorporates:
             *  Sum: '<S673>/Inc Cntr'
             */
            VeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S673>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hs;

            /* MinMax: '<S673>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S673>/FixPt MinMax' */

            /* Switch: '<S673>/dec if Ok else inc2' incorporates:
             *  Constant: '<S640>/Zero4'
             *  Sum: '<S673>/Dec Cntr'
             */
            VeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S673>/dec if Ok else inc2' */

        /* Logic: '<S673>/Cntr fail' incorporates:
         *  Constant: '<S662>/Calib'
         *  RelationalOperator: '<S673>/Enough counts to Fail?2'
         *  UnitDelay: '<S673>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S673>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hs =
            VeSR2B_Cnt_LHFWheelSpeed_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S673>/Prev Fail Condition' incorporates:
         *  Logic: '<S673>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p0 = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_LHFWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S673>/Cntr fail'
         *  Logic: '<S673>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_LHFWheelSpeed_FD3_SNA_ = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHFWheelSpeed' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHF_Spin' */
        /* Switch: '<S674>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant'
         *  RelationalOperator: '<S634>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHF_Spin) == 3)
        {
            /* Sum: '<S674>/Inc Cntr' incorporates:
             *  Constant: '<S653>/Calib'
             *  UnitDelay: '<S674>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_enr) + ((uint32)
                             KeSR2B_Cnt_LHF_Spin_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S674>/dec if Ok else inc2' incorporates:
             *  Sum: '<S674>/Inc Cntr'
             */
            VeSR2B_Cnt_LHF_Spin_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S674>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_enr;

            /* MinMax: '<S674>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S674>/FixPt MinMax' */

            /* Switch: '<S674>/dec if Ok else inc2' incorporates:
             *  Constant: '<S641>/Zero4'
             *  Sum: '<S674>/Dec Cntr'
             */
            VeSR2B_Cnt_LHF_Spin_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S674>/dec if Ok else inc2' */

        /* Logic: '<S674>/Cntr fail' incorporates:
         *  Constant: '<S661>/Calib'
         *  RelationalOperator: '<S674>/Enough counts to Fail?2'
         *  UnitDelay: '<S674>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_LHF_Spin_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_LHF_Spin_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S674>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_enr =
            VeSR2B_Cnt_LHF_Spin_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S674>/Prev Fail Condition' incorporates:
         *  Logic: '<S674>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jf = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_LHF_Spin_FD3_SNA_Faild'
         *  Logic: '<S674>/Cntr fail'
         *  Logic: '<S674>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_LHF_Spin_FD3_SNA_Faild = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHF_Spin' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHRWheelSpeed' */
        /* Switch: '<S675>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant4'
         *  RelationalOperator: '<S634>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHRWheelSpeed) == 8191)
        {
            /* Sum: '<S675>/Inc Cntr' incorporates:
             *  Constant: '<S656>/Calib'
             *  UnitDelay: '<S675>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4) + ((uint32)
                             KeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S675>/dec if Ok else inc2' incorporates:
             *  Sum: '<S675>/Inc Cntr'
             */
            VeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S675>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4;

            /* MinMax: '<S675>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S675>/FixPt MinMax' */

            /* Switch: '<S675>/dec if Ok else inc2' incorporates:
             *  Constant: '<S642>/Zero4'
             *  Sum: '<S675>/Dec Cntr'
             */
            VeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S675>/dec if Ok else inc2' */

        /* Logic: '<S675>/Cntr fail' incorporates:
         *  Constant: '<S664>/Calib'
         *  RelationalOperator: '<S675>/Enough counts to Fail?2'
         *  UnitDelay: '<S675>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S675>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4 =
            VeSR2B_Cnt_LHRWheelSpeed_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S675>/Prev Fail Condition' incorporates:
         *  Logic: '<S675>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i0 = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_LHRWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S675>/Cntr fail'
         *  Logic: '<S675>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_LHRWheelSpeed_FD3_SNA_ = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHRWheelSpeed' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHR_Spin' */
        /* Switch: '<S676>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant3'
         *  RelationalOperator: '<S634>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHR_Spin) == 3)
        {
            /* Sum: '<S676>/Inc Cntr' incorporates:
             *  Constant: '<S655>/Calib'
             *  UnitDelay: '<S676>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bb) + ((uint32)
                             KeSR2B_Cnt_LHR_Spin_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S676>/dec if Ok else inc2' incorporates:
             *  Sum: '<S676>/Inc Cntr'
             */
            VeSR2B_Cnt_LHR_Spin_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S676>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bb;

            /* MinMax: '<S676>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S676>/FixPt MinMax' */

            /* Switch: '<S676>/dec if Ok else inc2' incorporates:
             *  Constant: '<S643>/Zero4'
             *  Sum: '<S676>/Dec Cntr'
             */
            VeSR2B_Cnt_LHR_Spin_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S676>/dec if Ok else inc2' */

        /* Logic: '<S676>/Cntr fail' incorporates:
         *  Constant: '<S663>/Calib'
         *  RelationalOperator: '<S676>/Enough counts to Fail?2'
         *  UnitDelay: '<S676>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_LHR_Spin_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_LHR_Spin_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bm) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S676>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bb =
            VeSR2B_Cnt_LHR_Spin_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S676>/Prev Fail Condition' incorporates:
         *  Logic: '<S676>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bm = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_LHR_Spin_FD3_SNA_Faild'
         *  Logic: '<S676>/Cntr fail'
         *  Logic: '<S676>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_LHR_Spin_FD3_SNA_Faild = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_LHR_Spin' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHFWheelSpeed' */
        /* Switch: '<S677>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant6'
         *  RelationalOperator: '<S634>/Relational Operator5'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHFWheelSpeed) == 8191)
        {
            /* Sum: '<S677>/Inc Cntr' incorporates:
             *  Constant: '<S658>/Calib'
             *  UnitDelay: '<S677>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a5) + ((uint32)
                             KeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S677>/dec if Ok else inc2' incorporates:
             *  Sum: '<S677>/Inc Cntr'
             */
            VeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S677>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a5;

            /* MinMax: '<S677>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S677>/FixPt MinMax' */

            /* Switch: '<S677>/dec if Ok else inc2' incorporates:
             *  Constant: '<S644>/Zero4'
             *  Sum: '<S677>/Dec Cntr'
             */
            VeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S677>/dec if Ok else inc2' */

        /* Logic: '<S677>/Cntr fail' incorporates:
         *  Constant: '<S666>/Calib'
         *  RelationalOperator: '<S677>/Enough counts to Fail?2'
         *  UnitDelay: '<S677>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iqw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S677>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a5 =
            VeSR2B_Cnt_RHFWheelSpeed_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S677>/Prev Fail Condition' incorporates:
         *  Logic: '<S677>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iqw = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing6' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_RHFWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S677>/Cntr fail'
         *  Logic: '<S677>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_RHFWheelSpeed_FD3_SNA_ = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHFWheelSpeed' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHF_Spin' */
        /* Switch: '<S678>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant5'
         *  RelationalOperator: '<S634>/Relational Operator4'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHF_Spin) == 3)
        {
            /* Sum: '<S678>/Inc Cntr' incorporates:
             *  Constant: '<S657>/Calib'
             *  UnitDelay: '<S678>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l3) + ((uint32)
                             KeSR2B_Cnt_RHF_Spin_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S678>/dec if Ok else inc2' incorporates:
             *  Sum: '<S678>/Inc Cntr'
             */
            VeSR2B_Cnt_RHF_Spin_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S678>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l3;

            /* MinMax: '<S678>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S678>/FixPt MinMax' */

            /* Switch: '<S678>/dec if Ok else inc2' incorporates:
             *  Constant: '<S645>/Zero4'
             *  Sum: '<S678>/Dec Cntr'
             */
            VeSR2B_Cnt_RHF_Spin_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S678>/dec if Ok else inc2' */

        /* Logic: '<S678>/Cntr fail' incorporates:
         *  Constant: '<S665>/Calib'
         *  RelationalOperator: '<S678>/Enough counts to Fail?2'
         *  UnitDelay: '<S678>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_RHF_Spin_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_RHF_Spin_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_om) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S678>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l3 =
            VeSR2B_Cnt_RHF_Spin_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S678>/Prev Fail Condition' incorporates:
         *  Logic: '<S678>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_om = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_RHF_Spin_FD3_SNA_Faild'
         *  Logic: '<S678>/Cntr fail'
         *  Logic: '<S678>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_RHF_Spin_FD3_SNA_Faild = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHF_Spin' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHRWheelSpeed' */
        /* Switch: '<S679>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant8'
         *  RelationalOperator: '<S634>/Relational Operator7'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHRWheelSpeed) == 8191)
        {
            /* Sum: '<S679>/Inc Cntr' incorporates:
             *  Constant: '<S660>/Calib'
             *  UnitDelay: '<S679>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e4) + ((uint32)
                             KeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S679>/dec if Ok else inc2' incorporates:
             *  Sum: '<S679>/Inc Cntr'
             */
            VeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S679>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e4;

            /* MinMax: '<S679>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S679>/FixPt MinMax' */

            /* Switch: '<S679>/dec if Ok else inc2' incorporates:
             *  Constant: '<S646>/Zero4'
             *  Sum: '<S679>/Dec Cntr'
             */
            VeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S679>/dec if Ok else inc2' */

        /* Logic: '<S679>/Cntr fail' incorporates:
         *  Constant: '<S668>/Calib'
         *  RelationalOperator: '<S679>/Enough counts to Fail?2'
         *  UnitDelay: '<S679>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S679>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e4 =
            VeSR2B_Cnt_RHRWheelSpeed_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S679>/Prev Fail Condition' incorporates:
         *  Logic: '<S679>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iq = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing8' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_RHRWheelSpeed_FD3_SNA_Faild'
         *  Logic: '<S679>/Cntr fail'
         *  Logic: '<S679>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_RHRWheelSpeed_FD3_SNA_ = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHRWheelSpeed' */

        /* Outputs for Atomic SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHR_Spin' */
        /* Switch: '<S680>/dec if Ok else inc2' incorporates:
         *  Constant: '<S634>/Constant7'
         *  RelationalOperator: '<S634>/Relational Operator6'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHR_Spin) == 3)
        {
            /* Sum: '<S680>/Inc Cntr' incorporates:
             *  Constant: '<S659>/Calib'
             *  UnitDelay: '<S680>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fw) + ((uint32)
                             KeSR2B_Cnt_RHR_Spin_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S680>/dec if Ok else inc2' incorporates:
             *  Sum: '<S680>/Inc Cntr'
             */
            VeSR2B_Cnt_RHR_Spin_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S680>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fw;

            /* MinMax: '<S680>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S680>/FixPt MinMax' */

            /* Switch: '<S680>/dec if Ok else inc2' incorporates:
             *  Constant: '<S647>/Zero4'
             *  Sum: '<S680>/Dec Cntr'
             */
            VeSR2B_Cnt_RHR_Spin_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S680>/dec if Ok else inc2' */

        /* Logic: '<S680>/Cntr fail' incorporates:
         *  Constant: '<S667>/Calib'
         *  RelationalOperator: '<S680>/Enough counts to Fail?2'
         *  UnitDelay: '<S680>/Prev Fail Condition'
         */
        rtb_Cntrfail_po = (uint8)(((VeSR2B_Cnt_RHR_Spin_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_RHR_Spin_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dd) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S680>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fw =
            VeSR2B_Cnt_RHR_Spin_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S680>/Prev Fail Condition' incorporates:
         *  Logic: '<S680>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dd = rtb_Cntrfail_po;

        /* DataTypeConversion: '<S634>/DTC_SNAFailing7' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_RHR_Spin_FD3_SNA_Faild'
         *  Logic: '<S680>/Cntr fail'
         *  Logic: '<S680>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_RHR_Spin_FD3_SNA_Faild = (((sint32)
            rtb_Cntrfail_po) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_SNA_Failing_Logic_RHR_Spin' */

        /* DataTypeConversion: '<S634>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_e_Lv2WhlDirFL_Stat'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirFL_Stat =
            rtb_TmpSignalConversionAtVeS_d0.E_LHF_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHF_Spin) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirFL_Stat = 3U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion1' */

        /* DataTypeConversion: '<S634>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_e_Lv2WhlDirFR_Stat'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirFR_Stat =
            rtb_TmpSignalConversionAtVeS_d0.E_RHF_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHF_Spin) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirFR_Stat = 3U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion5' */

        /* DataTypeConversion: '<S634>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_e_Lv2WhlDirRL_Stat'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirRL_Stat =
            rtb_TmpSignalConversionAtVeS_d0.E_LHR_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHR_Spin) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirRL_Stat = 3U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion3' */

        /* DataTypeConversion: '<S634>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_e_Lv2WhlDirRR_Stat'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirRR_Stat =
            rtb_TmpSignalConversionAtVeS_d0.E_RHR_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHR_Spin) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2WhlDirRR_Stat = 3U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion7' */

        /* DataTypeConversion: '<S634>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_n_Lv2WhlFL_Spd'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlFL_Spd =
            rtb_TmpSignalConversionAtVeS_d0.E_LHFWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHFWheelSpeed) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlFL_Spd = 8191U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion2' */

        /* DataTypeConversion: '<S634>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_n_Lv2WhlFR_Spd'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlFR_Spd =
            rtb_TmpSignalConversionAtVeS_d0.E_RHFWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHFWheelSpeed) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlFR_Spd = 8191U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion6' */

        /* DataTypeConversion: '<S634>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_n_Lv2WhlRL_Spd'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlRL_Spd =
            rtb_TmpSignalConversionAtVeS_d0.E_LHRWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_LHRWheelSpeed) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlRL_Spd = 8191U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion4' */

        /* DataTypeConversion: '<S634>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_n_Lv2WhlRR_Spd'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlRR_Spd =
            rtb_TmpSignalConversionAtVeS_d0.E_RHRWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d0.E_RHRWheelSpeed) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2WhlRR_Spd = 8191U;
        }

        /* End of DataTypeConversion: '<S634>/Data Type Conversion8' */

        /* Switch: '<S636>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S630>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_3_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S636>/Switch' incorporates:
             *  Constant: '<S636>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_3_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S636>/Switch1' incorporates:
                 *  Constant: '<S636>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR2B_y_BRAKE_FD_3_FD3_E2E_Byp;
            }

            /* End of Switch: '<S636>/Switch' */
        }

        /* End of Switch: '<S636>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S637>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_fd);

        /* Outputs for Atomic SubSystem: '<S634>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S671>/dec if Ok else inc2' incorporates:
         *  Logic: '<S671>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_fd.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S671>/Inc Cntr' incorporates:
             *  Constant: '<S648>/Calib'
             *  UnitDelay: '<S671>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kh) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S671>/dec if Ok else inc2' incorporates:
             *  Sum: '<S671>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S671>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kh;

            /* MinMax: '<S671>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S671>/FixPt MinMax' */

            /* Switch: '<S671>/dec if Ok else inc2' incorporates:
             *  Constant: '<S638>/Zero4'
             *  Sum: '<S671>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S671>/dec if Ok else inc2' */

        /* Logic: '<S671>/Cntr fail' incorporates:
         *  Constant: '<S649>/Calib'
         *  RelationalOperator: '<S671>/Enough counts to Fail?2'
         *  UnitDelay: '<S671>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_db) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S671>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kh =
            VeSR2B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S671>/Prev Fail Condition' incorporates:
         *  Logic: '<S671>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_db =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S634>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  Logic: '<S671>/Cntr fail'
         *  Logic: '<S671>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_F_i = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S634>/VeSR2N_b_BRAKE_FD_3_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_fd.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S634>/VeSR2N_b_BRAKE_FD_3_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_fd.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S634>/EscData_MC_Failing_Logic' */
        /* Switch: '<S672>/dec if Ok else inc2' incorporates:
         *  Logic: '<S672>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_fd.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S672>/Inc Cntr' incorporates:
             *  Constant: '<S650>/Calib'
             *  UnitDelay: '<S672>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dk) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_3_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S672>/dec if Ok else inc2' incorporates:
             *  Sum: '<S672>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S672>/Prev_Cntr' */
            rtb_Cntrfail_po = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dk;

            /* MinMax: '<S672>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_po) <= 1)
            {
                rtb_Cntrfail_po = 1U;
            }

            /* End of MinMax: '<S672>/FixPt MinMax' */

            /* Switch: '<S672>/dec if Ok else inc2' incorporates:
             *  Constant: '<S639>/Zero4'
             *  Sum: '<S672>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_po) - 1));
        }

        /* End of Switch: '<S672>/dec if Ok else inc2' */

        /* Logic: '<S672>/Cntr fail' incorporates:
         *  Constant: '<S651>/Calib'
         *  RelationalOperator: '<S672>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_3_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S672>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dk =
            VeSR2B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S672>/Prev Fail Condition' incorporates:
         *  Logic: '<S672>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dh =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S634>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S634>/VeSR2N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  Logic: '<S672>/Cntr fail'
         *  Logic: '<S672>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_3_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S634>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S634>/Reset_MM_Failing' */
        /* Constant: '<S652>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_3_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_3_FD3_M, KeSR2B_Cnt_BRAKE_FD_3_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_b);

        /* End of Outputs for SubSystem: '<S634>/Reset_MM_Failing' */

        /* Gain: '<S634>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_f4 = true;
    }

    /* End of Constant: '<S635>/Calib' */
    /* End of Outputs for SubSystem: '<S630>/BRAKE_FD_3_FD3_Processing' */

    /* Merge: '<S17>/SR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S630>/VeSR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Received_VeSR2N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_b.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S630>/VeSR2N_b_BRAKE_FD_3_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Received_VeSR2N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_b.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S17>/SR2N_b_BRAKE_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S630>/VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_3_FD3_Received_VeSR2N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_f4);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_3_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_4_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_4_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_4_FD3_MM_;
    IDTRBRAKE_FD_4_FD3_Pkt rtb_TmpSignalConversionAtVeS_ga;
    sint32 tmp;
    uint8 rtb_Cntrfail_pb;
    uint8 rtb_TmpSignalConversionAtVeRx_p;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S18>/BRAKE_FD_4_FD3_Received'
     */
    /* SignalConversion generated from: '<S701>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S18>/SR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_4_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_4_FD3_Received_VeSR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S701>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_4_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_4_FD3_Received_VeSR2N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S701>/VeSR2B_h_COMRX_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_4_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_4_FD3_Pkt_COMRX_BRAKE_FD_4_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_ga);

    /* SignalConversion generated from: '<S701>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_p);

VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_p;

    /* Outputs for Enabled SubSystem: '<S701>/BRAKE_FD_4_FD3_Processing' incorporates:
     *  EnablePort: '<S705>/Enable'
     */
    /* Constant: '<S706>/Calib' */
    if (KeSR2B_b_BRAKE_FD_4_FD3_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S705>/EscData_SNA_Failing_Logic_EPBSts' */
        /* Switch: '<S723>/dec if Ok else inc2' incorporates:
         *  Constant: '<S705>/Constant1'
         *  RelationalOperator: '<S705>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_EPBSts) == 15)
        {
            /* Sum: '<S723>/Inc Cntr' incorporates:
             *  Constant: '<S717>/Calib'
             *  UnitDelay: '<S723>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lz) + ((uint32)
                             KeSR2B_Cnt_EPBSts_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S723>/dec if Ok else inc2' incorporates:
             *  Sum: '<S723>/Inc Cntr'
             */
            VeSR2B_Cnt_EPBSts_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S723>/Prev_Cntr' */
            rtb_Cntrfail_pb = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lz;

            /* MinMax: '<S723>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_pb) <= 1)
            {
                rtb_Cntrfail_pb = 1U;
            }

            /* End of MinMax: '<S723>/FixPt MinMax' */

            /* Switch: '<S723>/dec if Ok else inc2' incorporates:
             *  Constant: '<S711>/Zero4'
             *  Sum: '<S723>/Dec Cntr'
             */
            VeSR2B_Cnt_EPBSts_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_pb) - 1));
        }

        /* End of Switch: '<S723>/dec if Ok else inc2' */

        /* Logic: '<S723>/Cntr fail' incorporates:
         *  Constant: '<S718>/Calib'
         *  RelationalOperator: '<S723>/Enough counts to Fail?2'
         *  UnitDelay: '<S723>/Prev Fail Condition'
         */
        rtb_Cntrfail_pb = (uint8)(((VeSR2B_Cnt_EPBSts_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_EPBSts_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ch) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S723>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lz = VeSR2B_Cnt_EPBSts_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S723>/Prev Fail Condition' incorporates:
         *  Logic: '<S723>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ch = rtb_Cntrfail_pb;

        /* DataTypeConversion: '<S705>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S705>/VeSR2N_b_EPBSts_FD3_SNA_Faild'
         *  Logic: '<S723>/Cntr fail'
         *  Logic: '<S723>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_EPBSts_FD3_SNA_Faild = (((sint32)
            rtb_Cntrfail_pb) != 0);

        /* End of Outputs for SubSystem: '<S705>/EscData_SNA_Failing_Logic_EPBSts' */

        /* DataTypeConversion: '<S705>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S705>/VeSR2N_b_Lv2ASRActive'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ASRActive =
            rtb_TmpSignalConversionAtVeS_ga.E_ASRActive ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S705>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S705>/VeSR2N_b_Lv2MSRActive'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2MSRActive =
            rtb_TmpSignalConversionAtVeS_ga.E_MSRActive ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S705>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S705>/VeSR2N_e_Lv2EPB_HoldSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2EPB_HoldSts =
            rtb_TmpSignalConversionAtVeS_ga.E_EPBSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_EPBSts) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2EPB_HoldSts = 15U;
        }

        /* End of DataTypeConversion: '<S705>/Data Type Conversion2' */

        /* Switch: '<S707>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S701>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_4_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S707>/Switch' incorporates:
             *  Constant: '<S707>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_4_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S707>/Switch1' incorporates:
                 *  Constant: '<S707>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_p =
                    KeSR2B_y_BRAKE_FD_4_FD3_E2E_Byp;
            }

            /* End of Switch: '<S707>/Switch' */
        }

        /* End of Switch: '<S707>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S708>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_p,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e2);

        /* Outputs for Atomic SubSystem: '<S705>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S721>/dec if Ok else inc2' incorporates:
         *  Logic: '<S721>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e2.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S721>/Inc Cntr' incorporates:
             *  Constant: '<S712>/Calib'
             *  UnitDelay: '<S721>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bv) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S721>/dec if Ok else inc2' incorporates:
             *  Sum: '<S721>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S721>/Prev_Cntr' */
            rtb_Cntrfail_pb = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bv;

            /* MinMax: '<S721>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_pb) <= 1)
            {
                rtb_Cntrfail_pb = 1U;
            }

            /* End of MinMax: '<S721>/FixPt MinMax' */

            /* Switch: '<S721>/dec if Ok else inc2' incorporates:
             *  Constant: '<S709>/Zero4'
             *  Sum: '<S721>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_pb) - 1));
        }

        /* End of Switch: '<S721>/dec if Ok else inc2' */

        /* Logic: '<S721>/Cntr fail' incorporates:
         *  Constant: '<S713>/Calib'
         *  RelationalOperator: '<S721>/Enough counts to Fail?2'
         *  UnitDelay: '<S721>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_p = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pa) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S721>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bv =
            VeSR2B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S721>/Prev Fail Condition' incorporates:
         *  Logic: '<S721>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pa =
            rtb_TmpSignalConversionAtVeRx_p;

        /* DataTypeConversion: '<S705>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S705>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  Logic: '<S721>/Cntr fail'
         *  Logic: '<S721>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC__ph = (((sint32)
            rtb_TmpSignalConversionAtVeRx_p) != 0);

        /* End of Outputs for SubSystem: '<S705>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S705>/VeSR2N_b_BRAKE_FD_4_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_CRC_F_p =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e2.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S705>/VeSR2N_b_BRAKE_FD_4_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e2.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S705>/EscData_MC_Failing_Logic' */
        /* Switch: '<S722>/dec if Ok else inc2' incorporates:
         *  Logic: '<S722>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_e2.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S722>/Inc Cntr' incorporates:
             *  Constant: '<S714>/Calib'
             *  UnitDelay: '<S722>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j0) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_4_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S722>/dec if Ok else inc2' incorporates:
             *  Sum: '<S722>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S722>/Prev_Cntr' */
            rtb_Cntrfail_pb = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j0;

            /* MinMax: '<S722>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_pb) <= 1)
            {
                rtb_Cntrfail_pb = 1U;
            }

            /* End of MinMax: '<S722>/FixPt MinMax' */

            /* Switch: '<S722>/dec if Ok else inc2' incorporates:
             *  Constant: '<S710>/Zero4'
             *  Sum: '<S722>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_pb) - 1));
        }

        /* End of Switch: '<S722>/dec if Ok else inc2' */

        /* Logic: '<S722>/Cntr fail' incorporates:
         *  Constant: '<S715>/Calib'
         *  RelationalOperator: '<S722>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_p = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_4_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S722>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j0 =
            VeSR2B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S722>/Prev Fail Condition' incorporates:
         *  Logic: '<S722>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_olb =
            rtb_TmpSignalConversionAtVeRx_p;

        /* DataTypeConversion: '<S705>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S705>/VeSR2N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  Logic: '<S722>/Cntr fail'
         *  Logic: '<S722>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_4_FD3_MC_Fa_e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_p) != 0);

        /* End of Outputs for SubSystem: '<S705>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S705>/Reset_MM_Failing' */
        /* Constant: '<S716>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_4_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_4_FD3_M, KeSR2B_Cnt_BRAKE_FD_4_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_no);

        /* End of Outputs for SubSystem: '<S705>/Reset_MM_Failing' */

        /* Gain: '<S705>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ar = true;
    }

    /* End of Constant: '<S706>/Calib' */
    /* End of Outputs for SubSystem: '<S701>/BRAKE_FD_4_FD3_Processing' */

    /* Merge: '<S18>/SR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S701>/VeSR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Received_VeSR2N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_no.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S701>/VeSR2N_b_BRAKE_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Received_VeSR2N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_no.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S18>/SR2N_b_BRAKE_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S701>/VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_4_FD3_Received_VeSR2N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ar);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_5_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_5_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_5_FD3_MM_;
    IDTRBRAKE_FD_5_FD3_Pkt rtb_TmpSignalConversionAtVeS_il;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  SubSystem: '<S19>/BRAKE_FD_5_FD3_Received'
     */
    /* SignalConversion generated from: '<S734>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S19>/SR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_5_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_5_FD3_Received_VeSR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S734>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_5_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_5_FD3_Received_VeSR2N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S734>/VeSR2B_h_COMRX_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_5_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_5_FD3_Pkt_COMRX_BRAKE_FD_5_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_il);

    /* SignalConversion generated from: '<S734>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S734>/BRAKE_FD_5_FD3_Processing' incorporates:
     *  EnablePort: '<S738>/Enable'
     */
    /* Constant: '<S739>/Calib' */
    if (KeSR2B_b_BRAKE_FD_5_FD3_Enbl)
    {
        /* Switch: '<S740>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S734>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_5_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S740>/Switch' incorporates:
             *  Constant: '<S740>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_5_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S740>/Switch1' incorporates:
                 *  Constant: '<S740>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR2B_y_BRAKE_FD_5_FD3_E2E_Byp;
            }

            /* End of Switch: '<S740>/Switch' */
        }

        /* End of Switch: '<S740>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S741>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_dh);

        /* Outputs for Atomic SubSystem: '<S738>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S751>/dec if Ok else inc2' incorporates:
         *  Logic: '<S751>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_dh.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S751>/Inc Cntr' incorporates:
             *  Constant: '<S744>/Calib'
             *  UnitDelay: '<S751>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nd) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S751>/dec if Ok else inc2' incorporates:
             *  Sum: '<S751>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S751>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nd;

            /* MinMax: '<S751>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S751>/FixPt MinMax' */

            /* Switch: '<S751>/dec if Ok else inc2' incorporates:
             *  Constant: '<S742>/Zero4'
             *  Sum: '<S751>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S751>/dec if Ok else inc2' */

        /* Logic: '<S751>/Cntr fail' incorporates:
         *  Constant: '<S745>/Calib'
         *  RelationalOperator: '<S751>/Enough counts to Fail?2'
         *  UnitDelay: '<S751>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_it) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S751>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nd =
            VeSR2B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S751>/Prev Fail Condition' incorporates:
         *  Logic: '<S751>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_it =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S738>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S738>/VeSR2N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  Logic: '<S751>/Cntr fail'
         *  Logic: '<S751>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_CRC_F_n = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S738>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S738>/VeSR2N_b_BRAKE_FD_5_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_dh.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S738>/VeSR2N_b_BRAKE_FD_5_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_dh.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S738>/EscData_MC_Failing_Logic' */
        /* Switch: '<S752>/dec if Ok else inc2' incorporates:
         *  Logic: '<S752>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_dh.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S752>/Inc Cntr' incorporates:
             *  Constant: '<S746>/Calib'
             *  UnitDelay: '<S752>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oe) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_5_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S752>/dec if Ok else inc2' incorporates:
             *  Sum: '<S752>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S752>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oe;

            /* MinMax: '<S752>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S752>/FixPt MinMax' */

            /* Switch: '<S752>/dec if Ok else inc2' incorporates:
             *  Constant: '<S743>/Zero4'
             *  Sum: '<S752>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S752>/dec if Ok else inc2' */

        /* Logic: '<S752>/Cntr fail' incorporates:
         *  Constant: '<S747>/Calib'
         *  RelationalOperator: '<S752>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_5_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S752>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oe =
            VeSR2B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S752>/Prev Fail Condition' incorporates:
         *  Logic: '<S752>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ol =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S738>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S738>/VeSR2N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Logic: '<S752>/Cntr fail'
         *  Logic: '<S752>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_5_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S738>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S738>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S738>/VeSR2N_b_Lv2ACC_Engaged'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ACC_Engaged =
            rtb_TmpSignalConversionAtVeS_il.E_ACCEngaged ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S738>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S738>/VeSR2N_b_Lv2ESC_FailSts'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2ESC_FailSts =
            rtb_TmpSignalConversionAtVeS_il.E_ESCFailSts ? ((uint8)1) : ((uint8)
            0);

        /* Outputs for Enabled SubSystem: '<S738>/Reset_MM_Failing' */
        /* Constant: '<S748>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_5_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_5_FD3_M, KeSR2B_Cnt_BRAKE_FD_5_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_e4);

        /* End of Outputs for SubSystem: '<S738>/Reset_MM_Failing' */

        /* Gain: '<S738>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_fw = true;
    }

    /* End of Constant: '<S739>/Calib' */
    /* End of Outputs for SubSystem: '<S734>/BRAKE_FD_5_FD3_Processing' */

    /* Merge: '<S19>/SR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S734>/VeSR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Received_VeSR2N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_e4.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S734>/VeSR2N_b_BRAKE_FD_5_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Received_VeSR2N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_e4.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S19>/SR2N_b_BRAKE_FD_5_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S734>/VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_5_FD3_Received_VeSR2N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_fw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_5_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_6_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_6_FD14_;
    boolean rtb_VeSR2N_b_BRAKE_FD_6_FD14_MM;
    IDTRBRAKE_FD_6_FD14_Pkt rtb_TmpSignalConversionAtVeSR_b;
    sint32 tmp;
    uint8 rtb_Cntrfail_ls;
    uint8 rtb_TmpSignalConversionAtVeRx_b;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S20>/BRAKE_FD_6_FD14_Received'
     */
    /* SignalConversion generated from: '<S761>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S20>/SR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_6_FD14_ =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD14_Received_VeSR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S761>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_6_FD14_MM =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD14_Received_VeSR2N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S761>/VeSR2B_h_COMRX_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_6_FD14_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_6_FD14_Pkt_COMRX_BRAKE_FD_6_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_b);

    /* SignalConversion generated from: '<S761>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_b);

VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_b;

    /* Outputs for Enabled SubSystem: '<S761>/BRAKE_FD_6_FD14_Processing' incorporates:
     *  EnablePort: '<S765>/Enable'
     */
    /* Constant: '<S766>/Calib' */
    if (KeSR2B_b_BRAKE_FD_6_FD14_Enbl)
    {
        /* DataStoreWrite: '<S765>/VeSR2N_M_Lv2FrntAxlRqCANC2_BSM' */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2FrntAxlRqCANC2_BSM =
            rtb_TmpSignalConversionAtVeSR_b.E_FrontAxle_Rq_BSM;

        /* DataStoreWrite: '<S765>/VeSR2N_M_Lv2RrAxlRqCANC2_BSM' */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RrAxlRqCANC2_BSM =
            rtb_TmpSignalConversionAtVeSR_b.E_RearAxle_Rq_BSM;

        /* Outputs for Atomic SubSystem: '<S765>/EscData_SNA_Failing_Logic_FrontAxle_Rq_BSM' */
        /* Switch: '<S786>/dec if Ok else inc2' incorporates:
         *  Constant: '<S765>/Constant1'
         *  RelationalOperator: '<S765>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_FrontAxle_Rq_BSM) ==
                65535)
        {
            /* Sum: '<S786>/Inc Cntr' incorporates:
             *  Constant: '<S778>/Calib'
             *  UnitDelay: '<S786>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_abs) + ((uint32)
                             KeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S786>/dec if Ok else inc2' incorporates:
             *  Sum: '<S786>/Inc Cntr'
             */
            VeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S786>/Prev_Cntr' */
            rtb_Cntrfail_ls = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_abs;

            /* MinMax: '<S786>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ls) <= 1)
            {
                rtb_Cntrfail_ls = 1U;
            }

            /* End of MinMax: '<S786>/FixPt MinMax' */

            /* Switch: '<S786>/dec if Ok else inc2' incorporates:
             *  Constant: '<S771>/Zero4'
             *  Sum: '<S786>/Dec Cntr'
             */
            VeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ls) - 1));
        }

        /* End of Switch: '<S786>/dec if Ok else inc2' */

        /* Logic: '<S786>/Cntr fail' incorporates:
         *  Constant: '<S780>/Calib'
         *  RelationalOperator: '<S786>/Enough counts to Fail?2'
         *  UnitDelay: '<S786>/Prev Fail Condition'
         */
        rtb_Cntrfail_ls = (uint8)(((VeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_DebCntr
            >= KeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S786>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_abs =
            VeSR2B_Cnt_FrontAxle_Rq_BSM_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S786>/Prev Fail Condition' incorporates:
         *  Logic: '<S786>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c0 = rtb_Cntrfail_ls;

        /* DataTypeConversion: '<S765>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_FrontAxle_Rq_BSM_FD14_SNA_Faild'
         *  Logic: '<S786>/Cntr fail'
         *  Logic: '<S786>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_FrontAxle_Rq_BSM_FD14_ = (((sint32)
            rtb_Cntrfail_ls) != 0);

        /* End of Outputs for SubSystem: '<S765>/EscData_SNA_Failing_Logic_FrontAxle_Rq_BSM' */

        /* DataTypeConversion: '<S765>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_Lv2FrntAxlMaxRqCANC2_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMaxRqCANC2_B =
            rtb_TmpSignalConversionAtVeSR_b.E_FrontAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S765>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_Lv2FrntAxlMinRqCANC2_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMinRqCANC2_B =
            rtb_TmpSignalConversionAtVeSR_b.E_FrontAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S765>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_Lv2RrAxlMaxRqCANC2_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMaxRqCANC2_BSM =
            rtb_TmpSignalConversionAtVeSR_b.E_RearAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S765>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_Lv2RrAxlMinRqCANC2_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMinRqCANC2_BSM =
            rtb_TmpSignalConversionAtVeSR_b.E_RearAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S765>/EscData_SNA_Failing_Logic_RearAxle_Rq_BSM' */
        /* Switch: '<S787>/dec if Ok else inc2' incorporates:
         *  Constant: '<S765>/Constant3'
         *  RelationalOperator: '<S765>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_RearAxle_Rq_BSM) == 65535)
        {
            /* Sum: '<S787>/Inc Cntr' incorporates:
             *  Constant: '<S779>/Calib'
             *  UnitDelay: '<S787>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_js) + ((uint32)
                             KeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S787>/dec if Ok else inc2' incorporates:
             *  Sum: '<S787>/Inc Cntr'
             */
            VeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S787>/Prev_Cntr' */
            rtb_Cntrfail_ls = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_js;

            /* MinMax: '<S787>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ls) <= 1)
            {
                rtb_Cntrfail_ls = 1U;
            }

            /* End of MinMax: '<S787>/FixPt MinMax' */

            /* Switch: '<S787>/dec if Ok else inc2' incorporates:
             *  Constant: '<S772>/Zero4'
             *  Sum: '<S787>/Dec Cntr'
             */
            VeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_ls) - 1));
        }

        /* End of Switch: '<S787>/dec if Ok else inc2' */

        /* Logic: '<S787>/Cntr fail' incorporates:
         *  Constant: '<S781>/Calib'
         *  RelationalOperator: '<S787>/Enough counts to Fail?2'
         *  UnitDelay: '<S787>/Prev Fail Condition'
         */
        rtb_Cntrfail_ls = (uint8)(((VeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S787>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_js =
            VeSR2B_Cnt_RearAxle_Rq_BSM_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S787>/Prev Fail Condition' incorporates:
         *  Logic: '<S787>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gf = rtb_Cntrfail_ls;

        /* DataTypeConversion: '<S765>/DTC_SNAFailing6' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_RearAxle_Rq_BSM_FD14_SNA_Faild'
         *  Logic: '<S787>/Cntr fail'
         *  Logic: '<S787>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_RearAxle_Rq_BSM_FD14_S = (((sint32)
            rtb_Cntrfail_ls) != 0);

        /* End of Outputs for SubSystem: '<S765>/EscData_SNA_Failing_Logic_RearAxle_Rq_BSM' */

        /* Switch: '<S767>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S761>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_6_FD14_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S767>/Switch' incorporates:
             *  Constant: '<S767>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_6_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S767>/Switch1' incorporates:
                 *  Constant: '<S767>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_b =
                    KeSR2B_y_BRAKE_FD_6_FD14_E2E_Byp;
            }

            /* End of Switch: '<S767>/Switch' */
        }

        /* End of Switch: '<S767>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S768>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_b,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_eg);

        /* Outputs for Atomic SubSystem: '<S765>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S784>/dec if Ok else inc2' incorporates:
         *  Logic: '<S784>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_eg.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S784>/Inc Cntr' incorporates:
             *  Constant: '<S773>/Calib'
             *  UnitDelay: '<S784>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gh) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S784>/dec if Ok else inc2' incorporates:
             *  Sum: '<S784>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S784>/Prev_Cntr' */
            rtb_Cntrfail_ls = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gh;

            /* MinMax: '<S784>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ls) <= 1)
            {
                rtb_Cntrfail_ls = 1U;
            }

            /* End of MinMax: '<S784>/FixPt MinMax' */

            /* Switch: '<S784>/dec if Ok else inc2' incorporates:
             *  Constant: '<S769>/Zero4'
             *  Sum: '<S784>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ls) - 1));
        }

        /* End of Switch: '<S784>/dec if Ok else inc2' */

        /* Logic: '<S784>/Cntr fail' incorporates:
         *  Constant: '<S774>/Calib'
         *  RelationalOperator: '<S784>/Enough counts to Fail?2'
         *  UnitDelay: '<S784>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_b = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oy) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S784>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gh =
            VeSR2B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S784>/Prev Fail Condition' incorporates:
         *  Logic: '<S784>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oy =
            rtb_TmpSignalConversionAtVeRx_b;

        /* DataTypeConversion: '<S765>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  Logic: '<S784>/Cntr fail'
         *  Logic: '<S784>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC__f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_b) != 0);

        /* End of Outputs for SubSystem: '<S765>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S765>/VeSR2N_b_BRAKE_FD_6_FD14_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_CRC_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_eg.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S765>/VeSR2N_b_BRAKE_FD_6_FD14_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_E2E_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_eg.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S765>/EscData_MC_Failing_Logic' */
        /* Switch: '<S785>/dec if Ok else inc2' incorporates:
         *  Logic: '<S785>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_eg.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S785>/Inc Cntr' incorporates:
             *  Constant: '<S775>/Calib'
             *  UnitDelay: '<S785>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k0y) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_6_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S785>/dec if Ok else inc2' incorporates:
             *  Sum: '<S785>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S785>/Prev_Cntr' */
            rtb_Cntrfail_ls = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k0y;

            /* MinMax: '<S785>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ls) <= 1)
            {
                rtb_Cntrfail_ls = 1U;
            }

            /* End of MinMax: '<S785>/FixPt MinMax' */

            /* Switch: '<S785>/dec if Ok else inc2' incorporates:
             *  Constant: '<S770>/Zero4'
             *  Sum: '<S785>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ls) - 1));
        }

        /* End of Switch: '<S785>/dec if Ok else inc2' */

        /* Logic: '<S785>/Cntr fail' incorporates:
         *  Constant: '<S776>/Calib'
         *  RelationalOperator: '<S785>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_b = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_6_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S785>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k0y =
            VeSR2B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S785>/Prev Fail Condition' incorporates:
         *  Logic: '<S785>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ea =
            rtb_TmpSignalConversionAtVeRx_b;

        /* DataTypeConversion: '<S765>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S765>/VeSR2N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Logic: '<S785>/Cntr fail'
         *  Logic: '<S785>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_b) != 0);

        /* End of Outputs for SubSystem: '<S765>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S765>/Reset_MM_Failing' */
        /* Constant: '<S777>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_6_FD14_MM,
            rtb_VeSR2N_Cnt_BRAKE_FD_6_FD14_, KeSR2B_Cnt_BRAKE_FD_6_FD14_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_br);

        /* End of Outputs for SubSystem: '<S765>/Reset_MM_Failing' */

        /* Gain: '<S765>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_oj = true;
    }

    /* End of Constant: '<S766>/Calib' */
    /* End of Outputs for SubSystem: '<S761>/BRAKE_FD_6_FD14_Processing' */

    /* Merge: '<S20>/SR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S761>/VeSR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Received_VeSR2N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_br.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S761>/VeSR2N_b_BRAKE_FD_6_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Received_VeSR2N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_br.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S20>/SR2N_b_BRAKE_FD_6_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S761>/VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD14_Received_VeSR2N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_oj);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_6_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_6_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_6_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_6_FD3_MM_;
    IDTRBRAKE_FD_6_FD3_Pkt rtb_TmpSignalConversionAtVeS_i2;
    sint32 tmp;
    uint8 rtb_Cntrfail_jej;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BRAKE_FD_6_FD3_Received'
     */
    /* SignalConversion generated from: '<S804>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S21>/SR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_6_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD3_Received_VeSR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S804>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_6_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_6_FD3_Received_VeSR2N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S804>/VeSR2B_h_COMRX_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_6_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_6_FD3_Pkt_COMRX_BRAKE_FD_6_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_i2);

    /* SignalConversion generated from: '<S804>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S804>/BRAKE_FD_6_FD3_Processing' incorporates:
     *  EnablePort: '<S808>/Enable'
     */
    /* Constant: '<S809>/Calib' */
    if (KeSR2B_b_BRAKE_FD_6_FD3_Enbl)
    {
        /* DataStoreWrite: '<S808>/VeSR2N_M_Lv2ACC_WhlTrq' */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2ACC_WhlTrq =
            rtb_TmpSignalConversionAtVeS_i2.E_DriverRequested_AxleTrq_BSM;

        /* DataStoreWrite: '<S808>/VeSR2N_M_Lv2FrntAxlRq_BSM' */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2FrntAxlRq_BSM =
            rtb_TmpSignalConversionAtVeS_i2.E_FrontAxle_Rq_BSM;

        /* DataTypeConversion: '<S808>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_M_Lv2RgnBrkAxTrqReq'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RgnBrkAxTrqReq =
            rtb_TmpSignalConversionAtVeS_i2.E_Regen_AxleTorque_Req;
        if (((sint32)rtb_TmpSignalConversionAtVeS_i2.E_Regen_AxleTorque_Req) >
                32767)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RgnBrkAxTrqReq = 32767U;
        }

        /* End of DataTypeConversion: '<S808>/Data Type Conversion8' */

        /* DataStoreWrite: '<S808>/VeSR2N_M_Lv2RrAxlRq_BSM' */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RrAxlRq_BSM =
            rtb_TmpSignalConversionAtVeS_i2.E_RearAxle_Rq_BSM;

        /* Outputs for Atomic SubSystem: '<S808>/EscData_SNA_Failing_Logic_DriverRequested_AxleTrq_BSM' */
        /* Switch: '<S835>/dec if Ok else inc2' incorporates:
         *  Constant: '<S808>/Constant'
         *  RelationalOperator: '<S808>/Relational Operator'
         */
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_i2.E_DriverRequested_AxleTrq_BSM) ==
            65535)
        {
            /* Sum: '<S835>/Inc Cntr' incorporates:
             *  Constant: '<S823>/Calib'
             *  UnitDelay: '<S835>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fq) + ((uint32)
                             KeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S835>/dec if Ok else inc2' incorporates:
             *  Sum: '<S835>/Inc Cntr'
             */
            VeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S835>/Prev_Cntr' */
            rtb_Cntrfail_jej = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fq;

            /* MinMax: '<S835>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jej) <= 1)
            {
                rtb_Cntrfail_jej = 1U;
            }

            /* End of MinMax: '<S835>/FixPt MinMax' */

            /* Switch: '<S835>/dec if Ok else inc2' incorporates:
             *  Constant: '<S814>/Zero4'
             *  Sum: '<S835>/Dec Cntr'
             */
            VeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jej) - 1));
        }

        /* End of Switch: '<S835>/dec if Ok else inc2' */

        /* Logic: '<S835>/Cntr fail' incorporates:
         *  Constant: '<S827>/Calib'
         *  RelationalOperator: '<S835>/Enough counts to Fail?2'
         *  UnitDelay: '<S835>/Prev Fail Condition'
         */
        rtb_Cntrfail_jej = (uint8)
            (((VeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_DebCntr >=
               KeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ho) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S835>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fq =
            VeSR2B_Cnt_DrvrReqdAxlTrq_BSM_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S835>/Prev Fail Condition' incorporates:
         *  Logic: '<S835>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ho = rtb_Cntrfail_jej;

        /* DataTypeConversion: '<S808>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_DrvrReqdAxlTrq_BSM_FD3_SNA_Faild'
         *  Logic: '<S835>/Cntr fail'
         *  Logic: '<S835>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_DrvrReqdAxlTrq_BSM_FD3 = (((sint32)
            rtb_Cntrfail_jej) != 0);

        /* End of Outputs for SubSystem: '<S808>/EscData_SNA_Failing_Logic_DriverRequested_AxleTrq_BSM' */

        /* Outputs for Atomic SubSystem: '<S808>/EscData_SNA_Failing_Logic_FrontAxle_Rq_BSM' */
        /* Switch: '<S836>/dec if Ok else inc2' incorporates:
         *  Constant: '<S808>/Constant1'
         *  RelationalOperator: '<S808>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_i2.E_FrontAxle_Rq_BSM) ==
                65535)
        {
            /* Sum: '<S836>/Inc Cntr' incorporates:
             *  Constant: '<S824>/Calib'
             *  UnitDelay: '<S836>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a2) + ((uint32)
                             KeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S836>/dec if Ok else inc2' incorporates:
             *  Sum: '<S836>/Inc Cntr'
             */
            VeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S836>/Prev_Cntr' */
            rtb_Cntrfail_jej = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a2;

            /* MinMax: '<S836>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jej) <= 1)
            {
                rtb_Cntrfail_jej = 1U;
            }

            /* End of MinMax: '<S836>/FixPt MinMax' */

            /* Switch: '<S836>/dec if Ok else inc2' incorporates:
             *  Constant: '<S815>/Zero4'
             *  Sum: '<S836>/Dec Cntr'
             */
            VeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jej) - 1));
        }

        /* End of Switch: '<S836>/dec if Ok else inc2' */

        /* Logic: '<S836>/Cntr fail' incorporates:
         *  Constant: '<S828>/Calib'
         *  RelationalOperator: '<S836>/Enough counts to Fail?2'
         *  UnitDelay: '<S836>/Prev Fail Condition'
         */
        rtb_Cntrfail_jej = (uint8)(((VeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_DebCntr
            >= KeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lx) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S836>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a2 =
            VeSR2B_Cnt_FrontAxle_Rq_BSM_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S836>/Prev Fail Condition' incorporates:
         *  Logic: '<S836>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lx = rtb_Cntrfail_jej;

        /* DataTypeConversion: '<S808>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_FrontAxle_Rq_BSM_FD3_SNA_Faild'
         *  Logic: '<S836>/Cntr fail'
         *  Logic: '<S836>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_FrontAxle_Rq_BSM_FD3_S = (((sint32)
            rtb_Cntrfail_jej) != 0);

        /* End of Outputs for SubSystem: '<S808>/EscData_SNA_Failing_Logic_FrontAxle_Rq_BSM' */

        /* DataTypeConversion: '<S808>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_Lv2FrntAxlMaxRq_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMaxRq_BSM =
            rtb_TmpSignalConversionAtVeS_i2.E_FrontAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S808>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_Lv2FrntAxlMinRq_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2FrntAxlMinRq_BSM =
            rtb_TmpSignalConversionAtVeS_i2.E_FrontAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S808>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_Lv2RrAxlMaxRq_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMaxRq_BSM =
            rtb_TmpSignalConversionAtVeS_i2.E_RearAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S808>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_Lv2RrAxlMinRq_BSM'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2RrAxlMinRq_BSM =
            rtb_TmpSignalConversionAtVeS_i2.E_RearAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S808>/EscData_SNA_Failing_Logic_RearAxle_Rq_BSM' */
        /* Switch: '<S837>/dec if Ok else inc2' incorporates:
         *  Constant: '<S808>/Constant3'
         *  RelationalOperator: '<S808>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_i2.E_RearAxle_Rq_BSM) == 65535)
        {
            /* Sum: '<S837>/Inc Cntr' incorporates:
             *  Constant: '<S825>/Calib'
             *  UnitDelay: '<S837>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gbp) + ((uint32)
                             KeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S837>/dec if Ok else inc2' incorporates:
             *  Sum: '<S837>/Inc Cntr'
             */
            VeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S837>/Prev_Cntr' */
            rtb_Cntrfail_jej = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gbp;

            /* MinMax: '<S837>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jej) <= 1)
            {
                rtb_Cntrfail_jej = 1U;
            }

            /* End of MinMax: '<S837>/FixPt MinMax' */

            /* Switch: '<S837>/dec if Ok else inc2' incorporates:
             *  Constant: '<S816>/Zero4'
             *  Sum: '<S837>/Dec Cntr'
             */
            VeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jej) - 1));
        }

        /* End of Switch: '<S837>/dec if Ok else inc2' */

        /* Logic: '<S837>/Cntr fail' incorporates:
         *  Constant: '<S829>/Calib'
         *  RelationalOperator: '<S837>/Enough counts to Fail?2'
         *  UnitDelay: '<S837>/Prev Fail Condition'
         */
        rtb_Cntrfail_jej = (uint8)(((VeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S837>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gbp =
            VeSR2B_Cnt_RearAxle_Rq_BSM_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S837>/Prev Fail Condition' incorporates:
         *  Logic: '<S837>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lq = rtb_Cntrfail_jej;

        /* DataTypeConversion: '<S808>/DTC_SNAFailing7' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_RearAxle_Rq_BSM_FD3_SNA_Faild'
         *  Logic: '<S837>/Cntr fail'
         *  Logic: '<S837>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_RearAxle_Rq_BSM_FD3_SN = (((sint32)
            rtb_Cntrfail_jej) != 0);

        /* End of Outputs for SubSystem: '<S808>/EscData_SNA_Failing_Logic_RearAxle_Rq_BSM' */

        /* Outputs for Atomic SubSystem: '<S808>/EscData_SNA_Failing_Logic_Regen_AxleTorque_Req' */
        /* Switch: '<S838>/dec if Ok else inc2' incorporates:
         *  Constant: '<S808>/Constant4'
         *  RelationalOperator: '<S808>/Relational Operator3'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_i2.E_Regen_AxleTorque_Req) ==
                32767)
        {
            /* Sum: '<S838>/Inc Cntr' incorporates:
             *  Constant: '<S826>/Calib'
             *  UnitDelay: '<S838>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ih) + ((uint32)
                             KeSR2B_Cnt_Regen_AxleTorque_Req_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S838>/dec if Ok else inc2' incorporates:
             *  Sum: '<S838>/Inc Cntr'
             */
            VeSR2B_Cnt_Regen_AxleTorque_Req_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S838>/Prev_Cntr' */
            rtb_Cntrfail_jej = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ih;

            /* MinMax: '<S838>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jej) <= 1)
            {
                rtb_Cntrfail_jej = 1U;
            }

            /* End of MinMax: '<S838>/FixPt MinMax' */

            /* Switch: '<S838>/dec if Ok else inc2' incorporates:
             *  Constant: '<S817>/Zero4'
             *  Sum: '<S838>/Dec Cntr'
             */
            VeSR2B_Cnt_Regen_AxleTorque_Req_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_jej) - 1));
        }

        /* End of Switch: '<S838>/dec if Ok else inc2' */

        /* Logic: '<S838>/Cntr fail' incorporates:
         *  Constant: '<S830>/Calib'
         *  RelationalOperator: '<S838>/Enough counts to Fail?2'
         *  UnitDelay: '<S838>/Prev Fail Condition'
         */
        rtb_Cntrfail_jej = (uint8)(((VeSR2B_Cnt_Regen_AxleTorque_Req_SNA_DebCntr
            >= KeSR2B_Cnt_Regen_AxleTorque_Req_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S838>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ih =
            VeSR2B_Cnt_Regen_AxleTorque_Req_SNA_DebCntr;

        /* Update for UnitDelay: '<S838>/Prev Fail Condition' incorporates:
         *  Logic: '<S838>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hc = rtb_Cntrfail_jej;

        /* DataTypeConversion: '<S808>/DTC_SNAFailing8' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_Regen_AxleTorque_Req_SNA_Faild'
         *  Logic: '<S838>/Cntr fail'
         *  Logic: '<S838>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Regen_AxleTorque_Req_S = (((sint32)
            rtb_Cntrfail_jej) != 0);

        /* End of Outputs for SubSystem: '<S808>/EscData_SNA_Failing_Logic_Regen_AxleTorque_Req' */

        /* Switch: '<S810>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S804>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_6_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S810>/Switch' incorporates:
             *  Constant: '<S810>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_6_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S810>/Switch1' incorporates:
                 *  Constant: '<S810>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o =
                    KeSR2B_y_BRAKE_FD_6_FD3_E2E_Byp;
            }

            /* End of Switch: '<S810>/Switch' */
        }

        /* End of Switch: '<S810>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S811>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jl);

        /* Outputs for Atomic SubSystem: '<S808>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S833>/dec if Ok else inc2' incorporates:
         *  Logic: '<S833>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jl.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S833>/Inc Cntr' incorporates:
             *  Constant: '<S818>/Calib'
             *  UnitDelay: '<S833>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fh) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S833>/dec if Ok else inc2' incorporates:
             *  Sum: '<S833>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S833>/Prev_Cntr' */
            rtb_Cntrfail_jej = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fh;

            /* MinMax: '<S833>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jej) <= 1)
            {
                rtb_Cntrfail_jej = 1U;
            }

            /* End of MinMax: '<S833>/FixPt MinMax' */

            /* Switch: '<S833>/dec if Ok else inc2' incorporates:
             *  Constant: '<S812>/Zero4'
             *  Sum: '<S833>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_jej) - 1));
        }

        /* End of Switch: '<S833>/dec if Ok else inc2' */

        /* Logic: '<S833>/Cntr fail' incorporates:
         *  Constant: '<S819>/Calib'
         *  RelationalOperator: '<S833>/Enough counts to Fail?2'
         *  UnitDelay: '<S833>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ma) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S833>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fh =
            VeSR2B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S833>/Prev Fail Condition' incorporates:
         *  Logic: '<S833>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ma =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S808>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  Logic: '<S833>/Cntr fail'
         *  Logic: '<S833>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_F_d = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S808>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S808>/VeSR2N_b_BRAKE_FD_6_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jl.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S808>/VeSR2N_b_BRAKE_FD_6_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jl.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S808>/EscData_MC_Failing_Logic' */
        /* Switch: '<S834>/dec if Ok else inc2' incorporates:
         *  Logic: '<S834>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jl.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S834>/Inc Cntr' incorporates:
             *  Constant: '<S820>/Calib'
             *  UnitDelay: '<S834>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b)
                                    + ((uint32)KeSR2B_Cnt_BRAKE_FD_6_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S834>/dec if Ok else inc2' incorporates:
             *  Sum: '<S834>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S834>/Prev_Cntr' */
            rtb_Cntrfail_jej = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b;

            /* MinMax: '<S834>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_jej) <= 1)
            {
                rtb_Cntrfail_jej = 1U;
            }

            /* End of MinMax: '<S834>/FixPt MinMax' */

            /* Switch: '<S834>/dec if Ok else inc2' incorporates:
             *  Constant: '<S813>/Zero4'
             *  Sum: '<S834>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_jej) - 1));
        }

        /* End of Switch: '<S834>/dec if Ok else inc2' */

        /* Logic: '<S834>/Cntr fail' incorporates:
         *  Constant: '<S821>/Calib'
         *  RelationalOperator: '<S834>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_6_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S834>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b =
            VeSR2B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S834>/Prev Fail Condition' incorporates:
         *  Logic: '<S834>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pl =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S808>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S808>/VeSR2N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Logic: '<S834>/Cntr fail'
         *  Logic: '<S834>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_6_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S808>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S808>/Reset_MM_Failing' */
        /* Constant: '<S822>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_6_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_6_FD3_M, KeSR2B_Cnt_BRAKE_FD_6_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_d);

        /* End of Outputs for SubSystem: '<S808>/Reset_MM_Failing' */

        /* Gain: '<S808>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ae = true;
    }

    /* End of Constant: '<S809>/Calib' */
    /* End of Outputs for SubSystem: '<S804>/BRAKE_FD_6_FD3_Processing' */

    /* Merge: '<S21>/SR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S804>/VeSR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Received_VeSR2N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_d.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S804>/VeSR2N_b_BRAKE_FD_6_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Received_VeSR2N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_d.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S21>/SR2N_b_BRAKE_FD_6_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S804>/VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_6_FD3_Received_VeSR2N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ae);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_6_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_7_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_7_FD14_;
    boolean rtb_VeSR2N_b_BRAKE_FD_7_FD14_MM;
    IDTRBRAKE_FD_7_FD14_Pkt rtb_TmpSignalConversionAtVeSR_b;
    sint32 tmp;
    uint8 rtb_Cntrfail_gv;
    uint8 rtb_TmpSignalConversionAtVeRx_c;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  SubSystem: '<S22>/BRAKE_FD_7_FD14_Received'
     */
    /* SignalConversion generated from: '<S859>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S22>/SR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_7_FD14_ =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD14_Received_VeSR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S859>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_7_FD14_MM =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD14_Received_VeSR2N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S859>/VeSR2B_h_COMRX_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_7_FD14_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_7_FD14_Pkt_COMRX_BRAKE_FD_7_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_b);

    /* SignalConversion generated from: '<S859>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_c);

VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_c;

    /* Outputs for Enabled SubSystem: '<S859>/BRAKE_FD_7_FD14_Processing' incorporates:
     *  EnablePort: '<S863>/Enable'
     */
    /* Constant: '<S864>/Calib' */
    if (KeSR2B_b_BRAKE_FD_7_FD14_Enbl)
    {
        /* DataStoreWrite: '<S863>/VeSR2N_Pct_Lv2BrkTravelStsCANC2' */
        SR2B_BLUEN_ac_DW.VeSR2N_Pct_Lv2BrkTravelStsCANC2 =
            rtb_TmpSignalConversionAtVeSR_b.E_BrakePdlPosn;

        /* Outputs for Atomic SubSystem: '<S863>/EscData_SNA_Failing_Logic_BrakePdlPosn' */
        /* Switch: '<S884>/dec if Ok else inc2' incorporates:
         *  Constant: '<S863>/Constant'
         *  RelationalOperator: '<S863>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_BrakePdlPosn) == 255)
        {
            /* Sum: '<S884>/Inc Cntr' incorporates:
             *  Constant: '<S876>/Calib'
             *  UnitDelay: '<S884>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ab) + ((uint32)
                             KeSR2B_Cnt_BrakePdlPosn_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S884>/dec if Ok else inc2' incorporates:
             *  Sum: '<S884>/Inc Cntr'
             */
            VeSR2B_Cnt_BrakePdlPosn_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S884>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ab;

            /* MinMax: '<S884>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S884>/FixPt MinMax' */

            /* Switch: '<S884>/dec if Ok else inc2' incorporates:
             *  Constant: '<S869>/Zero4'
             *  Sum: '<S884>/Dec Cntr'
             */
            VeSR2B_Cnt_BrakePdlPosn_FD14_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S884>/dec if Ok else inc2' */

        /* Logic: '<S884>/Cntr fail' incorporates:
         *  Constant: '<S878>/Calib'
         *  RelationalOperator: '<S884>/Enough counts to Fail?2'
         *  UnitDelay: '<S884>/Prev Fail Condition'
         */
        rtb_Cntrfail_gv = (uint8)(((VeSR2B_Cnt_BrakePdlPosn_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_BrakePdlPosn_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p4) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S884>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ab =
            VeSR2B_Cnt_BrakePdlPosn_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S884>/Prev Fail Condition' incorporates:
         *  Logic: '<S884>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p4 = rtb_Cntrfail_gv;

        /* DataTypeConversion: '<S863>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S863>/VeSR2N_b_BrakePdlPosn_FD14_SNA_Faild'
         *  Logic: '<S884>/Cntr fail'
         *  Logic: '<S884>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrakePdlPosn_FD14_SNA_ = (((sint32)
            rtb_Cntrfail_gv) != 0);

        /* End of Outputs for SubSystem: '<S863>/EscData_SNA_Failing_Logic_BrakePdlPosn' */

        /* Outputs for Atomic SubSystem: '<S863>/EscData_SNA_Failing_Logic_BrkPdl_Stat' */
        /* Switch: '<S885>/dec if Ok else inc2' incorporates:
         *  Constant: '<S863>/Constant1'
         *  RelationalOperator: '<S863>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_BrkPdl_Stat) == 3)
        {
            /* Sum: '<S885>/Inc Cntr' incorporates:
             *  Constant: '<S877>/Calib'
             *  UnitDelay: '<S885>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l4) + ((uint32)
                             KeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S885>/dec if Ok else inc2' incorporates:
             *  Sum: '<S885>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S885>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l4;

            /* MinMax: '<S885>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S885>/FixPt MinMax' */

            /* Switch: '<S885>/dec if Ok else inc2' incorporates:
             *  Constant: '<S870>/Zero4'
             *  Sum: '<S885>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S885>/dec if Ok else inc2' */

        /* Logic: '<S885>/Cntr fail' incorporates:
         *  Constant: '<S879>/Calib'
         *  RelationalOperator: '<S885>/Enough counts to Fail?2'
         *  UnitDelay: '<S885>/Prev Fail Condition'
         */
        rtb_Cntrfail_gv = (uint8)(((VeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_DebCntr >=
            KeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jd) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S885>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l4 =
            VeSR2B_Cnt_BrkPdl_Stat_FD14_SNA_DebCntr;

        /* Update for UnitDelay: '<S885>/Prev Fail Condition' incorporates:
         *  Logic: '<S885>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jd = rtb_Cntrfail_gv;

        /* DataTypeConversion: '<S863>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S863>/VeSR2N_b_BrkPdl_Stat_FD14_SNA_Faild'
         *  Logic: '<S885>/Cntr fail'
         *  Logic: '<S885>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkPdl_Stat_FD14_SNA_F = (((sint32)
            rtb_Cntrfail_gv) != 0);

        /* End of Outputs for SubSystem: '<S863>/EscData_SNA_Failing_Logic_BrkPdl_Stat' */

        /* DataTypeConversion: '<S863>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S863>/VeSR2N_e_Lv2BrkPdlStatCANC2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkPdlStatCANC2 =
            rtb_TmpSignalConversionAtVeSR_b.E_BrkPdl_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_BrkPdl_Stat) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkPdlStatCANC2 = 3U;
        }

        /* End of DataTypeConversion: '<S863>/Data Type Conversion2' */

        /* Switch: '<S865>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S859>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_7_FD14_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S865>/Switch' incorporates:
             *  Constant: '<S865>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_7_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S865>/Switch1' incorporates:
                 *  Constant: '<S865>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_c =
                    KeSR2B_y_BRAKE_FD_7_FD14_E2E_Byp;
            }

            /* End of Switch: '<S865>/Switch' */
        }

        /* End of Switch: '<S865>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S866>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_c,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_em);

        /* Outputs for Atomic SubSystem: '<S863>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S882>/dec if Ok else inc2' incorporates:
         *  Logic: '<S882>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_em.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S882>/Inc Cntr' incorporates:
             *  Constant: '<S871>/Calib'
             *  UnitDelay: '<S882>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p)
                                    + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S882>/dec if Ok else inc2' incorporates:
             *  Sum: '<S882>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S882>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p;

            /* MinMax: '<S882>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S882>/FixPt MinMax' */

            /* Switch: '<S882>/dec if Ok else inc2' incorporates:
             *  Constant: '<S867>/Zero4'
             *  Sum: '<S882>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S882>/dec if Ok else inc2' */

        /* Logic: '<S882>/Cntr fail' incorporates:
         *  Constant: '<S872>/Calib'
         *  RelationalOperator: '<S882>/Enough counts to Fail?2'
         *  UnitDelay: '<S882>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ic) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S882>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p =
            VeSR2B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S882>/Prev Fail Condition' incorporates:
         *  Logic: '<S882>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ic =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S863>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S863>/VeSR2N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  Logic: '<S882>/Cntr fail'
         *  Logic: '<S882>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_CRC__f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S863>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S863>/VeSR2N_b_BRAKE_FD_7_FD14_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_CRC_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_em.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S863>/VeSR2N_b_BRAKE_FD_7_FD14_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_E2E_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_em.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S863>/EscData_MC_Failing_Logic' */
        /* Switch: '<S883>/dec if Ok else inc2' incorporates:
         *  Logic: '<S883>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_em.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S883>/Inc Cntr' incorporates:
             *  Constant: '<S873>/Calib'
             *  UnitDelay: '<S883>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iiv) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_7_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S883>/dec if Ok else inc2' incorporates:
             *  Sum: '<S883>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S883>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iiv;

            /* MinMax: '<S883>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S883>/FixPt MinMax' */

            /* Switch: '<S883>/dec if Ok else inc2' incorporates:
             *  Constant: '<S868>/Zero4'
             *  Sum: '<S883>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S883>/dec if Ok else inc2' */

        /* Logic: '<S883>/Cntr fail' incorporates:
         *  Constant: '<S874>/Calib'
         *  RelationalOperator: '<S883>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_7_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S883>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iiv =
            VeSR2B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S883>/Prev Fail Condition' incorporates:
         *  Logic: '<S883>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_a1 =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S863>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S863>/VeSR2N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  Logic: '<S883>/Cntr fail'
         *  Logic: '<S883>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S863>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S863>/Reset_MM_Failing' */
        /* Constant: '<S875>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_7_FD14_MM,
            rtb_VeSR2N_Cnt_BRAKE_FD_7_FD14_, KeSR2B_Cnt_BRAKE_FD_7_FD14_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_h);

        /* End of Outputs for SubSystem: '<S863>/Reset_MM_Failing' */

        /* Gain: '<S863>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ou = true;
    }

    /* End of Constant: '<S864>/Calib' */
    /* End of Outputs for SubSystem: '<S859>/BRAKE_FD_7_FD14_Processing' */

    /* Merge: '<S22>/SR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S859>/VeSR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Received_VeSR2N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_h.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S859>/VeSR2N_b_BRAKE_FD_7_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Received_VeSR2N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_h.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S22>/SR2N_b_BRAKE_FD_7_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S859>/VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD14_Received_VeSR2N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ou);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_7_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BRAKE_FD_7_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_BRAKE_FD_7_FD3_M;
    boolean rtb_VeSR2N_b_BRAKE_FD_7_FD3_MM_;
    IDTRBRAKE_FD_7_FD3_Pkt rtb_TmpSignalConversionAtVeS_fi;
    sint32 tmp;
    uint8 rtb_Cntrfail_ei;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  SubSystem: '<S23>/BRAKE_FD_7_FD3_Received'
     */
    /* SignalConversion generated from: '<S894>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S23>/SR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_BRAKE_FD_7_FD3_M =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD3_Received_VeSR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S894>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_BRAKE_FD_7_FD3_MM_ =
        Rte_IrvRead_SR2B_BRAKE_FD_7_FD3_Received_VeSR2N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S894>/VeSR2B_h_COMRX_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_BRAKE_FD_7_FD3_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_BRAKE_FD_7_FD3_Pkt_COMRX_BRAKE_FD_7_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_fi);

    /* SignalConversion generated from: '<S894>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S894>/BRAKE_FD_7_FD3_Processing' incorporates:
     *  EnablePort: '<S898>/Enable'
     */
    /* Constant: '<S899>/Calib' */
    if (KeSR2B_b_BRAKE_FD_7_FD3_Enbl)
    {
        /* DataStoreWrite: '<S898>/VeSR2N_Pct_Lv2BrkTravelSts' */
        SR2B_BLUEN_ac_DW.VeSR2N_Pct_Lv2BrkTravelSts =
            rtb_TmpSignalConversionAtVeS_fi.E_BrakePdlPosn;

        /* Outputs for Atomic SubSystem: '<S898>/EscData_SNA_Failing_Logic_BrakePdlPosn' */
        /* Switch: '<S919>/dec if Ok else inc2' incorporates:
         *  Constant: '<S898>/Constant'
         *  RelationalOperator: '<S898>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_fi.E_BrakePdlPosn) == 255)
        {
            /* Sum: '<S919>/Inc Cntr' incorporates:
             *  Constant: '<S911>/Calib'
             *  UnitDelay: '<S919>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nl) + ((uint32)
                             KeSR2B_Cnt_BrakePdlPosn_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S919>/dec if Ok else inc2' incorporates:
             *  Sum: '<S919>/Inc Cntr'
             */
            VeSR2B_Cnt_BrakePdlPosn_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S919>/Prev_Cntr' */
            rtb_Cntrfail_ei = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nl;

            /* MinMax: '<S919>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ei) <= 1)
            {
                rtb_Cntrfail_ei = 1U;
            }

            /* End of MinMax: '<S919>/FixPt MinMax' */

            /* Switch: '<S919>/dec if Ok else inc2' incorporates:
             *  Constant: '<S904>/Zero4'
             *  Sum: '<S919>/Dec Cntr'
             */
            VeSR2B_Cnt_BrakePdlPosn_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ei) - 1));
        }

        /* End of Switch: '<S919>/dec if Ok else inc2' */

        /* Logic: '<S919>/Cntr fail' incorporates:
         *  Constant: '<S913>/Calib'
         *  RelationalOperator: '<S919>/Enough counts to Fail?2'
         *  UnitDelay: '<S919>/Prev Fail Condition'
         */
        rtb_Cntrfail_ei = (uint8)(((VeSR2B_Cnt_BrakePdlPosn_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_BrakePdlPosn_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cr) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S919>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nl =
            VeSR2B_Cnt_BrakePdlPosn_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S919>/Prev Fail Condition' incorporates:
         *  Logic: '<S919>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cr = rtb_Cntrfail_ei;

        /* DataTypeConversion: '<S898>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S898>/VeSR2N_b_BrakePdlPosn_FD3_SNA_Faild'
         *  Logic: '<S919>/Cntr fail'
         *  Logic: '<S919>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrakePdlPosn_FD3_SNA_F = (((sint32)
            rtb_Cntrfail_ei) != 0);

        /* End of Outputs for SubSystem: '<S898>/EscData_SNA_Failing_Logic_BrakePdlPosn' */

        /* Outputs for Atomic SubSystem: '<S898>/EscData_SNA_Failing_Logic_BrkPdl_Stat' */
        /* Switch: '<S920>/dec if Ok else inc2' incorporates:
         *  Constant: '<S898>/Constant1'
         *  RelationalOperator: '<S898>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_fi.E_BrkPdl_Stat) == 3)
        {
            /* Sum: '<S920>/Inc Cntr' incorporates:
             *  Constant: '<S912>/Calib'
             *  UnitDelay: '<S920>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_li) + ((uint32)
                             KeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S920>/dec if Ok else inc2' incorporates:
             *  Sum: '<S920>/Inc Cntr'
             */
            VeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S920>/Prev_Cntr' */
            rtb_Cntrfail_ei = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_li;

            /* MinMax: '<S920>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ei) <= 1)
            {
                rtb_Cntrfail_ei = 1U;
            }

            /* End of MinMax: '<S920>/FixPt MinMax' */

            /* Switch: '<S920>/dec if Ok else inc2' incorporates:
             *  Constant: '<S905>/Zero4'
             *  Sum: '<S920>/Dec Cntr'
             */
            VeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ei) - 1));
        }

        /* End of Switch: '<S920>/dec if Ok else inc2' */

        /* Logic: '<S920>/Cntr fail' incorporates:
         *  Constant: '<S914>/Calib'
         *  RelationalOperator: '<S920>/Enough counts to Fail?2'
         *  UnitDelay: '<S920>/Prev Fail Condition'
         */
        rtb_Cntrfail_ei = (uint8)(((VeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_DebCntr >=
            KeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S920>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_li =
            VeSR2B_Cnt_BrkPdl_Stat_FD3_SNA_DebCntr;

        /* Update for UnitDelay: '<S920>/Prev Fail Condition' incorporates:
         *  Logic: '<S920>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b = rtb_Cntrfail_ei;

        /* DataTypeConversion: '<S898>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S898>/VeSR2N_b_BrkPdl_Stat_FD3_SNA_Faild'
         *  Logic: '<S920>/Cntr fail'
         *  Logic: '<S920>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BrkPdl_Stat_FD3_SNA_Fa = (((sint32)
            rtb_Cntrfail_ei) != 0);

        /* End of Outputs for SubSystem: '<S898>/EscData_SNA_Failing_Logic_BrkPdl_Stat' */

        /* DataTypeConversion: '<S898>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S898>/VeSR2N_e_Lv2BrkPdlStat'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkPdlStat =
            rtb_TmpSignalConversionAtVeS_fi.E_BrkPdl_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fi.E_BrkPdl_Stat) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_e_Lv2BrkPdlStat = 3U;
        }

        /* End of DataTypeConversion: '<S898>/Data Type Conversion2' */

        /* Switch: '<S900>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S894>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_BRAKE_FD_7_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S900>/Switch' incorporates:
             *  Constant: '<S900>/Constant'
             */
            if (KeSR2B_b_BRAKE_FD_7_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S900>/Switch1' incorporates:
                 *  Constant: '<S900>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j =
                    KeSR2B_y_BRAKE_FD_7_FD3_E2E_Byp;
            }

            /* End of Switch: '<S900>/Switch' */
        }

        /* End of Switch: '<S900>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S901>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_gr);

        /* Outputs for Atomic SubSystem: '<S898>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S917>/dec if Ok else inc2' incorporates:
         *  Logic: '<S917>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_gr.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S917>/Inc Cntr' incorporates:
             *  Constant: '<S906>/Calib'
             *  UnitDelay: '<S917>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k0) + ((uint32)
                             KeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S917>/dec if Ok else inc2' incorporates:
             *  Sum: '<S917>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S917>/Prev_Cntr' */
            rtb_Cntrfail_ei = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k0;

            /* MinMax: '<S917>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ei) <= 1)
            {
                rtb_Cntrfail_ei = 1U;
            }

            /* End of MinMax: '<S917>/FixPt MinMax' */

            /* Switch: '<S917>/dec if Ok else inc2' incorporates:
             *  Constant: '<S902>/Zero4'
             *  Sum: '<S917>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ei) - 1));
        }

        /* End of Switch: '<S917>/dec if Ok else inc2' */

        /* Logic: '<S917>/Cntr fail' incorporates:
         *  Constant: '<S907>/Calib'
         *  RelationalOperator: '<S917>/Enough counts to Fail?2'
         *  UnitDelay: '<S917>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ai) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S917>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k0 =
            VeSR2B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S917>/Prev Fail Condition' incorporates:
         *  Logic: '<S917>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ai =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S898>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S898>/VeSR2N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  Logic: '<S917>/Cntr fail'
         *  Logic: '<S917>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_CRC_F_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S898>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S898>/VeSR2N_b_BRAKE_FD_7_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_gr.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S898>/VeSR2N_b_BRAKE_FD_7_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_gr.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S898>/EscData_MC_Failing_Logic' */
        /* Switch: '<S918>/dec if Ok else inc2' incorporates:
         *  Logic: '<S918>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_gr.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S918>/Inc Cntr' incorporates:
             *  Constant: '<S908>/Calib'
             *  UnitDelay: '<S918>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o)
                                    + ((uint32)KeSR2B_Cnt_BRAKE_FD_7_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S918>/dec if Ok else inc2' incorporates:
             *  Sum: '<S918>/Inc Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S918>/Prev_Cntr' */
            rtb_Cntrfail_ei = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o;

            /* MinMax: '<S918>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_ei) <= 1)
            {
                rtb_Cntrfail_ei = 1U;
            }

            /* End of MinMax: '<S918>/FixPt MinMax' */

            /* Switch: '<S918>/dec if Ok else inc2' incorporates:
             *  Constant: '<S903>/Zero4'
             *  Sum: '<S918>/Dec Cntr'
             */
            VeSR2B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_ei) - 1));
        }

        /* End of Switch: '<S918>/dec if Ok else inc2' */

        /* Logic: '<S918>/Cntr fail' incorporates:
         *  Constant: '<S909>/Calib'
         *  RelationalOperator: '<S918>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR2B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr >=
              KeSR2B_Cnt_BRAKE_FD_7_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S918>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o =
            VeSR2B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S918>/Prev Fail Condition' incorporates:
         *  Logic: '<S918>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_n =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S898>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S898>/VeSR2N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  Logic: '<S918>/Cntr fail'
         *  Logic: '<S918>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_BRAKE_FD_7_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S898>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S898>/Reset_MM_Failing' */
        /* Constant: '<S910>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_BRAKE_FD_7_FD3_MM_,
            rtb_VeSR2N_Cnt_BRAKE_FD_7_FD3_M, KeSR2B_Cnt_BRAKE_FD_7_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ab);

        /* End of Outputs for SubSystem: '<S898>/Reset_MM_Failing' */

        /* Gain: '<S898>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_pv = true;
    }

    /* End of Constant: '<S899>/Calib' */
    /* End of Outputs for SubSystem: '<S894>/BRAKE_FD_7_FD3_Processing' */

    /* Merge: '<S23>/SR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S894>/VeSR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Received_VeSR2N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ab.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S894>/VeSR2N_b_BRAKE_FD_7_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Received_VeSR2N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ab.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S23>/SR2N_b_BRAKE_FD_7_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S894>/VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_BRAKE_FD_7_FD3_Received_VeSR2N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_pv);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_BRAKE_FD_7_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ENGINE_HYBD_FD_1_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_ENGINE_HYBD_FD_1;
    boolean rtb_VeSR2N_b_ENGINE_HYBD_FD_1_j;
    IDTRENGINE_HYBD_FD_1_FD11_Pkt rtb_TmpSignalConversionAtVeSR_g;
    sint32 tmp;
    uint8 rtb_Cntrfail_e3;
    uint8 rtb_TmpSignalConversionAtVeRx_g;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S24>/ENGINE_HYBD_FD_1_FD11_Received'
     */
    /* SignalConversion generated from: '<S929>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S24>/SR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_ENGINE_HYBD_FD_1 =
        Rte_IrvRead_SR2B_ENGINE_HYBD_FD_1_FD11_Received_VeSR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S929>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_ENGINE_HYBD_FD_1_j =
        Rte_IrvRead_SR2B_ENGINE_HYBD_FD_1_FD11_Received_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S929>/VeSR2B_h_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_g);

    /* SignalConversion generated from: '<S929>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_g);

VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_g;

    /* Outputs for Enabled SubSystem: '<S929>/ENGINE_HYBD_FD_1_FD11_Processing' incorporates:
     *  EnablePort: '<S933>/Enable'
     */
    /* Constant: '<S934>/Calib' */
    if (KeSR2B_b_ENGINE_HYBD_FD_1_FD11_Enbl)
    {
        /* DataTypeConversion: '<S933>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S933>/VeSR2N_M_Lv2EngActStdyStTorq'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2EngActStdyStTorq =
            rtb_TmpSignalConversionAtVeSR_g.E_EngActStdyStTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EngActStdyStTorq) > 4095)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2EngActStdyStTorq = 4095U;
        }

        /* End of DataTypeConversion: '<S933>/Data Type Conversion1' */

        /* Outputs for Atomic SubSystem: '<S933>/EscData_SNA_Failing_Logic_EngActStdyStTorq' */
        /* Switch: '<S951>/dec if Ok else inc2' incorporates:
         *  Constant: '<S933>/Constant'
         *  RelationalOperator: '<S933>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EngActStdyStTorq) == 4095)
        {
            /* Sum: '<S951>/Inc Cntr' incorporates:
             *  Constant: '<S945>/Calib'
             *  UnitDelay: '<S951>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ii) + ((uint32)
                             KeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S951>/dec if Ok else inc2' incorporates:
             *  Sum: '<S951>/Inc Cntr'
             */
            VeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S951>/Prev_Cntr' */
            rtb_Cntrfail_e3 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ii;

            /* MinMax: '<S951>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_e3) <= 1)
            {
                rtb_Cntrfail_e3 = 1U;
            }

            /* End of MinMax: '<S951>/FixPt MinMax' */

            /* Switch: '<S951>/dec if Ok else inc2' incorporates:
             *  Constant: '<S939>/Zero4'
             *  Sum: '<S951>/Dec Cntr'
             */
            VeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_e3) - 1));
        }

        /* End of Switch: '<S951>/dec if Ok else inc2' */

        /* Logic: '<S951>/Cntr fail' incorporates:
         *  Constant: '<S946>/Calib'
         *  RelationalOperator: '<S951>/Enough counts to Fail?2'
         *  UnitDelay: '<S951>/Prev Fail Condition'
         */
        rtb_Cntrfail_e3 = (uint8)(((VeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_DebCntr
            >= KeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ks) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S951>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ii =
            VeSR2B_Cnt_EngActStdyStTorq_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S951>/Prev Fail Condition' incorporates:
         *  Logic: '<S951>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ks = rtb_Cntrfail_e3;

        /* DataTypeConversion: '<S933>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S933>/VeSR2N_b_EngActStdyStTorq_FD11_SNA_Faild'
         *  Logic: '<S951>/Cntr fail'
         *  Logic: '<S951>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_EngActStdyStTorq_FD11_ = (((sint32)
            rtb_Cntrfail_e3) != 0);

        /* End of Outputs for SubSystem: '<S933>/EscData_SNA_Failing_Logic_EngActStdyStTorq' */

        /* DataTypeConversion: '<S933>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S933>/VeSR2N_b_Lv2EngActStdyStTorq_Vld'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2EngActStdyStTorq_Vl =
            rtb_TmpSignalConversionAtVeSR_g.E_EngActStdyStTorqV ? ((uint8)1) :
            ((uint8)0);

        /* Switch: '<S935>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S929>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_ENGINE_HYBD_FD_1_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S935>/Switch' incorporates:
             *  Constant: '<S935>/Constant'
             */
            if (KeSR2B_b_ENGINE_HYBD_FD_1_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S935>/Switch1' incorporates:
                 *  Constant: '<S935>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_g =
                    KeSR2B_y_ENGINE_HYBD_FD_1_FD11_E2E_Byp;
            }

            /* End of Switch: '<S935>/Switch' */
        }

        /* End of Switch: '<S935>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S936>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_g,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jc);

        /* Outputs for Atomic SubSystem: '<S933>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S949>/dec if Ok else inc2' incorporates:
         *  Logic: '<S949>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jc.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S949>/Inc Cntr' incorporates:
             *  Constant: '<S940>/Calib'
             *  UnitDelay: '<S949>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lq) + ((uint32)
                             KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S949>/dec if Ok else inc2' incorporates:
             *  Sum: '<S949>/Inc Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S949>/Prev_Cntr' */
            rtb_Cntrfail_e3 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lq;

            /* MinMax: '<S949>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_e3) <= 1)
            {
                rtb_Cntrfail_e3 = 1U;
            }

            /* End of MinMax: '<S949>/FixPt MinMax' */

            /* Switch: '<S949>/dec if Ok else inc2' incorporates:
             *  Constant: '<S937>/Zero4'
             *  Sum: '<S949>/Dec Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_e3) - 1));
        }

        /* End of Switch: '<S949>/dec if Ok else inc2' */

        /* Logic: '<S949>/Cntr fail' incorporates:
         *  Constant: '<S941>/Calib'
         *  RelationalOperator: '<S949>/Enough counts to Fail?2'
         *  UnitDelay: '<S949>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            (((VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_km) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S949>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lq =
            VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S949>/Prev Fail Condition' incorporates:
         *  Logic: '<S949>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_km =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S933>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S933>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  Logic: '<S949>/Cntr fail'
         *  Logic: '<S949>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_m = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S933>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S933>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD11_ =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jc.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S933>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_b =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jc.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S933>/EscData_MC_Failing_Logic' */
        /* Switch: '<S950>/dec if Ok else inc2' incorporates:
         *  Logic: '<S950>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_jc.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S950>/Inc Cntr' incorporates:
             *  Constant: '<S942>/Calib'
             *  UnitDelay: '<S950>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hb) + ((uint32)
                             KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S950>/dec if Ok else inc2' incorporates:
             *  Sum: '<S950>/Inc Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S950>/Prev_Cntr' */
            rtb_Cntrfail_e3 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hb;

            /* MinMax: '<S950>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_e3) <= 1)
            {
                rtb_Cntrfail_e3 = 1U;
            }

            /* End of MinMax: '<S950>/FixPt MinMax' */

            /* Switch: '<S950>/dec if Ok else inc2' incorporates:
             *  Constant: '<S938>/Zero4'
             *  Sum: '<S950>/Dec Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_e3) - 1));
        }

        /* End of Switch: '<S950>/dec if Ok else inc2' */

        /* Logic: '<S950>/Cntr fail' incorporates:
         *  Constant: '<S943>/Calib'
         *  RelationalOperator: '<S950>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            ((VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr >=
              KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S950>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hb =
            VeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S950>/Prev Fail Condition' incorporates:
         *  Logic: '<S950>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ei =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S933>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S933>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Logic: '<S950>/Cntr fail'
         *  Logic: '<S950>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_1_FD1_o = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S933>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S933>/Reset_MM_Failing' */
        /* Constant: '<S944>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_ENGINE_HYBD_FD_1_j,
            rtb_VeSR2N_Cnt_ENGINE_HYBD_FD_1,
            KeSR2B_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_o);

        /* End of Outputs for SubSystem: '<S933>/Reset_MM_Failing' */

        /* Gain: '<S933>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_l3 = true;
    }

    /* End of Constant: '<S934>/Calib' */
    /* End of Outputs for SubSystem: '<S929>/ENGINE_HYBD_FD_1_FD11_Processing' */

    /* Merge: '<S24>/SR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S929>/VeSR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Received_VeSR2N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_o.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S929>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Received_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_o.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S24>/SR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S929>/VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_1_FD11_Received_VeSR2N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_l3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_ENGINE_HYBD_FD_3_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_ENGINE_HYBD_FD_3;
    boolean rtb_VeSR2N_b_ENGINE_HYBD_FD_3_o;
    IDTRENGINE_HYBD_FD_3_FD11_Pkt rtb_TmpSignalConversionAtVeS_eq;
    sint32 tmp;
    uint8 rtb_Cntrfail_n51;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S25>/ENGINE_HYBD_FD_3_FD11_Received'
     */
    /* SignalConversion generated from: '<S959>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S25>/SR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_ENGINE_HYBD_FD_3 =
        Rte_IrvRead_SR2B_ENGINE_HYBD_FD_3_FD11_Received_VeSR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S959>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_ENGINE_HYBD_FD_3_o =
        Rte_IrvRead_SR2B_ENGINE_HYBD_FD_3_FD11_Received_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S959>/VeSR2B_h_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR2B_h_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_eq);

    /* SignalConversion generated from: '<S959>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S959>/ENGINE_HYBD_FD_3_FD11_Processing' incorporates:
     *  EnablePort: '<S963>/Enable'
     */
    /* Constant: '<S964>/Calib' */
    if (KeSR2B_b_ENGINE_HYBD_FD_3_FD11_Enbl)
    {
        /* Outputs for Atomic SubSystem: '<S963>/EscData_SNA_Failing_Logic_EngSpdStat' */
        /* Switch: '<S981>/dec if Ok else inc2' incorporates:
         *  Constant: '<S963>/Constant1'
         *  RelationalOperator: '<S963>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_eq.E_EngSpdStat) == 3)
        {
            /* Sum: '<S981>/Inc Cntr' incorporates:
             *  Constant: '<S975>/Calib'
             *  UnitDelay: '<S981>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e3) + ((uint32)
                             KeSR2B_Cnt_EngSpdStat_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S981>/dec if Ok else inc2' incorporates:
             *  Sum: '<S981>/Inc Cntr'
             */
            VeSR2B_Cnt_EngSpdStat_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S981>/Prev_Cntr' */
            rtb_Cntrfail_n51 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e3;

            /* MinMax: '<S981>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n51) <= 1)
            {
                rtb_Cntrfail_n51 = 1U;
            }

            /* End of MinMax: '<S981>/FixPt MinMax' */

            /* Switch: '<S981>/dec if Ok else inc2' incorporates:
             *  Constant: '<S969>/Zero4'
             *  Sum: '<S981>/Dec Cntr'
             */
            VeSR2B_Cnt_EngSpdStat_FD11_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_n51) - 1));
        }

        /* End of Switch: '<S981>/dec if Ok else inc2' */

        /* Logic: '<S981>/Cntr fail' incorporates:
         *  Constant: '<S976>/Calib'
         *  RelationalOperator: '<S981>/Enough counts to Fail?2'
         *  UnitDelay: '<S981>/Prev Fail Condition'
         */
        rtb_Cntrfail_n51 = (uint8)(((VeSR2B_Cnt_EngSpdStat_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_EngSpdStat_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S981>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e3 =
            VeSR2B_Cnt_EngSpdStat_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S981>/Prev Fail Condition' incorporates:
         *  Logic: '<S981>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hw = rtb_Cntrfail_n51;

        /* DataTypeConversion: '<S963>/DTC_SNAFailing2' incorporates:
         *  DataStoreWrite: '<S963>/VeSR2N_b_EngSpdStat_FD11_SNA_Faild'
         *  Logic: '<S981>/Cntr fail'
         *  Logic: '<S981>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_EngSpdStat_FD11_SNA_Fa = (((sint32)
            rtb_Cntrfail_n51) != 0);

        /* End of Outputs for SubSystem: '<S963>/EscData_SNA_Failing_Logic_EngSpdStat' */

        /* DataTypeConversion: '<S963>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S963>/VeSR2N_b_Lv2EngineSpeed_FA'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2EngineSpeed_FA =
            rtb_TmpSignalConversionAtVeS_eq.E_EngSpdStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_eq.E_EngSpdStat) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2EngineSpeed_FA = 3U;
        }

        /* End of DataTypeConversion: '<S963>/Data Type Conversion2' */

        /* DataStoreWrite: '<S963>/VeSR2N_n_Lv2EngineSpeed' */
        SR2B_BLUEN_ac_DW.VeSR2N_n_Lv2EngineSpeed =
            rtb_TmpSignalConversionAtVeS_eq.E_EngSpd;

        /* Switch: '<S965>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S959>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_ENGINE_HYBD_FD_3_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S965>/Switch' incorporates:
             *  Constant: '<S965>/Constant'
             */
            if (KeSR2B_b_ENGINE_HYBD_FD_3_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S965>/Switch1' incorporates:
                 *  Constant: '<S965>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o =
                    KeSR2B_y_ENGINE_HYBD_FD_3_FD11_E2E_Byp;
            }

            /* End of Switch: '<S965>/Switch' */
        }

        /* End of Switch: '<S965>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S966>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cn);

        /* Outputs for Atomic SubSystem: '<S963>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S979>/dec if Ok else inc2' incorporates:
         *  Logic: '<S979>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cn.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S979>/Inc Cntr' incorporates:
             *  Constant: '<S970>/Calib'
             *  UnitDelay: '<S979>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_en) + ((uint32)
                             KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S979>/dec if Ok else inc2' incorporates:
             *  Sum: '<S979>/Inc Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S979>/Prev_Cntr' */
            rtb_Cntrfail_n51 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_en;

            /* MinMax: '<S979>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n51) <= 1)
            {
                rtb_Cntrfail_n51 = 1U;
            }

            /* End of MinMax: '<S979>/FixPt MinMax' */

            /* Switch: '<S979>/dec if Ok else inc2' incorporates:
             *  Constant: '<S967>/Zero4'
             *  Sum: '<S979>/Dec Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_n51) - 1));
        }

        /* End of Switch: '<S979>/dec if Ok else inc2' */

        /* Logic: '<S979>/Cntr fail' incorporates:
         *  Constant: '<S971>/Calib'
         *  RelationalOperator: '<S979>/Enough counts to Fail?2'
         *  UnitDelay: '<S979>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oz) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S979>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_en =
            VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S979>/Prev Fail Condition' incorporates:
         *  Logic: '<S979>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oz =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S963>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S963>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  Logic: '<S979>/Cntr fail'
         *  Logic: '<S979>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD1_j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S963>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S963>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD11_ =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cn.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S963>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD1_g =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cn.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S963>/EscData_MC_Failing_Logic' */
        /* Switch: '<S980>/dec if Ok else inc2' incorporates:
         *  Logic: '<S980>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cn.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S980>/Inc Cntr' incorporates:
             *  Constant: '<S972>/Calib'
             *  UnitDelay: '<S980>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d)
                                    + ((uint32)
                             KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S980>/dec if Ok else inc2' incorporates:
             *  Sum: '<S980>/Inc Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S980>/Prev_Cntr' */
            rtb_Cntrfail_n51 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d;

            /* MinMax: '<S980>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_n51) <= 1)
            {
                rtb_Cntrfail_n51 = 1U;
            }

            /* End of MinMax: '<S980>/FixPt MinMax' */

            /* Switch: '<S980>/dec if Ok else inc2' incorporates:
             *  Constant: '<S968>/Zero4'
             *  Sum: '<S980>/Dec Cntr'
             */
            VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_n51) - 1));
        }

        /* End of Switch: '<S980>/dec if Ok else inc2' */

        /* Logic: '<S980>/Cntr fail' incorporates:
         *  Constant: '<S973>/Calib'
         *  RelationalOperator: '<S980>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr >=
              KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S980>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d =
            VeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S980>/Prev Fail Condition' incorporates:
         *  Logic: '<S980>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_a =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S963>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S963>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Logic: '<S980>/Cntr fail'
         *  Logic: '<S980>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_ENGINE_HYBD_FD_3_FD1_n = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S963>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S963>/Reset_MM_Failing' */
        /* Constant: '<S974>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_ENGINE_HYBD_FD_3_o,
            rtb_VeSR2N_Cnt_ENGINE_HYBD_FD_3,
            KeSR2B_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_n0);

        /* End of Outputs for SubSystem: '<S963>/Reset_MM_Failing' */

        /* Gain: '<S963>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_mt = true;
    }

    /* End of Constant: '<S964>/Calib' */
    /* End of Outputs for SubSystem: '<S959>/ENGINE_HYBD_FD_3_FD11_Processing' */

    /* Merge: '<S25>/SR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S959>/VeSR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Received_VeSR2N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_n0.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S959>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Received_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_n0.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S25>/SR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S959>/VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_ENGINE_HYBD_FD_3_FD11_Received_VeSR2N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_mt);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_ENGINE_HYBD_FD_3_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_IPC_VEHICLE_SETUP_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_IPC_VEHICLE_SETU;
    boolean rtb_VeSR2N_b_IPC_VEHICLE_SETU_b;
    IDTRIPC_VEHICLE_SETUP_FD3_Pkt tmpRead;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead_0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  SubSystem: '<S26>/IPC_VEHICLE_SETUP_FD3_Received'
     */
    /* SignalConversion generated from: '<S989>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S26>/SR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_IPC_VEHICLE_SETU =
        Rte_IrvRead_SR2B_IPC_VEHICLE_SETUP_FD3_Received_VeSR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S989>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge'
     */
    rtb_VeSR2N_b_IPC_VEHICLE_SETU_b =
        Rte_IrvRead_SR2B_IPC_VEHICLE_SETUP_FD3_Received_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S989>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S989>/IPC_VEHICLE_SETUP_FD3_Processing' incorporates:
     *  EnablePort: '<S993>/Enable'
     */
    /* Constant: '<S994>/Calib' */
    if (KeSR2B_b_IPC_VEHICLE_SETUP_FD3_Enbl)
    {
        /* Switch: '<S995>/Switch1' incorporates:
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S989>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR2B_IPC_VEHICLE_SETUP_FD3_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S995>/Switch' incorporates:
             *  Constant: '<S995>/Constant'
             */
            if (KeSR2B_b_IPC_VEHICLE_SETUP_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S995>/Switch1' incorporates:
                 *  Constant: '<S995>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR2B_y_IPC_VEHICLE_SETUP_FD3_E2E_Byp;
            }

            /* End of Switch: '<S995>/Switch' */
        }

        /* End of Switch: '<S995>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_OpRetVal(&tmpRead_0);

        /* Chart: '<S996>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead_0, rtb_TmpSignalConversionAtVeRx_f,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mo);

        /* Outputs for Atomic SubSystem: '<S993>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1006>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1006>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1006>/Inc Cntr' incorporates:
             *  Constant: '<S999>/Calib'
             *  UnitDelay: '<S1006>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a)
                                    + ((uint32)
                             KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1006>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1006>/Inc Cntr'
             */
            VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1006>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a;

            /* MinMax: '<S1006>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1006>/FixPt MinMax' */

            /* Switch: '<S1006>/dec if Ok else inc2' incorporates:
             *  Constant: '<S997>/Zero4'
             *  Sum: '<S1006>/Dec Cntr'
             */
            VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1006>/dec if Ok else inc2' */

        /* Logic: '<S1006>/Cntr fail' incorporates:
         *  Constant: '<S1000>/Calib'
         *  RelationalOperator: '<S1006>/Enough counts to Fail?2'
         *  UnitDelay: '<S1006>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr >=
               KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1006>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a =
            VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1006>/Prev Fail Condition' incorporates:
         *  Logic: '<S1006>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h2 =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S993>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S993>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  Logic: '<S1006>/Cntr fail'
         *  Logic: '<S1006>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_FD_n = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S993>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S993>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_FD3_ =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S993>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_F_db =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S993>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1007>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1007>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1007>/Inc Cntr' incorporates:
             *  Constant: '<S1001>/Calib'
             *  UnitDelay: '<S1007>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h)
                                    + ((uint32)
                             KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1007>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1007>/Inc Cntr'
             */
            VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1007>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h;

            /* MinMax: '<S1007>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1007>/FixPt MinMax' */

            /* Switch: '<S1007>/dec if Ok else inc2' incorporates:
             *  Constant: '<S998>/Zero4'
             *  Sum: '<S1007>/Dec Cntr'
             */
            VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1007>/dec if Ok else inc2' */
        /* End of Outputs for SubSystem: '<S993>/EscData_MC_Failing_Logic' */

        /* Inport: '<Root>/VeSR2B_h_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt' */
        (void)
            Rte_Read_VeSR2B_h_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt
            (&tmpRead);

        /* Outputs for Atomic SubSystem: '<S993>/EscData_MC_Failing_Logic' */
        /* Logic: '<S1007>/Cntr fail' incorporates:
         *  Constant: '<S1002>/Calib'
         *  RelationalOperator: '<S1007>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr >=
              KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1007>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h =
            VeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1007>/Prev Fail Condition' incorporates:
         *  Logic: '<S1007>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S993>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S993>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Logic: '<S1007>/Cntr fail'
         *  Logic: '<S1007>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_IPC_VEHICLE_SETUP_FD_d = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S993>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S993>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S993>/VeSR2N_b_Lv2SpeedUnit'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_Lv2SpeedUnit = tmpRead.E_Speed_Unit ? ((uint8)
            1) : ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S993>/Reset_MM_Failing' */
        /* Constant: '<S1003>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_IPC_VEHICLE_SETU_b,
            rtb_VeSR2N_Cnt_IPC_VEHICLE_SETU,
            KeSR2B_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_i5);

        /* End of Outputs for SubSystem: '<S993>/Reset_MM_Failing' */

        /* Gain: '<S993>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_c = true;
    }

    /* End of Constant: '<S994>/Calib' */
    /* End of Outputs for SubSystem: '<S989>/IPC_VEHICLE_SETUP_FD3_Processing' */

    /* Merge: '<S26>/SR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S989>/VeSR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Received_VeSR2N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_i5.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S989>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Received_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_i5.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S26>/SR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S989>/VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_IPC_VEHICLE_SETUP_FD3_Received_VeSR2N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_c);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_IPC_VEHICLE_SETUP_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_MCPA_DATA2_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_MCPA_DATA2_FD11_;
    boolean rtb_VeSR2N_b_MCPA_DATA2_FD11_MM;
    IDTRMCPA_DATA2_FD11_Pkt rtb_TmpSignalConversionAtVeS_cl;
    sint32 tmp;
    uint8 rtb_Cntrfail_k4;
    uint8 rtb_TmpSignalConversionAtVeR_eu;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S28>/MCPA_DATA2_FD11_Received'
     */
    /* SignalConversion generated from: '<S1014>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S28>/SR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_MCPA_DATA2_FD11_ =
        Rte_IrvRead_SR2B_MCPA_DATA2_FD11_Received_VeSR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1014>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_MCPA_DATA2_FD11_MM =
        Rte_IrvRead_SR2B_MCPA_DATA2_FD11_Received_VeSR2N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1014>/VeSR2B_h_COMRX_MCPA_DATA2_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_MCPA_DATA2_FD11_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_MCPA_DATA2_FD11_Pkt_COMRX_MCPA_DATA2_FD11_Pkt(
        &rtb_TmpSignalConversionAtVeS_cl);

    /* SignalConversion generated from: '<S1014>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_eu);

VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_eu;

    /* Outputs for Enabled SubSystem: '<S1014>/MCPA_DATA2_FD11_Processing' incorporates:
     *  EnablePort: '<S1019>/Enable'
     */
    /* Constant: '<S1018>/Calib' */
    if (KeSR2B_b_MCPA_DATA2_FD11_Enbl)
    {
        /* DataStoreWrite: '<S1019>/VeSR2N_T_MCPA_Temp_FD11' */
        SR2B_BLUEN_ac_DW.VeSR2N_T_MCPA_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_cl.E_MCPA_Temp;

        /* Outputs for Atomic SubSystem: '<S1019>/EscData_SNA_Failing_Logic_MCPA_Temp' */
        /* Switch: '<S1036>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1019>/Constant'
         *  RelationalOperator: '<S1019>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_cl.E_MCPA_Temp) == 255)
        {
            /* Sum: '<S1036>/Inc Cntr' incorporates:
             *  Constant: '<S1030>/Calib'
             *  UnitDelay: '<S1036>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cb) + ((uint32)
                             KeSR2B_Cnt_MCPA_Temp_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1036>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1036>/Inc Cntr'
             */
            VeSR2B_Cnt_MCPA_Temp_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1036>/Prev_Cntr' */
            rtb_Cntrfail_k4 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cb;

            /* MinMax: '<S1036>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_k4) <= 1)
            {
                rtb_Cntrfail_k4 = 1U;
            }

            /* End of MinMax: '<S1036>/FixPt MinMax' */

            /* Switch: '<S1036>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1024>/Zero4'
             *  Sum: '<S1036>/Dec Cntr'
             */
            VeSR2B_Cnt_MCPA_Temp_FD11_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_k4) - 1));
        }

        /* End of Switch: '<S1036>/dec if Ok else inc2' */

        /* Logic: '<S1036>/Cntr fail' incorporates:
         *  Constant: '<S1031>/Calib'
         *  RelationalOperator: '<S1036>/Enough counts to Fail?2'
         *  UnitDelay: '<S1036>/Prev Fail Condition'
         */
        rtb_Cntrfail_k4 = (uint8)(((VeSR2B_Cnt_MCPA_Temp_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_MCPA_Temp_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1036>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cb =
            VeSR2B_Cnt_MCPA_Temp_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S1036>/Prev Fail Condition' incorporates:
         *  Logic: '<S1036>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c2 = rtb_Cntrfail_k4;

        /* DataTypeConversion: '<S1019>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S1019>/VeSR2N_b_MCPA_Temp_FD11_SNA_Faild'
         *  Logic: '<S1036>/Cntr fail'
         *  Logic: '<S1036>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_Temp_FD11_SNA_Fai = (((sint32)
            rtb_Cntrfail_k4) != 0);

        /* End of Outputs for SubSystem: '<S1019>/EscData_SNA_Failing_Logic_MCPA_Temp' */

        /* Switch: '<S1020>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1014>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_MCPA_DATA2_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1020>/Switch' incorporates:
             *  Constant: '<S1020>/Constant'
             */
            if (KeSR2B_b_MCPA_DATA2_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1020>/Switch1' incorporates:
                 *  Constant: '<S1020>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_eu =
                    KeSR2B_y_MCPA_DATA2_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1020>/Switch' */
        }

        /* End of Switch: '<S1020>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1021>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_eu,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i);

        /* Outputs for Atomic SubSystem: '<S1019>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1034>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1034>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1034>/Inc Cntr' incorporates:
             *  Constant: '<S1025>/Calib'
             *  UnitDelay: '<S1034>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gb) + ((uint32)
                             KeSR2B_Cnt_MCPA_DATA2_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1034>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1034>/Inc Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1034>/Prev_Cntr' */
            rtb_Cntrfail_k4 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gb;

            /* MinMax: '<S1034>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_k4) <= 1)
            {
                rtb_Cntrfail_k4 = 1U;
            }

            /* End of MinMax: '<S1034>/FixPt MinMax' */

            /* Switch: '<S1034>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1022>/Zero4'
             *  Sum: '<S1034>/Dec Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_k4) - 1));
        }

        /* End of Switch: '<S1034>/dec if Ok else inc2' */

        /* Logic: '<S1034>/Cntr fail' incorporates:
         *  Constant: '<S1026>/Calib'
         *  RelationalOperator: '<S1034>/Enough counts to Fail?2'
         *  UnitDelay: '<S1034>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_eu = (uint8)
            (((VeSR2B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_MCPA_DATA2_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1034>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gb =
            VeSR2B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1034>/Prev Fail Condition' incorporates:
         *  Logic: '<S1034>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g =
            rtb_TmpSignalConversionAtVeR_eu;

        /* DataTypeConversion: '<S1019>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1019>/VeSR2N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  Logic: '<S1034>/Cntr fail'
         *  Logic: '<S1034>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_CRC__g = (((sint32)
            rtb_TmpSignalConversionAtVeR_eu) != 0);

        /* End of Outputs for SubSystem: '<S1019>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1019>/VeSR2N_b_MCPA_DATA2_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_CRC_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1019>/VeSR2N_b_MCPA_DATA2_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_E2E_Fa =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1019>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1035>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1035>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1035>/Inc Cntr' incorporates:
             *  Constant: '<S1027>/Calib'
             *  UnitDelay: '<S1035>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m)
                                    + ((uint32)KeSR2B_Cnt_MCPA_DATA2_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1035>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1035>/Inc Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1035>/Prev_Cntr' */
            rtb_Cntrfail_k4 = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m;

            /* MinMax: '<S1035>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_k4) <= 1)
            {
                rtb_Cntrfail_k4 = 1U;
            }

            /* End of MinMax: '<S1035>/FixPt MinMax' */

            /* Switch: '<S1035>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1023>/Zero4'
             *  Sum: '<S1035>/Dec Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_k4) - 1));
        }

        /* End of Switch: '<S1035>/dec if Ok else inc2' */

        /* Logic: '<S1035>/Cntr fail' incorporates:
         *  Constant: '<S1028>/Calib'
         *  RelationalOperator: '<S1035>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_eu = (uint8)
            ((VeSR2B_Cnt_MCPA_DATA2_FD11_MC_DebCntr >=
              KeSR2B_Cnt_MCPA_DATA2_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1035>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m =
            VeSR2B_Cnt_MCPA_DATA2_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1035>/Prev Fail Condition' incorporates:
         *  Logic: '<S1035>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_k =
            rtb_TmpSignalConversionAtVeR_eu;

        /* DataTypeConversion: '<S1019>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1019>/VeSR2N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Logic: '<S1035>/Cntr fail'
         *  Logic: '<S1035>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD11_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeR_eu) != 0);

        /* End of Outputs for SubSystem: '<S1019>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S1019>/Reset_MM_Failing' */
        /* Constant: '<S1029>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_MCPA_DATA2_FD11_MM,
            rtb_VeSR2N_Cnt_MCPA_DATA2_FD11_, KeSR2B_Cnt_MCPA_DATA2_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_fm);

        /* End of Outputs for SubSystem: '<S1019>/Reset_MM_Failing' */

        /* Gain: '<S1019>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_er = true;
    }

    /* End of Constant: '<S1018>/Calib' */
    /* End of Outputs for SubSystem: '<S1014>/MCPA_DATA2_FD11_Processing' */

    /* Merge: '<S28>/SR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1014>/VeSR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Received_VeSR2N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_fm.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1014>/VeSR2N_b_MCPA_DATA2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Received_VeSR2N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_fm.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S28>/SR2N_b_MCPA_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1014>/VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD11_Received_VeSR2N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_er);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_MCPA_DATA2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_MCPA_DATA2_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_MCPA_DATA2_FD5_M;
    boolean rtb_VeSR2N_b_MCPA_DATA2_FD5_MM_;
    IDTRMCPA_DATA2_FD5_Pkt rtb_TmpSignalConversionAtVeSR_e;
    sint32 tmp;
    uint8 rtb_Cntrfail_kh;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S29>/MCPA_DATA2_FD5_Received'
     */
    /* SignalConversion generated from: '<S1042>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S29>/SR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_MCPA_DATA2_FD5_M =
        Rte_IrvRead_SR2B_MCPA_DATA2_FD5_Received_VeSR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1042>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_MM_Faild_merge'
     */
    rtb_VeSR2N_b_MCPA_DATA2_FD5_MM_ =
        Rte_IrvRead_SR2B_MCPA_DATA2_FD5_Received_VeSR2N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1042>/VeSR2B_h_COMRX_MCPA_DATA2_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_MCPA_DATA2_FD5_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_MCPA_DATA2_FD5_Pkt_COMRX_MCPA_DATA2_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_e);

    /* SignalConversion generated from: '<S1042>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S1042>/MCPA_DATA2_FD5_Processing' incorporates:
     *  EnablePort: '<S1047>/Enable'
     */
    /* Constant: '<S1046>/Calib' */
    if (KeSR2B_b_MCPA_DATA2_FD5_Enbl)
    {
        /* DataStoreWrite: '<S1047>/VeSR2N_T_MCPA_Temp_FD5' */
        SR2B_BLUEN_ac_DW.VeSR2N_T_MCPA_Temp_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPA_Temp;

        /* Outputs for Atomic SubSystem: '<S1047>/EscData_SNA_Failing_Logic_MCPA_Temp' */
        /* Switch: '<S1064>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1047>/Constant'
         *  RelationalOperator: '<S1047>/Relational Operator'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPA_Temp) == 255)
        {
            /* Sum: '<S1064>/Inc Cntr' incorporates:
             *  Constant: '<S1058>/Calib'
             *  UnitDelay: '<S1064>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nr) + ((uint32)
                             KeSR2B_Cnt_MCPA_Temp_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1064>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1064>/Inc Cntr'
             */
            VeSR2B_Cnt_MCPA_Temp_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1064>/Prev_Cntr' */
            rtb_Cntrfail_kh = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nr;

            /* MinMax: '<S1064>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_kh) <= 1)
            {
                rtb_Cntrfail_kh = 1U;
            }

            /* End of MinMax: '<S1064>/FixPt MinMax' */

            /* Switch: '<S1064>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1052>/Zero4'
             *  Sum: '<S1064>/Dec Cntr'
             */
            VeSR2B_Cnt_MCPA_Temp_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_kh) - 1));
        }

        /* End of Switch: '<S1064>/dec if Ok else inc2' */

        /* Logic: '<S1064>/Cntr fail' incorporates:
         *  Constant: '<S1059>/Calib'
         *  RelationalOperator: '<S1064>/Enough counts to Fail?2'
         *  UnitDelay: '<S1064>/Prev Fail Condition'
         */
        rtb_Cntrfail_kh = (uint8)(((VeSR2B_Cnt_MCPA_Temp_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_MCPA_Temp_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1064>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nr =
            VeSR2B_Cnt_MCPA_Temp_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S1064>/Prev Fail Condition' incorporates:
         *  Logic: '<S1064>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lf = rtb_Cntrfail_kh;

        /* DataTypeConversion: '<S1047>/DTC_SNAFailing' incorporates:
         *  DataStoreWrite: '<S1047>/VeSR2N_b_MCPA_Temp_FD5_SNA_Faild'
         *  Logic: '<S1064>/Cntr fail'
         *  Logic: '<S1064>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_Temp_FD5_SNA_Fail = (((sint32)
            rtb_Cntrfail_kh) != 0);

        /* End of Outputs for SubSystem: '<S1047>/EscData_SNA_Failing_Logic_MCPA_Temp' */

        /* Switch: '<S1048>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1042>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_MCPA_DATA2_FD5_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1048>/Switch' incorporates:
             *  Constant: '<S1048>/Constant'
             */
            if (KeSR2B_b_MCPA_DATA2_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S1048>/Switch1' incorporates:
                 *  Constant: '<S1048>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l =
                    KeSR2B_y_MCPA_DATA2_FD5_E2E_Byp;
            }

            /* End of Switch: '<S1048>/Switch' */
        }

        /* End of Switch: '<S1048>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1049>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cq);

        /* Outputs for Atomic SubSystem: '<S1047>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1062>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1062>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cq.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1062>/Inc Cntr' incorporates:
             *  Constant: '<S1053>/Calib'
             *  UnitDelay: '<S1062>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ig) + ((uint32)
                             KeSR2B_Cnt_MCPA_DATA2_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1062>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1062>/Inc Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1062>/Prev_Cntr' */
            rtb_Cntrfail_kh = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ig;

            /* MinMax: '<S1062>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_kh) <= 1)
            {
                rtb_Cntrfail_kh = 1U;
            }

            /* End of MinMax: '<S1062>/FixPt MinMax' */

            /* Switch: '<S1062>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1050>/Zero4'
             *  Sum: '<S1062>/Dec Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_kh) - 1));
        }

        /* End of Switch: '<S1062>/dec if Ok else inc2' */

        /* Logic: '<S1062>/Cntr fail' incorporates:
         *  Constant: '<S1054>/Calib'
         *  RelationalOperator: '<S1062>/Enough counts to Fail?2'
         *  UnitDelay: '<S1062>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR2B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr >=
               KeSR2B_Cnt_MCPA_DATA2_FD5_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eb) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1062>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ig =
            VeSR2B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S1062>/Prev Fail Condition' incorporates:
         *  Logic: '<S1062>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eb =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1047>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1047>/VeSR2N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  Logic: '<S1062>/Cntr fail'
         *  Logic: '<S1062>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_CRC_F_e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1047>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1047>/VeSR2N_b_MCPA_DATA2_FD5_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_CRC_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cq.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1047>/VeSR2N_b_MCPA_DATA2_FD5_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_E2E_Fai =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cq.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1047>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1063>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1063>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_cq.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1063>/Inc Cntr' incorporates:
             *  Constant: '<S1055>/Calib'
             *  UnitDelay: '<S1063>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e)
                                    + ((uint32)KeSR2B_Cnt_MCPA_DATA2_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1063>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1063>/Inc Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1063>/Prev_Cntr' */
            rtb_Cntrfail_kh = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e;

            /* MinMax: '<S1063>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_kh) <= 1)
            {
                rtb_Cntrfail_kh = 1U;
            }

            /* End of MinMax: '<S1063>/FixPt MinMax' */

            /* Switch: '<S1063>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1051>/Zero4'
             *  Sum: '<S1063>/Dec Cntr'
             */
            VeSR2B_Cnt_MCPA_DATA2_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_kh) - 1));
        }

        /* End of Switch: '<S1063>/dec if Ok else inc2' */

        /* Logic: '<S1063>/Cntr fail' incorporates:
         *  Constant: '<S1056>/Calib'
         *  RelationalOperator: '<S1063>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR2B_Cnt_MCPA_DATA2_FD5_MC_DebCntr >=
              KeSR2B_Cnt_MCPA_DATA2_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1063>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e =
            VeSR2B_Cnt_MCPA_DATA2_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S1063>/Prev Fail Condition' incorporates:
         *  Logic: '<S1063>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ls =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1047>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1047>/VeSR2N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Logic: '<S1063>/Cntr fail'
         *  Logic: '<S1063>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_MCPA_DATA2_FD5_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1047>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S1047>/Reset_MM_Failing' */
        /* Constant: '<S1057>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_MCPA_DATA2_FD5_MM_,
            rtb_VeSR2N_Cnt_MCPA_DATA2_FD5_M, KeSR2B_Cnt_MCPA_DATA2_FD5_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ax);

        /* End of Outputs for SubSystem: '<S1047>/Reset_MM_Failing' */

        /* Gain: '<S1047>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_in = true;
    }

    /* End of Constant: '<S1046>/Calib' */
    /* End of Outputs for SubSystem: '<S1042>/MCPA_DATA2_FD5_Processing' */

    /* Merge: '<S29>/SR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1042>/VeSR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Received_VeSR2N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ax.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1042>/VeSR2N_b_MCPA_DATA2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Received_VeSR2N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ax.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S29>/SR2N_b_MCPA_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1042>/VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_MCPA_DATA2_FD5_Received_VeSR2N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_in);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_MCPA_DATA2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_A_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_PIM_A_FD11_MM_Cn;
    boolean rtb_VeSR2N_b_PIM_A_FD11_MM_Fail;
    IDTRPIM_A_FD11_Pkt rtb_TmpSignalConversionAtVeS_ga;
    sint32 tmp;
    uint8 rtb_Cntrfail_du;
    uint8 rtb_TmpSignalConversionAtVeRx_c;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S30>/PIM_A_FD11_Received'
     */
    /* SignalConversion generated from: '<S1070>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S30>/SR2N_Cnt_PIM_A_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_PIM_A_FD11_MM_Cn =
        Rte_IrvRead_SR2B_PIM_A_FD11_Received_VeSR2N_Cnt_PIM_A_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1070>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S30>/SR2N_b_PIM_A_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_PIM_A_FD11_MM_Fail =
        Rte_IrvRead_SR2B_PIM_A_FD11_Received_VeSR2N_b_PIM_A_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1070>/VeSR2B_h_COMRX_PIM_A_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_PIM_A_FD11_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_PIM_A_FD11_Pkt_COMRX_PIM_A_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_ga);

    /* SignalConversion generated from: '<S1070>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_A_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_A_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_c);

VeRxPDU_PIM_A_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_c;

    /* Outputs for Enabled SubSystem: '<S1070>/PIM_A_FD11_Processing' incorporates:
     *  EnablePort: '<S1075>/Enable'
     */
    /* Constant: '<S1074>/Calib' */
    if (KeSR2B_b_PIM_A_FD11_Enbl)
    {
        /* DataTypeConversion: '<S1075>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_M_PIM_A_MaxTorq_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_MaxTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S1075>/Data Type Conversion4' */

        /* DataTypeConversion: '<S1075>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_M_PIM_A_MinTorq_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_MinTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S1075>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1075>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_M_PIM_A_Trq_Achvd_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Trq_Achvd_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_Torque_Achieved) >
                8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Trq_Achvd_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S1075>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1075>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIMA_HV_CnctrOpnRqFD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIMA_HV_CnctrOpnRqFD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S1075>/EscData_SNA_Failing_Logic_PIM_A_MaxTorq' */
        /* Switch: '<S1095>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1075>/Constant1'
         *  RelationalOperator: '<S1075>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_MaxTorq) == 8191)
        {
            /* Sum: '<S1095>/Inc Cntr' incorporates:
             *  Constant: '<S1087>/Calib'
             *  UnitDelay: '<S1095>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jq) + ((uint32)
                             KeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1095>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1095>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1095>/Prev_Cntr' */
            rtb_Cntrfail_du = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jq;

            /* MinMax: '<S1095>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_du) <= 1)
            {
                rtb_Cntrfail_du = 1U;
            }

            /* End of MinMax: '<S1095>/FixPt MinMax' */

            /* Switch: '<S1095>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1080>/Zero4'
             *  Sum: '<S1095>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_du) - 1));
        }

        /* End of Switch: '<S1095>/dec if Ok else inc2' */

        /* Logic: '<S1095>/Cntr fail' incorporates:
         *  Constant: '<S1089>/Calib'
         *  RelationalOperator: '<S1095>/Enough counts to Fail?2'
         *  UnitDelay: '<S1095>/Prev Fail Condition'
         */
        rtb_Cntrfail_du = (uint8)(((VeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1095>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jq =
            VeSR2B_Cnt_PIM_A_MaxTorq_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S1095>/Prev Fail Condition' incorporates:
         *  Logic: '<S1095>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c = rtb_Cntrfail_du;

        /* DataTypeConversion: '<S1075>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_MaxTorq_FD11_SNA_Faild'
         *  Logic: '<S1095>/Cntr fail'
         *  Logic: '<S1095>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MaxTorq_FD11_SNA = (((sint32)
            rtb_Cntrfail_du) != 0);

        /* End of Outputs for SubSystem: '<S1075>/EscData_SNA_Failing_Logic_PIM_A_MaxTorq' */

        /* Outputs for Atomic SubSystem: '<S1075>/EscData_SNA_Failing_Logic_PIM_A_MinTorq' */
        /* Switch: '<S1096>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1075>/Constant3'
         *  RelationalOperator: '<S1075>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_MinTorq) == 8191)
        {
            /* Sum: '<S1096>/Inc Cntr' incorporates:
             *  Constant: '<S1088>/Calib'
             *  UnitDelay: '<S1096>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l)
                                    + ((uint32)
                             KeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1096>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1096>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1096>/Prev_Cntr' */
            rtb_Cntrfail_du = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l;

            /* MinMax: '<S1096>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_du) <= 1)
            {
                rtb_Cntrfail_du = 1U;
            }

            /* End of MinMax: '<S1096>/FixPt MinMax' */

            /* Switch: '<S1096>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1081>/Zero4'
             *  Sum: '<S1096>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_du) - 1));
        }

        /* End of Switch: '<S1096>/dec if Ok else inc2' */

        /* Logic: '<S1096>/Cntr fail' incorporates:
         *  Constant: '<S1090>/Calib'
         *  RelationalOperator: '<S1096>/Enough counts to Fail?2'
         *  UnitDelay: '<S1096>/Prev Fail Condition'
         */
        rtb_Cntrfail_du = (uint8)(((VeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1096>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l =
            VeSR2B_Cnt_PIM_A_MinTorq_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S1096>/Prev Fail Condition' incorporates:
         *  Logic: '<S1096>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o = rtb_Cntrfail_du;

        /* DataTypeConversion: '<S1075>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_MinTorq_FD11_SNA_Faild'
         *  Logic: '<S1096>/Cntr fail'
         *  Logic: '<S1096>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MinTorq_FD11_SNA = (((sint32)
            rtb_Cntrfail_du) != 0);

        /* End of Outputs for SubSystem: '<S1075>/EscData_SNA_Failing_Logic_PIM_A_MinTorq' */

        /* DataTypeConversion: '<S1075>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_RPM_V_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_RPM_V_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1075>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_TrqAchvd_V_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_TrqAchvd_V_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S1075>/VeSR2N_n_PIM_A_RPM_FD11' */
        SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_A_RPM_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_RPM;

        /* DataTypeConversion: '<S1075>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_y_PIM_A_6SO_Status_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_6SO_Status_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_6SO_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_6SO_Status) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_6SO_Status_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S1075>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1075>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_y_PIM_A_Invrtr_St_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_Invrtr_St_FD11 =
            rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ga.E_PIM_A_Invrtr_State) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_Invrtr_St_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S1075>/Data Type Conversion3' */

        /* Switch: '<S1076>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1070>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_PIM_A_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1076>/Switch' incorporates:
             *  Constant: '<S1076>/Constant'
             */
            if (KeSR2B_b_PIM_A_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1076>/Switch1' incorporates:
                 *  Constant: '<S1076>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_c = KeSR2B_y_PIM_A_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1076>/Switch' */
        }

        /* End of Switch: '<S1076>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_A_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_A_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1077>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_c,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_io);

        /* Outputs for Atomic SubSystem: '<S1075>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1093>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1093>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_io.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1093>/Inc Cntr' incorporates:
             *  Constant: '<S1082>/Calib'
             *  UnitDelay: '<S1093>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_np) + ((uint32)
                             KeSR2B_Cnt_PIM_A_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1093>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1093>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1093>/Prev_Cntr' */
            rtb_Cntrfail_du = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_np;

            /* MinMax: '<S1093>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_du) <= 1)
            {
                rtb_Cntrfail_du = 1U;
            }

            /* End of MinMax: '<S1093>/FixPt MinMax' */

            /* Switch: '<S1093>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1078>/Zero4'
             *  Sum: '<S1093>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_du) - 1));
        }

        /* End of Switch: '<S1093>/dec if Ok else inc2' */

        /* Logic: '<S1093>/Cntr fail' incorporates:
         *  Constant: '<S1083>/Calib'
         *  RelationalOperator: '<S1093>/Enough counts to Fail?2'
         *  UnitDelay: '<S1093>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            (((VeSR2B_Cnt_PIM_A_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_PIM_A_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hy) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1093>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_np = VeSR2B_Cnt_PIM_A_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1093>/Prev Fail Condition' incorporates:
         *  Logic: '<S1093>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hy =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S1075>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_FD11_CRC_Faild'
         *  Logic: '<S1093>/Cntr fail'
         *  Logic: '<S1093>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S1075>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_CRC_Failg =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_io.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_E2E_Faild =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_io.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1075>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1094>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1094>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_io.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1094>/Inc Cntr' incorporates:
             *  Constant: '<S1084>/Calib'
             *  UnitDelay: '<S1094>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k)
                                    + ((uint32)KeSR2B_Cnt_PIM_A_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1094>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1094>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1094>/Prev_Cntr' */
            rtb_Cntrfail_du = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k;

            /* MinMax: '<S1094>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_du) <= 1)
            {
                rtb_Cntrfail_du = 1U;
            }

            /* End of MinMax: '<S1094>/FixPt MinMax' */

            /* Switch: '<S1094>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1079>/Zero4'
             *  Sum: '<S1094>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_du) - 1));
        }

        /* End of Switch: '<S1094>/dec if Ok else inc2' */

        /* Logic: '<S1094>/Cntr fail' incorporates:
         *  Constant: '<S1085>/Calib'
         *  RelationalOperator: '<S1094>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            ((VeSR2B_Cnt_PIM_A_FD11_MC_DebCntr >= KeSR2B_Cnt_PIM_A_FD11_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S1094>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k = VeSR2B_Cnt_PIM_A_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1094>/Prev Fail Condition' incorporates:
         *  Logic: '<S1094>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S1075>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1075>/VeSR2N_b_PIM_A_FD11_MC_Faild'
         *  Logic: '<S1094>/Cntr fail'
         *  Logic: '<S1094>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S1075>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S1075>/Reset_MM_Failing' */
        /* Constant: '<S1086>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_PIM_A_FD11_MM_Fail,
            rtb_VeSR2N_Cnt_PIM_A_FD11_MM_Cn, KeSR2B_Cnt_PIM_A_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ir);

        /* End of Outputs for SubSystem: '<S1075>/Reset_MM_Failing' */

        /* Gain: '<S1075>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_g3 = true;
    }

    /* End of Constant: '<S1074>/Calib' */
    /* End of Outputs for SubSystem: '<S1070>/PIM_A_FD11_Processing' */

    /* Merge: '<S30>/SR2N_Cnt_PIM_A_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1070>/VeSR2N_Cnt_PIM_A_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Received_VeSR2N_Cnt_PIM_A_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ir.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S30>/SR2N_b_PIM_A_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1070>/VeSR2N_b_PIM_A_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Received_VeSR2N_b_PIM_A_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ir.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S30>/SR2N_b_PIM_A_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1070>/VeSR2N_b_PIM_A_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD11_Received_VeSR2N_b_PIM_A_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_g3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_A_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_A_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_PIM_A_FD5_MM_Cnt;
    boolean rtb_VeSR2N_b_PIM_A_FD5_MM_Faild;
    IDTRPIM_A_FD5_Pkt rtb_TmpSignalConversionAtVeSR_e;
    sint32 tmp;
    uint8 rtb_Cntrfail_gv;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S31>/PIM_A_FD5_Received'
     */
    /* SignalConversion generated from: '<S1110>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S31>/SR2N_Cnt_PIM_A_FD5_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_PIM_A_FD5_MM_Cnt =
        Rte_IrvRead_SR2B_PIM_A_FD5_Received_VeSR2N_Cnt_PIM_A_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1110>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S31>/SR2N_b_PIM_A_FD5_MM_Faild_merge'
     */
    rtb_VeSR2N_b_PIM_A_FD5_MM_Faild =
        Rte_IrvRead_SR2B_PIM_A_FD5_Received_VeSR2N_b_PIM_A_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1110>/VeSR2B_h_COMRX_PIM_A_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_PIM_A_FD5_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_PIM_A_FD5_Pkt_COMRX_PIM_A_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_e);

    /* SignalConversion generated from: '<S1110>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_A_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_A_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_PIM_A_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S1110>/PIM_A_FD5_Processing' incorporates:
     *  EnablePort: '<S1115>/Enable'
     */
    /* Constant: '<S1114>/Calib' */
    if (KeSR2B_b_PIM_A_FD5_Enbl)
    {
        /* DataTypeConversion: '<S1115>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_M_PIM_A_MaxTorq_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_MaxTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S1115>/Data Type Conversion4' */

        /* DataTypeConversion: '<S1115>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_M_PIM_A_MinTorq_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_MinTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S1115>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1115>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_M_PIM_A_Torque_Achvd_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Torque_Achvd_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_Torque_Achieved) >
                8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Torque_Achvd_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S1115>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1115>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIMA_HVCnctrOpnReq_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIMA_HVCnctrOpnReq_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S1115>/EscData_SNA_Failing_Logic_PIM_A_MaxTorq' */
        /* Switch: '<S1135>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1115>/Constant1'
         *  RelationalOperator: '<S1115>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_MaxTorq) == 8191)
        {
            /* Sum: '<S1135>/Inc Cntr' incorporates:
             *  Constant: '<S1127>/Calib'
             *  UnitDelay: '<S1135>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jp) + ((uint32)
                             KeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1135>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1135>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1135>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jp;

            /* MinMax: '<S1135>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S1135>/FixPt MinMax' */

            /* Switch: '<S1135>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1120>/Zero4'
             *  Sum: '<S1135>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S1135>/dec if Ok else inc2' */

        /* Logic: '<S1135>/Cntr fail' incorporates:
         *  Constant: '<S1129>/Calib'
         *  RelationalOperator: '<S1135>/Enough counts to Fail?2'
         *  UnitDelay: '<S1135>/Prev Fail Condition'
         */
        rtb_Cntrfail_gv = (uint8)(((VeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1135>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jp =
            VeSR2B_Cnt_PIM_A_MaxTorq_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S1135>/Prev Fail Condition' incorporates:
         *  Logic: '<S1135>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d = rtb_Cntrfail_gv;

        /* DataTypeConversion: '<S1115>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_MaxTorq_FD5_SNA_Faild'
         *  Logic: '<S1135>/Cntr fail'
         *  Logic: '<S1135>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MaxTorq_FD5_SNA_ = (((sint32)
            rtb_Cntrfail_gv) != 0);

        /* End of Outputs for SubSystem: '<S1115>/EscData_SNA_Failing_Logic_PIM_A_MaxTorq' */

        /* Outputs for Atomic SubSystem: '<S1115>/EscData_SNA_Failing_Logic_PIM_A_MinTorq' */
        /* Switch: '<S1136>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1115>/Constant3'
         *  RelationalOperator: '<S1115>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_MinTorq) == 8191)
        {
            /* Sum: '<S1136>/Inc Cntr' incorporates:
             *  Constant: '<S1128>/Calib'
             *  UnitDelay: '<S1136>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j)
                                    + ((uint32)
                             KeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1136>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1136>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1136>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j;

            /* MinMax: '<S1136>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S1136>/FixPt MinMax' */

            /* Switch: '<S1136>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1121>/Zero4'
             *  Sum: '<S1136>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S1136>/dec if Ok else inc2' */

        /* Logic: '<S1136>/Cntr fail' incorporates:
         *  Constant: '<S1130>/Calib'
         *  RelationalOperator: '<S1136>/Enough counts to Fail?2'
         *  UnitDelay: '<S1136>/Prev Fail Condition'
         */
        rtb_Cntrfail_gv = (uint8)(((VeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1136>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j =
            VeSR2B_Cnt_PIM_A_MinTorq_FD5_SNA_DebCntr;

        /* Update for UnitDelay: '<S1136>/Prev Fail Condition' incorporates:
         *  Logic: '<S1136>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h = rtb_Cntrfail_gv;

        /* DataTypeConversion: '<S1115>/DTC_SNAFailing5' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_MinTorq_FD5_SNA_Faild'
         *  Logic: '<S1136>/Cntr fail'
         *  Logic: '<S1136>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_MinTorq_FD5_SNA_ = (((sint32)
            rtb_Cntrfail_gv) != 0);

        /* End of Outputs for SubSystem: '<S1115>/EscData_SNA_Failing_Logic_PIM_A_MinTorq' */

        /* DataTypeConversion: '<S1115>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_RPM_V_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_RPM_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1115>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_Trq_Achvd_V_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_Trq_Achvd_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S1115>/VeSR2N_n_PIM_A_RPM_FD5' */
        SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_A_RPM_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_RPM;

        /* DataTypeConversion: '<S1115>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_y_PIM_A_6SO_Status_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_6SO_Status_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_6SO_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_6SO_Status) > 3)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_6SO_Status_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S1115>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1115>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_y_PIM_A_Invrtr_State_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_Invrtr_State_FD5 =
            rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PIM_A_Invrtr_State) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_A_Invrtr_State_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S1115>/Data Type Conversion3' */

        /* Switch: '<S1116>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1110>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_PIM_A_FD5_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1116>/Switch' incorporates:
             *  Constant: '<S1116>/Constant'
             */
            if (KeSR2B_b_PIM_A_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S1116>/Switch1' incorporates:
                 *  Constant: '<S1116>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m = KeSR2B_y_PIM_A_FD5_E2E_Byp;
            }

            /* End of Switch: '<S1116>/Switch' */
        }

        /* End of Switch: '<S1116>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_A_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_A_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1117>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mk);

        /* Outputs for Atomic SubSystem: '<S1115>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1133>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1133>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mk.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1133>/Inc Cntr' incorporates:
             *  Constant: '<S1122>/Calib'
             *  UnitDelay: '<S1133>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gn) + ((uint32)
                             KeSR2B_Cnt_PIM_A_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1133>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1133>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1133>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gn;

            /* MinMax: '<S1133>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S1133>/FixPt MinMax' */

            /* Switch: '<S1133>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1118>/Zero4'
             *  Sum: '<S1133>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S1133>/dec if Ok else inc2' */

        /* Logic: '<S1133>/Cntr fail' incorporates:
         *  Constant: '<S1123>/Calib'
         *  RelationalOperator: '<S1133>/Enough counts to Fail?2'
         *  UnitDelay: '<S1133>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR2B_Cnt_PIM_A_FD5_CRC_DebCntr >= KeSR2B_Cnt_PIM_A_FD5_CRC_Lim)
              || (((sint32)SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ia) != 0)) ?
             1 : 0);

        /* Update for UnitDelay: '<S1133>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gn = VeSR2B_Cnt_PIM_A_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S1133>/Prev Fail Condition' incorporates:
         *  Logic: '<S1133>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ia =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S1115>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_FD5_CRC_Faild'
         *  Logic: '<S1133>/Cntr fail'
         *  Logic: '<S1133>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S1115>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_FD5_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_CRC_Failg =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mk.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_FD5_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_E2E_Faild =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mk.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1115>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1134>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1134>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_mk.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1134>/Inc Cntr' incorporates:
             *  Constant: '<S1124>/Calib'
             *  UnitDelay: '<S1134>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gf) + ((uint32)
                             KeSR2B_Cnt_PIM_A_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1134>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1134>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1134>/Prev_Cntr' */
            rtb_Cntrfail_gv = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gf;

            /* MinMax: '<S1134>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_gv) <= 1)
            {
                rtb_Cntrfail_gv = 1U;
            }

            /* End of MinMax: '<S1134>/FixPt MinMax' */

            /* Switch: '<S1134>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1119>/Zero4'
             *  Sum: '<S1134>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_A_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_gv) - 1));
        }

        /* End of Switch: '<S1134>/dec if Ok else inc2' */

        /* Logic: '<S1134>/Cntr fail' incorporates:
         *  Constant: '<S1125>/Calib'
         *  RelationalOperator: '<S1134>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR2B_Cnt_PIM_A_FD5_MC_DebCntr >= KeSR2B_Cnt_PIM_A_FD5_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S1134>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gf = VeSR2B_Cnt_PIM_A_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S1134>/Prev Fail Condition' incorporates:
         *  Logic: '<S1134>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ex =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S1115>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1115>/VeSR2N_b_PIM_A_FD5_MC_Faild'
         *  Logic: '<S1134>/Cntr fail'
         *  Logic: '<S1134>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_A_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S1115>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S1115>/Reset_MM_Failing' */
        /* Constant: '<S1126>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_PIM_A_FD5_MM_Faild,
            rtb_VeSR2N_Cnt_PIM_A_FD5_MM_Cnt, KeSR2B_Cnt_PIM_A_FD5_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_dv);

        /* End of Outputs for SubSystem: '<S1115>/Reset_MM_Failing' */

        /* Gain: '<S1115>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_oq = true;
    }

    /* End of Constant: '<S1114>/Calib' */
    /* End of Outputs for SubSystem: '<S1110>/PIM_A_FD5_Processing' */

    /* Merge: '<S31>/SR2N_Cnt_PIM_A_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1110>/VeSR2N_Cnt_PIM_A_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Received_VeSR2N_Cnt_PIM_A_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_dv.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S31>/SR2N_b_PIM_A_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1110>/VeSR2N_b_PIM_A_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Received_VeSR2N_b_PIM_A_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_dv.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S31>/SR2N_b_PIM_A_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1110>/VeSR2N_b_PIM_A_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_A_FD5_Received_VeSR2N_b_PIM_A_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_oq);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_A_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_B_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_PIM_B_FD11_MM_Cn;
    boolean rtb_VeSR2N_b_PIM_B_FD11_MM_Fail;
    IDTRPIM_B_FD11_Pkt rtb_TmpSignalConversionAtVeSR_c;
    sint32 tmp;
    uint8 rtb_Cntrfail_lx;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S32>/PIM_B_FD11_Received'
     */
    /* SignalConversion generated from: '<S1150>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S32>/SR2N_Cnt_PIM_B_FD11_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_PIM_B_FD11_MM_Cn =
        Rte_IrvRead_SR2B_PIM_B_FD11_Received_VeSR2N_Cnt_PIM_B_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1150>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S32>/SR2N_b_PIM_B_FD11_MM_Faild_merge'
     */
    rtb_VeSR2N_b_PIM_B_FD11_MM_Fail =
        Rte_IrvRead_SR2B_PIM_B_FD11_Received_VeSR2N_b_PIM_B_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1150>/VeSR2B_h_COMRX_PIM_B_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_PIM_B_FD11_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_PIM_B_FD11_Pkt_COMRX_PIM_B_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_c);

    /* SignalConversion generated from: '<S1150>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_B_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_B_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_PIM_B_FD11_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S1150>/PIM_B_FD11_Processing' incorporates:
     *  EnablePort: '<S1155>/Enable'
     */
    /* Constant: '<S1154>/Calib' */
    if (KeSR2B_b_PIM_B_FD11_Enbl)
    {
        /* DataTypeConversion: '<S1155>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_M_PIM_B_MaxTorq_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_MaxTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S1155>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1155>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_M_PIM_B_MinTorq_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_MinTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S1155>/Data Type Conversion4' */

        /* DataTypeConversion: '<S1155>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_M_PIM_B_Trq_Achvd_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Trq_Achvd_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_Torque_Achieved) >
                8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Trq_Achvd_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S1155>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1155>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIMB_HV_CnctrOpnRqFD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIMB_HV_CnctrOpnRqFD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S1155>/EscData_SNA_Failing_Logic_PIM_B_MaxTorq' */
        /* Switch: '<S1175>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1155>/Constant1'
         *  RelationalOperator: '<S1155>/Relational Operator1'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_MaxTorq) == 8191)
        {
            /* Sum: '<S1175>/Inc Cntr' incorporates:
             *  Constant: '<S1167>/Calib'
             *  UnitDelay: '<S1175>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g)
                                    + ((uint32)
                             KeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1175>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1175>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1175>/Prev_Cntr' */
            rtb_Cntrfail_lx = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g;

            /* MinMax: '<S1175>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_lx) <= 1)
            {
                rtb_Cntrfail_lx = 1U;
            }

            /* End of MinMax: '<S1175>/FixPt MinMax' */

            /* Switch: '<S1175>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1160>/Zero4'
             *  Sum: '<S1175>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_lx) - 1));
        }

        /* End of Switch: '<S1175>/dec if Ok else inc2' */

        /* Logic: '<S1175>/Cntr fail' incorporates:
         *  Constant: '<S1169>/Calib'
         *  RelationalOperator: '<S1175>/Enough counts to Fail?2'
         *  UnitDelay: '<S1175>/Prev Fail Condition'
         */
        rtb_Cntrfail_lx = (uint8)(((VeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1175>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g =
            VeSR2B_Cnt_PIM_B_MaxTorq_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S1175>/Prev Fail Condition' incorporates:
         *  Logic: '<S1175>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m = rtb_Cntrfail_lx;

        /* DataTypeConversion: '<S1155>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_MaxTorq_FD11_SNA_Faild'
         *  Logic: '<S1175>/Cntr fail'
         *  Logic: '<S1175>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MaxTorq_FD11_SNA = (((sint32)
            rtb_Cntrfail_lx) != 0);

        /* End of Outputs for SubSystem: '<S1155>/EscData_SNA_Failing_Logic_PIM_B_MaxTorq' */

        /* Outputs for Atomic SubSystem: '<S1155>/EscData_SNA_Failing_Logic_PIM_B_MinTorq' */
        /* Switch: '<S1176>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1155>/Constant3'
         *  RelationalOperator: '<S1155>/Relational Operator2'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_MinTorq) == 8191)
        {
            /* Sum: '<S1176>/Inc Cntr' incorporates:
             *  Constant: '<S1168>/Calib'
             *  UnitDelay: '<S1176>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_f)
                                    + ((uint32)
                             KeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1176>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1176>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1176>/Prev_Cntr' */
            rtb_Cntrfail_lx = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_f;

            /* MinMax: '<S1176>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_lx) <= 1)
            {
                rtb_Cntrfail_lx = 1U;
            }

            /* End of MinMax: '<S1176>/FixPt MinMax' */

            /* Switch: '<S1176>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1161>/Zero4'
             *  Sum: '<S1176>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_DebCntr = (uint8)((sint32)
                (((sint32)rtb_Cntrfail_lx) - 1));
        }

        /* End of Switch: '<S1176>/dec if Ok else inc2' */

        /* Logic: '<S1176>/Cntr fail' incorporates:
         *  Constant: '<S1170>/Calib'
         *  RelationalOperator: '<S1176>/Enough counts to Fail?2'
         *  UnitDelay: '<S1176>/Prev Fail Condition'
         */
        rtb_Cntrfail_lx = (uint8)(((VeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_im) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1176>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_f =
            VeSR2B_Cnt_PIM_B_MinTorq_FD11_SNA_DebCntr;

        /* Update for UnitDelay: '<S1176>/Prev Fail Condition' incorporates:
         *  Logic: '<S1176>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_im = rtb_Cntrfail_lx;

        /* DataTypeConversion: '<S1155>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_MinTorq_FD11_SNA_Faild'
         *  Logic: '<S1176>/Cntr fail'
         *  Logic: '<S1176>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MinTorq_FD11_SNA = (((sint32)
            rtb_Cntrfail_lx) != 0);

        /* End of Outputs for SubSystem: '<S1155>/EscData_SNA_Failing_Logic_PIM_B_MinTorq' */

        /* DataTypeConversion: '<S1155>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_RPM_V_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_RPM_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1155>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_TrqAchvd_V_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_TrqAchvd_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S1155>/VeSR2N_n_PIM_B_RPM_FD11' */
        SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_B_RPM_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_RPM;

        /* DataTypeConversion: '<S1155>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_y_PIM_B_Invrtr_St_FD11'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_B_Invrtr_St_FD11 =
            rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_PIM_B_Invrtr_State) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_B_Invrtr_St_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S1155>/Data Type Conversion2' */

        /* Switch: '<S1156>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1150>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_PIM_B_FD11_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1156>/Switch' incorporates:
             *  Constant: '<S1156>/Constant'
             */
            if (KeSR2B_b_PIM_B_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1156>/Switch1' incorporates:
                 *  Constant: '<S1156>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l = KeSR2B_y_PIM_B_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1156>/Switch' */
        }

        /* End of Switch: '<S1156>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_B_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_B_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1157>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i5);

        /* Outputs for Atomic SubSystem: '<S1155>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1173>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1173>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i5.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1173>/Inc Cntr' incorporates:
             *  Constant: '<S1162>/Calib'
             *  UnitDelay: '<S1173>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_co) + ((uint32)
                             KeSR2B_Cnt_PIM_B_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1173>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1173>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1173>/Prev_Cntr' */
            rtb_Cntrfail_lx = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_co;

            /* MinMax: '<S1173>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_lx) <= 1)
            {
                rtb_Cntrfail_lx = 1U;
            }

            /* End of MinMax: '<S1173>/FixPt MinMax' */

            /* Switch: '<S1173>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1158>/Zero4'
             *  Sum: '<S1173>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_lx) - 1));
        }

        /* End of Switch: '<S1173>/dec if Ok else inc2' */

        /* Logic: '<S1173>/Cntr fail' incorporates:
         *  Constant: '<S1163>/Calib'
         *  RelationalOperator: '<S1173>/Enough counts to Fail?2'
         *  UnitDelay: '<S1173>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR2B_Cnt_PIM_B_FD11_CRC_DebCntr >=
               KeSR2B_Cnt_PIM_B_FD11_CRC_Lim) || (((sint32)
                SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1173>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_co = VeSR2B_Cnt_PIM_B_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1173>/Prev Fail Condition' incorporates:
         *  Logic: '<S1173>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1155>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_FD11_CRC_Faild'
         *  Logic: '<S1173>/Cntr fail'
         *  Logic: '<S1173>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1155>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_FD11_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_CRC_Failg =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i5.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_FD11_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_E2E_Faild =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i5.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1155>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1174>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1174>/passDBCparam1'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_i5.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1174>/Inc Cntr' incorporates:
             *  Constant: '<S1164>/Calib'
             *  UnitDelay: '<S1174>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fk) + ((uint32)
                             KeSR2B_Cnt_PIM_B_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1174>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1174>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1174>/Prev_Cntr' */
            rtb_Cntrfail_lx = SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fk;

            /* MinMax: '<S1174>/FixPt MinMax' */
            if (((sint32)rtb_Cntrfail_lx) <= 1)
            {
                rtb_Cntrfail_lx = 1U;
            }

            /* End of MinMax: '<S1174>/FixPt MinMax' */

            /* Switch: '<S1174>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1159>/Zero4'
             *  Sum: '<S1174>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_lx) - 1));
        }

        /* End of Switch: '<S1174>/dec if Ok else inc2' */

        /* Logic: '<S1174>/Cntr fail' incorporates:
         *  Constant: '<S1165>/Calib'
         *  RelationalOperator: '<S1174>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR2B_Cnt_PIM_B_FD11_MC_DebCntr >= KeSR2B_Cnt_PIM_B_FD11_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S1174>/Prev_Cntr' */
        SR2B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fk = VeSR2B_Cnt_PIM_B_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1174>/Prev Fail Condition' incorporates:
         *  Logic: '<S1174>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i5 =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1155>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1155>/VeSR2N_b_PIM_B_FD11_MC_Faild'
         *  Logic: '<S1174>/Cntr fail'
         *  Logic: '<S1174>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1155>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S1155>/Reset_MM_Failing' */
        /* Constant: '<S1166>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_PIM_B_FD11_MM_Fail,
            rtb_VeSR2N_Cnt_PIM_B_FD11_MM_Cn, KeSR2B_Cnt_PIM_B_FD11_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ev);

        /* End of Outputs for SubSystem: '<S1155>/Reset_MM_Failing' */

        /* Gain: '<S1155>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_ns = true;
    }

    /* End of Constant: '<S1154>/Calib' */
    /* End of Outputs for SubSystem: '<S1150>/PIM_B_FD11_Processing' */

    /* Merge: '<S32>/SR2N_Cnt_PIM_B_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1150>/VeSR2N_Cnt_PIM_B_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Received_VeSR2N_Cnt_PIM_B_FD11_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ev.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S32>/SR2N_b_PIM_B_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1150>/VeSR2N_b_PIM_B_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Received_VeSR2N_b_PIM_B_FD11_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ev.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S32>/SR2N_b_PIM_B_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1150>/VeSR2N_b_PIM_B_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD11_Received_VeSR2N_b_PIM_B_FD11_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_ns);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_B_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_PIM_B_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR2N_Cnt_PIM_B_FD5_MM_Cnt;
    boolean rtb_VeSR2N_b_PIM_B_FD5_MM_Faild;
    IDTRPIM_B_FD5_Pkt rtb_TmpSignalConversionAtVeSR2B;
    sint32 tmp;
    uint8 rtb_Cntrfail_a;
    uint8 rtb_TmpSignalConversionAtVeRxPD;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S33>/PIM_B_FD5_Received'
     */
    /* SignalConversion generated from: '<S1189>/VeSR2N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S33>/SR2N_Cnt_PIM_B_FD5_MM_Cntr_merge'
     */
    rtb_VeSR2N_Cnt_PIM_B_FD5_MM_Cnt =
        Rte_IrvRead_SR2B_PIM_B_FD5_Received_VeSR2N_Cnt_PIM_B_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1189>/VeSR2N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S33>/SR2N_b_PIM_B_FD5_MM_Faild_merge'
     */
    rtb_VeSR2N_b_PIM_B_FD5_MM_Faild =
        Rte_IrvRead_SR2B_PIM_B_FD5_Received_VeSR2N_b_PIM_B_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1189>/VeSR2B_h_COMRX_PIM_B_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR2B_h_COMRX_PIM_B_FD5_Pkt'
     */
    (void)Rte_Read_VeSR2B_h_COMRX_PIM_B_FD5_Pkt_COMRX_PIM_B_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR2B);

    /* SignalConversion generated from: '<S1189>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_B_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_B_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRxPD);

VeRxPDU_PIM_B_FD5_E2E_Sts_SR2B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRxPD;

    /* Outputs for Enabled SubSystem: '<S1189>/PIM_B_FD5_Processing' incorporates:
     *  EnablePort: '<S1194>/Enable'
     */
    /* Constant: '<S1193>/Calib' */
    if (KeSR2B_b_PIM_B_FD5_Enbl)
    {
        /* DataTypeConversion: '<S1194>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_M_PIM_B_MaxTorq_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_MaxTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S1194>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1194>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_M_PIM_B_MinTorq_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_MinTorq) > 8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S1194>/Data Type Conversion4' */

        /* DataTypeConversion: '<S1194>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_M_PIM_B_Torque_Achvd_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Torque_Achvd_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_Torque_Achieved) >
                8191)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Torque_Achvd_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S1194>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1194>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIMB_HVCnctrOpnReq_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIMB_HVCnctrOpnReq_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* Outputs for Atomic SubSystem: '<S1194>/EscData_SNA_Failing_Logic_PIM_B_MaxTorq' */
        /* Switch: '<S1214>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1194>/Constant1'
         *  MinMax: '<S1214>/FixPt MinMax'
         *  RelationalOperator: '<S1194>/Relational Operator1'
         *  UnitDelay: '<S1214>/Prev_Cntr'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_MaxTorq) == 8191)
        {
            /* Sum: '<S1214>/Inc Cntr' incorporates:
             *  Constant: '<S1206>/Calib'
             *  UnitDelay: '<S1214>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr) +
                                    ((uint32)
                             KeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1214>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1214>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            if (((sint32)VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr) > 1)
            {
                /* MinMax: '<S1214>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S1214>/Prev_Cntr'
                 */
                rtb_Cntrfail_a = VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr;
            }
            else
            {
                /* MinMax: '<S1214>/FixPt MinMax' */
                rtb_Cntrfail_a = 1U;
            }

            /* Switch: '<S1214>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1199>/Zero4'
             *  Sum: '<S1214>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_a) - 1));
        }

        /* End of Switch: '<S1214>/dec if Ok else inc2' */

        /* Logic: '<S1214>/Cntr fail' incorporates:
         *  Constant: '<S1208>/Calib'
         *  RelationalOperator: '<S1214>/Enough counts to Fail?2'
         *  UnitDelay: '<S1214>/Prev Fail Condition'
         */
        rtb_Cntrfail_a = (uint8)(((VeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_B_MaxTorq_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1214>/Prev Fail Condition' incorporates:
         *  Logic: '<S1214>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e = rtb_Cntrfail_a;

        /* DataTypeConversion: '<S1194>/DTC_SNAFailing3' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_MaxTorq_FD5_SNA_Faild'
         *  Logic: '<S1214>/Cntr fail'
         *  Logic: '<S1214>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MaxTorq_FD5_SNA_ = (((sint32)
            rtb_Cntrfail_a) != 0);

        /* End of Outputs for SubSystem: '<S1194>/EscData_SNA_Failing_Logic_PIM_B_MaxTorq' */

        /* Outputs for Atomic SubSystem: '<S1194>/EscData_SNA_Failing_Logic_PIM_B_MinTorq' */
        /* Switch: '<S1215>/dec if Ok else inc2' incorporates:
         *  Constant: '<S1194>/Constant3'
         *  MinMax: '<S1215>/FixPt MinMax'
         *  RelationalOperator: '<S1194>/Relational Operator2'
         *  UnitDelay: '<S1215>/Prev_Cntr'
         */
        if (((sint32)rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_MinTorq) == 8191)
        {
            /* Sum: '<S1215>/Inc Cntr' incorporates:
             *  Constant: '<S1207>/Calib'
             *  UnitDelay: '<S1215>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr) +
                                    ((uint32)
                             KeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1215>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1215>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr = (uint8)tmp;
        }
        else
        {
            if (((sint32)VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr) > 1)
            {
                /* MinMax: '<S1215>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S1215>/Prev_Cntr'
                 */
                rtb_Cntrfail_a = VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr;
            }
            else
            {
                /* MinMax: '<S1215>/FixPt MinMax' */
                rtb_Cntrfail_a = 1U;
            }

            /* Switch: '<S1215>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1200>/Zero4'
             *  Sum: '<S1215>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_a) - 1));
        }

        /* End of Switch: '<S1215>/dec if Ok else inc2' */

        /* Logic: '<S1215>/Cntr fail' incorporates:
         *  Constant: '<S1209>/Calib'
         *  RelationalOperator: '<S1215>/Enough counts to Fail?2'
         *  UnitDelay: '<S1215>/Prev Fail Condition'
         */
        rtb_Cntrfail_a = (uint8)(((VeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_DebCntr >=
            KeSR2B_Cnt_PIM_B_MinTorq_FD5_SNA_Lim) || (((sint32)
            SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1215>/Prev Fail Condition' incorporates:
         *  Logic: '<S1215>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE = rtb_Cntrfail_a;

        /* DataTypeConversion: '<S1194>/DTC_SNAFailing4' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_MinTorq_FD5_SNA_Faild'
         *  Logic: '<S1215>/Cntr fail'
         *  Logic: '<S1215>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_MinTorq_FD5_SNA_ = (((sint32)
            rtb_Cntrfail_a) != 0);

        /* End of Outputs for SubSystem: '<S1194>/EscData_SNA_Failing_Logic_PIM_B_MinTorq' */

        /* DataTypeConversion: '<S1194>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_RPM_V_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_RPM_V_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1194>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_Trq_Achvd_V_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_Trq_Achvd_V_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S1194>/VeSR2N_n_PIM_B_RPM_FD5' */
        SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_B_RPM_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_RPM;

        /* DataTypeConversion: '<S1194>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_y_PIM_B_Invrtr_State_FD5'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_B_Invrtr_State_FD5 =
            rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR2B.E_PIM_B_Invrtr_State) > 15)
        {
            SR2B_BLUEN_ac_DW.VeSR2N_y_PIM_B_Invrtr_State_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S1194>/Data Type Conversion2' */

        /* Switch: '<S1195>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1189>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR2B_PIM_B_FD5_Received_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1195>/Switch' incorporates:
             *  Constant: '<S1195>/Constant'
             */
            if (KeSR2B_b_PIM_B_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S1195>/Switch1' incorporates:
                 *  Constant: '<S1195>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRxPD = KeSR2B_y_PIM_B_FD5_E2E_Byp;
            }

            /* End of Switch: '<S1195>/Switch' */
        }

        /* End of Switch: '<S1195>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_B_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_B_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1196>/E2E_Sts_Check' */
        SR2B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRxPD,
            &SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b4);

        /* Outputs for Atomic SubSystem: '<S1194>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1212>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1212>/passDBCparam1'
         *  MinMax: '<S1212>/FixPt MinMax'
         *  UnitDelay: '<S1212>/Prev_Cntr'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b4.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1212>/Inc Cntr' incorporates:
             *  Constant: '<S1201>/Calib'
             *  UnitDelay: '<S1212>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr) +
                                    ((uint32)KeSR2B_Cnt_PIM_B_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1212>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1212>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            if (((sint32)VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr) > 1)
            {
                /* MinMax: '<S1212>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S1212>/Prev_Cntr'
                 */
                rtb_Cntrfail_a = VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr;
            }
            else
            {
                /* MinMax: '<S1212>/FixPt MinMax' */
                rtb_Cntrfail_a = 1U;
            }

            /* Switch: '<S1212>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1197>/Zero4'
             *  Sum: '<S1212>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_a) - 1));
        }

        /* End of Switch: '<S1212>/dec if Ok else inc2' */

        /* Logic: '<S1212>/Cntr fail' incorporates:
         *  Constant: '<S1202>/Calib'
         *  RelationalOperator: '<S1212>/Enough counts to Fail?2'
         *  UnitDelay: '<S1212>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRxPD = (uint8)
            (((VeSR2B_Cnt_PIM_B_FD5_CRC_DebCntr >= KeSR2B_Cnt_PIM_B_FD5_CRC_Lim)
              || (((sint32)SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_l) != 0)) ?
             1 : 0);

        /* Update for UnitDelay: '<S1212>/Prev Fail Condition' incorporates:
         *  Logic: '<S1212>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_l =
            rtb_TmpSignalConversionAtVeRxPD;

        /* DataTypeConversion: '<S1194>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_FD5_CRC_Faild'
         *  Logic: '<S1212>/Cntr fail'
         *  Logic: '<S1212>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRxPD) != 0);

        /* End of Outputs for SubSystem: '<S1194>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_FD5_CRC_Failg' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_CRC_Failg =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b4.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_FD5_E2E_Faild' */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_E2E_Faild =
            SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b4.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1194>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1213>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1213>/passDBCparam1'
         *  MinMax: '<S1213>/FixPt MinMax'
         *  UnitDelay: '<S1213>/Prev_Cntr'
         */
        if (SR2B_BLUEN_ac_B.sf_E2E_Sts_Check_b4.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1213>/Inc Cntr' incorporates:
             *  Constant: '<S1203>/Calib'
             *  UnitDelay: '<S1213>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr) +
                                    ((uint32)KeSR2B_Cnt_PIM_B_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1213>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1213>/Inc Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            if (((sint32)VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr) > 1)
            {
                /* MinMax: '<S1213>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S1213>/Prev_Cntr'
                 */
                rtb_Cntrfail_a = VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr;
            }
            else
            {
                /* MinMax: '<S1213>/FixPt MinMax' */
                rtb_Cntrfail_a = 1U;
            }

            /* Switch: '<S1213>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1198>/Zero4'
             *  Sum: '<S1213>/Dec Cntr'
             */
            VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_Cntrfail_a) - 1));
        }

        /* End of Switch: '<S1213>/dec if Ok else inc2' */

        /* Logic: '<S1213>/Cntr fail' incorporates:
         *  Constant: '<S1204>/Calib'
         *  RelationalOperator: '<S1213>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRxPD = (uint8)
            ((VeSR2B_Cnt_PIM_B_FD5_MC_DebCntr >= KeSR2B_Cnt_PIM_B_FD5_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S1213>/Prev Fail Condition' incorporates:
         *  Logic: '<S1213>/Cntr fail'
         */
        SR2B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i =
            rtb_TmpSignalConversionAtVeRxPD;

        /* DataTypeConversion: '<S1194>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1194>/VeSR2N_b_PIM_B_FD5_MC_Faild'
         *  Logic: '<S1213>/Cntr fail'
         *  Logic: '<S1213>/passDBCparam2'
         */
        SR2B_BLUEN_ac_DW.VeSR2N_b_PIM_B_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRxPD) != 0);

        /* End of Outputs for SubSystem: '<S1194>/EscData_MC_Failing_Logic' */

        /* Outputs for Enabled SubSystem: '<S1194>/Reset_MM_Failing' */
        /* Constant: '<S1205>/Calib' */
        SR2B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR2N_b_PIM_B_FD5_MM_Faild,
            rtb_VeSR2N_Cnt_PIM_B_FD5_MM_Cnt, KeSR2B_Cnt_PIM_B_FD5_MM_Lim,
            &SR2B_BLUEN_ac_B.Reset_MM_Failing_ex);

        /* End of Outputs for SubSystem: '<S1194>/Reset_MM_Failing' */

        /* Gain: '<S1194>/Gain2' */
        SR2B_BLUEN_ac_B.Gain2_i2 = true;
    }

    /* End of Constant: '<S1193>/Calib' */
    /* End of Outputs for SubSystem: '<S1189>/PIM_B_FD5_Processing' */

    /* Merge: '<S33>/SR2N_Cnt_PIM_B_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1189>/VeSR2N_Cnt_PIM_B_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Received_VeSR2N_Cnt_PIM_B_FD5_MM_Cntr_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ex.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S33>/SR2N_b_PIM_B_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1189>/VeSR2N_b_PIM_B_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Received_VeSR2N_b_PIM_B_FD5_MM_Faild_write_IRV
        (SR2B_BLUEN_ac_B.Reset_MM_Failing_ex.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S33>/SR2N_b_PIM_B_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1189>/VeSR2N_b_PIM_B_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR2B_PIM_B_FD5_Received_VeSR2N_b_PIM_B_FD5_NewEvent_write_IRV
        (SR2B_BLUEN_ac_B.Gain2_i2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR2B_PIM_B_FD5_Pkt' */
}

/* Model initialize function */
FUNC(void, SR2B_BLUEN_CODE) SR2B_BLUEN_ac_Init(void)
{
    /* Start for DataStoreMemory: '<S21>/Data Store Memory' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2ACC_WhlTrq = 32767U;

    /* Start for DataStoreMemory: '<S21>/Data Store Memory12' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RrAxlRq_BSM = 32767U;

    /* Start for DataStoreMemory: '<S21>/Data Store Memory8' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2FrntAxlRq_BSM = 32767U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory' */
    SR2B_BLUEN_ac_DW.VeSR2N_I_BPCM_HV_Current_FD11 = 32767U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory10' */
    SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD11 = 400U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory12' */
    SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD11 = 400U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory6' */
    SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD11 = 0U;

    /* Start for DataStoreMemory: '<S24>/Data Store Memory' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2EngActStdyStTorq = 938U;

    /* Start for DataStoreMemory: '<S28>/Data Store Memory' */
    SR2B_BLUEN_ac_DW.VeSR2N_T_MCPA_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S30>/Data Store Memory10' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S30>/Data Store Memory12' */
    SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_A_RPM_FD11 = 32768U;

    /* Start for DataStoreMemory: '<S30>/Data Store Memory14' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Trq_Achvd_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S30>/Data Store Memory8' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S32>/Data Store Memory11' */
    SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_B_RPM_FD11 = 32768U;

    /* Start for DataStoreMemory: '<S32>/Data Store Memory13' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Trq_Achvd_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S32>/Data Store Memory7' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S32>/Data Store Memory9' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S20>/Data Store Memory11' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2RrAxlRqCANC2_BSM = 32767U;

    /* Start for DataStoreMemory: '<S20>/Data Store Memory7' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_Lv2FrntAxlRqCANC2_BSM = 32767U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory' */
    SR2B_BLUEN_ac_DW.VeSR2N_I_BPCM_HV_Current_FD5 = 32767U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory10' */
    SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Max_FD5 = 400U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory12' */
    SR2B_BLUEN_ac_DW.VeSR2N_T_BPCM_HV_Temp_Min_FD5 = 400U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory6' */
    SR2B_BLUEN_ac_DW.VeSR2N_U_BPCM_HV_IntVolt_FD5 = 0U;

    /* Start for DataStoreMemory: '<S29>/Data Store Memory' */
    SR2B_BLUEN_ac_DW.VeSR2N_T_MCPA_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S31>/Data Store Memory10' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MinTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S31>/Data Store Memory12' */
    SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_A_RPM_FD5 = 32768U;

    /* Start for DataStoreMemory: '<S31>/Data Store Memory14' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_Torque_Achvd_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S31>/Data Store Memory8' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_A_MaxTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory11' */
    SR2B_BLUEN_ac_DW.VeSR2N_n_PIM_B_RPM_FD5 = 32768U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory13' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_Torque_Achvd_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory7' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MaxTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory9' */
    SR2B_BLUEN_ac_DW.VeSR2N_M_PIM_B_MinTorq_FD5 = 4096U;

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' incorporates:
     *  SubSystem: '<Root>/SR2B_GlbEnbl'
     */
    /* SystemInitialize for SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write' incorporates:
     *  Constant: '<S1229>/Calib'
     */
    SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_MM_Enb = KeSR2B_b_MM_Enbl;

    /* SystemInitialize for SignalConversion generated from: '<S34>/VeSR2B_b_MM_Enbl_write' */
    Rte_IrvWrite_SR2B_BLUEN_ac_Init_VeSR2B_b_MM_Enbl_write1_IRV
        (SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_MM_Enb);

    /* SystemInitialize for SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write' incorporates:
     *  Constant: '<S1228>/Calib'
     */
    SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_Devlpm =
        KeSR2B_b_E2E_GlobalBypEnbld;

    /* SystemInitialize for SignalConversion generated from: '<S34>/VeSR2B_b_DevlpmtToolEnbld_write' */
    Rte_IrvWrite_SR2B_BLUEN_ac_Init_VeSR2B_b_DevlpmtToolEnbld_write1_IRV
        (SR2B_BLUEN_ac_B.OutportBufferForVeSR2B_b_Devlpm);

    /* SystemInitialize for Outport: '<Root>/VeSCMR_b_Lv2ProxiCC' incorporates:
     *  Constant: '<S1230>/Calib'
     *  SignalConversion generated from: '<S34>/VeSCMR_b_Lv2ProxiCC'
     */
    (void)Rte_Write_VeSCMR_b_Lv2ProxiCC_Value(KeSR2B_b_ProxiCC_Byp);

    /* SystemInitialize for Outport: '<Root>/VeSCMR_b_Lv2ProxiSpdLimiter' incorporates:
     *  Constant: '<S1231>/Calib'
     *  SignalConversion generated from: '<S34>/VeSCMR_b_Lv2ProxiSpdLimiter'
     */
    (void)Rte_Write_VeSCMR_b_Lv2ProxiSpdLimiter_Value
        (KeSR2B_b_ProxiSpdLimiter_Byp);

    /* SystemInitialize for Outport: '<Root>/VeSCMR_b_Lv2TireSizeFA' incorporates:
     *  SignalConversion generated from: '<S34>/VeSCMR_b_Lv2TireSizeFA'
     */
    (void)Rte_Write_VeSCMR_b_Lv2TireSizeFA_Value(true);

    /* SystemInitialize for Outport: '<Root>/VeSCMR_e_Lv2VehACC_Stat' incorporates:
     *  Constant: '<S1227>/Constant'
     *  SignalConversion generated from: '<S34>/VeSCMR_e_Lv2VehACC_Stat'
     */
    (void)Rte_Write_VeSCMR_e_Lv2VehACC_Stat_Value(SR2B_BLUEN_ac_ConstB.Constant);

    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S10>/BCM_FD_10_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S380>/BCM_FD_10_FD3_Time' */
    /* SystemInitialize for Outport: '<Root>/VeSCMR_e_Lv2KeySts' incorporates:
     *  Outport: '<S403>/VeSCMR_e_Lv2KeySts'
     */
    (void)Rte_Write_VeSCMR_e_Lv2KeySts_Value(CeLTIR_e_IGN_LK);

    /* End of SystemInitialize for SubSystem: '<S380>/BCM_FD_10_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BCM_FD_10_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BRAKE_FD_6_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S805>/BRAKE_FD_6_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S853>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hl = 32767U;

    /* InitializeConditions for UnitDelay: '<S850>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ie = 32767U;

    /* InitializeConditions for UnitDelay: '<S851>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_le = 32767U;

    /* End of SystemInitialize for SubSystem: '<S805>/BRAKE_FD_6_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/BATTERY_HV_STATUS1_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S274>/BATTERY_HV_STATUS1_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S319>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_e = 0U;

    /* InitializeConditions for UnitDelay: '<S324>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bk = 32767U;

    /* InitializeConditions for UnitDelay: '<S321>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f = 400U;

    /* InitializeConditions for UnitDelay: '<S322>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_f3 = 400U;

    /* End of SystemInitialize for SubSystem: '<S274>/BATTERY_HV_STATUS1_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S24>/ENGINE_HYBD_FD_1_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S930>/ENGINE_HYBD_FD_1_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S956>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p = 938U;

    /* End of SystemInitialize for SubSystem: '<S930>/ENGINE_HYBD_FD_1_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_ENGINE_HYBD_FD_1_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S28>/MCPA_DATA2_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1015>/MCPA_DATA2_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1040>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_gd = 40U;

    /* End of SystemInitialize for SubSystem: '<S1015>/MCPA_DATA2_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S30>/PIM_A_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1071>/PIM_A_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1100>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_cx = 4096U;

    /* InitializeConditions for UnitDelay: '<S1101>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_p3 = 4096U;

    /* InitializeConditions for UnitDelay: '<S1105>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_bb = 32768U;

    /* InitializeConditions for UnitDelay: '<S1107>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_mq = 4096U;

    /* End of SystemInitialize for SubSystem: '<S1071>/PIM_A_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S32>/PIM_B_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1151>/PIM_B_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1180>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_o3 = 4096U;

    /* InitializeConditions for UnitDelay: '<S1181>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_d = 4096U;

    /* InitializeConditions for UnitDelay: '<S1184>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_g = 32768U;

    /* InitializeConditions for UnitDelay: '<S1186>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fe = 4096U;

    /* End of SystemInitialize for SubSystem: '<S1151>/PIM_B_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S20>/BRAKE_FD_6_FD14_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S762>/BRAKE_FD_6_FD14_Time' */
    /* InitializeConditions for UnitDelay: '<S797>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fo = 32767U;

    /* InitializeConditions for UnitDelay: '<S798>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_fu = 32767U;

    /* End of SystemInitialize for SubSystem: '<S762>/BRAKE_FD_6_FD14_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BRAKE_FD_6_FD14_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/BATTERY_HV_STATUS1_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S327>/BATTERY_HV_STATUS1_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S372>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ky = 0U;

    /* InitializeConditions for UnitDelay: '<S377>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_k = 32767U;

    /* InitializeConditions for UnitDelay: '<S374>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_i = 400U;

    /* InitializeConditions for UnitDelay: '<S375>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_hf = 400U;

    /* End of SystemInitialize for SubSystem: '<S327>/BATTERY_HV_STATUS1_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_BATTERY_HV_STATUS1_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S29>/MCPA_DATA2_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1043>/MCPA_DATA2_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S1068>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_kp = 40U;

    /* End of SystemInitialize for SubSystem: '<S1043>/MCPA_DATA2_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_MCPA_DATA2_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S31>/PIM_A_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1111>/PIM_A_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S1140>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_h4 = 4096U;

    /* InitializeConditions for UnitDelay: '<S1141>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ks = 4096U;

    /* InitializeConditions for UnitDelay: '<S1145>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ei = 32768U;

    /* InitializeConditions for UnitDelay: '<S1147>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_c = 4096U;

    /* End of SystemInitialize for SubSystem: '<S1111>/PIM_A_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_A_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S33>/PIM_B_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1190>/PIM_B_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S1219>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_ka = 4096U;

    /* InitializeConditions for UnitDelay: '<S1220>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_es = 4096U;

    /* InitializeConditions for UnitDelay: '<S1223>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_od = 32768U;

    /* InitializeConditions for UnitDelay: '<S1225>/Unit Delay' */
    SR2B_BLUEN_ac_DW.UnitDelay_DSTATE_pd = 4096U;

    /* End of SystemInitialize for SubSystem: '<S1190>/PIM_B_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR2B_PIM_B_FD5_Pkt' */
}

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
