$date
	Thu May 05 17:56:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCDtoSEVEN_tb $end
$scope module BCD_1 $end
$var wire 4 ! Din [3:0] $end
$var wire 1 " clk $end
$var wire 1 # load_syn $end
$var wire 1 $ rst_syn $end
$var reg 8 % Ans [7:0] $end
$var reg 4 & Q_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b11111001 %
1$
0#
1"
b101 !
$end
#10
0"
#20
b10100100 %
b10 &
1"
#30
0"
#40
b10110000 %
b11 &
1"
#50
0"
#60
b10011001 %
b100 &
1"
#70
0"
#80
b10010010 %
b101 &
0"
#90
b10000010 %
b110 &
1"
#100
0"
#110
b11111000 %
b111 &
1"
#120
0"
#130
b10000000 %
b1000 &
1"
#140
0"
#150
b10010000 %
b1001 &
1"
#160
0"
#170
b11000000 %
b0 &
1"
#180
0"
#190
b11111001 %
b1 &
1"
#200
0"
#210
b10100100 %
b10 &
1"
#220
0"
#230
b10110000 %
b11 &
1"
#240
0"
#250
b10011001 %
b100 &
1"
#260
0"
#270
b10010010 %
b101 &
1"
#280
0"
#290
b10000010 %
b110 &
1"
#300
0"
#310
b11111000 %
b111 &
1"
#320
0"
#330
b10000000 %
b1000 &
1"
#340
0"
#350
b10010000 %
b1001 &
1"
#360
0"
#370
b11000000 %
b0 &
1"
#380
0"
#390
b11111001 %
b1 &
1"
#400
0"
