=====
SETUP
-6.420
26.177
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
20.090
21.122
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
22.576
23.608
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s
26.177
=====
SETUP
-6.407
26.164
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
20.271
21.303
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
22.756
23.578
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s
26.164
=====
SETUP
-5.870
25.627
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1
20.575
21.201
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
22.340
23.372
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s
25.627
=====
SETUP
-5.802
25.559
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
20.271
21.303
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
22.442
23.474
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s
25.559
=====
SETUP
-5.288
25.045
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1
20.096
21.195
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
22.169
22.795
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s
25.045
=====
SETUP
-5.267
25.381
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1
20.090
21.122
f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0
22.576
23.608
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
25.381
=====
SETUP
-4.790
24.904
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1
20.096
21.195
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0
22.169
22.795
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.904
=====
SETUP
-4.754
24.867
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1
20.271
21.303
f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0
22.756
23.578
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.867
=====
SETUP
-4.717
24.831
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1
20.575
21.201
f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0
22.340
23.372
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.831
=====
SETUP
-4.697
24.454
19.757
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
19.782
20.408
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
21.547
22.369
f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s
24.454
=====
SETUP
-4.505
24.619
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1
20.271
21.303
f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0
22.442
23.474
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
24.619
=====
SETUP
-3.544
23.658
20.114
f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/addr2_6_s0
4.875
5.907
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_25_1_s
11.387
11.646
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24
13.419
14.451
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11
14.451
14.600
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5
14.600
14.763
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2
14.763
14.926
f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0
14.926
15.089
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8
16.564
17.190
f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5
17.994
18.620
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1
19.782
20.408
f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0
21.547
22.369
f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s
23.658
=====
SETUP
0.599
19.545
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_3_s
19.545
=====
SETUP
1.060
19.083
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_7_s
19.083
=====
SETUP
1.060
19.083
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s
19.083
=====
SETUP
1.379
18.765
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_5_s
18.765
=====
SETUP
1.556
18.587
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s
18.587
=====
SETUP
1.710
18.434
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s
18.434
=====
SETUP
1.721
18.423
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s4
8.518
9.617
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s4
10.432
11.464
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s1
13.572
14.671
f18a_top_inst/inst_f18a/inst_vram/addr_mux_10_s0
15.476
16.298
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_4_s
18.423
=====
SETUP
1.912
17.875
19.787
f18a_top_inst/inst_f18a/inst_cpu/ramaddr_5_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0
2.991
4.023
f18a_top_inst/inst_f18a/inst_cpu/n1280_s5
8.322
9.383
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s107
9.815
10.441
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127
12.560
13.659
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117
13.659
13.808
f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100
13.808
13.971
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0
17.875
=====
SETUP
1.939
17.848
19.787
f18a_top_inst/inst_f18a/inst_cpu/ramaddr_5_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0
2.991
4.023
f18a_top_inst/inst_f18a/inst_cpu/n1251_s4
8.489
9.521
f18a_top_inst/inst_f18a/inst_cpu/regread_0_s95
10.348
11.447
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s127
12.939
13.971
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s116
13.971
14.120
f18a_top_inst/inst_f18a/inst_cpu/regread_3_s100
14.120
14.283
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_3_s0
17.848
=====
SETUP
2.008
18.136
20.144
f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_tiles/state_x_2_s6
5.458
6.557
f18a_top_inst/inst_f18a/inst_vram/addr_mux_2_s11
9.172
9.994
f18a_top_inst/inst_f18a/inst_vram/addr_mux_12_s2
11.316
12.138
f18a_top_inst/inst_f18a/inst_vram/addr_mux_12_s0
13.608
14.707
f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_3_s
18.136
=====
SETUP
2.077
17.710
19.787
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ir_8_s0
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0
5.778
6.404
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s
8.833
8.890
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s
8.890
8.947
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s
8.947
9.004
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1070_1_s
9.004
9.061
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1069_1_s
9.061
9.118
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1068_1_s
9.118
9.681
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s12
10.975
11.601
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s11
11.607
12.639
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4868_s10
13.778
14.810
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4676_s38
17.084
17.710
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_9_s0
17.710
=====
SETUP
2.346
17.441
19.787
f18a_top_inst/inst_f18a/inst_cpu/ramaddr_5_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0
2.991
4.023
f18a_top_inst/inst_f18a/inst_cpu/n1251_s4
8.489
9.521
f18a_top_inst/inst_f18a/inst_cpu/regread_0_s95
10.348
11.447
f18a_top_inst/inst_f18a/inst_cpu/regread_2_s120
12.461
13.560
f18a_top_inst/inst_f18a/inst_cpu/regread_2_s107
13.560
13.709
f18a_top_inst/inst_f18a/inst_cpu/regread_2_s92
13.709
13.872
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_2_s0
17.441
=====
SETUP
2.361
17.426
19.787
f18a_top_inst/inst_f18a/inst_cpu/ramaddr_5_s1
0.244
0.702
f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0
2.991
4.023
f18a_top_inst/inst_f18a/inst_cpu/n1251_s4
8.489
9.521
f18a_top_inst/inst_f18a/inst_cpu/regread_0_s95
10.348
11.447
f18a_top_inst/inst_f18a/inst_cpu/regread_0_s112
12.452
13.551
f18a_top_inst/inst_f18a/inst_cpu/regread_0_s105
13.551
13.700
f18a_top_inst/inst_f18a/inst_cpu/regread_0_s88
13.700
13.863
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_0_s0
17.426
=====
HOLD
0.286
0.518
0.232
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.411
0.756
0.345
f18a_top_inst/inst_f18a/inst_sprites/x_read_addr_5_s5
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/linebuf2_linebuf2_0_0_s
0.756
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_b
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_g
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.550
0.749
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.749
=====
HOLD
0.560
0.759
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s6
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8
0.759
=====
HOLD
0.563
0.762
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_3_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s
0.762
=====
HOLD
0.563
0.763
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s4
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8
0.763
=====
HOLD
0.563
0.763
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s2
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8
0.763
=====
HOLD
0.563
0.763
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_10_s0
0.763
=====
HOLD
0.563
0.763
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_5_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_ctrl_19_s0
0.763
=====
HOLD
0.583
0.783
0.200
dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0
0.185
0.518
dvi_tx_inst/rgb2dvi_inst/u_OSER10_r
0.783
=====
HOLD
0.602
0.801
0.200
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_2_s
0.801
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2
0.520
0.892
f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_sprites/n811_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/n804_s0
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_0_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_0_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0
0.185
0.518
f18a_top_inst/inst_f18a/inst_tiles/n948_s0
0.520
0.892
f18a_top_inst/inst_f18a/inst_tiles/fifo_rd_cnt_r_0_s0
0.892
