//Logic Gate Schematic Code
module Test (input A,input B, input C, output Z);
wire W1, W2;
and and1 (W1,A,B);
nor nor1 (W2, W1, C);
not not1 (Z, W2);
endmodule
//Simulation Code
`timescale 1ns / 1ps
module simulation ();
reg A,B,C;
wire Z;
sample sample1 ( A,B,C,Z);
initial
begin
A=0;B=0;C=0;
#10 A=0;B=0;C=1;
#10 A=0;B=1;C=0;
#10 A=0;B=1;C=1;
#10 A=1;B=0;C=0;
#10 A=1;B=0;C=1;
#10 A=1;B=1;C=0;
#10 A=1;B=1;C=1;
end 
endmodule
