#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 20 20:07:04 2018
# Process ID: 12128
# Log file: E:/Peripheral_Interface_lab/ip_repo/edit_PS2Receiver_v1_0.runs/synth_1/PS2Receiver_v1_0.vds
# Journal file: E:/Peripheral_Interface_lab/ip_repo/edit_PS2Receiver_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PS2Receiver_v1_0.tcl -notrace
Command: synth_design -top PS2Receiver_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 243.211 ; gain = 67.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PS2Receiver_v1_0' [E:/Peripheral_Interface_lab/ip_repo/ps2receiver_1.0/hdl/PS2Receiver_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PS2Receiver_v1_0_S00_AXI' [E:/Peripheral_Interface_lab/ip_repo/ps2receiver_1.0/hdl/PS2Receiver_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Peripheral_Interface_lab/ip_repo/ps2receiver_1.0/hdl/PS2Receiver_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [E:/Peripheral_Interface_lab/ip_repo/ps2receiver_1.0/hdl/PS2Receiver_v1_0_S00_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver_v1_0_S00_AXI' (1#1) [E:/Peripheral_Interface_lab/ip_repo/ps2receiver_1.0/hdl/PS2Receiver_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [E:/Peripheral_Interface_lab/ip_repo/edit_PS2Receiver_v1_0.srcs/sources_1/imports/hdl/PS2Receiver.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/hdl/debouncer.v:3]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/hdl/debouncer.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Peripheral_Interface_lab/ip_repo/edit_PS2Receiver_v1_0.srcs/sources_1/imports/hdl/PS2Receiver.v:54]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (3#1) [E:/Peripheral_Interface_lab/ip_repo/edit_PS2Receiver_v1_0.srcs/sources_1/imports/hdl/PS2Receiver.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver_v1_0' (4#1) [E:/Peripheral_Interface_lab/ip_repo/ps2receiver_1.0/hdl/PS2Receiver_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 277.477 ; gain = 101.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 277.477 ; gain = 101.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports CLK100MHZ]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 580.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 226 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 226 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 227 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 227 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PS2Receiver_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design PS2Receiver_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PS2Receiver_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PS2Receiver_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PS2Receiver_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PS2Receiver_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PS2Receiver_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 580.734 ; gain = 405.059

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PS2Receiver_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[6] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[7] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[0] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[1] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[2] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[3] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[4] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/dataprev_reg[5] ) is unused and will be removed from module PS2Receiver_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 580.734 ; gain = 405.059

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 226 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 226 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 227 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 227 of file E:/Peripheral_Interface_lab/ip_repo/PS2Receiver_1.0/src/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\keyboard/debounce/cnt1_reg[4] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/debounce/cnt1_reg[3] ) is unused and will be removed from module PS2Receiver_v1_0.
WARNING: [Synth 8-3332] Sequential element (\keyboard/debounce/cnt1_reg[2] ) is unused and will be removed from module PS2Receiver_v1_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     4|
|3     |LUT2 |     9|
|4     |LUT3 |     4|
|5     |LUT4 |     5|
|6     |LUT5 |     5|
|7     |LUT6 |    62|
|8     |FDRE |   193|
|9     |IBUF |    49|
|10    |OBUF |    74|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   407|
|2     |  PS2Receiver_v1_0_S00_AXI_inst |PS2Receiver_v1_0_S00_AXI |   193|
|3     |  keyboard                      |PS2Receiver              |    89|
|4     |    debounce                    |debouncer                |    33|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 580.734 ; gain = 405.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 580.734 ; gain = 83.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 580.734 ; gain = 405.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 44 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 580.734 ; gain = 390.602
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 580.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 20:08:18 2018...
