0.6
2018.2
Jun 14 2018
20:41:02
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd,1658342006,vhdl,,,,adder_3_bit,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd,1658341826,vhdl,,,,decoder_2_to_4,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd,1658341772,vhdl,,,,decoder_3_to_8,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/FA.vhd,1658341700,vhdl,,,,fa,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/HA.vhd,1658341650,vhdl,,,,ha,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd,1658341586,vhdl,,,,instruction_decoder,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd,1658341508,vhdl,,,,lut_16_7,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd,1658340572,vhdl,,,,masternanoprocessor,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd,1658341328,vhdl,,,,mux_2_to_4,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd,1658642605,vhdl,,,,nanoprocessor,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd,1658340994,vhdl,,,,programcounter,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd,1658341080,vhdl,,,,program_rom,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd,1658341924,vhdl,,,,rca_4,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd,1658340770,vhdl,,,,reg_bank,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd,1658340834,vhdl,,,,slow_clk,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd,1658340702,vhdl,,,,reg,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd,1658341422,vhdl,,,,twoway_3bit_mux,,,,,,,,
C:/Uni/Vivado/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd,1658644973,vhdl,,,,mux_8_way_4_bit,,,,,,,,
