/* File Version: 130429_1210 */
library (slow_vdd1v0) {
  /* Models written by Liberate 12.1 from Cadence Design Systems, Inc. on Mon Apr 22 15:20:58 PDT 2013 */
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 0.28;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  cell (ACHCONX2) {
    area : 12.654;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CON) {
      direction : "output";
      function : "(!(((A B)+(B CI))+(CI A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFHX1) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFHX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFHX4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFHXL) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFX1) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFX2) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFX4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDFXL) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(((A B)+(B CI))+(CI A))";
    }
    pin (S) {
      direction : "output";
      function : "((A^B)^CI)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (CI) {
      direction : "input";
    }
  }
  cell (ADDHX1) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(A B)";
    }
    pin (S) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (ADDHX2) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(A B)";
    }
    pin (S) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (ADDHX4) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(A B)";
    }
    pin (S) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (ADDHXL) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (CO) {
      direction : "output";
      function : "(A B)";
    }
    pin (S) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND2X1) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND2X2) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND2X4) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND2X6) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND2X8) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND2XL) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (AND3X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A B) C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (AND3X2) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A B) C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (AND3X4) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A B) C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (AND3X6) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A B) C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (AND3X8) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A B) C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (AND3XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A B) C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (AND4X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A B) C) D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (AND4X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A B) C) D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (AND4X4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A B) C) D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (AND4X6) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A B) C) D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (AND4X8) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A B) C) D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (AND4XL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A B) C) D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (ANTENNA) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (AO21X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AO21X2) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AO21X4) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AO21XL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AO22X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+(B0 B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AO22X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+(B0 B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AO22X4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+(B0 B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AO22XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0 A1)+(B0 B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI211X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+B0)+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI211X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+B0)+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI211X4) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+B0)+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI211XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+B0)+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI21X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0 A1)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI21X2) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0 A1)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI21X4) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0 A1)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI21XL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0 A1)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI221X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+(B0 B1))+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI221X2) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+(B0 B1))+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI221X4) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+(B0 B1))+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI221XL) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1)+(B0 B1))+C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (AOI222X1) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0 C1)+(A0 A1))+(B0 B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (AOI222X2) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0 C1)+(A0 A1))+(B0 B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (AOI222X4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0 C1)+(A0 A1))+(B0 B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (AOI222XL) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0 C1)+(A0 A1))+(B0 B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (AOI22X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(A0 A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI22X2) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(A0 A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI22X4) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(A0 A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI22XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(A0 A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI2BB1X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N+A1N))+B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI2BB1X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N+A1N))+B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI2BB1X4) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N+A1N))+B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI2BB1XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N+A1N))+B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI2BB2X1) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(!(A0N+A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI2BB2X2) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(!(A0N+A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI2BB2X4) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(!(A0N+A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI2BB2XL) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+(!(A0N+A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI31X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1) A2)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI31X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1) A2)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI31X4) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1) A2)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI31XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0 A1) A2)+B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (AOI32X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI32X2) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI32X4) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI32XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0 B1)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (AOI33X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0 B1) B2)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (AOI33X2) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0 B1) B2)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (AOI33X4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0 B1) B2)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (AOI33XL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0 B1) B2)+((A0 A1) A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (BMXIX2) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (PPN) {
      direction : "output";
      function : "((X2 ((M0 A) + (!M0 S))) + (!X2 ((M1 A) + (!M1 S))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (M0) {
      direction : "input";
    }
    pin (M1) {
      direction : "input";
    }
    pin (S) {
      direction : "input";
    }
    pin (X2) {
      direction : "input";
    }
  }
  cell (BMXIX4) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (PPN) {
      direction : "output";
      function : "((X2 ((M0 A) + (!M0 S))) + (!X2 ((M1 A) + (!M1 S))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (M0) {
      direction : "input";
    }
    pin (M1) {
      direction : "input";
    }
    pin (S) {
      direction : "input";
    }
    pin (X2) {
      direction : "input";
    }
  }
  cell (BUFX12) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX16) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX2) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX20) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX3) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX4) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX6) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (BUFX8) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKAND2X12) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKAND2X2) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKAND2X3) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKAND2X4) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKAND2X6) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKAND2X8) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKBUFX12) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX16) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX2) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX20) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX3) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX4) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX6) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKBUFX8) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX1) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX12) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX16) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX2) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX20) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX3) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX4) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX6) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKINVX8) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (CLKMX2X12) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (CLKMX2X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (CLKMX2X3) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (CLKMX2X4) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (CLKMX2X6) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (CLKMX2X8) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (CLKXOR2X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKXOR2X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKXOR2X4) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (CLKXOR2X8) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (DFFHQX1) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFHQX2) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFHQX4) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFHQX8) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFNSRX1) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CKN) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFNSRX2) {
    area : 11.97;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CKN) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFNSRX4) {
    area : 16.047;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CKN) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFNSRXL) {
    area : 10.602;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CKN) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFQX1) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFQX2) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFQX4) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFQXL) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRHQX1) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRHQX2) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRHQX4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRHQX8) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRX1) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRX2) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRX4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFRXL) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSHQX1) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSHQX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSHQX4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSHQX8) {
    area : 10.602;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRHQX1) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRHQX2) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRHQX4) {
    area : 12.654;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRHQX8) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRX1) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRX2) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRX4) {
    area : 14.022;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSRXL) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSX1) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSX2) {
    area : 10.26;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSX4) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFSXL) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N35";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFTRX1) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(D RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFTRX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(D RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFTRX4) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(D RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFTRXL) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(D RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFX1) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFX4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFFXL) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DIV2X1) {
    area : 7.182 ;
  }
  cell (DLY1X1) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY1X4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY2X1) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY2X4) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY3X1) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY3X4) {
    area : 8.892;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY4X1) {
    area : 9.918;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (DLY4X4) {
    area : 10.602;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (EDFFHQX1) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFHQX2) {
    area : 8.892;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFHQX4) {
    area : 10.602;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFHQX8) {
    area : 11.628;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFTRX1) {
    area : 12.312;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(((!((!D) E)) (!((!E) (!N30)))) RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFTRX2) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(((!((!D) E)) (!((!E) (!N30)))) RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFTRX4) {
    area : 14.364;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(((!((!D) E)) (!((!E) (!N30)))) RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFTRXL) {
    area : 11.628;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "(((!((!D) E)) (!((!E) (!N30)))) RN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFX1) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFX2) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFX4) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (EDFFXL) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((E D) + (!E (!(!N30))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (HOLDX1) {
    area : 1.71;
    dont_use : "true";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "inout";
      driver_type : bus_hold;
    }
  }
  cell (INVX1) {
    area : 0.684;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX12) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX16) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX2) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX20) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX3) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX4) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX6) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVX8) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (INVXL) {
    area : 0.684;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!A)";
    }
    pin (A) {
      direction : "input";
    }
  }
  cell (MDFFHQX1) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((S0 D1) + (!S0 D0))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (MDFFHQX2) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((S0 D1) + (!S0 D0))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (MDFFHQX4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((S0 D1) + (!S0 D0))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (MDFFHQX8) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((S0 D1) + (!S0 D0))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (MX2X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MX2X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MX2X4) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MX2X6) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MX2X8) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MX2XL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S0 B) + (!S0 A))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MX3X1) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 C) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX3X2) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 C) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX3X4) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 C) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX3XL) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 C) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX4X1) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX4X2) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX4X4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MX4XL) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI2X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S0 B) + (!S0 A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MXI2X2) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S0 B) + (!S0 A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MXI2X4) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S0 B) + (!S0 A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MXI2X6) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S0 B) + (!S0 A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MXI2X8) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S0 B) + (!S0 A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MXI2XL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S0 B) + (!S0 A)))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
  }
  cell (MXI3X1) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 C) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI3X2) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 C) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI3X4) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 C) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI3XL) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 C) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI4X1) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI4X2) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI4X4) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (MXI4XL) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((S1 ((S0 D) + (!S0 C))) + (!S1 ((S0 B) + (!S0 A)))))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (S1) {
      direction : "input";
    }
  }
  cell (NAND2BX1) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN) B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2BX2) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN) B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2BX4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN) B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2BXL) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN) B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2X1) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2X2) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2X4) {
    area : 3.1464;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2X6) {
    area : 4.5657;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2X8) {
    area : 5.2497;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND2XL) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NAND3BX1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN) B) C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3BX2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN) B) C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3BX4) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN) B) C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3BXL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN) B) C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A B) C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3X2) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A B) C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3X4) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A B) C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3X6) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A B) C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3X8) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A B) C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND3XL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A B) C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NAND4BBX1) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!BN) (!AN)) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BBX2) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!BN) (!AN)) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BBX4) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!BN) (!AN)) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BBXL) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN) (!BN)) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BX1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN) B) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BX2) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN) B) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BX4) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN) B) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4BXL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN) B) C) D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A B) C) D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4X2) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A B) C) D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4X4) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A B) C) D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4X6) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A B) C) D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4X8) {
    area : 10.26;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A B) C) D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NAND4XL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A B) C) D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR2BX1) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN)+B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2BX2) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN)+B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2BX4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN)+B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2BXL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!AN)+B))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2X1) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A+B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2X2) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A+B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2X4) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A+B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2X6) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A+B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2X8) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A+B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR2XL) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A+B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (NOR3BX1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN)+B)+C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3BX2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN)+B)+C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3BX4) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN)+B)+C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3BXL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((!AN)+B)+C))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A+B)+C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3X2) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A+B)+C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3X4) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A+B)+C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3X6) {
    area : 7.182;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A+B)+C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3X8) {
    area : 8.892;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A+B)+C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR3XL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A+B)+C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (NOR4BBX1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN)+(!BN))+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BBX2) {
    area : 5.13;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!BN)+(!AN))+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BBX4) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!BN)+(!AN))+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BBXL) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN)+(!BN))+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (BN) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BX1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN)+B)+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BX2) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN)+B)+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BX4) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN)+B)+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4BXL) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((((!AN)+B)+C)+D))";
    }
    pin (AN) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A+B)+C)+D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A+B)+C)+D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4X4) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A+B)+C)+D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4X6) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A+B)+C)+D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4X8) {
    area : 10.602;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A+B)+C)+D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (NOR4XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A+B)+C)+D))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (OA21X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OA21X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OA21X4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OA21XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) B0)";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OA22X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) (B0+B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OA22X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) (B0+B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OA22X4) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) (B0+B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OA22XL) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A0+A1) (B0+B1))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI211X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) B0) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI211X2) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) B0) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI211X4) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) B0) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI211XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) B0) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI21X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0+A1) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI21X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0+A1) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI21X4) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0+A1) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI21XL) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A0+A1) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI221X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) (B0+B1)) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI221X2) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) (B0+B1)) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI221X4) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) (B0+B1)) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI221XL) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1) (B0+B1)) C0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
  }
  cell (OAI222X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0+C1) (A0+A1)) (B0+B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (OAI222X2) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0+C1) (A0+A1)) (B0+B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (OAI222X4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0+C1) (A0+A1)) (B0+B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (OAI222XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((C0+C1) (A0+A1)) (B0+B1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (C0) {
      direction : "input";
    }
    pin (C1) {
      direction : "input";
    }
  }
  cell (OAI22X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (A0+A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI22X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (A0+A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI22X4) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (A0+A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI22XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (A0+A1)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI2BB1X1) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N A1N)) B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI2BB1X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N A1N)) B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI2BB1X4) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N A1N)) B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI2BB1XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((!(A0N A1N)) B0))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI2BB2X1) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (!(A0N A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI2BB2X2) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (!(A0N A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI2BB2X4) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (!(A0N A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI2BB2XL) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) (!(A0N A1N))))";
    }
    pin (A0N) {
      direction : "input";
    }
    pin (A1N) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI31X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1)+A2) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI31X2) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1)+A2) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI31X4) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1)+A2) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI31XL) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((A0+A1)+A2) B0))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
  }
  cell (OAI32X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI32X2) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI32X4) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI32XL) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((B0+B1) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
  }
  cell (OAI33X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0+B1)+B2) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (OAI33X2) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0+B1)+B2) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (OAI33X4) {
    area : 9.918;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0+B1)+B2) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (OAI33XL) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(((B0+B1)+B2) ((A0+A1)+A2)))";
    }
    pin (A0) {
      direction : "input";
    }
    pin (A1) {
      direction : "input";
    }
    pin (A2) {
      direction : "input";
    }
    pin (B0) {
      direction : "input";
    }
    pin (B1) {
      direction : "input";
    }
    pin (B2) {
      direction : "input";
    }
  }
  cell (OR2X1) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A+B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (OR2X2) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A+B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (OR2X4) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A+B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (OR2X6) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A+B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (OR2X8) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A+B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (OR2XL) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A+B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (OR3X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A+B)+C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (OR3X2) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A+B)+C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (OR3X4) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A+B)+C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (OR3X6) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A+B)+C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (OR3X8) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A+B)+C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (OR3XL) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A+B)+C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (OR4X1) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A+B)+C)+D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (OR4X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A+B)+C)+D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (OR4X4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A+B)+C)+D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (OR4X6) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A+B)+C)+D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (OR4X8) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A+B)+C)+D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (OR4XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(((A+B)+C)+D)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
  }
  cell (SDFFHQX1) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFHQX2) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFHQX4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFHQX8) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFNSRX1) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CKN'";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFNSRX2) {
    area : 14.706;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CKN'";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFNSRX4) {
    area : 16.074;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CKN'";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFNSRXL) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "(!CKN)";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CKN'";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFQX1) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFQX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFQX4) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFQXL) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRHQX1) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRHQX2) {
    area : 9.918;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRHQX4) {
    area : 12.312;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRHQX8) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRX1) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRX2) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRX4) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFRXL) {
    area : 10.26;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clear : "(!RN)";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clear : "RN'";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFSHQX1) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSHQX2) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSHQX4) {
    area : 12.312;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSHQX8) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRHQX1) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRHQX2) {
    area : 14.022;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRHQX4) {
    area : 14.706;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRHQX8) {
    area : 16.416;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRX1) {
    area : 12.654;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRX2) {
    area : 16.074;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRX4) {
    area : 16.416;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSRXL) {
    area : 12.996;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clear : "(!RN)";
      clear_preset_var1 : "H";
      clear_preset_var2 : "L";
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clear : "RN'";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSX1) {
    area : 11.97;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSX2) {
    area : 11.628;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSX4) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFSXL) {
    area : 10.602;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N35";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N35,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N35";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      ff (N35,QBINT) {
        clocked_on : "CK";
        next_state : "D";
        preset : "SN'";
      }
    }
  }
  cell (SDFFTRX1) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (D RN)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "(RN  D)";
      }
    }
  }
  cell (SDFFTRX2) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (D RN)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "(RN  D)";
      }
    }
  }
  cell (SDFFTRX4) {
    area : 12.996;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (D RN)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "(RN  D)";
      }
    }
  }
  cell (SDFFTRXL) {
    area : 10.944;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (D RN)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "(RN  D)";
      }
    }
  }
  cell (SDFFX1) {
    area : 9.234;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFX2) {
    area : 9.576;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFX4) {
    area : 11.97;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFFXL) {
    area : 9.918;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "QBINT";
    }
    pin (D) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE D))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "QBINT";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      ff (N30,QBINT) {
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SEDFFHQX1) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((E D) + (!E (!(!N30))))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFHQX2) {
    area : 11.628;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((E D) + (!E (!(!N30))))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFHQX4) {
    area : 14.022;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((E D) + (!E (!(!N30))))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFHQX8) {
    area : 15.048;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((E D) + (!E (!(!N30))))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFTRX1) {
    area : 14.022;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (((!((!D) E)) (!((!E) (!N30)))) RN)))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFTRX2) {
    area : 14.022;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (((!((!D) E)) (!((!E) (!N30)))) RN)))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFTRX4) {
    area : 16.416;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (((!((!D) E)) (!((!E) (!N30)))) RN)))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFTRXL) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (QN) {
      direction : "output";
      function : "QBINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (E) {
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE (((!((!D) E)) (!((!E) (!N30)))) RN)))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SEDFFX1) {
    area : 11.97;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "NET536";
    }
    pin (D) {
      direction : input;
    }
    pin (E) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,NET536) {
      clocked_on : "CK";
      next_state : "(SE SI) + (SE' ((E D) + (E' N30)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "NET536";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (E) {
        direction : input;
      }
      ff (N30,NET536) {
        clocked_on : "CK";
        next_state : "(D E) + (E' N30)";
      }
    }
  }
  cell (SEDFFX2) {
    area : 13.338;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "NET536";
    }
    pin (D) {
      direction : input;
    }
    pin (E) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,NET536) {
      clocked_on : "CK";
      next_state : "(SE SI) + (SE' ((E D) + (E' N30)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "NET536";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (E) {
        direction : input;
      }
      ff (N30,NET536) {
        clocked_on : "CK";
        next_state : "(D E) + (E' N30)";
      }
    }
  }
  cell (SEDFFX4) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "NET536";
    }
    pin (D) {
      direction : input;
    }
    pin (E) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,NET536) {
      clocked_on : "CK";
      next_state : "(SE SI) + (SE' ((E D) + (E' N30)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "NET536";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (E) {
        direction : input;
      }
      ff (N30,NET536) {
        clocked_on : "CK";
        next_state : "(D E) + (E' N30)";
      }
    }
  }
  cell (SEDFFXL) {
    area : 12.312;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "N30";
    }
    pin (QN) {
      direction : output;
      function : "NET536";
    }
    pin (D) {
      direction : input;
    }
    pin (E) {
      direction : input;
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff (N30,NET536) {
      clocked_on : "CK";
      next_state : "(SE SI) + (SE' ((E D) + (E' N30)))";
      power_down_function : "!VDD + VSS";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "N30";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "NET536";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (E) {
        direction : input;
      }
      ff (N30,NET536) {
        clocked_on : "CK";
        next_state : "(D E) + (E' N30)";
      }
    }
  }
  cell (SMDFFHQX1) {
    area : 10.26;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((S0 D1) + (!S0 D0))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SMDFFHQX2) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((S0 D1) + (!S0 D0))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SMDFFHQX4) {
    area : 11.628;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((S0 D1) + (!S0 D0))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SMDFFHQX8) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "N30";
    }
    pin (D0) {
      direction : "input";
    }
    pin (D1) {
      direction : "input";
    }
    pin (S0) {
      direction : "input";
    }
    pin (SE) {
      direction : "input";
    }
    pin (SI) {
      direction : "input";
    }
    pin (CK) {
      clock : "true";
      direction : "input";
    }
    ff (N30,QBINT) {
      clocked_on : "CK";
      next_state : "((SE SI) + (!SE ((S0 D1) + (!S0 D0))))";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TBUFX1) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX12) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX16) {
    area : 15.39;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX2) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX20) {
    area : 17.1;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX3) {
    area : 4.446;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX4) {
    area : 4.788;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX6) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFX8) {
    area : 8.55;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TBUFXL) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "A";
      three_state : "(!OE)";
    }
    pin (A) {
      direction : "input";
    }
    pin (OE) {
      direction : "input";
    }
  }
  cell (TIEHI) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "1";
      driver_type : open_drain;
    }
  }
  cell (TIELO) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "0";
      driver_type : open_source;
    }
  }
  cell (TLAT2QX1) {
    area : 1.0 ;
    bundle (Q) {
      members (Q1, Q2);
      function : "IQ";
    }
    bundle (D) {
      members (D1, D2);
    }
    latch_bank (IQ,IQN,2) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLAT2X1) {
    area : 1.0 ;
    bundle (Q) {
      members (Q1, Q2);
      function : "IQ";
    }
    bundle (QN) {
      members (Q1N, Q2N);
      function : "IQN";
    }
    bundle (D) {
      members (D1, D2);
    }
    latch_bank (IQ,IQN,2) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNCAX12) {
    area : 9.576;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX16) {
    area : 12.312;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX2) {
    area : 5.472;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX20) {
    area : 13.68;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX3) {
    area : 5.814;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX4) {
    area : 6.156;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX6) {
    area : 7.524;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNCAX8) {
    area : 7.866;
    clock_gating_integrated_cell : "latch_posedge";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E ", " EINT ") {
      table : "  L  L : - : L , \
                L  H : - : H , \
                H  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNSRX1) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(!GN)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNSRX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(!GN)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNSRX4) {
    area : 11.286;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(!GN)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNSRXL) {
    area : 7.866;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(!GN)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNTSCAX12) {
    area : 10.944;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX16) {
    area : 12.996;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX2) {
    area : 6.498;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX20) {
    area : 15.048;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX3) {
    area : 6.84;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX4) {
    area : 7.182;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX6) {
    area : 8.55;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNTSCAX8) {
    area : 8.892;
    clock_gating_integrated_cell : "latch_posedge_precontrol";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable (" CK  E SE ", " EINT ") {
      table : "  L  L  L : - : L , \
                L  H  L : - : H , \
                L  L  H : - : H , \
                L  H  H : - : H , \
                H  -  - : - : N ";
      power_down_function : "!VDD + VSS";
    }
    pin (EINT) {
      direction : "internal";
      internal_node : "EINT";
    }
    pin (ECK) {
      clock_gate_out_pin : "true";
      direction : "output";
      state_function : "(CK EINT)";
    }
    pin (E) {
      direction : "input";
      clock_gate_enable_pin : "true";
    }
    pin (SE) {
      clock_gate_test_pin : "true";
      direction : "input";
    }
    pin (CK) {
      clock_gate_clock_pin : "true";
      direction : "input";
      clock : true;
    }
  }
  cell (TLATNX1) {
    area : 5.814;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "(!GN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNX2) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "(!GN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNX4) {
    area : 8.892;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "(!GN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATNXL) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (GN) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "(!GN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATSRX1) {
    area : 6.498;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(G)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATSRX2) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(G)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATSRX4) {
    area : 12.996;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(G)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATSRXL) {
    area : 6.84;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N5";
    }
    pin (D) {
      direction : "input";
    }
    pin (SN) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    pin (RN) {
      direction : "input";
    }
    latch (QINT,N5) {
      clear : "(!RN)";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "(G)";
      preset : "(!SN)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATQX1) {
    area : 0;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (D) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATX1) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATX2) {
    area : 6.156;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATX4) {
    area : 8.208;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (TLATXL) {
    area : 5.472;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : "output";
      function : "QINT";
    }
    pin (QN) {
      direction : "output";
      function : "N0";
    }
    pin (D) {
      direction : "input";
    }
    pin (G) {
      clock : "true";
      direction : "input";
    }
    latch (QINT,N0) {
      data_in : "D";
      enable : "G";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (XNOR2X1) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A^B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XNOR2X2) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A^B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XNOR2X4) {
    area : 3.762;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A^B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XNOR2XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!(A^B))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XNOR3X1) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A^B)^C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (XNOR3XL) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(!((A^B)^C))";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (XOR2X1) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XOR2X2) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XOR2X4) {
    area : 4.104;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XOR2XL) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "(A^B)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (XOR3X1) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A^B)^C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (XOR3XL) {
    area : 7.524;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      direction : "output";
      function : "((A^B)^C)";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
    pin (C) {
      direction : "input";
    }
  }
  cell (DECAP10) {
    area : 3.42;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP2) {
    area : 0.684;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP3) {
    area : 1.026;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP4) {
    area : 1.368;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP5) {
    area : 1.71;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP6) {
    area : 2.052;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP7) {
    area : 2.394;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP8) {
    area : 2.736;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DECAP9) {
    area : 3.078;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
  }
  cell (DFF2RQX2) {
    area : 0;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,2) {
      clear : "!RN";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF2RX1) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,2) {
      clear : "!RN";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF2RX2) {
    area : 15.048;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,2) {
      clear : "!RN";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF2QX1) {
    area : 0;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,2) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF2X1) {
    area : 12.32;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,2) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF2X2) {
    area : 13.68;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,2) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF4RX1) {
    area : 25.92;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
      pin (Q3) {
      }
      pin (Q4) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
      pin (Q3N) {
      }
      pin (Q4N) {
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,4) {
      clear : "!RN";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF4RX2) {
    area : 28.728;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
      pin (Q3) {
      }
      pin (Q4) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
      pin (Q3N) {
      }
      pin (Q4N) {
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,4) {
      clear : "!RN";
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF4X1) {
    area : 23.256;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
      pin (Q3) {
      }
      pin (Q4) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
      pin (Q3N) {
      }
      pin (Q4N) {
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,4) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (DFF4X2) {
    area : 25.922;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      function : "IQ";
      pin (Q1) {
      }
      pin (Q2) {
      }
      pin (Q3) {
      }
      pin (Q4) {
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      function : "IQN";
      pin (Q1N) {
      }
      pin (Q2N) {
      }
      pin (Q3N) {
      }
      pin (Q4N) {
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    ff_bank (IQ,IQN,4) {
      clocked_on : "CK";
      next_state : "D";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (SDFF2RQX1) {
    area : 0;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ") {
      table : "~R - - - H : - - : N,\
                  R H - L H : - - : H,\
                  R L - L H : - - : L,\
                  R - H H H : - - : H,\
                  R - L H H : - - : L,\
                  - - - - L : - - : L ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 Q1 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (D) {
        members (D1, D2);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,2) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFF2RX1) {
    area : 18.468;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 Q1 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 Q1 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,2) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFF2RX2) {
    area : 20.52;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 Q1 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 Q1 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,2) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFF4RX1) {
    area : 35.568;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 Q1 SE RN" ;
      }
      pin (Q3) {
	input_map : "CK D3 Q2 SE RN" ;
      }
      pin (Q4) {
	input_map : "CK D4 Q3 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 Q1 SE RN" ;
      }
      pin (Q3N) {
	input_map : "CK D3 Q2 SE RN" ;
      }
      pin (Q4N) {
	input_map : "CK D4 Q3 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2, Q3, Q4);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N, Q3N, Q4N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2, D3, D4);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,4) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SDFF4RX2) {
    area : 39.672;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 Q1 SE RN" ;
      }
      pin (Q3) {
	input_map : "CK D3 Q2 SE RN" ;
      }
      pin (Q4) {
	input_map : "CK D4 Q3 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 Q1 SE RN" ;
      }
      pin (Q3N) {
	input_map : "CK D3 Q2 SE RN" ;
      }
      pin (Q4N) {
	input_map : "CK D4 Q3 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2, Q3, Q4);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N, Q3N, Q4N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2, D3, D4);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,4) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SPDFF2RQX1) {
    area : 0;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ") {
      table : "~R - - - H : - - : N,\
                  R H - L H : - - : H,\
                  R L - L H : - - : L,\
                  R - H H H : - - : H,\
                  R - L H H : - - : L,\
                  - - - - L : - - : L ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 SI2 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (SE) {
      direction : input;
    }
    bundle (SI) {
      members (SI1, SI2);
      direction : input;
      pin (SI1) {
      }
      pin (SI2) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (D) {
        members (D1, D2);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      bundle (SI) {
        members (SI1, SI2);
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,2) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SPDFF2RX1) {
    area : 18.468;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 SI2 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 SI2 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (SE) {
      direction : input;
    }
    bundle (SI) {
      members (SI1, SI2);
      direction : input;
      pin (SI1) {
      }
      pin (SI2) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      bundle (SI) {
        members (SI1, SI2);
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,2) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SPDFF2RX2) {
    area : 20.52;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 SI2 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 SI2 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
    }
    pin (SE) {
      direction : input;
    }
    bundle (SI) {
      members (SI1, SI2);
      direction : input;
      pin (SI1) {
      }
      pin (SI2) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      bundle (SI) {
        members (SI1, SI2);
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,2) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SPDFF4RX1) {
    area : 35.568;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 SI2 SE RN" ;
      }
      pin (Q3) {
	input_map : "CK D3 SI3 SE RN" ;
      }
      pin (Q4) {
	input_map : "CK D4 SI4 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 SI2 SE RN" ;
      }
      pin (Q3N) {
	input_map : "CK D3 SI3 SE RN" ;
      }
      pin (Q4N) {
	input_map : "CK D4 SI4 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (SE) {
      direction : input;
    }
    bundle (SI) {
      members (SI1, SI2, SI3, SI4);
      direction : input;
      pin (SI1) {
      }
      pin (SI2) {
      }
      pin (SI3) {
      }
      pin (SI4) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2, Q3, Q4);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N, Q3N, Q4N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2, D3, D4);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      bundle (SI) {
        members (SI1, SI2, SI3, SI4);
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,4) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (SPDFF4RX2) {
    area : 39.672;
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    statetable ("CK D SI SE RN", "IQ IQN") {
      table : "~R - - - H : - - : N N,\
                  R H - L H : - - : H L,\
                  R L - L H : - - : L H,\
                  R - H H H : - - : H L,\
                  R - L H H : - - : L H,\
                  - - - - L : - - : L H ";
      power_down_function : "!VDD + VSS";
    }
    bundle (Q) {
      members (Q1, Q2, Q3, Q4);
      direction : output;
      internal_node : "IQ";
      pin (Q1) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2) {
	input_map : "CK D2 SI2 SE RN" ;
      }
      pin (Q3) {
	input_map : "CK D3 SI3 SE RN" ;
      }
      pin (Q4) {
	input_map : "CK D4 SI4 SE RN" ;
      }
    }
    bundle (QN) {
      members (Q1N, Q2N, Q3N, Q4N);
      direction : output;
      internal_node : "IQN";
      pin (Q1N) {
	input_map : "CK D1 SI1 SE RN" ;
      }
      pin (Q2N) {
	input_map : "CK D2 SI2 SE RN" ;
      }
      pin (Q3N) {
	input_map : "CK D3 SI3 SE RN" ;
      }
      pin (Q4N) {
	input_map : "CK D4 SI4 SE RN" ;
      }
    }
    bundle (D) {
      members (D1, D2, D3, D4);
      direction : input;
      pin (D1) {
      }
      pin (D2) {
      }
      pin (D3) {
      }
      pin (D4) {
      }
    }
    pin (SE) {
      direction : input;
    }
    bundle (SI) {
      members (SI1, SI2, SI3, SI4);
      direction : input;
      pin (SI1) {
      }
      pin (SI2) {
      }
      pin (SI3) {
      }
      pin (SI4) {
      }
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    test_cell () {
      bundle (Q) {
        members (Q1, Q2, Q3, Q4);
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      bundle (QN) {
        members (Q1N, Q2N, Q3N, Q4N);
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      bundle (D) {
        members (D1, D2, D3, D4);
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      bundle (SI) {
        members (SI1, SI2, SI3, SI4);
        direction : input;
        signal_type : test_scan_in;
      }
      ff_bank (IQ,IQN,4) {
        clear : "!RN";
        clocked_on : "CK";
        next_state : "D";
      }
    }
  }
  cell (FSWNX1) {
    area : 21.204;
    switch_cell_type : "coarse_grain";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (ExtVSS) {
      direction : input;
      pg_type : primary_ground;
      voltage_name : "ExtVSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      direction : output;
      pg_function : "ExtVSS";
      pg_type : internal_ground;
      switch_function : "!PSOn";
      voltage_name : "VSS";
    }
    pin (XNM1_altosg1) {
      direction : internal;
    }
    pin (PSOn_out) {
      power_down_function : "VDD + !ExtVSS";
      direction : output;
      function : "PSOn";
    }
    pin (PSOn) {
      switch_pin : "true";
      direction : input;
    }
  }
  cell (FSWX1) {
    area : 21.204;
    switch_cell_type : "coarse_grain";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (ExtVSS) {
      direction : input;
      pg_type : primary_ground;
      voltage_name : "ExtVSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      direction : output;
      pg_function : "ExtVSS";
      pg_type : internal_ground;
      switch_function : "PSO";
      voltage_name : "VSS";
    }
    pin (XNM0_altosg1) {
      direction : internal;
    }
    pin (PSO_out) {
      power_down_function : "VDD + !ExtVSS";
      direction : output;
      function : "PSO";
    }
    pin (PSO) {
      switch_pin : "true";
      direction : input;
    }
  }
  cell (HSWDNX1) {
    area : 28.728;
    switch_cell_type : "coarse_grain";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (ExtVDD) {
      direction : input;
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      direction : output;
      pg_function : "ExtVDD";
      pg_type : internal_power;
      switch_function : "!PSO1n + !PSO2n";
      voltage_name : "VDD";
    }
    pin (XNM4_altosg1) {
      direction : internal;
    }
    pin (XNM3_altosg1) {
      direction : internal;
    }
    pin (PSO1n_out) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "PSO1n";
    }
    pin (PSO2n_out) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "PSO2n";
    }
    pin (PSO1n) {
      switch_pin : "true";
      direction : input;
    }
    pin (PSO2n) {
      switch_pin : "true";
      direction : input;
    }
  }
  cell (HSWDX1) {
    area : 30.096;
    switch_cell_type : "coarse_grain";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (ExtVDD) {
      direction : input;
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      direction : output;
      pg_function : "ExtVDD";
      pg_type : internal_power;
      switch_function : "PSO1 + PSO2";
      voltage_name : "VDD";
    }
    pin (XPM0_altosg1) {
      direction : internal;
    }
    pin (XPM3_altosg1) {
      direction : internal;
    }
    pin (PSO1_out) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "PSO1";
    }
    pin (PSO2_out) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "PSO2";
    }
    pin (PSO1) {
      switch_pin : "true";
      direction : input;
    }
    pin (PSO2) {
      switch_pin : "true";
      direction : input;
    }
  }
  cell (HSWNX1) {
    area : 23.94;
    switch_cell_type : "coarse_grain";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (ExtVDD) {
      direction : input;
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      direction : output;
      pg_function : "ExtVDD";
      pg_type : internal_power;
      switch_function : "!PSOn";
      voltage_name : "VDD";
    }
    pin (XNM0_altosg1) {
      direction : internal;
    }
    pin (PSOn_out) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "PSOn";
    }
    pin (PSOn) {
      switch_pin : "true";
      direction : input;
    }
  }
  cell (HSWX1) {
    area : 21.888;
    switch_cell_type : "coarse_grain";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (ExtVDD) {
      direction : input;
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      direction : output;
      pg_function : "ExtVDD";
      pg_type : internal_power;
      switch_function : "PSO";
      voltage_name : "VDD";
    }
    pin (XPM0_altosg1) {
      direction : internal;
    }
    pin (PSO_out) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "PSO";
    }
    pin (PSO) {
      switch_pin : "true";
      direction : input;
    }
  }
  cell (ISOHLDX1_OFF) {
    area : 12.312;
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (ISO) {
      isolation_cell_enable_pin : "true";
      clock : true;
      direction : input;
    }
    latch (IQ,IQN) {
      data_in : "D";
      enable : "(!ISO)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (ISOHLDX1_ON) {
    area : 5.13;
    is_isolation_cell : "true";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (ISO) {
      isolation_cell_enable_pin : "true";
      clock : true;
      direction : input;
    }
    latch (IQ,IQN) {
      data_in : "D";
      enable : "(!ISO)";
      power_down_function : "!VDD + VSS";
    }
  }
  cell (ISOHX1_OFF) {
    area : 9.576;
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pin (Y) {
      function : "(A + ISO)";
      direction : output;
    }
    pin (A) {
      direction : input;
    }
    pin (ISO) {
      isolation_cell_enable_pin : "true";
      direction : input;
    }
  }
  cell (ISOHX1_ON) {
    area : 2.052;
    is_isolation_cell : "true";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      function : "(A + ISO)";
      direction : output;
    }
    pin (A) {
      direction : input;
    }
    pin (ISO) {
      isolation_cell_enable_pin : "true";
      direction : input;
    }
  }
  cell (ISOLX1_OFF) {
    area : 9.576;
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pin (Y) {
      function : "(A & !ISO)";
      direction : output;
    }
    pin (A) {
      direction : input;
    }
    pin (ISO) {
      isolation_cell_enable_pin : "true";
      direction : input;
    }
  }
  cell (ISOLX1_ON) {
    area : 2.394;
    is_isolation_cell : "true";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      function : "(A & !ISO)";
      direction : output;
    }
    pin (A) {
      direction : input;
    }
    pin (ISO) {
      isolation_cell_enable_pin : "true";
      direction : input;
    }
  }
  cell (ISONLX1_OFF) {
    area : 9.576;
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pin (Y) {
      function : "(A & ISOn)";
      direction : output;
    }
    pin (A) {
      direction : input;
    }
    pin (ISOn) {
      isolation_cell_enable_pin : "true";
      direction : input;
    }
  }
  cell (ISONLX1_ON) {
    area : 2.052;
    is_isolation_cell : "true";
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Y) {
      function : "(A & ISOn)";
      direction : output;
    }
    pin (A) {
      direction : input;
    }
    pin (ISOn) {
      isolation_cell_enable_pin : "true";
      direction : input;
    }
  }
  cell (PBUFX2) {
    area : 9.576;
    always_on : "true";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pin (Y) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "A";
    }
    pin (A) {
      direction : input;
    }
  }
  cell (PINVX1) {
    area : 7.524;
    always_on : "true";
    dont_use : "true";
    dont_touch : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pin (Y) {
      power_down_function : "!ExtVDD + VSS";
      direction : output;
      function : "!A";
    }
    pin (A) {
      direction : input;
    }
  }
  cell (RB2DFFQX1) {
    area : 0;
    retention_cell : "RB2DFFQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (CK) {
      always_on : true;
      clock : true;
      direction : input;
    }
    pin (D) {
      direction : input;
    }
    pin (RESTORE) {
      direction : input;
      retention_pin (restore, 0);
      restore_action : "H";
      restore_condition : "CK * !SAVE";
    }
    pin (SAVE) {
      always_on : true;
      direction : input;
      retention_pin (save, 0);
      save_action : "H";
      save_condition : "!RESTORE";
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RESTORE";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "!SAVE";
    }
    ff (IQ,IQN) {
      clocked_on : "!RESTORE * CK";
      next_state : "D";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNQX1) {
    area : 15.732;
    retention_cell : "RDFFNQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNRQX1) {
    area : 19.152;
    retention_cell : "RDFFNRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNRX1) {
    area : 19.836;
    retention_cell : "RDFFNRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNSQX1) {
    area : 19.152;
    retention_cell : "RDFFNSQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNSRQX1) {
    area : 20.52;
    retention_cell : "RDFFNSRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      clear : "!RN";
      preset : "!SN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      preset  : "!SN & !RT";
      clear  : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNSRX1) {
    area : 20.52;
    retention_cell : "RDFFNSRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      clear : "!RN";
      preset : "!SN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      preset  : "!SN & !RT";
      clear  : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNSX1) {
    area : 19.836;
    retention_cell : "RDFFNSX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFNX1) {
    area : 17.784;
    retention_cell : "RDFFNX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "CKN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & !CKN";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFQX1) {
    area : 15.732;
    retention_cell : "RDFFQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFRQX1) {
    area : 19.152;
    retention_cell : "RDFFRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFRX1) {
    area : 19.836;
    retention_cell : "RDFFRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFSQX1) {
    area : 19.152;
    retention_cell : "RDFFSQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFSRQX1) {
    area : 20.52;
    retention_cell : "RDFFSRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      clear : "!RN";
      preset : "!SN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      clear  : "!RN & !RT";
      preset  : "!SN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFSRX1) {
    area : 20.52;
    retention_cell : "RDFFSRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      clear : "!RN";
      preset : "!SN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      clear  : "!RN & !RT";
      preset  : "!SN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFSX1) {
    area : 19.836;
    retention_cell : "RDFFSX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "CK & !RT";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RDFFX1) {
    area : 17.784;
    retention_cell : "RDFFX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "N";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "D";
      enable : "!CK";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RLSDFFQX1) {
    area : 0;
    retention_cell : "RLSDFFQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "N35";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      restore_action : "F";
      restore_condition : "!CK";
      retention_pin (save_restore, 0);
      save_action : "R";
      save_condition : "!CK";
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "CK";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    ff (N35,QBINT) {
      clocked_on : "!RT * CK";
      next_state : "D";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RTLATRQX1) {
    area : 17.1;
    retention_cell : "RTLATRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (G) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "G";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (IQ,IQN) {
      clear  : "!RN * !RT";
      data_in : "D";
      enable : "G & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RTLATRX1) {
    area : 17.1;
    retention_cell : "RTLATRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (G) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "G";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (IQ,IQN) {
      clear  : "!RN * !RT";
      data_in : "D";
      enable : "G & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RTLATSRQX1) {
    area : 17.1;
    retention_cell : "RTLATSRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (G) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "G";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (IQ,IQN) {
      clear  : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "G & !RT";
      preset : "!SN";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RTLATSRX1) {
    area : 17.1;
    retention_cell : "RTLATSRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (G) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "G";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (IQ,IQN) {
      clear  : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "D";
      enable : "G & !RT";
      preset : "!SN";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RTLATQX1) {
    area : 0;
    retention_cell : "RTLATQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (G) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "G";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (IQ,IQN) {
      data_in : "D";
      enable : "G & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (RTLATX1) {
    area : 17.1;
    retention_cell : "RTLATX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      function : "IQ";
      direction : output;
    }
    pin (QN) {
      function : "IQN";
      direction : output;
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (G) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "G";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (IQ,IQN) {
      data_in : "D";
      enable : "G & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
  }
  cell (SRDFFNQX1) {
    area : 18.468;
    retention_cell : "SRDFFNQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE & SI)";
      enable : "CKN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFNRQX1) {
    area : 18.468;
    retention_cell : "SRDFFNRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        clear : "!RN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        clear  : "!RN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFNRX1) {
    area : 20.52;
    retention_cell : "SRDFFNRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        clear : "!RN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        clear  : "!RN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFNSQX1) {
    area : 20.52;
    retention_cell : "SRDFFNSQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        preset  : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFNSRQX1) {
    area : 20.52;
    retention_cell : "SRDFFNSRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      clear : "!RN";
      preset : "!SN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      clear : "!RN & !RT";
      preset : "!SN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        clear : "!RN";
        preset : "!SN";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        power_down_function : "(!VDD) + (VSS)"
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        clear : "!RN & !RT";
        preset : "!SN & !RT";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        power_down_function : "(!ExtVDD) + (VSS)"
      }
    }
  }
  cell (SRDFFNSRX1) {
    area : 20.52;
    retention_cell : "SRDFFNSRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      clear : "!RN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      clear  : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "mout";
      enable : "!CKN & !RT";
      preset : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        clear : "!RN";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        data_in : "D";
        enable : "CKN";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        clear  : "!RN & !RT";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        data_in : "mout";
        enable : "!CKN & !RT";
        preset : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFNSX1) {
    area : 20.52;
    retention_cell : "SRDFFNSX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      preset : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        preset : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFNX1) {
    area : 20.52;
    retention_cell : "SRDFFNX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CKN) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "CKN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!CKN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CKN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "CKN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!CKN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFQX1) {
    area : 19.836;
    retention_cell : "SRDFFQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "CK & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "!CK";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "CK & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFRQX1) {
    area : 18.468;
    retention_cell : "SRDFFRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      clear : "!RN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "CK & !RT";
      clear  : "!RN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "!CK";
        clear : "!RN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "CK & !RT";
        clear  : "!RN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFRX1) {
    area : 20.52;
    retention_cell : "SRDFFRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      clear : "!RN";
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      clear : "!RN & !RT";
      data_in : "mout";
      enable : "CK & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        clear : "!RN";
        data_in : "D";
        enable : "!CK";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        clear : "!RN & !RT";
        data_in : "mout";
        enable : "CK & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFSQX1) {
    area : 20.52;
    retention_cell : "SRDFFSQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "CK & !RT";
      preset : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "!CK";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "CK & !RT";
        preset : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFSRQX1) {
    area : 20.52;
    retention_cell : "SRDFFSRQX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      clear : "!RN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      clear : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "mout";
      enable : "CK & !RT";
      preset : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        clear : "!RN";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        data_in : "D";
        enable : "!CK";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        clear  : "!RN & !RT";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        data_in : "mout";
        enable : "CK & !RT";
        preset : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFSRX1) {
    area : 20.52;
    retention_cell : "SRDFFSRX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (RN) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clear_condition () {
      input : "!RN";
      required_condition : "!RT";
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      clear : "!RN";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      clear  : "!RN & !RT";
      clear_preset_var1 : H;
      clear_preset_var2 : L;
      data_in : "mout";
      enable : "CK & !RT";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RN) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        clear : "!RN";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        data_in : "D";
        enable : "!CK";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        clear : "!RN & !RT";
        clear_preset_var1 : H;
        clear_preset_var2 : L;
        data_in : "mout";
        enable : "CK & !RT";
        preset : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFSX1) {
    area : 20.52;
    retention_cell : "SRDFFSX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (SN) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    preset_condition () {
      input : "!SN";
      required_condition : "!RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      preset : "!SN";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "CK & !RT";
      preset  : "!SN & !RT";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (SN) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "!CK";
        preset : "!SN";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "CK & !RT";
        preset  : "!SN & !RT";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
  cell (SRDFFX1) {
    area : 20.52;
    retention_cell : "SRDFFX1";
    pg_pin (ExtVDD) {
      pg_type : backup_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pin (Q) {
      direction : output;
      function : "IQ";
    }
    pin (QN) {
      direction : output;
      function : "IQN";
    }
    pin (D) {
      direction : input;
    }
    pin (RT) {
      always_on : true;
      direction : input;
      retention_pin (save_restore, 0);
    }
    pin (SE) {
      direction : input;
    }
    pin (SI) {
      direction : input;
    }
    pin (CK) {
      clock : true;
      direction : input;
    }
    clock_condition() {
      clocked_on : "!CKN";
      required_condition : "!RT";
      hold_state : "L";
    }
    retention_condition() {
      power_down_function : "(!VDD) + (VSS)";
      required_condition : "RT";
    }
    latch (mout,moutb) {
      data_in : "(D & !SE) + (SE &SI)";
      enable : "!CK";
      power_down_function : "(!VDD) + (VSS)";
    }
    latch (IQ,IQN) {
      data_in : "mout";
      enable : "!RT & CK";
      power_down_function : "(!ExtVDD) + (VSS)";
    }
    test_cell () {
      pin (Q) {
        direction : output;
        function : "IQ";
        signal_type : test_scan_out;
      }
      pin (QN) {
        direction : output;
        function : "IQN";
        signal_type : test_scan_out_inverted;
      }
      pin (SI) {
        direction : input;
        signal_type : test_scan_in;
      }
      pin (SE) {
        direction : input;
        signal_type : test_scan_enable;
      }
      pin (D) {
        direction : input;
      }
      pin (CK) {
        direction : input;
      }
      pin (RT) {
        direction : input;
      }
      latch (mout,moutb) {
        data_in : "D";
        enable : "!CK";
        power_down_function : "(!VDD) + (VSS)";
      }
      latch (IQ,IQN) {
        data_in : "mout";
        enable : "!RT & CK";
        power_down_function : "(!ExtVDD) + (VSS)";
      }
    }
  }
}
