// Seed: 1835158075
module module_0 (
    input  tri  id_0,
    output wor  id_1[1 : -1],
    input  tri1 id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5
);
  int id_7;
  ;
  parameter id_8 = 1;
  logic id_9;
  ;
  parameter id_10 = id_8#(.id_8(1 & 1));
  assign id_7 = id_2;
  wire id_11, id_12, id_13;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = 1;
endmodule
