Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin RST_N_pci_sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  Your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 44fdac5e ConstDB: 0 ShapeSum: 2f7ab5e0 RouteDB: bb78fed3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1175c8c9c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3817.523 ; gain = 103.961 ; free physical = 35198 ; free virtual = 122751
Post Restoration Checksum: NetGraph: 1d8449d NumContArr: c8346a2f Constraints: 9b151705 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16521c5d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3817.523 ; gain = 103.961 ; free physical = 35200 ; free virtual = 122753

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16521c5d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3856.973 ; gain = 143.410 ; free physical = 35121 ; free virtual = 122675

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16521c5d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3856.973 ; gain = 143.410 ; free physical = 35121 ; free virtual = 122675

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2724a88ba

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3973.785 ; gain = 260.223 ; free physical = 35101 ; free virtual = 122654

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 22a596012

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3973.785 ; gain = 260.223 ; free physical = 35099 ; free virtual = 122652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.456  | TNS=0.000  | WHS=-0.284 | THS=-22.214|

Phase 2 Router Initialization | Checksum: 2baabf405

Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 3973.785 ; gain = 260.223 ; free physical = 35094 ; free virtual = 122647

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28534
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25119
  Number of Partially Routed Nets     = 3415
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22e040a68

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35075 ; free virtual = 122628

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5106
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y3/SOUTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=-0.005 | THS=-0.006 |

Phase 4.1 Global Iteration 0 | Checksum: 1736214b4

Time (s): cpu = 00:02:09 ; elapsed = 00:01:04 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35060 ; free virtual = 122613

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 14ddaf2dd

Time (s): cpu = 00:02:10 ; elapsed = 00:01:04 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35059 ; free virtual = 122613
Phase 4 Rip-up And Reroute | Checksum: 14ddaf2dd

Time (s): cpu = 00:02:10 ; elapsed = 00:01:04 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35059 ; free virtual = 122613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1452164cf

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35061 ; free virtual = 122614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1452164cf

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35061 ; free virtual = 122614

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1452164cf

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35061 ; free virtual = 122614
Phase 5 Delay and Skew Optimization | Checksum: 1452164cf

Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35061 ; free virtual = 122614

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ae31f4a

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35059 ; free virtual = 122612
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f91c878c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35059 ; free virtual = 122612
Phase 6 Post Hold Fix | Checksum: 1f91c878c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35059 ; free virtual = 122612

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.754589 %
  Global Horizontal Routing Utilization  = 0.670934 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b5d274c4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:09 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35052 ; free virtual = 122605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b5d274c4

Time (s): cpu = 00:02:22 ; elapsed = 00:01:09 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35051 ; free virtual = 122604

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b5d274c4

Time (s): cpu = 00:02:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 34999 ; free virtual = 122587

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b5d274c4

Time (s): cpu = 00:02:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 34988 ; free virtual = 122592
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35112 ; free virtual = 122719

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 36 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:15 . Memory (MB): peak = 3999.957 ; gain = 286.395 ; free physical = 35112 ; free virtual = 122719
