Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb  8 07:57:06 2023
| Host         : DESKTOP-D6FVSP1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (16)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.767        0.000                      0                 2562        0.106        0.000                      0                 2562        0.264        0.000                       0                   954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
osc        {0.000 5.000}        10.000          100.000         
  clk      {0.000 5.000}        10.000          100.000         
  clk_ddr  {0.000 1.250}        2.500           400.000         
  clk_fb   {0.000 5.000}        10.000          100.000         
  clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
osc                                                                                                                                                             3.000        0.000                       0                     1  
  clk               2.767        0.000                      0                 2562        0.106        0.000                      0                 2562        3.750        0.000                       0                   927  
  clk_ddr                                                                                                                                                       0.345        0.000                       0                    21  
  clk_fb                                                                                                                                                        8.751        0.000                       0                     2  
  clk_ref                                                                                                                                                       0.264        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)        clk_ddr                     
(none)        clk_fb                      
(none)        clk_ref                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  osc
  To Clock:  osc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.689ns (38.825%)  route 4.237ns (61.175%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 15.871 - 10.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.637     6.219    clk_BUFG
    SLICE_X59Y40         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     6.675 r  test_data_reg[5]/Q
                         net (fo=170, routed)         2.179     8.853    written_data_reg_0_31_12_12/A1
    SLICE_X56Y26         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     8.977 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           0.919     9.897    error_count2[12]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.021    error_count[3]_i_66_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.553 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.553    error_count_reg[3]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.667    error_count_reg[3]_i_52_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.781    error_count_reg[3]_i_47_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.895    error_count_reg[3]_i_42_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.009 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.009    error_count_reg[3]_i_37_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.123    error_count_reg[3]_i_32_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.237 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.237    error_count_reg[3]_i_27_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.351 r  error_count_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.351    error_count_reg[3]_i_14_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  error_count_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.465    error_count_reg[3]_i_6_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.693 r  error_count_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.805    12.498    error_count10_in
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.811 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.333    13.145    error_count
    SLICE_X58Y44         FDRE                                         r  error_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.521    15.871    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[0]/C
                         clock pessimism              0.325    16.196    
                         clock uncertainty           -0.080    16.116    
    SLICE_X58Y44         FDRE (Setup_fdre_C_CE)      -0.205    15.911    error_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.689ns (38.825%)  route 4.237ns (61.175%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 15.871 - 10.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.637     6.219    clk_BUFG
    SLICE_X59Y40         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     6.675 r  test_data_reg[5]/Q
                         net (fo=170, routed)         2.179     8.853    written_data_reg_0_31_12_12/A1
    SLICE_X56Y26         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     8.977 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           0.919     9.897    error_count2[12]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.021    error_count[3]_i_66_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.553 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.553    error_count_reg[3]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.667    error_count_reg[3]_i_52_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.781    error_count_reg[3]_i_47_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.895    error_count_reg[3]_i_42_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.009 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.009    error_count_reg[3]_i_37_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.123    error_count_reg[3]_i_32_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.237 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.237    error_count_reg[3]_i_27_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.351 r  error_count_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.351    error_count_reg[3]_i_14_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  error_count_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.465    error_count_reg[3]_i_6_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.693 r  error_count_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.805    12.498    error_count10_in
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.811 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.333    13.145    error_count
    SLICE_X58Y44         FDRE                                         r  error_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.521    15.871    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[1]/C
                         clock pessimism              0.325    16.196    
                         clock uncertainty           -0.080    16.116    
    SLICE_X58Y44         FDRE (Setup_fdre_C_CE)      -0.205    15.911    error_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.689ns (38.825%)  route 4.237ns (61.175%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 15.871 - 10.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.637     6.219    clk_BUFG
    SLICE_X59Y40         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     6.675 r  test_data_reg[5]/Q
                         net (fo=170, routed)         2.179     8.853    written_data_reg_0_31_12_12/A1
    SLICE_X56Y26         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     8.977 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           0.919     9.897    error_count2[12]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.021    error_count[3]_i_66_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.553 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.553    error_count_reg[3]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.667    error_count_reg[3]_i_52_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.781    error_count_reg[3]_i_47_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.895    error_count_reg[3]_i_42_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.009 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.009    error_count_reg[3]_i_37_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.123    error_count_reg[3]_i_32_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.237 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.237    error_count_reg[3]_i_27_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.351 r  error_count_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.351    error_count_reg[3]_i_14_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  error_count_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.465    error_count_reg[3]_i_6_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.693 r  error_count_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.805    12.498    error_count10_in
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.811 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.333    13.145    error_count
    SLICE_X58Y44         FDRE                                         r  error_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.521    15.871    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[2]/C
                         clock pessimism              0.325    16.196    
                         clock uncertainty           -0.080    16.116    
    SLICE_X58Y44         FDRE (Setup_fdre_C_CE)      -0.205    15.911    error_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 test_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.689ns (38.825%)  route 4.237ns (61.175%))
  Logic Levels:           13  (CARRY4=10 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 15.871 - 10.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.637     6.219    clk_BUFG
    SLICE_X59Y40         FDRE                                         r  test_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.456     6.675 r  test_data_reg[5]/Q
                         net (fo=170, routed)         2.179     8.853    written_data_reg_0_31_12_12/A1
    SLICE_X56Y26         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     8.977 r  written_data_reg_0_31_12_12/SP/O
                         net (fo=1, routed)           0.919     9.897    error_count2[12]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  error_count[3]_i_66/O
                         net (fo=1, routed)           0.000    10.021    error_count[3]_i_66_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.553 r  error_count_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.553    error_count_reg[3]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  error_count_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.667    error_count_reg[3]_i_52_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  error_count_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.781    error_count_reg[3]_i_47_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  error_count_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.895    error_count_reg[3]_i_42_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.009 r  error_count_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.009    error_count_reg[3]_i_37_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  error_count_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.123    error_count_reg[3]_i_32_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.237 r  error_count_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.237    error_count_reg[3]_i_27_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.351 r  error_count_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.351    error_count_reg[3]_i_14_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  error_count_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.465    error_count_reg[3]_i_6_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.693 r  error_count_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.805    12.498    error_count10_in
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.313    12.811 r  error_count[3]_i_1/O
                         net (fo=4, routed)           0.333    13.145    error_count
    SLICE_X58Y44         FDRE                                         r  error_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.521    15.871    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[3]/C
                         clock pessimism              0.325    16.196    
                         clock uncertainty           -0.080    16.116    
    SLICE_X58Y44         FDRE (Setup_fdre_C_CE)      -0.205    15.911    error_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_49_49/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.580ns (11.509%)  route 4.459ns (88.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.640     6.222    clk_BUFG
    SLICE_X58Y49         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     6.678 f  rst_i_reg/Q
                         net (fo=99, routed)          1.256     7.934    rst_i
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.058 r  ram_wr_data[123]_i_1/O
                         net (fo=281, routed)         3.204    11.261    written_data_reg_0_31_49_49/WE
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_49_49/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.446    15.796    written_data_reg_0_31_49_49/WCLK
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_49_49/SP/CLK
                         clock pessimism              0.311    16.107    
                         clock uncertainty           -0.080    16.027    
    SLICE_X56Y31         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    15.494    written_data_reg_0_31_49_49/SP
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_4_4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.580ns (11.509%)  route 4.459ns (88.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.640     6.222    clk_BUFG
    SLICE_X58Y49         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     6.678 f  rst_i_reg/Q
                         net (fo=99, routed)          1.256     7.934    rst_i
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.058 r  ram_wr_data[123]_i_1/O
                         net (fo=281, routed)         3.204    11.261    written_data_reg_0_31_4_4/WE
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.446    15.796    written_data_reg_0_31_4_4/WCLK
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.311    16.107    
                         clock uncertainty           -0.080    16.027    
    SLICE_X56Y31         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    15.494    written_data_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_50_50/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.580ns (11.509%)  route 4.459ns (88.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.640     6.222    clk_BUFG
    SLICE_X58Y49         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     6.678 f  rst_i_reg/Q
                         net (fo=99, routed)          1.256     7.934    rst_i
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.058 r  ram_wr_data[123]_i_1/O
                         net (fo=281, routed)         3.204    11.261    written_data_reg_0_31_50_50/WE
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_50_50/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.446    15.796    written_data_reg_0_31_50_50/WCLK
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_50_50/SP/CLK
                         clock pessimism              0.311    16.107    
                         clock uncertainty           -0.080    16.027    
    SLICE_X56Y31         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    15.494    written_data_reg_0_31_50_50/SP
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_51_51/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.580ns (11.509%)  route 4.459ns (88.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.640     6.222    clk_BUFG
    SLICE_X58Y49         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     6.678 f  rst_i_reg/Q
                         net (fo=99, routed)          1.256     7.934    rst_i
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.058 r  ram_wr_data[123]_i_1/O
                         net (fo=281, routed)         3.204    11.261    written_data_reg_0_31_51_51/WE
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_51_51/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.446    15.796    written_data_reg_0_31_51_51/WCLK
    SLICE_X56Y31         RAMS32                                       r  written_data_reg_0_31_51_51/SP/CLK
                         clock pessimism              0.311    16.107    
                         clock uncertainty           -0.080    16.027    
    SLICE_X56Y31         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    15.494    written_data_reg_0_31_51_51/SP
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_67_67/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.580ns (11.841%)  route 4.318ns (88.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 15.799 - 10.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.640     6.222    clk_BUFG
    SLICE_X58Y49         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     6.678 f  rst_i_reg/Q
                         net (fo=99, routed)          1.256     7.934    rst_i
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.058 r  ram_wr_data[123]_i_1/O
                         net (fo=281, routed)         3.062    11.120    written_data_reg_0_31_67_67/WE
    SLICE_X56Y33         RAMS32                                       r  written_data_reg_0_31_67_67/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.449    15.799    written_data_reg_0_31_67_67/WCLK
    SLICE_X56Y33         RAMS32                                       r  written_data_reg_0_31_67_67/SP/CLK
                         clock pessimism              0.311    16.110    
                         clock uncertainty           -0.080    16.030    
    SLICE_X56Y33         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    15.497    written_data_reg_0_31_67_67/SP
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_68_68/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.580ns (11.841%)  route 4.318ns (88.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 15.799 - 10.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.640     6.222    clk_BUFG
    SLICE_X58Y49         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     6.678 f  rst_i_reg/Q
                         net (fo=99, routed)          1.256     7.934    rst_i
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.058 r  ram_wr_data[123]_i_1/O
                         net (fo=281, routed)         3.062    11.120    written_data_reg_0_31_68_68/WE
    SLICE_X56Y33         RAMS32                                       r  written_data_reg_0_31_68_68/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.576    14.258    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.449    15.799    written_data_reg_0_31_68_68/WCLK
    SLICE_X56Y33         RAMS32                                       r  written_data_reg_0_31_68_68/SP/CLK
                         clock pessimism              0.311    16.110    
                         clock uncertainty           -0.080    16.030    
    SLICE_X56Y33         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    15.497    written_data_reg_0_31_68_68/SP
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  4.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.561     1.834    clk_BUFG
    SLICE_X53Y31         FDRE                                         r  ram_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  ram_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.054     2.029    controller/wr_data_phy_reg[123]_0[31]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.074 r  controller/wr_data_phy[31]_i_1/O
                         net (fo=1, routed)           0.000     2.074    controller/wr_data_phy[31]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  controller/wr_data_phy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.830     2.383    controller/clk_BUFG
    SLICE_X52Y31         FDRE                                         r  controller/wr_data_phy_reg[31]/C
                         clock pessimism             -0.536     1.847    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.121     1.968    controller/wr_data_phy_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.564     1.837    clk_BUFG
    SLICE_X53Y36         FDRE                                         r  ram_wr_data_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  ram_wr_data_reg[67]/Q
                         net (fo=1, routed)           0.054     2.032    controller/wr_data_phy_reg[123]_0[67]
    SLICE_X52Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.077 r  controller/wr_data_phy[67]_i_1/O
                         net (fo=1, routed)           0.000     2.077    controller/wr_data_phy[67]_i_1_n_0
    SLICE_X52Y36         FDRE                                         r  controller/wr_data_phy_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.834     2.387    controller/clk_BUFG
    SLICE_X52Y36         FDRE                                         r  controller/wr_data_phy_reg[67]/C
                         clock pessimism             -0.537     1.850    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.121     1.971    controller/wr_data_phy_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.563     1.836    clk_BUFG
    SLICE_X51Y33         FDRE                                         r  ram_wr_data_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  ram_wr_data_reg[75]/Q
                         net (fo=1, routed)           0.054     2.031    controller/wr_data_phy_reg[123]_0[75]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.076 r  controller/wr_data_phy[75]_i_1/O
                         net (fo=1, routed)           0.000     2.076    controller/wr_data_phy[75]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  controller/wr_data_phy_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.832     2.385    controller/clk_BUFG
    SLICE_X50Y33         FDRE                                         r  controller/wr_data_phy_reg[75]/C
                         clock pessimism             -0.536     1.849    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.121     1.970    controller/wr_data_phy_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rst_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.571     1.844    clk_BUFG
    SLICE_X57Y49         FDRE                                         r  rst_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  rst_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     2.106    rst_counter_reg[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.266 r  rst_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.266    rst_counter_reg[4]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.320 r  rst_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.320    rst_counter_reg[8]_i_1_n_7
    SLICE_X57Y50         FDRE                                         r  rst_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.833     2.387    clk_BUFG
    SLICE_X57Y50         FDRE                                         r  rst_counter_reg[8]/C
                         clock pessimism             -0.280     2.107    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     2.212    rst_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rst_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.571     1.844    clk_BUFG
    SLICE_X57Y49         FDRE                                         r  rst_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  rst_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     2.106    rst_counter_reg[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.266 r  rst_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.266    rst_counter_reg[4]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.331 r  rst_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.331    rst_counter_reg[8]_i_1_n_5
    SLICE_X57Y50         FDRE                                         r  rst_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.833     2.387    clk_BUFG
    SLICE_X57Y50         FDRE                                         r  rst_counter_reg[10]/C
                         clock pessimism             -0.280     2.107    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     2.212    rst_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 test_data_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_101_101/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.835%)  route 0.148ns (51.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.566     1.839    clk_BUFG
    SLICE_X55Y39         FDRE                                         r  test_data_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  test_data_reg[101]/Q
                         net (fo=4, routed)           0.148     2.128    written_data_reg_0_31_101_101/D
    SLICE_X56Y40         RAMS32                                       r  written_data_reg_0_31_101_101/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.838     2.391    written_data_reg_0_31_101_101/WCLK
    SLICE_X56Y40         RAMS32                                       r  written_data_reg_0_31_101_101/SP/CLK
                         clock pessimism             -0.514     1.877    
    SLICE_X56Y40         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.001    written_data_reg_0_31_101_101/SP
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 test_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.590     1.863    clk_BUFG
    SLICE_X65Y31         FDRE                                         r  test_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  test_data_reg[23]/Q
                         net (fo=4, routed)           0.122     2.127    written_data_reg_0_31_23_23/D
    SLICE_X64Y31         RAMS32                                       r  written_data_reg_0_31_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.859     2.412    written_data_reg_0_31_23_23/WCLK
    SLICE_X64Y31         RAMS32                                       r  written_data_reg_0_31_23_23/SP/CLK
                         clock pessimism             -0.536     1.876    
    SLICE_X64Y31         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.997    written_data_reg_0_31_23_23/SP
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 test_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.588     1.861    clk_BUFG
    SLICE_X61Y30         FDRE                                         r  test_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  test_data_reg[29]/Q
                         net (fo=4, routed)           0.133     2.136    written_data_reg_0_31_29_29/D
    SLICE_X60Y31         RAMS32                                       r  written_data_reg_0_31_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.857     2.410    written_data_reg_0_31_29_29/WCLK
    SLICE_X60Y31         RAMS32                                       r  written_data_reg_0_31_29_29/SP/CLK
                         clock pessimism             -0.534     1.876    
    SLICE_X60Y31         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.000    written_data_reg_0_31_29_29/SP
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 controller/rd_data_q_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/rd_data_q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.593     1.866    controller/clk_BUFG
    SLICE_X62Y36         FDRE                                         r  controller/rd_data_q_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  controller/rd_data_q_reg[126]/Q
                         net (fo=2, routed)           0.071     2.078    controller/rd_data_q_reg[127]_0[126]
    SLICE_X62Y36         FDRE                                         r  controller/rd_data_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.863     2.416    controller/clk_BUFG
    SLICE_X62Y36         FDRE                                         r  controller/rd_data_q_reg[94]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.076     1.942    controller/rd_data_q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 controller/rd_data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/rd_data_q_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.593     1.866    controller/clk_BUFG
    SLICE_X62Y36         FDRE                                         r  controller/rd_data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  controller/rd_data_q_reg[124]/Q
                         net (fo=2, routed)           0.070     2.077    controller/rd_data_q_reg[127]_0[124]
    SLICE_X62Y36         FDRE                                         r  controller/rd_data_q_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.546     1.524    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.863     2.416    controller/clk_BUFG
    SLICE_X62Y36         FDRE                                         r  controller/rd_data_q_reg[92]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.071     1.937    controller/rd_data_q_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20  clk_BUFG_inst_1/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y44    controller/genblk1.genblk1[0].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    controller/genblk1.genblk1[1].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y40    controller/genblk1.genblk2[0].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y34    controller/genblk1.genblk2[10].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    controller/genblk1.genblk2[11].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y35    controller/genblk1.genblk2[12].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    controller/genblk1.genblk2[13].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y33    controller/genblk1.genblk2[14].OSERDESE2_inst/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y39    written_data_reg_0_31_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y39    written_data_reg_0_31_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y40    written_data_reg_0_31_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y39    written_data_reg_0_31_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y39    written_data_reg_0_31_103_103/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr
  To Clock:  clk_ddr

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clk_ddr_BUFG_inst/I
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18  clk_ddr_BUFG_inst_1/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    controller/genblk1.genblk1[0].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    controller/genblk1.genblk1[1].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y40    controller/genblk1.genblk2[0].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y34    controller/genblk1.genblk2[10].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y30    controller/genblk1.genblk2[11].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y35    controller/genblk1.genblk2[12].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y27    controller/genblk1.genblk2[13].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y33    controller/genblk1.genblk2[14].OSERDESE2_inst/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  controller/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   clk_ref_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  controller/IDELAYCTRL_inst/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE_inst/CLKOUT1



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[10]
                            (input port)
  Destination:            controller/genblk2.genblk1[10].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.741ns  (logic 1.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[10].IOBUF_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.926     0.926 r  controller/genblk1.genblk2[10].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.926    controller/genblk1.dq_in_10
    IDELAY_X1Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.741 r  controller/genblk1.genblk2[10].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.741    controller/dq_in_delayed_10
    ILOGIC_X1Y34         ISERDESE2                                    r  controller/genblk2.genblk1[10].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[14]
                            (input port)
  Destination:            controller/genblk2.genblk1[14].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.740ns  (logic 1.740ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[14].IOBUF_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.925     0.925 r  controller/genblk1.genblk2[14].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.925    controller/genblk1.dq_in_14
    IDELAY_X1Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.740 r  controller/genblk1.genblk2[14].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.740    controller/dq_in_delayed_14
    ILOGIC_X1Y33         ISERDESE2                                    r  controller/genblk2.genblk1[14].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[8]
                            (input port)
  Destination:            controller/genblk2.genblk1[8].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.731ns  (logic 1.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[8].IOBUF_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  controller/genblk1.genblk2[8].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.916    controller/genblk1.dq_in_8
    IDELAY_X1Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.731 r  controller/genblk1.genblk2[8].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.731    controller/dq_in_delayed_8
    ILOGIC_X1Y29         ISERDESE2                                    r  controller/genblk2.genblk1[8].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[12]
                            (input port)
  Destination:            controller/genblk2.genblk1[12].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.728ns  (logic 1.728ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[12].IOBUF_inst/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.913     0.913 r  controller/genblk1.genblk2[12].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.913    controller/genblk1.dq_in_12
    IDELAY_X1Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.728 r  controller/genblk1.genblk2[12].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.728    controller/dq_in_delayed_12
    ILOGIC_X1Y35         ISERDESE2                                    r  controller/genblk2.genblk1[12].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[11]
                            (input port)
  Destination:            controller/genblk2.genblk1[11].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[11].IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  controller/genblk1.genblk2[11].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.911    controller/genblk1.dq_in_11
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  controller/genblk1.genblk2[11].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.726    controller/dq_in_delayed_11
    ILOGIC_X1Y30         ISERDESE2                                    r  controller/genblk2.genblk1[11].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[9]
                            (input port)
  Destination:            controller/genblk2.genblk1[9].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 1.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[9].IOBUF_inst/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.893     0.893 r  controller/genblk1.genblk2[9].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.893    controller/genblk1.dq_in_9
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.708 r  controller/genblk1.genblk2[9].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.708    controller/dq_in_delayed_9
    ILOGIC_X1Y26         ISERDESE2                                    r  controller/genblk2.genblk1[9].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            controller/genblk2.genblk1[13].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.704ns  (logic 1.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[13].IOBUF_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  controller/genblk1.genblk2[13].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.889    controller/genblk1.dq_in_13
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.704 r  controller/genblk1.genblk2[13].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.704    controller/dq_in_delayed_13
    ILOGIC_X1Y27         ISERDESE2                                    r  controller/genblk2.genblk1[13].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            controller/genblk2.genblk1[15].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.703ns  (logic 1.703ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[15].IOBUF_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  controller/genblk1.genblk2[15].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.888    controller/genblk1.dq_in_15
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.703 r  controller/genblk1.genblk2[15].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.703    controller/dq_in_delayed_15
    ILOGIC_X1Y28         ISERDESE2                                    r  controller/genblk2.genblk1[15].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            controller/genblk2.genblk1[5].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.701ns  (logic 1.701ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[5].IOBUF_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.886     0.886 r  controller/genblk1.genblk2[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.886    controller/genblk1.dq_in_5
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.701 r  controller/genblk1.genblk2[5].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.701    controller/dq_in_delayed_5
    ILOGIC_X1Y47         ISERDESE2                                    r  controller/genblk2.genblk1[5].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            controller/genblk2.genblk1[1].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 1.686ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[1].IOBUF_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.871     0.871 r  controller/genblk1.genblk2[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.871    controller/genblk1.dq_in_1
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.686 r  controller/genblk1.genblk2[1].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.686    controller/dq_in_delayed_1
    ILOGIC_X1Y45         ISERDESE2                                    r  controller/genblk2.genblk1[1].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[0]
                            (input port)
  Destination:            controller/genblk2.genblk1[0].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[0].IOBUF_inst/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.330     0.330 r  controller/genblk1.genblk2[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.330    controller/genblk1.dq_in_0
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.573 r  controller/genblk1.genblk2[0].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.573    controller/dq_in_delayed_0
    ILOGIC_X1Y40         ISERDESE2                                    r  controller/genblk2.genblk1[0].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[3]
                            (input port)
  Destination:            controller/genblk2.genblk1[3].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.574ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[3].IOBUF_inst/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.331     0.331 r  controller/genblk1.genblk2[3].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.331    controller/genblk1.dq_in_3
    IDELAY_X1Y38         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.574 r  controller/genblk1.genblk2[3].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.574    controller/dq_in_delayed_3
    ILOGIC_X1Y38         ISERDESE2                                    r  controller/genblk2.genblk1[3].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[4]
                            (input port)
  Destination:            controller/genblk2.genblk1[4].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[4].IOBUF_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  controller/genblk1.genblk2[4].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.333    controller/genblk1.dq_in_4
    IDELAY_X1Y42         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.576 r  controller/genblk1.genblk2[4].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.576    controller/dq_in_delayed_4
    ILOGIC_X1Y42         ISERDESE2                                    r  controller/genblk2.genblk1[4].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[6]
                            (input port)
  Destination:            controller/genblk2.genblk1[6].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[6].IOBUF_inst/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  controller/genblk1.genblk2[6].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.333    controller/genblk1.dq_in_6
    IDELAY_X1Y39         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.576 r  controller/genblk1.genblk2[6].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.576    controller/dq_in_delayed_6
    ILOGIC_X1Y39         ISERDESE2                                    r  controller/genblk2.genblk1[6].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[7]
                            (input port)
  Destination:            controller/genblk2.genblk1[7].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.577ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[7].IOBUF_inst/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  controller/genblk1.genblk2[7].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.334    controller/genblk1.dq_in_7
    IDELAY_X1Y41         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.577 r  controller/genblk1.genblk2[7].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.577    controller/dq_in_delayed_7
    ILOGIC_X1Y41         ISERDESE2                                    r  controller/genblk2.genblk1[7].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[2]
                            (input port)
  Destination:            controller/genblk2.genblk1[2].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.577ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[2].IOBUF_inst/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  controller/genblk1.genblk2[2].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.334    controller/genblk1.dq_in_2
    IDELAY_X1Y46         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.577 r  controller/genblk1.genblk2[2].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.577    controller/dq_in_delayed_2
    ILOGIC_X1Y46         ISERDESE2                                    r  controller/genblk2.genblk1[2].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            controller/genblk2.genblk1[1].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[1].IOBUF_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  controller/genblk1.genblk2[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.336    controller/genblk1.dq_in_1
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.579 r  controller/genblk1.genblk2[1].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.579    controller/dq_in_delayed_1
    ILOGIC_X1Y45         ISERDESE2                                    r  controller/genblk2.genblk1[1].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            controller/genblk2.genblk1[5].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.594ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[5].IOBUF_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.351     0.351 r  controller/genblk1.genblk2[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.351    controller/genblk1.dq_in_5
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.594 r  controller/genblk1.genblk2[5].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.594    controller/dq_in_delayed_5
    ILOGIC_X1Y47         ISERDESE2                                    r  controller/genblk2.genblk1[5].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            controller/genblk2.genblk1[15].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[15].IOBUF_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.353     0.353 r  controller/genblk1.genblk2[15].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.353    controller/genblk1.dq_in_15
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.596 r  controller/genblk1.genblk2[15].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.596    controller/dq_in_delayed_15
    ILOGIC_X1Y28         ISERDESE2                                    r  controller/genblk2.genblk1[15].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            controller/genblk2.genblk1[13].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk1.genblk2[13].IOBUF_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  controller/genblk1.genblk2[13].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.354    controller/genblk1.dq_in_13
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.597 r  controller/genblk1.genblk2[13].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.597    controller/dq_in_delayed_13
    ILOGIC_X1Y27         ISERDESE2                                    r  controller/genblk2.genblk1[13].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 error_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 4.490ns (46.893%)  route 5.086ns (53.107%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.639     6.221    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     6.640 f  error_count_reg[3]/Q
                         net (fo=5, routed)           0.452     7.092    error_count_reg_n_0_[3]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.324     7.416 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.633    12.049    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.747    15.797 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.797    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.460ns (47.568%)  route 4.916ns (52.432%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.639     6.221    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     6.640 f  error_count_reg[2]/Q
                         net (fo=5, routed)           0.317     6.957    error_count_reg_n_0_[2]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.292     7.249 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.599    11.848    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749    15.597 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.597    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 2.169ns (28.439%)  route 5.457ns (71.561%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     9.485    clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     9.581 f  clk_BUFG_inst_1/O
                         net (fo=1, routed)           2.129    11.711    controller/clk
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124    11.835 r  controller/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           1.672    13.507    controller/OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.949    15.455 r  controller/OBUFDS_inst/P/O
                         net (fo=0)                   0.000    15.455    ddr3_ck_p
    U9                                                                r  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 2.161ns (28.361%)  route 5.458ns (71.639%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     9.485    clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     9.581 f  clk_BUFG_inst_1/O
                         net (fo=1, routed)           2.129    11.711    controller/clk
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124    11.835 r  controller/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           1.673    13.508    controller/OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001    13.509 f  controller/OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000    13.509    controller/OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.940    15.448 f  controller/OBUFDS_inst/N/O
                         net (fo=0)                   0.000    15.448    ddr3_ck_n
    V9                                                                f  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 4.105ns (58.564%)  route 2.905ns (41.436%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.639     6.221    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.456     6.677 f  error_count_reg[0]/Q
                         net (fo=5, routed)           0.867     7.544    error_count_reg_n_0_[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.668 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.037     9.706    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.231 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.231    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.087ns (60.060%)  route 2.718ns (39.940%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.639     6.221    clk_BUFG
    SLICE_X58Y44         FDRE                                         r  error_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.456     6.677 f  error_count_reg[1]/Q
                         net (fo=5, routed)           0.697     7.374    error_count_reg_n_0_[1]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.498 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.021     9.519    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    13.026 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.026    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.921ns (57.951%)  route 2.845ns (42.049%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.638     6.220    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.456     6.676 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.844     9.520    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.622 r  controller/genblk1.genblk2[9].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.623    controller/genblk1.genblk2[9].IOBUF_inst/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.986 r  controller/genblk1.genblk2[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.986    ddr3_dq[9]
    T5                                                                r  ddr3_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 3.921ns (58.057%)  route 2.833ns (41.943%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.638     6.220    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.456     6.676 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.832     9.507    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y27         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.609 r  controller/genblk1.genblk2[13].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.610    controller/genblk1.genblk2[13].IOBUF_inst/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.973 r  controller/genblk1.genblk2[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.973    ddr3_dq[13]
    T3                                                                r  ddr3_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.596ns  (logic 3.921ns (59.449%)  route 2.675ns (40.551%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.638     6.220    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.456     6.676 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.674     9.349    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.451 r  controller/genblk1.genblk2[15].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.452    controller/genblk1.genblk2[15].IOBUF_inst/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.815 r  controller/genblk1.genblk2[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.815    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 3.921ns (62.542%)  route 2.348ns (37.458%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.655     4.485    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_BUFG_inst/O
                         net (fo=924, routed)         1.638     6.220    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.456     6.676 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.347     9.023    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y29         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.125 r  controller/genblk1.genblk2[8].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.126    controller/genblk1.genblk2[8].IOBUF_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.489 r  controller/genblk1.genblk2[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.489    ddr3_dq[8]
    V4                                                                r  ddr3_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.772ns (70.362%)  route 0.325ns (29.638%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.324     2.334    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.684 f  controller/genblk1.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.685    controller/genblk1.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.281     2.966 r  controller/genblk1.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.966    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.119ns  (logic 0.775ns (69.255%)  route 0.344ns (30.745%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.343     2.352    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.702 f  controller/genblk1.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.703    controller/genblk1.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.987 r  controller/genblk1.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.987    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.119ns  (logic 0.775ns (69.268%)  route 0.344ns (30.732%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.343     2.352    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.702 f  controller/genblk1.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.703    controller/genblk1.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.987 r  controller/genblk1.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.987    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.162ns  (logic 0.775ns (66.676%)  route 0.387ns (33.324%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.386     2.396    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.746 f  controller/genblk1.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.747    controller/genblk1.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     3.030 r  controller/genblk1.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.030    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 0.709ns (30.941%)  route 1.583ns (69.059%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst_1/O
                         net (fo=1, routed)           0.754     2.028    controller/clk
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  controller/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           0.328     2.401    controller/OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001     2.402 r  controller/OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000     2.402    controller/OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     0.637     3.040 r  controller/OBUFDS_inst/N/O
                         net (fo=0)                   0.000     3.040    ddr3_ck_n
    V9                                                                r  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 0.717ns (31.193%)  route 1.582ns (68.807%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst_1/O
                         net (fo=1, routed)           0.754     2.028    controller/clk
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  controller/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           0.327     2.400    controller/OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     0.646     3.047 f  controller/OBUFDS_inst/P/O
                         net (fo=0)                   0.000     3.047    ddr3_ck_p
    U9                                                                f  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.794ns (61.277%)  route 0.502ns (38.723%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.501     2.510    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.860 f  controller/genblk1.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     2.861    controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.303     3.165 r  controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     3.165    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.304ns  (logic 0.802ns (61.492%)  route 0.502ns (38.508%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.501     2.510    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.860 f  controller/genblk1.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     2.861    controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.311     3.172 r  controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     3.172    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.773ns (58.528%)  route 0.548ns (41.472%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.547     2.556    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.906 f  controller/genblk1.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.907    controller/genblk1.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.282     3.189 r  controller/genblk1.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.189    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.362ns  (logic 0.777ns (57.059%)  route 0.585ns (42.941%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.501     1.248    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_BUFG_inst/O
                         net (fo=924, routed)         0.595     1.868    controller/clk_BUFG
    SLICE_X58Y42         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.009 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          0.584     2.593    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.943 f  controller/genblk1.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.944    controller/genblk1.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.286     3.230 r  controller/genblk1.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.230    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ddr
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/genblk1.genblk2[5].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.683     6.264    controller/clk_ddr_BUFG
    OLOGIC_X1Y47         OSERDESE2                                    r  controller/genblk1.genblk2[5].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y47         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.816 r  controller/genblk1.genblk2[5].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.817    controller/genblk1.genblk2[5].IOBUF_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.180 r  controller/genblk1.genblk2[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.180    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[1].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.682     6.263    controller/clk_ddr_BUFG
    OLOGIC_X1Y45         OSERDESE2                                    r  controller/genblk1.genblk2[1].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.815 r  controller/genblk1.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.816    controller/genblk1.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.179 r  controller/genblk1.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.179    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[2].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.682     6.263    controller/clk_ddr_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  controller/genblk1.genblk2[2].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.815 r  controller/genblk1.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.816    controller/genblk1.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.179 r  controller/genblk1.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.179    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[4].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y42         OSERDESE2                                    r  controller/genblk1.genblk2[4].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk1.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.815    controller/genblk1.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.178 r  controller/genblk1.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.178    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[7].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y41         OSERDESE2                                    r  controller/genblk1.genblk2[7].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk1.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.815    controller/genblk1.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.178 r  controller/genblk1.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.178    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk1[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y44         OSERDESE2                                    r  controller/genblk1.genblk1[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk1.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     6.815    controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     9.178 r  controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     9.178    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.261    controller/clk_ddr_BUFG
    OLOGIC_X1Y40         OSERDESE2                                    r  controller/genblk1.genblk2[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.813 r  controller/genblk1.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.814    controller/genblk1.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  controller/genblk1.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[3].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.261    controller/clk_ddr_BUFG
    OLOGIC_X1Y38         OSERDESE2                                    r  controller/genblk1.genblk2[3].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.813 r  controller/genblk1.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.814    controller/genblk1.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  controller/genblk1.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[6].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.261    controller/clk_ddr_BUFG
    OLOGIC_X1Y39         OSERDESE2                                    r  controller/genblk1.genblk2[6].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.813 r  controller/genblk1.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.814    controller/genblk1.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.177 r  controller/genblk1.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk1[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.655     4.485    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.262    controller/clk_ddr_BUFG
    OLOGIC_X1Y44         OSERDESE2                                    r  controller/genblk1.genblk1[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.814 r  controller/genblk1.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     6.815    controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     9.177 r  controller/genblk1.genblk1[0].IOBUFDS_inst/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     9.177    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/genblk1.genblk2[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.473ns (99.789%)  route 0.001ns (0.211%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y40         OSERDESE2                                    r  controller/genblk1.genblk2[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk1.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk1.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.281     2.336 r  controller/genblk1.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.336    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[3].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.474ns (99.789%)  route 0.001ns (0.211%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y38         OSERDESE2                                    r  controller/genblk1.genblk2[3].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk1.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk1.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.282     2.337 r  controller/genblk1.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.337    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[4].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y42         OSERDESE2                                    r  controller/genblk1.genblk2[4].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk1.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk1.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.339 r  controller/genblk1.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.339    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[6].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y39         OSERDESE2                                    r  controller/genblk1.genblk2[6].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk1.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk1.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.339 r  controller/genblk1.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.339    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[7].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.862    controller/clk_ddr_BUFG
    OLOGIC_X1Y41         OSERDESE2                                    r  controller/genblk1.genblk2[7].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.054 f  controller/genblk1.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.055    controller/genblk1.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.340 r  controller/genblk1.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.340    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[2].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.477ns (99.791%)  route 0.001ns (0.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.863    controller/clk_ddr_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  controller/genblk1.genblk2[2].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.055 f  controller/genblk1.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.056    controller/genblk1.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.285     2.341 r  controller/genblk1.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.341    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[1].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.478ns (99.791%)  route 0.001ns (0.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.863    controller/clk_ddr_BUFG
    OLOGIC_X1Y45         OSERDESE2                                    r  controller/genblk1.genblk2[1].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.055 f  controller/genblk1.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.056    controller/genblk1.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.286     2.342 r  controller/genblk1.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.342    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[15].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.496ns (99.799%)  route 0.001ns (0.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.856    controller/clk_ddr_BUFG
    OLOGIC_X1Y28         OSERDESE2                                    r  controller/genblk1.genblk2[15].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.048 f  controller/genblk1.genblk2[15].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.049    controller/genblk1.genblk2[15].IOBUF_inst/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.304     2.353 r  controller/genblk1.genblk2[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.353    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[13].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.497ns (99.799%)  route 0.001ns (0.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.856    controller/clk_ddr_BUFG
    OLOGIC_X1Y27         OSERDESE2                                    r  controller/genblk1.genblk2[13].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.048 f  controller/genblk1.genblk2[13].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.049    controller/genblk1.genblk2[13].IOBUF_inst/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.305     2.354 r  controller/genblk1.genblk2[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.354    ddr3_dq[13]
    T3                                                                r  ddr3_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1.genblk2[9].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.500ns (99.800%)  route 0.001ns (0.200%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.501     1.248    clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.855    controller/clk_ddr_BUFG
    OLOGIC_X1Y26         OSERDESE2                                    r  controller/genblk1.genblk2[9].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.047 f  controller/genblk1.genblk2[9].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.048    controller/genblk1.genblk2[9].IOBUF_inst/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.308     2.356 r  controller/genblk1.genblk2[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.356    ddr3_dq[9]
    T5                                                                r  ddr3_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    clk_fb
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clk_fb
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ref
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controller/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.107ns  (logic 0.096ns (3.090%)  route 3.011ns (96.910%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  osc (IN)
                         net (fo=0)                   0.000     2.500    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     5.242    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.330 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.985    clk_ref
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     7.081 f  clk_ref_BUFG_inst/O
                         net (fo=1, routed)           1.355     8.437    controller/clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   f  controller/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controller/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.026ns (2.538%)  route 0.998ns (97.462%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_ref
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_ref_BUFG_inst/O
                         net (fo=1, routed)           0.498     1.771    controller/clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   r  controller/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





