// Seed: 3015337346
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5
);
  assign id_3 = id_4;
  wire  id_7 = id_4;
  logic id_8;
  ;
  logic id_9 = 1;
  wire  id_10;
  assign id_9 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
    , id_19,
    input wire id_2,
    output wire id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    output tri id_13,
    output tri id_14,
    input uwire id_15,
    output uwire id_16,
    output wand id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_13,
      id_6,
      id_17
  );
  assign modCall_1.id_2 = 0;
  assign id_19[1] = 1;
  nand primCall (id_17, id_15, id_10, id_7, id_4, id_1, id_19, id_8);
endmodule
