#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62d0b5be47e0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x62d0b5c149e0_0 .var "error", 0 0;
v0x62d0b5c14ac0_0 .var "error_R", 0 0;
v0x62d0b5c14b80_0 .var "error_c", 0 0;
v0x62d0b5c14c20_0 .var "error_s", 0 0;
v0x62d0b5c14ce0_0 .var "error_z", 0 0;
v0x62d0b5c14da0_0 .var/i "errores", 31 0;
v0x62d0b5c14e80_0 .var "t_A", 3 0;
v0x62d0b5c14f40_0 .var "t_B", 3 0;
v0x62d0b5c15000_0 .var "t_Op", 2 0;
v0x62d0b5c15150_0 .net "t_R", 3 0, L_0x62d0b5c19b10;  1 drivers
v0x62d0b5c15210_0 .net "t_c", 0 0, L_0x62d0b5c179f0;  1 drivers
v0x62d0b5c15300_0 .var "t_cin", 0 0;
v0x62d0b5c153f0_0 .net "t_s", 0 0, L_0x62d0b5c1a130;  1 drivers
v0x62d0b5c15490_0 .net "t_z", 0 0, L_0x62d0b5c19ff0;  1 drivers
S_0x62d0b5bdeec0 .scope task, "check" "check" 2 54, 2 54 0, S_0x62d0b5be47e0;
 .timescale -9 -11;
v0x62d0b5bde8d0_0 .var "expected_R", 4 0;
v0x62d0b5c09cb0_0 .var "expected_c", 0 0;
v0x62d0b5c09d70_0 .var "expected_s", 0 0;
v0x62d0b5c09e10_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 59 "$write", "tiempo=%0d A=%b B=%b c_in=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x62d0b5c14e80_0, v0x62d0b5c14f40_0, v0x62d0b5c15300_0, v0x62d0b5c15000_0, v0x62d0b5c15150_0, v0x62d0b5c15490_0, v0x62d0b5c15210_0, v0x62d0b5c153f0_0 {0 0 0};
    %load/vec4 v0x62d0b5c15000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %vpi_call 2 69 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x62d0b5c15000_0 {0 0 0};
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %pad/u 5;
    %load/vec4 v0x62d0b5c14f40_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x62d0b5c15300_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x62d0b5c15300_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x62d0b5c15300_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x62d0b5c14f40_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x62d0b5c15300_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %pad/u 5;
    %load/vec4 v0x62d0b5c14f40_0;
    %pad/u 5;
    %and;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %pad/u 5;
    %load/vec4 v0x62d0b5c14f40_0;
    %pad/u 5;
    %or;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %pad/u 5;
    %load/vec4 v0x62d0b5c14f40_0;
    %pad/u 5;
    %xor;
    %store/vec4 v0x62d0b5bde8d0_0, 0, 5;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x62d0b5c14e80_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62d0b5bde8d0_0, 4, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x62d0b5c15000_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62d0b5c09cb0_0, 0, 1;
    %load/vec4 v0x62d0b5bde8d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x62d0b5c09d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62d0b5c14c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62d0b5c14b80_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x62d0b5bde8d0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x62d0b5c09cb0_0, 0, 1;
    %load/vec4 v0x62d0b5bde8d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x62d0b5c09d70_0, 0, 1;
    %load/vec4 v0x62d0b5c09d70_0;
    %load/vec4 v0x62d0b5c153f0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x62d0b5c14c20_0, 0, 1;
    %load/vec4 v0x62d0b5c09cb0_0;
    %load/vec4 v0x62d0b5c15210_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x62d0b5c14b80_0, 0, 1;
T_0.11 ;
    %load/vec4 v0x62d0b5bde8d0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x62d0b5c09e10_0, 0, 1;
    %load/vec4 v0x62d0b5bde8d0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x62d0b5c15150_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x62d0b5c14ac0_0, 0, 1;
    %load/vec4 v0x62d0b5c09e10_0;
    %load/vec4 v0x62d0b5c15490_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x62d0b5c14ce0_0, 0, 1;
    %load/vec4 v0x62d0b5c14ac0_0;
    %load/vec4 v0x62d0b5c14ce0_0;
    %or;
    %load/vec4 v0x62d0b5c14c20_0;
    %or;
    %load/vec4 v0x62d0b5c14b80_0;
    %or;
    %store/vec4 v0x62d0b5c149e0_0, 0, 1;
    %load/vec4 v0x62d0b5c149e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x62d0b5c14da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62d0b5c14da0_0, 0, 32;
    %vpi_call 2 94 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x62d0b5c14ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 96 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x62d0b5bde8d0_0, 0, 4>, v0x62d0b5c15150_0 {0 0 0};
T_0.14 ;
    %load/vec4 v0x62d0b5c14ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 98 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x62d0b5c09e10_0, v0x62d0b5c15490_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x62d0b5c14c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 100 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x62d0b5c09d70_0, v0x62d0b5c153f0_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x62d0b5c14b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 102 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x62d0b5c09cb0_0, v0x62d0b5c15210_0 {0 0 0};
T_0.20 ;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", " ---- OK" {0 0 0};
T_0.13 ;
    %end;
S_0x62d0b5c09ed0 .scope module, "mat" "alu" 2 16, 3 1 0, S_0x62d0b5be47e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 1 "c_in";
    .port_info 7 /INPUT 3 "Op";
v0x62d0b5c13930_0 .net "A", 3 0, v0x62d0b5c14e80_0;  1 drivers
v0x62d0b5c13a10_0 .net "B", 3 0, v0x62d0b5c14f40_0;  1 drivers
v0x62d0b5c13b20_0 .net "Op", 2 0, v0x62d0b5c15000_0;  1 drivers
v0x62d0b5c13bc0_0 .net "R", 3 0, L_0x62d0b5c19b10;  alias, 1 drivers
L_0x7e26e9f57258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c13c90_0 .net/2s *"_ivl_10", 1 0, L_0x7e26e9f57258;  1 drivers
v0x62d0b5c13da0_0 .net *"_ivl_12", 1 0, L_0x62d0b5c19f50;  1 drivers
L_0x7e26e9f571c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c13e80_0 .net/2u *"_ivl_4", 3 0, L_0x7e26e9f571c8;  1 drivers
v0x62d0b5c13f60_0 .net *"_ivl_6", 0 0, L_0x62d0b5c19d90;  1 drivers
L_0x7e26e9f57210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c14020_0 .net/2s *"_ivl_8", 1 0, L_0x7e26e9f57210;  1 drivers
v0x62d0b5c14100_0 .net "c_in", 0 0, v0x62d0b5c15300_0;  1 drivers
v0x62d0b5c141a0_0 .net "carry", 0 0, L_0x62d0b5c179f0;  alias, 1 drivers
v0x62d0b5c14270_0 .net "op1", 3 0, L_0x62d0b5c177b0;  1 drivers
v0x62d0b5c143a0_0 .net "op2", 3 0, L_0x62d0b5c17950;  1 drivers
v0x62d0b5c144d0_0 .net "sign", 0 0, L_0x62d0b5c1a130;  alias, 1 drivers
v0x62d0b5c14590_0 .net "sum_out", 3 0, L_0x62d0b5c17a90;  1 drivers
v0x62d0b5c14650_0 .net "ul_out", 3 0, L_0x62d0b5c196c0;  1 drivers
v0x62d0b5c14710_0 .net "zero", 0 0, L_0x62d0b5c19ff0;  alias, 1 drivers
L_0x62d0b5c19a70 .part v0x62d0b5c15000_0, 0, 2;
L_0x62d0b5c19cf0 .part v0x62d0b5c15000_0, 2, 1;
L_0x62d0b5c19d90 .cmp/eq 4, L_0x62d0b5c19b10, L_0x7e26e9f571c8;
L_0x62d0b5c19f50 .functor MUXZ 2, L_0x7e26e9f57258, L_0x7e26e9f57210, L_0x62d0b5c19d90, C4<>;
L_0x62d0b5c19ff0 .part L_0x62d0b5c19f50, 0, 1;
L_0x62d0b5c1a130 .part L_0x62d0b5c19b10, 3, 1;
S_0x62d0b5c0a1f0 .scope module, "multiplexor" "mux2_4" 3 11, 4 1 0, S_0x62d0b5c09ed0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x62d0b5c0a3d0_0 .net "A", 3 0, L_0x62d0b5c17a90;  alias, 1 drivers
v0x62d0b5c0a4d0_0 .net "B", 3 0, L_0x62d0b5c196c0;  alias, 1 drivers
v0x62d0b5c0a5b0_0 .net "Out", 3 0, L_0x62d0b5c19b10;  alias, 1 drivers
v0x62d0b5c0a670_0 .net "s", 0 0, L_0x62d0b5c19cf0;  1 drivers
L_0x62d0b5c19b10 .functor MUXZ 4, L_0x62d0b5c17a90, L_0x62d0b5c196c0, L_0x62d0b5c19cf0, C4<>;
S_0x62d0b5c0a7b0 .scope module, "preprocessor" "preprocess" 3 5, 5 1 0, S_0x62d0b5c09ed0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "AMod";
    .port_info 1 /OUTPUT 4 "BMod";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 3 "Op";
L_0x62d0b5c16320 .functor NOT 1, L_0x62d0b5c161f0, C4<0>, C4<0>, C4<0>;
L_0x62d0b5c16430 .functor NOT 1, L_0x62d0b5c16390, C4<0>, C4<0>, C4<0>;
L_0x62d0b5c164f0 .functor AND 1, L_0x62d0b5c16320, L_0x62d0b5c16430, C4<1>, C4<1>;
L_0x62d0b5c16600 .functor OR 1, L_0x62d0b5c16150, L_0x62d0b5c164f0, C4<0>, C4<0>;
L_0x62d0b5c16900 .functor NOT 1, L_0x62d0b5c16860, C4<0>, C4<0>, C4<0>;
L_0x62d0b5c16bb0 .functor NOT 1, L_0x62d0b5c169c0, C4<0>, C4<0>, C4<0>;
L_0x62d0b5c16cb0 .functor AND 1, L_0x62d0b5c16900, L_0x62d0b5c16bb0, C4<1>, C4<1>;
L_0x62d0b5c16dc0 .functor OR 1, L_0x62d0b5c16790, L_0x62d0b5c16cb0, C4<0>, C4<0>;
L_0x62d0b5c170b0 .functor AND 1, L_0x62d0b5c16f20, L_0x62d0b5c16fc0, C4<1>, C4<1>;
L_0x62d0b5c171c0 .functor OR 1, L_0x62d0b5c16dc0, L_0x62d0b5c170b0, C4<0>, C4<0>;
L_0x62d0b5c17420 .functor NOT 1, L_0x62d0b5c17380, C4<0>, C4<0>, C4<0>;
L_0x62d0b5c17590 .functor AND 1, L_0x62d0b5c17420, L_0x62d0b5c17490, C4<1>, C4<1>;
v0x62d0b5c0c3b0_0 .net "A", 3 0, v0x62d0b5c14e80_0;  alias, 1 drivers
v0x62d0b5c0c4e0_0 .net "AMod", 3 0, L_0x62d0b5c177b0;  alias, 1 drivers
v0x62d0b5c0c5a0_0 .net "B", 3 0, v0x62d0b5c14f40_0;  alias, 1 drivers
v0x62d0b5c0c670_0 .net "BMod", 3 0, L_0x62d0b5c17950;  alias, 1 drivers
v0x62d0b5c0c740_0 .net "Op", 2 0, v0x62d0b5c15000_0;  alias, 1 drivers
v0x62d0b5c0c830_0 .net *"_ivl_10", 0 0, L_0x62d0b5c16430;  1 drivers
v0x62d0b5c0c910_0 .net *"_ivl_12", 0 0, L_0x62d0b5c164f0;  1 drivers
v0x62d0b5c0c9f0_0 .net *"_ivl_17", 0 0, L_0x62d0b5c16790;  1 drivers
v0x62d0b5c0cad0_0 .net *"_ivl_19", 0 0, L_0x62d0b5c16860;  1 drivers
v0x62d0b5c0cbb0_0 .net *"_ivl_20", 0 0, L_0x62d0b5c16900;  1 drivers
v0x62d0b5c0cc90_0 .net *"_ivl_23", 0 0, L_0x62d0b5c169c0;  1 drivers
v0x62d0b5c0cd70_0 .net *"_ivl_24", 0 0, L_0x62d0b5c16bb0;  1 drivers
v0x62d0b5c0ce50_0 .net *"_ivl_26", 0 0, L_0x62d0b5c16cb0;  1 drivers
v0x62d0b5c0cf30_0 .net *"_ivl_28", 0 0, L_0x62d0b5c16dc0;  1 drivers
v0x62d0b5c0d010_0 .net *"_ivl_3", 0 0, L_0x62d0b5c16150;  1 drivers
v0x62d0b5c0d0f0_0 .net *"_ivl_31", 0 0, L_0x62d0b5c16f20;  1 drivers
v0x62d0b5c0d1d0_0 .net *"_ivl_33", 0 0, L_0x62d0b5c16fc0;  1 drivers
v0x62d0b5c0d2b0_0 .net *"_ivl_34", 0 0, L_0x62d0b5c170b0;  1 drivers
v0x62d0b5c0d390_0 .net *"_ivl_39", 0 0, L_0x62d0b5c17380;  1 drivers
v0x62d0b5c0d470_0 .net *"_ivl_40", 0 0, L_0x62d0b5c17420;  1 drivers
v0x62d0b5c0d550_0 .net *"_ivl_43", 0 0, L_0x62d0b5c17490;  1 drivers
v0x62d0b5c0d630_0 .net *"_ivl_5", 0 0, L_0x62d0b5c161f0;  1 drivers
v0x62d0b5c0d710_0 .net *"_ivl_6", 0 0, L_0x62d0b5c16320;  1 drivers
v0x62d0b5c0d7f0_0 .net *"_ivl_9", 0 0, L_0x62d0b5c16390;  1 drivers
L_0x7e26e9f57018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c0d8d0_0 .net "add1", 0 0, L_0x7e26e9f57018;  1 drivers
v0x62d0b5c0d970_0 .net "cpl", 0 0, L_0x62d0b5c17590;  1 drivers
v0x62d0b5c0da40_0 .net "op1_A", 0 0, L_0x62d0b5c16600;  1 drivers
v0x62d0b5c0db10_0 .net "op2_B", 0 0, L_0x62d0b5c171c0;  1 drivers
v0x62d0b5c0dbe0_0 .net "out_mux1", 3 0, L_0x62d0b5c1a670;  1 drivers
v0x62d0b5c0dc80_0 .net "out_mux2", 3 0, L_0x62d0b5c17710;  1 drivers
L_0x62d0b5c16150 .part v0x62d0b5c15000_0, 2, 1;
L_0x62d0b5c161f0 .part v0x62d0b5c15000_0, 1, 1;
L_0x62d0b5c16390 .part v0x62d0b5c15000_0, 0, 1;
L_0x62d0b5c16790 .part v0x62d0b5c15000_0, 2, 1;
L_0x62d0b5c16860 .part v0x62d0b5c15000_0, 1, 1;
L_0x62d0b5c169c0 .part v0x62d0b5c15000_0, 0, 1;
L_0x62d0b5c16f20 .part v0x62d0b5c15000_0, 1, 1;
L_0x62d0b5c16fc0 .part v0x62d0b5c15000_0, 0, 1;
L_0x62d0b5c17380 .part v0x62d0b5c15000_0, 2, 1;
L_0x62d0b5c17490 .part v0x62d0b5c15000_0, 1, 1;
S_0x62d0b5c0a9b0 .scope module, "complementador" "compl1" 5 16, 6 1 0, S_0x62d0b5c0a7b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x62d0b5c17850 .functor NOT 4, L_0x62d0b5c17710, C4<0000>, C4<0000>, C4<0000>;
v0x62d0b5c0ac00_0 .net "Inp", 3 0, L_0x62d0b5c17710;  alias, 1 drivers
v0x62d0b5c0ad00_0 .net "Out", 3 0, L_0x62d0b5c17950;  alias, 1 drivers
v0x62d0b5c0ade0_0 .net *"_ivl_0", 3 0, L_0x62d0b5c17850;  1 drivers
v0x62d0b5c0aed0_0 .net "cpl", 0 0, L_0x62d0b5c17590;  alias, 1 drivers
L_0x62d0b5c17950 .functor MUXZ 4, L_0x62d0b5c17710, L_0x62d0b5c17850, L_0x62d0b5c17590, C4<>;
S_0x62d0b5c0b010 .scope module, "mux1" "mux2_4" 5 13, 4 1 0, S_0x62d0b5c0a7b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7e26e9f570a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x62d0b5c1a670 .functor BUFT 4, L_0x7e26e9f570a8, C4<0000>, C4<0000>, C4<0000>;
L_0x7e26e9f57060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c0b290_0 .net "A", 3 0, L_0x7e26e9f57060;  1 drivers
v0x62d0b5c0b370_0 .net "B", 3 0, L_0x7e26e9f570a8;  1 drivers
v0x62d0b5c0b450_0 .net "Out", 3 0, L_0x62d0b5c1a670;  alias, 1 drivers
v0x62d0b5c0b540_0 .net "s", 0 0, L_0x7e26e9f57018;  alias, 1 drivers
S_0x62d0b5c0b6b0 .scope module, "mux2" "mux2_4" 5 14, 4 1 0, S_0x62d0b5c0a7b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x62d0b5c0b930_0 .net "A", 3 0, v0x62d0b5c14e80_0;  alias, 1 drivers
v0x62d0b5c0ba10_0 .net "B", 3 0, v0x62d0b5c14f40_0;  alias, 1 drivers
v0x62d0b5c0baf0_0 .net "Out", 3 0, L_0x62d0b5c17710;  alias, 1 drivers
v0x62d0b5c0bbf0_0 .net "s", 0 0, L_0x62d0b5c171c0;  alias, 1 drivers
L_0x62d0b5c17710 .functor MUXZ 4, v0x62d0b5c14e80_0, v0x62d0b5c14f40_0, L_0x62d0b5c171c0, C4<>;
S_0x62d0b5c0bd40 .scope module, "mux3" "mux2_4" 5 15, 4 1 0, S_0x62d0b5c0a7b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x62d0b5c0bf90_0 .net "A", 3 0, L_0x62d0b5c1a670;  alias, 1 drivers
v0x62d0b5c0c0a0_0 .net "B", 3 0, v0x62d0b5c14e80_0;  alias, 1 drivers
v0x62d0b5c0c170_0 .net "Out", 3 0, L_0x62d0b5c177b0;  alias, 1 drivers
v0x62d0b5c0c240_0 .net "s", 0 0, L_0x62d0b5c16600;  alias, 1 drivers
L_0x62d0b5c177b0 .functor MUXZ 4, L_0x62d0b5c1a670, v0x62d0b5c14e80_0, L_0x62d0b5c16600, C4<>;
S_0x62d0b5c0ddd0 .scope module, "sumador" "sum4_v2" 3 7, 7 1 0, S_0x62d0b5c09ed0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x62d0b5c0dfb0_0 .net "A", 3 0, L_0x62d0b5c177b0;  alias, 1 drivers
v0x62d0b5c0e0c0_0 .net "B", 3 0, L_0x62d0b5c17950;  alias, 1 drivers
v0x62d0b5c0e1d0_0 .net "S", 3 0, L_0x62d0b5c17a90;  alias, 1 drivers
L_0x7e26e9f57138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c0e270_0 .net *"_ivl_10", 0 0, L_0x7e26e9f57138;  1 drivers
v0x62d0b5c0e330_0 .net *"_ivl_11", 4 0, L_0x62d0b5c17d60;  1 drivers
v0x62d0b5c0e460_0 .net *"_ivl_13", 4 0, L_0x62d0b5c17f10;  1 drivers
L_0x7e26e9f57180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c0e540_0 .net *"_ivl_16", 3 0, L_0x7e26e9f57180;  1 drivers
v0x62d0b5c0e620_0 .net *"_ivl_17", 4 0, L_0x62d0b5c18040;  1 drivers
v0x62d0b5c0e700_0 .net *"_ivl_3", 4 0, L_0x62d0b5c17b30;  1 drivers
L_0x7e26e9f570f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c0e7e0_0 .net *"_ivl_6", 0 0, L_0x7e26e9f570f0;  1 drivers
v0x62d0b5c0e8c0_0 .net *"_ivl_7", 4 0, L_0x62d0b5c17c20;  1 drivers
v0x62d0b5c0e9a0_0 .net "c_in", 0 0, v0x62d0b5c15300_0;  alias, 1 drivers
v0x62d0b5c0ea60_0 .net "c_out", 0 0, L_0x62d0b5c179f0;  alias, 1 drivers
L_0x62d0b5c179f0 .part L_0x62d0b5c18040, 4, 1;
L_0x62d0b5c17a90 .part L_0x62d0b5c18040, 0, 4;
L_0x62d0b5c17b30 .concat [ 4 1 0 0], L_0x62d0b5c177b0, L_0x7e26e9f570f0;
L_0x62d0b5c17c20 .concat [ 4 1 0 0], L_0x62d0b5c17950, L_0x7e26e9f57138;
L_0x62d0b5c17d60 .arith/sum 5, L_0x62d0b5c17b30, L_0x62d0b5c17c20;
L_0x62d0b5c17f10 .concat [ 1 4 0 0], v0x62d0b5c15300_0, L_0x7e26e9f57180;
L_0x62d0b5c18040 .arith/sum 5, L_0x62d0b5c17d60, L_0x62d0b5c17f10;
S_0x62d0b5c0ebc0 .scope module, "unidad_logica" "ul4" 3 9, 8 1 0, S_0x62d0b5c09ed0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x62d0b5c13590_0 .net "A", 3 0, L_0x62d0b5c177b0;  alias, 1 drivers
v0x62d0b5c13650_0 .net "B", 3 0, L_0x62d0b5c17950;  alias, 1 drivers
v0x62d0b5c13710_0 .net "Out", 3 0, L_0x62d0b5c196c0;  alias, 1 drivers
v0x62d0b5c137e0_0 .net "S", 1 0, L_0x62d0b5c19a70;  1 drivers
L_0x62d0b5c18540 .part L_0x62d0b5c177b0, 0, 1;
L_0x62d0b5c185e0 .part L_0x62d0b5c17950, 0, 1;
L_0x62d0b5c18aa0 .part L_0x62d0b5c177b0, 1, 1;
L_0x62d0b5c18c50 .part L_0x62d0b5c17950, 1, 1;
L_0x62d0b5c19100 .part L_0x62d0b5c177b0, 2, 1;
L_0x62d0b5c191a0 .part L_0x62d0b5c17950, 2, 1;
L_0x62d0b5c196c0 .concat8 [ 1 1 1 1], v0x62d0b5c0f7b0_0, v0x62d0b5c10960_0, v0x62d0b5c11b30_0, v0x62d0b5c12d30_0;
L_0x62d0b5c19850 .part L_0x62d0b5c177b0, 3, 1;
L_0x62d0b5c19940 .part L_0x62d0b5c17950, 3, 1;
S_0x62d0b5c0edc0 .scope module, "c0" "cl" 8 3, 9 1 0, S_0x62d0b5c0ebc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x62d0b5c17e00 .functor AND 1, L_0x62d0b5c18540, L_0x62d0b5c185e0, C4<1>, C4<1>;
L_0x62d0b5c181d0 .functor OR 1, L_0x62d0b5c18540, L_0x62d0b5c185e0, C4<0>, C4<0>;
L_0x62d0b5c18330 .functor XOR 1, L_0x62d0b5c18540, L_0x62d0b5c185e0, C4<0>, C4<0>;
L_0x62d0b5c183f0 .functor NOT 1, L_0x62d0b5c18540, C4<0>, C4<0>, C4<0>;
v0x62d0b5c0f930_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c0fa10_0 .net "a", 0 0, L_0x62d0b5c18540;  1 drivers
v0x62d0b5c0fab0_0 .net "b", 0 0, L_0x62d0b5c185e0;  1 drivers
v0x62d0b5c0fb80_0 .net "out", 0 0, v0x62d0b5c0f7b0_0;  1 drivers
v0x62d0b5c0fc50_0 .net "sa", 0 0, L_0x62d0b5c17e00;  1 drivers
v0x62d0b5c0fd40_0 .net "sn", 0 0, L_0x62d0b5c183f0;  1 drivers
v0x62d0b5c0fe10_0 .net "so", 0 0, L_0x62d0b5c181d0;  1 drivers
v0x62d0b5c0fee0_0 .net "sx", 0 0, L_0x62d0b5c18330;  1 drivers
S_0x62d0b5c0f060 .scope module, "mux" "mux4_1" 9 8, 10 1 0, S_0x62d0b5c0edc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x62d0b5c0f350_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c0f450_0 .net "a", 0 0, L_0x62d0b5c17e00;  alias, 1 drivers
v0x62d0b5c0f510_0 .net "b", 0 0, L_0x62d0b5c181d0;  alias, 1 drivers
v0x62d0b5c0f5e0_0 .net "c", 0 0, L_0x62d0b5c18330;  alias, 1 drivers
v0x62d0b5c0f6a0_0 .net "d", 0 0, L_0x62d0b5c183f0;  alias, 1 drivers
v0x62d0b5c0f7b0_0 .var "out", 0 0;
E_0x62d0b5bae770/0 .event anyedge, v0x62d0b5c0f350_0, v0x62d0b5c0f6a0_0, v0x62d0b5c0f5e0_0, v0x62d0b5c0f510_0;
E_0x62d0b5bae770/1 .event anyedge, v0x62d0b5c0f450_0;
E_0x62d0b5bae770 .event/or E_0x62d0b5bae770/0, E_0x62d0b5bae770/1;
S_0x62d0b5c0ffe0 .scope module, "c1" "cl" 8 4, 9 1 0, S_0x62d0b5c0ebc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x62d0b5c18710 .functor AND 1, L_0x62d0b5c18aa0, L_0x62d0b5c18c50, C4<1>, C4<1>;
L_0x62d0b5c18780 .functor OR 1, L_0x62d0b5c18aa0, L_0x62d0b5c18c50, C4<0>, C4<0>;
L_0x62d0b5c18890 .functor XOR 1, L_0x62d0b5c18aa0, L_0x62d0b5c18c50, C4<0>, C4<0>;
L_0x62d0b5c18950 .functor NOT 1, L_0x62d0b5c18aa0, C4<0>, C4<0>, C4<0>;
v0x62d0b5c10ae0_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c10bc0_0 .net "a", 0 0, L_0x62d0b5c18aa0;  1 drivers
v0x62d0b5c10c80_0 .net "b", 0 0, L_0x62d0b5c18c50;  1 drivers
v0x62d0b5c10d20_0 .net "out", 0 0, v0x62d0b5c10960_0;  1 drivers
v0x62d0b5c10df0_0 .net "sa", 0 0, L_0x62d0b5c18710;  1 drivers
v0x62d0b5c10ee0_0 .net "sn", 0 0, L_0x62d0b5c18950;  1 drivers
v0x62d0b5c10fb0_0 .net "so", 0 0, L_0x62d0b5c18780;  1 drivers
v0x62d0b5c11080_0 .net "sx", 0 0, L_0x62d0b5c18890;  1 drivers
S_0x62d0b5c10230 .scope module, "mux" "mux4_1" 9 8, 10 1 0, S_0x62d0b5c0ffe0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x62d0b5c10500_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c10630_0 .net "a", 0 0, L_0x62d0b5c18710;  alias, 1 drivers
v0x62d0b5c106f0_0 .net "b", 0 0, L_0x62d0b5c18780;  alias, 1 drivers
v0x62d0b5c10790_0 .net "c", 0 0, L_0x62d0b5c18890;  alias, 1 drivers
v0x62d0b5c10850_0 .net "d", 0 0, L_0x62d0b5c18950;  alias, 1 drivers
v0x62d0b5c10960_0 .var "out", 0 0;
E_0x62d0b5b74d60/0 .event anyedge, v0x62d0b5c0f350_0, v0x62d0b5c10850_0, v0x62d0b5c10790_0, v0x62d0b5c106f0_0;
E_0x62d0b5b74d60/1 .event anyedge, v0x62d0b5c10630_0;
E_0x62d0b5b74d60 .event/or E_0x62d0b5b74d60/0, E_0x62d0b5b74d60/1;
S_0x62d0b5c11180 .scope module, "c2" "cl" 8 5, 9 1 0, S_0x62d0b5c0ebc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x62d0b5c18e00 .functor AND 1, L_0x62d0b5c19100, L_0x62d0b5c191a0, C4<1>, C4<1>;
L_0x62d0b5c18e70 .functor OR 1, L_0x62d0b5c19100, L_0x62d0b5c191a0, C4<0>, C4<0>;
L_0x62d0b5c18f80 .functor XOR 1, L_0x62d0b5c19100, L_0x62d0b5c191a0, C4<0>, C4<0>;
L_0x62d0b5c19040 .functor NOT 1, L_0x62d0b5c19100, C4<0>, C4<0>, C4<0>;
v0x62d0b5c11cf0_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c11dd0_0 .net "a", 0 0, L_0x62d0b5c19100;  1 drivers
v0x62d0b5c11e90_0 .net "b", 0 0, L_0x62d0b5c191a0;  1 drivers
v0x62d0b5c11f30_0 .net "out", 0 0, v0x62d0b5c11b30_0;  1 drivers
v0x62d0b5c12000_0 .net "sa", 0 0, L_0x62d0b5c18e00;  1 drivers
v0x62d0b5c120f0_0 .net "sn", 0 0, L_0x62d0b5c19040;  1 drivers
v0x62d0b5c121c0_0 .net "so", 0 0, L_0x62d0b5c18e70;  1 drivers
v0x62d0b5c12290_0 .net "sx", 0 0, L_0x62d0b5c18f80;  1 drivers
S_0x62d0b5c11400 .scope module, "mux" "mux4_1" 9 8, 10 1 0, S_0x62d0b5c11180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x62d0b5c116b0_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c11820_0 .net "a", 0 0, L_0x62d0b5c18e00;  alias, 1 drivers
v0x62d0b5c118e0_0 .net "b", 0 0, L_0x62d0b5c18e70;  alias, 1 drivers
v0x62d0b5c119b0_0 .net "c", 0 0, L_0x62d0b5c18f80;  alias, 1 drivers
v0x62d0b5c11a70_0 .net "d", 0 0, L_0x62d0b5c19040;  alias, 1 drivers
v0x62d0b5c11b30_0 .var "out", 0 0;
E_0x62d0b5bee3b0/0 .event anyedge, v0x62d0b5c0f350_0, v0x62d0b5c11a70_0, v0x62d0b5c119b0_0, v0x62d0b5c118e0_0;
E_0x62d0b5bee3b0/1 .event anyedge, v0x62d0b5c11820_0;
E_0x62d0b5bee3b0 .event/or E_0x62d0b5bee3b0/0, E_0x62d0b5bee3b0/1;
S_0x62d0b5c12390 .scope module, "c3" "cl" 8 6, 9 1 0, S_0x62d0b5c0ebc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x62d0b5c19310 .functor AND 1, L_0x62d0b5c19850, L_0x62d0b5c19940, C4<1>, C4<1>;
L_0x62d0b5c19380 .functor OR 1, L_0x62d0b5c19850, L_0x62d0b5c19940, C4<0>, C4<0>;
L_0x62d0b5c19490 .functor XOR 1, L_0x62d0b5c19850, L_0x62d0b5c19940, C4<0>, C4<0>;
L_0x62d0b5c19550 .functor NOT 1, L_0x62d0b5c19850, C4<0>, C4<0>, C4<0>;
v0x62d0b5c12ef0_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c12fd0_0 .net "a", 0 0, L_0x62d0b5c19850;  1 drivers
v0x62d0b5c13090_0 .net "b", 0 0, L_0x62d0b5c19940;  1 drivers
v0x62d0b5c13130_0 .net "out", 0 0, v0x62d0b5c12d30_0;  1 drivers
v0x62d0b5c13200_0 .net "sa", 0 0, L_0x62d0b5c19310;  1 drivers
v0x62d0b5c132f0_0 .net "sn", 0 0, L_0x62d0b5c19550;  1 drivers
v0x62d0b5c133c0_0 .net "so", 0 0, L_0x62d0b5c19380;  1 drivers
v0x62d0b5c13490_0 .net "sx", 0 0, L_0x62d0b5c19490;  1 drivers
S_0x62d0b5c125e0 .scope module, "mux" "mux4_1" 9 8, 10 1 0, S_0x62d0b5c12390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x62d0b5c128f0_0 .net "S", 1 0, L_0x62d0b5c19a70;  alias, 1 drivers
v0x62d0b5c129d0_0 .net "a", 0 0, L_0x62d0b5c19310;  alias, 1 drivers
v0x62d0b5c12a90_0 .net "b", 0 0, L_0x62d0b5c19380;  alias, 1 drivers
v0x62d0b5c12b60_0 .net "c", 0 0, L_0x62d0b5c19490;  alias, 1 drivers
v0x62d0b5c12c20_0 .net "d", 0 0, L_0x62d0b5c19550;  alias, 1 drivers
v0x62d0b5c12d30_0 .var "out", 0 0;
E_0x62d0b5c12860/0 .event anyedge, v0x62d0b5c0f350_0, v0x62d0b5c12c20_0, v0x62d0b5c12b60_0, v0x62d0b5c12a90_0;
E_0x62d0b5c12860/1 .event anyedge, v0x62d0b5c129d0_0;
E_0x62d0b5c12860 .event/or E_0x62d0b5c12860/0, E_0x62d0b5c12860/1;
S_0x62d0b5bea550 .scope module, "fa" "fa" 11 1;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7e26e9f572e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c15530_0 .net *"_ivl_10", 0 0, L_0x7e26e9f572e8;  1 drivers
v0x62d0b5c155f0_0 .net *"_ivl_11", 1 0, L_0x62d0b5c1a5d0;  1 drivers
v0x62d0b5c156d0_0 .net *"_ivl_13", 1 0, L_0x62d0b5c1a780;  1 drivers
L_0x7e26e9f57330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c15790_0 .net *"_ivl_16", 0 0, L_0x7e26e9f57330;  1 drivers
v0x62d0b5c15870_0 .net *"_ivl_17", 1 0, L_0x62d0b5c1a8b0;  1 drivers
v0x62d0b5c159a0_0 .net *"_ivl_3", 1 0, L_0x62d0b5c1a3f0;  1 drivers
L_0x7e26e9f572a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62d0b5c15a80_0 .net *"_ivl_6", 0 0, L_0x7e26e9f572a0;  1 drivers
v0x62d0b5c15b60_0 .net *"_ivl_7", 1 0, L_0x62d0b5c1a4e0;  1 drivers
o0x7e26e9fa2238 .functor BUFZ 1, C4<z>; HiZ drive
v0x62d0b5c15c40_0 .net "a", 0 0, o0x7e26e9fa2238;  0 drivers
o0x7e26e9fa2268 .functor BUFZ 1, C4<z>; HiZ drive
v0x62d0b5c15d90_0 .net "b", 0 0, o0x7e26e9fa2268;  0 drivers
o0x7e26e9fa2298 .functor BUFZ 1, C4<z>; HiZ drive
v0x62d0b5c15e50_0 .net "c_in", 0 0, o0x7e26e9fa2298;  0 drivers
v0x62d0b5c15f10_0 .net "c_out", 0 0, L_0x62d0b5c1a260;  1 drivers
v0x62d0b5c15fd0_0 .net "sum", 0 0, L_0x62d0b5c1a300;  1 drivers
L_0x62d0b5c1a260 .part L_0x62d0b5c1a8b0, 1, 1;
L_0x62d0b5c1a300 .part L_0x62d0b5c1a8b0, 0, 1;
L_0x62d0b5c1a3f0 .concat [ 1 1 0 0], o0x7e26e9fa2238, L_0x7e26e9f572a0;
L_0x62d0b5c1a4e0 .concat [ 1 1 0 0], o0x7e26e9fa2268, L_0x7e26e9f572e8;
L_0x62d0b5c1a5d0 .arith/sum 2, L_0x62d0b5c1a3f0, L_0x62d0b5c1a4e0;
L_0x62d0b5c1a780 .concat [ 1 1 0 0], o0x7e26e9fa2298, L_0x7e26e9f57330;
L_0x62d0b5c1a8b0 .arith/sum 2, L_0x62d0b5c1a5d0, L_0x62d0b5c1a780;
    .scope S_0x62d0b5c0f060;
T_1 ;
    %wait E_0x62d0b5bae770;
    %load/vec4 v0x62d0b5c0f350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x62d0b5c0f7b0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x62d0b5c0f450_0;
    %store/vec4 v0x62d0b5c0f7b0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x62d0b5c0f510_0;
    %store/vec4 v0x62d0b5c0f7b0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x62d0b5c0f5e0_0;
    %store/vec4 v0x62d0b5c0f7b0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x62d0b5c0f6a0_0;
    %store/vec4 v0x62d0b5c0f7b0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x62d0b5c10230;
T_2 ;
    %wait E_0x62d0b5b74d60;
    %load/vec4 v0x62d0b5c10500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x62d0b5c10960_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x62d0b5c10630_0;
    %store/vec4 v0x62d0b5c10960_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x62d0b5c106f0_0;
    %store/vec4 v0x62d0b5c10960_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x62d0b5c10790_0;
    %store/vec4 v0x62d0b5c10960_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x62d0b5c10850_0;
    %store/vec4 v0x62d0b5c10960_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x62d0b5c11400;
T_3 ;
    %wait E_0x62d0b5bee3b0;
    %load/vec4 v0x62d0b5c116b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x62d0b5c11b30_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x62d0b5c11820_0;
    %store/vec4 v0x62d0b5c11b30_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x62d0b5c118e0_0;
    %store/vec4 v0x62d0b5c11b30_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x62d0b5c119b0_0;
    %store/vec4 v0x62d0b5c11b30_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x62d0b5c11a70_0;
    %store/vec4 v0x62d0b5c11b30_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x62d0b5c125e0;
T_4 ;
    %wait E_0x62d0b5c12860;
    %load/vec4 v0x62d0b5c128f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x62d0b5c12d30_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x62d0b5c129d0_0;
    %store/vec4 v0x62d0b5c12d30_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x62d0b5c12a90_0;
    %store/vec4 v0x62d0b5c12d30_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x62d0b5c12b60_0;
    %store/vec4 v0x62d0b5c12d30_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x62d0b5c12c20_0;
    %store/vec4 v0x62d0b5c12d30_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62d0b5be47e0;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62d0b5c14da0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62d0b5c15000_0, 0, 3;
    %pushi/vec4 8, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62d0b5c15300_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62d0b5c14e80_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62d0b5c14f40_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x62d0b5bdeec0;
    %join;
    %delay 999, 0;
    %load/vec4 v0x62d0b5c14f40_0;
    %addi 1, 0, 4;
    %store/vec4 v0x62d0b5c14f40_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x62d0b5c14e80_0;
    %addi 1, 0, 4;
    %store/vec4 v0x62d0b5c14e80_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x62d0b5c15300_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x62d0b5c15300_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x62d0b5c15000_0;
    %addi 1, 0, 3;
    %store/vec4 v0x62d0b5c15000_0, 0, 3;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Encontradas %d operaciones erroneas", v0x62d0b5c14da0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "mux2_4.v";
    "preprocess.v";
    "compl1.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
    "fa.v";
