[02/14 12:44:22      0s] 
[02/14 12:44:22      0s] Cadence Innovus(TM) Implementation System.
[02/14 12:44:22      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/14 12:44:22      0s] 
[02/14 12:44:22      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[02/14 12:44:22      0s] Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[02/14 12:44:22      0s] Date:		Sat Feb 14 12:44:22 2026
[02/14 12:44:22      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[02/14 12:44:22      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/14 12:44:22      0s] 
[02/14 12:44:22      0s] License:
[02/14 12:44:22      0s] 		[12:44:22.185721] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[02/14 12:44:22      0s] 
[02/14 12:44:22      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[02/14 12:44:22      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/14 12:44:39     16s] Memory management switch to non-aggressive memory release mode.
[02/14 12:44:39     16s] 
[02/14 12:44:39     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/14 12:44:39     16s] 
[02/14 12:44:39     17s] 
[02/14 12:44:39     17s] 
[02/14 12:44:42     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:44:47     24s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[02/14 12:44:47     24s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:44:47     24s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[02/14 12:44:47     24s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[02/14 12:44:47     24s] @(#)CDS: CPE v25.11-s029
[02/14 12:44:47     24s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:44:47     24s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[02/14 12:44:47     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/14 12:44:47     24s] @(#)CDS: RCDB 11.15.0
[02/14 12:44:47     24s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[02/14 12:44:47     24s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[02/14 12:44:47     24s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[02/14 12:44:47     24s] @(#)CDS: TCDB v25.10-b001
[02/14 12:44:47     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4127501_cca660f2-31bc-4a7a-9f6a-c0526edc2f9f_ece-rschsrv.ece.gatech.edu_dkhalil8_mET3fi.

[02/14 12:44:47     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4127501_cca660f2-31bc-4a7a-9f6a-c0526edc2f9f_ece-rschsrv.ece.gatech.edu_dkhalil8_mET3fi.
[02/14 12:44:47     24s] 
[02/14 12:44:47     24s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/14 12:44:49     25s] [INFO] Loading Pegasus 24.14 fill procedures
[02/14 12:44:51     27s] Info: Process UID = 4127501 / cca660f2-31bc-4a7a-9f6a-c0526edc2f9f / 7Y9YDKORxi
[02/14 12:44:55     31s] 
[02/14 12:44:55     31s] **INFO:  MMMC transition support version v31-84 
[02/14 12:44:55     31s] 
[02/14 12:44:55     31s] #@ Processing -execute option
[02/14 12:44:55     31s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[02/14 12:44:55     31s] init_flow summary:
[02/14 12:44:55     31s]   Flow script        : 
[02/14 12:44:55     31s]   YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
[02/14 12:44:55     31s]   Flow               : flow:flow_current
[02/14 12:44:55     31s]   From               : implementation.cts.block_start
[02/14 12:44:55     31s]   To                 : implementation.cts.schedule_cts_report_postcts
[02/14 12:44:55     31s]   Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:44:55     31s]   Working directory  : .
[02/14 12:44:55     31s]   Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3
[02/14 12:44:55     31s]   Run tag            : 
[02/14 12:44:55     31s]   Branch name        : 
[02/14 12:44:55     31s]   Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts_3
[02/14 12:44:55     31s]   Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3
[02/14 12:44:55     31s] reading previous metrics...
[02/14 12:44:56     32s] Sourcing flow scripts...
[02/14 12:44:57     33s] Sourcing flow scripts done.
[02/14 12:44:57     33s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:44:57     33s] #@ Begin verbose flow_step activate_views
[02/14 12:44:57     33s] @flow 2: apply {{} {
[02/14 12:44:57     33s]     set db [get_db flow_starting_db]
[02/14 12:44:57     33s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:44:57     33s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:44:57     33s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:44:57     33s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:44:57     33s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:44:57     33s]   
[02/14 12:44:57     33s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:44:57     33s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:44:57     33s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:44:57     33s]         set cmd "set_analysis_view"
[02/14 12:44:57     33s]         if {$setup_views ne ""} {
[02/14 12:44:57     33s]           append cmd " -setup [list $setup_views]"
[02/14 12:44:57     33s]         } else {
[02/14 12:44:57     33s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         if {$hold_views ne ""} {
[02/14 12:44:57     33s]           append cmd " -hold [list $hold_views]"
[02/14 12:44:57     33s]         } else {
[02/14 12:44:57     33s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         if {$leakage_view ne ""} {
[02/14 12:44:57     33s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:44:57     33s]         } else {
[02/14 12:44:57     33s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:44:57     33s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:44:57     33s]           }
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         if {$dynamic_view ne ""} {
[02/14 12:44:57     33s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:44:57     33s]         } else {
[02/14 12:44:57     33s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:44:57     33s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:44:57     33s]           }
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         eval $cmd
[02/14 12:44:57     33s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:44:57     33s]         set cmd "set_flowkit_read_db_args"
[02/14 12:44:57     33s]         if {$setup_views ne ""} {
[02/14 12:44:57     33s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         if {$hold_views ne ""} {
[02/14 12:44:57     33s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         if {$leakage_view ne ""} {
[02/14 12:44:57     33s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         if {$dynamic_view ne ""} {
[02/14 12:44:57     33s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:44:57     33s]         }
[02/14 12:44:57     33s]         eval $cmd
[02/14 12:44:57     33s]       } else {
[02/14 12:44:57     33s]       }
[02/14 12:44:57     33s]     }
[02/14 12:44:57     33s]   }}
[02/14 12:44:57     33s] #@ End verbose flow_step activate_views
[02/14 12:44:57     33s] #@ Begin verbose flow_step init_mcpu
[02/14 12:44:57     33s] @flow 2: apply {{} {
[02/14 12:44:57     33s]     # Multi host/cpu attributes
[02/14 12:44:57     33s]     #-----------------------------------------------------------------------------
[02/14 12:44:57     33s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:44:57     33s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:44:57     33s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:44:57     33s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:44:57     33s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:44:57     33s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:44:57     33s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:44:57     33s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:44:57     33s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:44:57     33s]     } else {
[02/14 12:44:57     33s]       set max_cpus 1
[02/14 12:44:57     33s]     }
[02/14 12:44:57     33s]     switch -glob [get_db program_short_name] {
[02/14 12:44:57     33s]       default       {}
[02/14 12:44:57     33s]       joules*       -
[02/14 12:44:57     33s]       genus*        -
[02/14 12:44:57     33s]       innovus*      -
[02/14 12:44:57     33s]       tempus*       -
[02/14 12:44:57     33s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:44:57     33s]     }
[02/14 12:44:57     33s] if {[get_feature opt_signoff]} {
[02/14 12:44:57     33s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:44:57     33s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:44:57     33s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:44:57     33s]         set_distributed_hosts -local
[02/14 12:44:57     33s]       }
[02/14 12:44:57     33s] }
[02/14 12:44:57     33s]   }}
[02/14 12:44:57     33s] set_multi_cpu_usage -local_cpu 1
[02/14 12:44:57     33s] #@ End verbose flow_step init_mcpu
[02/14 12:44:57     33s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:44:57     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:44:57     33s] #% Begin load design ... (date=02/14 12:44:57, mem=2127.8M)
[02/14 12:44:58     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:58     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:58     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:58     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:58     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:58     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:44:59     35s] ##  Process: 130           (User Set)               
[02/14 12:44:59     35s] ##     Node: (not set)                           
[02/14 12:44:59     35s] 
[02/14 12:44:59     35s] ##  Check design process and node:  
[02/14 12:44:59     35s] ##  Design tech node is not set.
[02/14 12:44:59     35s] 
[02/14 12:44:59     35s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:44:59     35s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:44:59     35s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:44:59     35s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:44:59     35s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:44:59     35s] Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:43:50 2026'.
[02/14 12:44:59     35s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[02/14 12:44:59     36s] Read 109 cells in library 'sky130_tt_1.8_25' 
[02/14 12:44:59     36s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[02/14 12:44:59     36s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[02/14 12:45:00     36s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=2199.2M, current mem=2136.8M)
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_scl_9T.tlef ...
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_scl_9T.lef ...
[02/14 12:45:00     36s] Set DBUPerIGU to M2 pitch 460.
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:45:00     36s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/14 12:45:00     36s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:45:00     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:45:00     36s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/14 12:45:00     36s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] ##  Check design process and node:  
[02/14 12:45:00     36s] ##  Design tech node is not set.
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/viewDefinition.tcl
[02/14 12:45:00     36s] % Begin Load netlist data ... (date=02/14 12:45:00, mem=2145.4M)
[02/14 12:45:00     36s] *** Begin netlist parsing (mem=2145.4M) ***
[02/14 12:45:00     36s] Created 110 new cells from 2 timing libraries.
[02/14 12:45:00     36s] Reading netlist ...
[02/14 12:45:00     36s] Backslashed names will retain backslash and a trailing blank character.
[02/14 12:45:00     36s] Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.v.bin'
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] *** Memory Usage v#1 (Current mem = 2152.711M, initial mem = 944.770M) ***
[02/14 12:45:00     36s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2152.7M) ***
[02/14 12:45:00     36s] % End Load netlist data ... (date=02/14 12:45:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2153.3M, current mem=2153.3M)
[02/14 12:45:00     36s] Top level cell is counter_16bit.
[02/14 12:45:00     36s] Hooked 110 DB cells to tlib cells.
[02/14 12:45:00     36s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2155.5M, current mem=2155.5M)
[02/14 12:45:00     36s] Starting recursive module instantiation check.
[02/14 12:45:00     36s] No recursion found.
[02/14 12:45:00     36s] Building hierarchical netlist for Cell counter_16bit ...
[02/14 12:45:00     36s] ***** UseNewTieNetMode *****.
[02/14 12:45:00     36s] *** Netlist is unique.
[02/14 12:45:00     36s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[02/14 12:45:00     36s] ** info: there are 119 modules.
[02/14 12:45:00     36s] ** info: there are 164 stdCell insts.
[02/14 12:45:00     36s] ** info: there are 164 stdCell insts with at least one signal pin.
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] *** Memory Usage v#1 (Current mem = 2183.438M, initial mem = 944.770M) ***
[02/14 12:45:00     36s] *info: set bottom ioPad orient R0
[02/14 12:45:00     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:45:00     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:45:00     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:45:00     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:45:00     36s] Start create_tracks
[02/14 12:45:00     36s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[02/14 12:45:00     36s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:45:00     36s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:45:00     36s] Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/gui.pref.tcl ...
[02/14 12:45:00     36s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:45:00     36s] ##  Process: 130           (User Set)               
[02/14 12:45:00     36s] ##     Node: (not set)                           
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] ##  Check design process and node:  
[02/14 12:45:00     36s] ##  Design tech node is not set.
[02/14 12:45:00     36s] 
[02/14 12:45:00     36s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:45:00     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:45:00     36s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:45:00     36s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:45:00     36s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:45:00     36s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:45:00     36s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[02/14 12:45:00     37s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:45:01     37s] Extraction setup Delayed 
[02/14 12:45:01     37s] *Info: initialize multi-corner CTS.
[02/14 12:45:01     37s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2471.4M, current mem=2206.9M)
[02/14 12:45:01     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:45:01     37s] Summary for sequential cells identification: 
[02/14 12:45:01     37s]   Identified SBFF number: 16
[02/14 12:45:01     37s]   Identified MBFF number: 0
[02/14 12:45:01     37s]   Identified SB Latch number: 2
[02/14 12:45:01     37s]   Identified MB Latch number: 0
[02/14 12:45:01     37s]   Not identified SBFF number: 0
[02/14 12:45:01     37s]   Not identified MBFF number: 0
[02/14 12:45:01     37s]   Not identified SB Latch number: 0
[02/14 12:45:01     37s]   Not identified MB Latch number: 0
[02/14 12:45:01     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:45:01     37s] Total number of combinational cells: 87
[02/14 12:45:01     37s] Total number of sequential cells: 19
[02/14 12:45:01     37s] Total number of tristate cells: 3
[02/14 12:45:01     37s] Total number of level shifter cells: 0
[02/14 12:45:01     37s] Total number of power gating cells: 0
[02/14 12:45:01     37s] Total number of isolation cells: 0
[02/14 12:45:01     37s] Total number of power switch cells: 0
[02/14 12:45:01     37s] Total number of pulse generator cells: 0
[02/14 12:45:01     37s] Total number of always on buffers: 0
[02/14 12:45:01     37s] Total number of retention cells: 0
[02/14 12:45:01     37s] Total number of physical cells: 0
[02/14 12:45:01     37s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX8 BUFX8 BUFX16
[02/14 12:45:01     37s] Total number of usable buffers: 7
[02/14 12:45:01     37s] List of unusable buffers:
[02/14 12:45:01     37s] Total number of unusable buffers: 0
[02/14 12:45:01     37s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:45:01     37s] Total number of usable inverters: 9
[02/14 12:45:01     37s] List of unusable inverters:
[02/14 12:45:01     37s] Total number of unusable inverters: 0
[02/14 12:45:01     37s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:45:01     37s] Total number of identified usable delay cells: 4
[02/14 12:45:01     37s] List of identified unusable delay cells:
[02/14 12:45:01     37s] Total number of identified unusable delay cells: 0
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:45:01     37s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2483.7M, current mem=2483.7M)
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:45:01     37s] Summary for sequential cells identification: 
[02/14 12:45:01     37s]   Identified SBFF number: 16
[02/14 12:45:01     37s]   Identified MBFF number: 0
[02/14 12:45:01     37s]   Identified SB Latch number: 2
[02/14 12:45:01     37s]   Identified MB Latch number: 0
[02/14 12:45:01     37s]   Not identified SBFF number: 0
[02/14 12:45:01     37s]   Not identified MBFF number: 0
[02/14 12:45:01     37s]   Not identified SB Latch number: 0
[02/14 12:45:01     37s]   Not identified MB Latch number: 0
[02/14 12:45:01     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:45:01     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:45:01     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:45:01     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:45:01     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:45:01     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:45:01     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:45:01     37s] 
[02/14 12:45:01     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:45:01     37s] Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.fp.gz (mem = 2485.3M).
[02/14 12:45:01     37s] % Begin Load floorplan data ... (date=02/14 12:45:01, mem=2486.0M)
[02/14 12:45:01     37s] *info: reset 185 existing net BottomPreferredLayer and AvoidDetour
[02/14 12:45:01     37s] Deleting old partition specification.
[02/14 12:45:01     37s] Set FPlanBox to (0 0 1025800 1301800)
[02/14 12:45:01     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:45:01     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:45:01     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:45:01     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:45:01     37s]  ... processed partition successfully.
[02/14 12:45:01     37s] Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:48 2026, version: 1)
[02/14 12:45:01     37s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2487.2M, current mem=2487.2M)
[02/14 12:45:01     37s] There are 1 nets with bottomPreferredRoutingLayer being set
[02/14 12:45:01     37s] Extracting standard cell pins and blockage ...... 
[02/14 12:45:01     37s] Pin and blockage extraction finished
[02/14 12:45:01     37s] Delete all existing relative floorplan constraints.
[02/14 12:45:02     37s] % End Load floorplan data ... (date=02/14 12:45:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=2488.3M, current mem=2488.3M)
[02/14 12:45:02     37s] Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:45:02     37s] % Begin Load SymbolTable ... (date=02/14 12:45:02, mem=2488.3M)
[02/14 12:45:02     37s] routingBox: (0 0) (1025800 1301800)
[02/14 12:45:02     37s] Suppress "**WARN ..." messages.
[02/14 12:45:02     37s] coreBox:    (29900 29900) (995900 1271900)
[02/14 12:45:02     37s] Un-suppress "**WARN ..." messages.
[02/14 12:45:02     37s] % End Load SymbolTable ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2491.2M, current mem=2491.2M)
[02/14 12:45:02     37s] Loading place ...
[02/14 12:45:02     37s] % Begin Load placement data ... (date=02/14 12:45:02, mem=2491.2M)
[02/14 12:45:02     37s] Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.place.gz.
[02/14 12:45:02     37s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026, version# 2) ...
[02/14 12:45:02     37s] Read Views for adaptive view pruning ...
[02/14 12:45:02     37s] Read 0 views from Binary DB for adaptive view pruning
[02/14 12:45:02     37s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2491.6M) ***
[02/14 12:45:02     37s] Total net length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.351e+04)
[02/14 12:45:02     38s] % End Load placement data ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2492.0M, current mem=2492.0M)
[02/14 12:45:02     38s] Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:43:49 2026)
[02/14 12:45:02     38s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2492.3M) ***
[02/14 12:45:02     38s] % Begin Load routing data ... (date=02/14 12:45:02, mem=2492.3M)
[02/14 12:45:02     38s] Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.gz.
[02/14 12:45:02     38s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026 Format: 23.1) ...
[02/14 12:45:02     38s] *** Total 185 nets are successfully restored.
[02/14 12:45:02     38s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2493.5M) ***
[02/14 12:45:02     38s] % End Load routing data ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2493.6M, current mem=2492.6M)
[02/14 12:45:02     38s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/14 12:45:02     38s] Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.prop
[02/14 12:45:02     38s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2495.8M) ***
[02/14 12:45:02     38s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:45:03     38s] eee: Design meta data check started
[02/14 12:45:03     38s] Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/extraction/' ...
[02/14 12:45:03     38s] eee: Design meta data check completed
[02/14 12:45:03     38s] Extraction setup Started for TopCell counter_16bit 
[02/14 12:45:03     38s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/14 12:45:03     38s] eee: __QRC_SADV_USE_LE__ is set 0
[02/14 12:45:03     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/14 12:45:03     38s] Generating auto layer map file.
[02/14 12:45:03     38s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[02/14 12:45:03     38s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[02/14 12:45:03     38s] eee:       33	    mcon	        6	       mcon	Via            
[02/14 12:45:03     38s] eee:        1	    met1	        7	     metal1	Metal          
[02/14 12:45:03     38s] eee:       34	     via	        8	       via1	Via            
[02/14 12:45:03     38s] eee:        2	    met2	        9	     metal2	Metal          
[02/14 12:45:03     38s] eee:       35	    via2	       10	       via2	Via            
[02/14 12:45:03     38s] eee:        3	    met3	       11	     metal3	Metal          
[02/14 12:45:03     38s] eee:       36	    via3	       12	       via3	Via            
[02/14 12:45:03     38s] eee:        4	    met4	       13	     metal4	Metal          
[02/14 12:45:03     38s] eee:       37	    via4	       14	       via4	Via            
[02/14 12:45:03     38s] eee:        5	    met5	       15	     metal5	Metal          
[02/14 12:45:03     38s] eee: TechFile: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/mmmc/Nominal_25C/qrcTechFile
[02/14 12:45:03     38s] eee: HoWee  : 0 0 0 0 0 
[02/14 12:45:03     38s] eee: Erosn  : 0 0 0 0 0 
[02/14 12:45:03     38s] eee: nrColor: 0 0 0 0 0 
[02/14 12:45:03     39s] eee: Save / Restore of RC patterns enabled 
[02/14 12:45:03     39s] eee: Pattern meta data check started
[02/14 12:45:03     39s] eee: Pattern meta data check completed
[02/14 12:45:03     39s] eee: Pattern data restore started
[02/14 12:45:03     39s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.techData.gz' ...
[02/14 12:45:03     39s] eee: Pattern data restore completed
[02/14 12:45:03     39s] Completed (cpu: 0:00:00.3 real: 0:00:00.0)
[02/14 12:45:03     39s] Set Shrink Factor to 1.00000
[02/14 12:45:03     39s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:45:03     39s] Summary of Active RC-Corners : 
[02/14 12:45:03     39s]  
[02/14 12:45:03     39s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[02/14 12:45:03     39s]     RC-Corner Name        : Nominal_25C
[02/14 12:45:03     39s]     RC-Corner Index       : 0
[02/14 12:45:03     39s]     RC-Corner Temperature : 25 Celsius
[02/14 12:45:03     39s]     RC-Corner Cap Table   : ''
[02/14 12:45:03     39s]     RC-Corner PreRoute Res Factor         : 1
[02/14 12:45:03     39s]     RC-Corner PreRoute Cap Factor         : 1
[02/14 12:45:03     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/14 12:45:03     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/14 12:45:03     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/14 12:45:03     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/14 12:45:03     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/14 12:45:03     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/14 12:45:03     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/14 12:45:03     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/14 12:45:03     39s]     RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
[02/14 12:45:03     39s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:03     39s] eee: Grid density data restore started
[02/14 12:45:03     39s] eee: Grid density data restore completed
[02/14 12:45:03     39s] eee: pegSigSF=1.070000
[02/14 12:45:03     39s] Restored Grid density data
[02/14 12:45:03     39s] eee: Blockage data restore started... [02/14 12:45:03     39s] Initializing multi-corner resistance tables ...
completed.
[02/14 12:45:03     39s] eee: Grid unit RC data restore started
[02/14 12:45:03     39s] eee:     Restore started for corner Nominal_25C
[02/14 12:45:03     39s] eee:         Current session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:45:03     39s] eee:         Saved   session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:45:03     39s] eee:     Restore completed for corner Nominal_25C
[02/14 12:45:03     39s] eee: Grid unit RC data restore completed
[02/14 12:45:03     39s] eee: l=1 avDens=0.103889 usedTrk=7246.291956 availTrk=69750.000000 sigTrk=7246.291956
[02/14 12:45:03     39s] eee: l=2 avDens=0.018966 usedTrk=167.283116 availTrk=8820.000000 sigTrk=167.283116
[02/14 12:45:03     39s] eee: l=3 avDens=0.021790 usedTrk=168.589083 availTrk=7737.049180 sigTrk=168.589083
[02/14 12:45:03     39s] eee: l=4 avDens=0.027388 usedTrk=1469.392006 availTrk=53651.707317 sigTrk=1469.392006
[02/14 12:45:03     39s] eee: l=5 avDens=0.162355 usedTrk=1469.181666 availTrk=9049.180328 sigTrk=1469.181666
[02/14 12:45:03     39s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:03     39s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:03     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326712 uaWl=0.000000 uaWlH=0.211600 aWlH=0.000000 lMod=0 pMax=0.858100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:03     39s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:03     39s] eee: Metal Layers Info:
[02/14 12:45:03     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:03     39s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:03     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:03     39s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:03     39s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:03     39s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:03     39s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:03     39s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:03     39s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:03     39s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:03     39s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:03     39s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:03     39s] Restore PreRoute all RC Grid data successful.[02/14 12:45:03     39s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/14 12:45:03     39s] Start generating vias ..
### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[02/14 12:45:03     39s] #Skip building auto via since it is not turned on.
[02/14 12:45:03     39s] Extracting standard cell pins and blockage ...... 
[02/14 12:45:03     39s] Pin and blockage extraction finished
[02/14 12:45:03     39s] Via generation completed.
[02/14 12:45:03     39s] % Begin Load power constraints ... (date=02/14 12:45:03, mem=2512.3M)
[02/14 12:45:03     39s] source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit_power_constraints.tcl
[02/14 12:45:03     39s] 'set_default_switching_activity' finished successfully.
[02/14 12:45:03     39s] % End Load power constraints ... (date=02/14 12:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2534.2M, current mem=2534.2M)
[02/14 12:45:04     39s] % Begin load AAE data ... (date=02/14 12:45:03, mem=2552.8M)
[02/14 12:45:04     39s] **WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[02/14 12:45:04     39s] AAE DB initialization (MEM=2570.976562 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/14 12:45:04     39s] % End load AAE data ... (date=02/14 12:45:04, total cpu=0:00:00.7, real=0:00:00.0, peak res=2571.0M, current mem=2571.0M)
[02/14 12:45:04     39s] Restoring CCOpt config...
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:45:04     40s] Summary for sequential cells identification: 
[02/14 12:45:04     40s]   Identified SBFF number: 16
[02/14 12:45:04     40s]   Identified MBFF number: 0
[02/14 12:45:04     40s]   Identified SB Latch number: 2
[02/14 12:45:04     40s]   Identified MB Latch number: 0
[02/14 12:45:04     40s]   Not identified SBFF number: 0
[02/14 12:45:04     40s]   Not identified MBFF number: 0
[02/14 12:45:04     40s]   Not identified SB Latch number: 0
[02/14 12:45:04     40s]   Not identified MB Latch number: 0
[02/14 12:45:04     40s]   Number of sequential cells which are not FFs: 1
[02/14 12:45:04     40s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:45:04     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:45:04     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:45:04     40s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:45:04     40s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:45:04     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:45:04     40s]   Extracting original clock gating for core_clock...
[02/14 12:45:04     40s]     clock_tree core_clock contains 16 sinks and 0 clock gates.
[02/14 12:45:04     40s]   Extracting original clock gating for core_clock done.
[02/14 12:45:04     40s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:45:04     40s] Restoring CCOpt config done.
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Deleting Cell Server End ...
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:45:04     40s] Summary for sequential cells identification: 
[02/14 12:45:04     40s]   Identified SBFF number: 16
[02/14 12:45:04     40s]   Identified MBFF number: 0
[02/14 12:45:04     40s]   Identified SB Latch number: 2
[02/14 12:45:04     40s]   Identified MB Latch number: 0
[02/14 12:45:04     40s]   Not identified SBFF number: 0
[02/14 12:45:04     40s]   Not identified MBFF number: 0
[02/14 12:45:04     40s]   Not identified SB Latch number: 0
[02/14 12:45:04     40s]   Not identified MB Latch number: 0
[02/14 12:45:04     40s]   Number of sequential cells which are not FFs: 1
[02/14 12:45:04     40s] Total number of combinational cells: 87
[02/14 12:45:04     40s] Total number of sequential cells: 19
[02/14 12:45:04     40s] Total number of tristate cells: 3
[02/14 12:45:04     40s] Total number of level shifter cells: 0
[02/14 12:45:04     40s] Total number of power gating cells: 0
[02/14 12:45:04     40s] Total number of isolation cells: 0
[02/14 12:45:04     40s] Total number of power switch cells: 0
[02/14 12:45:04     40s] Total number of pulse generator cells: 0
[02/14 12:45:04     40s] Total number of always on buffers: 0
[02/14 12:45:04     40s] Total number of retention cells: 0
[02/14 12:45:04     40s] Total number of physical cells: 0
[02/14 12:45:04     40s] List of usable buffers: CLKBUFX2 BUFX2[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:45:04     40s] Total number of usable buffers: 7
[02/14 12:45:04     40s] List of unusable buffers:
[02/14 12:45:04     40s] Total number of unusable buffers: 0
[02/14 12:45:04     40s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:45:04     40s] Total number of usable inverters: 9
[02/14 12:45:04     40s] List of unusable inverters:
[02/14 12:45:04     40s] Total number of unusable inverters: 0
[02/14 12:45:04     40s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:45:04     40s] Total number of identified usable delay cells: 4
[02/14 12:45:04     40s] List of identified unusable delay cells:
[02/14 12:45:04     40s] Total number of identified unusable delay cells: 0
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] TimeStamp Deleting Cell Server End ...
[02/14 12:45:04     40s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[02/14 12:45:04     40s] timing_aocv_enable_gba_combine_launch_capture
[02/14 12:45:04     40s] timing_enable_backward_compatible_latch_thru_mt_mode
[02/14 12:45:04     40s] timing_enable_separate_device_slew_effect_sensitivities
[02/14 12:45:04     40s] #% End load design ... (date=02/14 12:45:04, total cpu=0:00:06.5, real=0:00:07.0, peak res=2583.3M, current mem=2575.1M)
[02/14 12:45:04     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:45:04     40s] 
[02/14 12:45:04     40s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:45:04     40s] Severity  ID               Count  Summary                                  
[02/14 12:45:04     40s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:45:04     40s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:45:04     40s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:45:04     40s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:45:04     40s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[02/14 12:45:04     40s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:45:04     40s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:45:04     40s] *** Message Summary: 147 warning(s), 0 error(s)
[02/14 12:45:04     40s] 
[02/14 12:45:05     40s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:05     40s] UM:*                                                                   read_db
[02/14 12:45:05     40s] Sourcing flow scripts...
[02/14 12:45:05     40s] Sourcing flow scripts done.
[02/14 12:45:05     40s] reading previous metrics...
[02/14 12:45:07     42s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:45:07     42s] #@ Begin verbose flow_step activate_views
[02/14 12:45:07     42s] @flow 2: apply {{} {
[02/14 12:45:07     42s]     set db [get_db flow_starting_db]
[02/14 12:45:07     42s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:45:07     42s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:45:07     42s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:45:07     42s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:45:07     42s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:45:07     42s]   
[02/14 12:45:07     42s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:45:07     42s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:45:07     42s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:45:07     42s]         set cmd "set_analysis_view"
[02/14 12:45:07     42s]         if {$setup_views ne ""} {
[02/14 12:45:07     42s]           append cmd " -setup [list $setup_views]"
[02/14 12:45:07     42s]         } else {
[02/14 12:45:07     42s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         if {$hold_views ne ""} {
[02/14 12:45:07     42s]           append cmd " -hold [list $hold_views]"
[02/14 12:45:07     42s]         } else {
[02/14 12:45:07     42s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         if {$leakage_view ne ""} {
[02/14 12:45:07     42s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:45:07     42s]         } else {
[02/14 12:45:07     42s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:45:07     42s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:45:07     42s]           }
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         if {$dynamic_view ne ""} {
[02/14 12:45:07     42s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:45:07     42s]         } else {
[02/14 12:45:07     42s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:45:07     42s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:45:07     42s]           }
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         eval $cmd
[02/14 12:45:07     42s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:45:07     42s]         set cmd "set_flowkit_read_db_args"
[02/14 12:45:07     42s]         if {$setup_views ne ""} {
[02/14 12:45:07     42s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         if {$hold_views ne ""} {
[02/14 12:45:07     42s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         if {$leakage_view ne ""} {
[02/14 12:45:07     42s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         if {$dynamic_view ne ""} {
[02/14 12:45:07     42s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:45:07     42s]         }
[02/14 12:45:07     42s]         eval $cmd
[02/14 12:45:07     42s]       } else {
[02/14 12:45:07     42s]       }
[02/14 12:45:07     42s]     }
[02/14 12:45:07     42s]   }}
[02/14 12:45:07     42s] #@ End verbose flow_step activate_views
[02/14 12:45:07     42s] #@ Begin verbose flow_step init_mcpu
[02/14 12:45:07     42s] @flow 2: apply {{} {
[02/14 12:45:07     42s]     # Multi host/cpu attributes
[02/14 12:45:07     42s]     #-----------------------------------------------------------------------------
[02/14 12:45:07     42s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:45:07     42s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:45:07     42s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:45:07     42s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:45:07     42s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:45:07     42s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:45:07     42s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:45:07     42s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:45:07     42s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:45:07     42s]     } else {
[02/14 12:45:07     42s]       set max_cpus 1
[02/14 12:45:07     42s]     }
[02/14 12:45:07     42s]     switch -glob [get_db program_short_name] {
[02/14 12:45:07     42s]       default       {}
[02/14 12:45:07     42s]       joules*       -
[02/14 12:45:07     42s]       genus*        -
[02/14 12:45:07     42s]       innovus*      -
[02/14 12:45:07     42s]       tempus*       -
[02/14 12:45:07     42s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:45:07     42s]     }
[02/14 12:45:07     42s] if {[get_feature opt_signoff]} {
[02/14 12:45:07     42s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:45:07     42s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:45:07     42s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:45:07     42s]         set_distributed_hosts -local
[02/14 12:45:07     42s]       }
[02/14 12:45:07     42s] }
[02/14 12:45:07     42s]   }}
[02/14 12:45:07     42s] set_multi_cpu_usage -local_cpu 1
[02/14 12:45:07     42s] #@ End verbose flow_step init_mcpu
[02/14 12:45:07     42s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:45:07     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:07     43s] UM:*                                                                   init_flow
[02/14 12:45:08     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:08     43s] UM:*                                                                   cts
[02/14 12:45:08     43s] #@ Begin verbose flow_step implementation.cts.block_start
[02/14 12:45:08     43s] @@flow 2: set_db flow_write_db_common false
[02/14 12:45:08     43s] #@ End verbose flow_step implementation.cts.block_start
[02/14 12:45:10     45s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:10     45s] UM:           44.7             46                                      block_start
[02/14 12:45:14     49s] #@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
[02/14 12:45:15     49s] @flow 2: if {[get_feature report_lec]} {...}
[02/14 12:45:15     50s] @flow 8: # Design attributes  [get_db -category design]
[02/14 12:45:15     50s] @flow 9: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @@flow 10: set_db design_process_node 130
[02/14 12:45:15     50s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:45:15     50s] ##  Process: 130           (User Set)               
[02/14 12:45:15     50s] ##     Node: (not set)                           
[02/14 12:45:15     50s] 
[02/14 12:45:15     50s] ##  Check design process and node:  
[02/14 12:45:15     50s] ##  Design tech node is not set.
[02/14 12:45:15     50s] 
[02/14 12:45:15     50s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:45:15     50s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:45:15     50s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:45:15     50s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:45:15     50s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:45:15     50s] @@flow 11: set_db design_top_routing_layer met5
[02/14 12:45:15     50s] @@flow 12: set_db design_bottom_routing_layer met1
[02/14 12:45:15     50s] @@flow 13: set_db design_flow_effort standard
[02/14 12:45:15     50s] @@flow 14: set_db design_power_effort none
[02/14 12:45:15     50s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:45:15     50s] @flow 17: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @@flow 18: set_db timing_analysis_cppr           both
[02/14 12:45:15     50s] @@flow 19: set_db timing_analysis_type           ocv
[02/14 12:45:15     50s] @@flow 20: set_db timing_analysis_aocv 0
[02/14 12:45:15     50s] @@flow 21: set_db timing_analysis_socv 0
[02/14 12:45:15     50s] @flow 22: if {[get_feature report_pba]} {...}
[02/14 12:45:15     50s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:45:15     50s] @flow 27: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @flow 28: if {[is_flow -after route.block_finish]} {...}
[02/14 12:45:15     50s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[02/14 12:45:15     50s] @flow 34: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[02/14 12:45:15     50s] @flow 37: # Optimization attributes  [get_db -category opt]
[02/14 12:45:15     50s] @flow 38: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[02/14 12:45:15     50s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[02/14 12:45:15     50s] @flow 42: # Clock attributes  [get_db -category cts]
[02/14 12:45:15     50s] @flow 43: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @@flow 44: set_db cts_target_skew auto
[02/14 12:45:15     50s] @@flow 45: set_db cts_target_max_transition_time_top 100
[02/14 12:45:15     50s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[02/14 12:45:15     50s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[02/14 12:45:15     50s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[02/14 12:45:15     50s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:45:15     50s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[02/14 12:45:15     50s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:45:15     50s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[02/14 12:45:15     50s] @flow 55: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:45:15     50s] @flow 58: # Routing attributes  [get_db -category route]
[02/14 12:45:15     50s] @flow 59: #-------------------------------------------------------------------------------
[02/14 12:45:15     50s] #@ End verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
[02/14 12:45:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:16     51s] UM:           6.54              6                                      init_innovus_yaml
[02/14 12:45:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:16     51s] UM:*                                                                   init_innovus
[02/14 12:45:21     56s] #@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_user
[02/14 12:45:21     56s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:45:21     56s] @flow 3: #-----------------------------------------------------------------------------
[02/14 12:45:21     56s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:45:21     56s] @flow 6: #-----------------------------------------------------------------------------
[02/14 12:45:21     56s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[02/14 12:45:21     56s] @flow 9: #-----------------------------------------------------------------------------
[02/14 12:45:21     56s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[02/14 12:45:21     56s] @flow 12: # Placement attributes  [get_db -category place]
[02/14 12:45:21     56s] @flow 13: #-----------------------------------------------------------------------------
[02/14 12:45:21     56s] @flow 15: # Optimization attributes  [get_db -category opt]
[02/14 12:45:21     56s] @flow 16: #-----------------------------------------------------------------------------
[02/14 12:45:21     56s] @flow 18: # Clock attributes  [get_db -category cts]
[02/14 12:45:22     56s] @flow 19: #-----------------------------------------------------------------------------
[02/14 12:45:22     56s] @flow 21: # Routing attributes  [get_db -category route]
[02/14 12:45:22     56s] @flow 22: #-----------------------------------------------------------------------------
[02/14 12:45:22     56s] #@ End verbose flow_step implementation.cts.init_innovus.init_innovus_user
[02/14 12:45:23     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:23     58s] UM:           5.89              6                                      init_innovus_user
[02/14 12:45:28     63s] #@ Begin verbose flow_step implementation.cts.add_clock_tree
[02/14 12:45:28     63s] @flow 2: #- implement clock trees and propagated clock setup optimization
[02/14 12:45:28     63s] @flow 3: if {[get_db opt_enable_podv2_clock_opt_flow]} {
[02/14 12:45:28     63s] @@flow 4: clock_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
[02/14 12:45:28     63s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:03.2/0:01:04.1 (1.0), mem = 2704.6M
[02/14 12:45:28     63s] **INFO: User's settings:
[02/14 12:45:28     63s] delaycal_enable_high_fanout                                    true
[02/14 12:45:28     63s] delaycal_enable_ideal_seq_async_pins                           false
[02/14 12:45:28     63s] delaycal_eng_enablepreplacedflow                               false
[02/14 12:45:28     63s] delaycal_ignore_net_load                                       false
[02/14 12:45:28     63s] delaycal_socv_accuracy_mode                                    low
[02/14 12:45:28     63s] setAnalysisMode -monteCarlo                                    false
[02/14 12:45:28     63s] setDelayCalMode -enable_hier_save_restore_flow                 false
[02/14 12:45:28     63s] setDelayCalMode -engine                                        aae
[02/14 12:45:28     63s] design_bottom_routing_layer                                    met1
[02/14 12:45:28     63s] design_flow_effort                                             standard
[02/14 12:45:28     63s] design_power_effort                                            none
[02/14 12:45:28     63s] design_process_node                                            130
[02/14 12:45:28     63s] design_top_routing_layer                                       met5
[02/14 12:45:28     63s] extract_rc_assume_metal_fill                                   0.0
[02/14 12:45:28     63s] extract_rc_coupling_cap_threshold                              0.4
[02/14 12:45:28     63s] extract_rc_engine                                              pre_route
[02/14 12:45:28     63s] extract_rc_pre_place_site_size                                 4.6
[02/14 12:45:28     63s] extract_rc_pre_place_wire_length_slope                         1.9
[02/14 12:45:28     63s] extract_rc_pre_place_wire_length_y0                            2.0
[02/14 12:45:28     63s] extract_rc_relative_cap_threshold                              1.0
[02/14 12:45:28     63s] extract_rc_shrink_factor                                       1.0
[02/14 12:45:28     63s] extract_rc_total_cap_threshold                                 0.0
[02/14 12:45:28     63s] multibit_aware_seq_mapping                                     auto
[02/14 12:45:28     63s] opt_drv                                                        true
[02/14 12:45:28     63s] opt_drv_margin                                                 0.0
[02/14 12:45:28     63s] opt_leakage_to_dynamic_ratio                                   0.5
[02/14 12:45:28     63s] opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
[02/14 12:45:28     63s] opt_multi_bit_flop_name_separator                              _MB_
[02/14 12:45:28     63s] opt_new_inst_prefix                                            cts_
[02/14 12:45:28     63s] opt_resize_flip_flops                                          true
[02/14 12:45:28     63s] opt_setup_target_slack                                         0.0
[02/14 12:45:28     63s] opt_view_pruning_hold_views_active_list                        { tt_v1.8_25C_Nominal_25_func }
[02/14 12:45:28     63s] opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
[02/14 12:45:28     63s] opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
[02/14 12:45:28     63s] opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
[02/14 12:45:28     63s] route_exp_design_mode_bottom_routing_layer                     1
[02/14 12:45:28     63s] route_exp_design_mode_top_routing_layer                        5
[02/14 12:45:28     63s] route_extract_third_party_compatible                           false
[02/14 12:45:28     63s] route_global_exp_timing_driven_std_delay                       37.6
[02/14 12:45:28     63s] route_re_insert_filler_cell_list                               {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:45:28     63s] route_re_insert_filler_cell_list_from_file                     false
[02/14 12:45:28     63s] setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
[02/14 12:45:28     63s] getAnalysisMode -monteCarlo                                    false
[02/14 12:45:28     63s] getDelayCalMode -enable_hier_save_restore_flow                 false
[02/14 12:45:28     63s] getDelayCalMode -engine                                        aae
[02/14 12:45:28     63s] getImportMode -config                                          true
[02/14 12:45:28     63s] get_power_analysis_mode -honor_net_activity_for_tcf            false
[02/14 12:45:28     63s] get_power_analysis_mode -honor_sublevel_activity               true
[02/14 12:45:28     63s] getAnalysisMode -monteCarlo                                    false
[02/14 12:45:28     63s] Hard fence disabled
[02/14 12:45:28     63s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2704.9M, EPOCH TIME: 1771091128.584409
[02/14 12:45:28     63s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2704.9M, EPOCH TIME: 1771091128.584512
[02/14 12:45:28     63s] Memory usage before memory release/compaction is 2705.3
[02/14 12:45:28     63s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:28     63s] Memory usage at beginning of DPlace-Init is 2705.3M.
[02/14 12:45:28     63s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2705.3M, EPOCH TIME: 1771091128.585315
[02/14 12:45:28     63s] # Init pin-track-align, new floorplan.
[02/14 12:45:28     63s] Processing tracks to init pin-track alignment.
[02/14 12:45:28     63s] z: 2, totalTracks: 1
[02/14 12:45:28     63s] z: 4, totalTracks: 1
[02/14 12:45:28     63s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:28     63s] Cell counter_16bit LLGs are deleted
[02/14 12:45:28     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] # Building counter_16bit llgBox search-tree.
[02/14 12:45:28     63s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2706.2M, EPOCH TIME: 1771091128.611705
[02/14 12:45:28     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2706.2M, EPOCH TIME: 1771091128.612294
[02/14 12:45:28     63s] Max number of tech site patterns supported in site array is 256.
[02/14 12:45:28     63s] Core basic site is CoreSite
[02/14 12:45:28     63s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[02/14 12:45:28     63s] Type 'man IMPSP-362' for more detail.
[02/14 12:45:28     63s] DP-Init: Signature of floorplan is 31ce1a545f18cf00. Signature of routing blockage is efb3e80eb5dd3564.
[02/14 12:45:28     63s] After signature check, allow fast init is false, keep pre-filter is false.
[02/14 12:45:28     63s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:45:28     63s] Use non-trimmed site array because memory saving is not enough.
[02/14 12:45:28     63s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:45:28     63s] SiteArray: use 3,457,024 bytes
[02/14 12:45:28     63s] SiteArray: current memory after site array memory allocation 2711.2M
[02/14 12:45:28     63s] SiteArray: FP blocked sites are writable
[02/14 12:45:28     63s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7fe9c378eae8.
[02/14 12:45:28     63s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[02/14 12:45:28     63s] Keep-away cache is enable on metals: 1-5
[02/14 12:45:28     63s] Estimated cell power/ground rail width = 0.517 um
[02/14 12:45:28     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:45:28     63s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:2716.7M, EPOCH TIME: 1771091128.629124
[02/14 12:45:28     63s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:45:28     63s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.008, REAL:0.009, MEM:2716.7M, EPOCH TIME: 1771091128.637708
[02/14 12:45:28     63s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:45:28     63s] Atter site array init, number of instance map data is 0.
[02/14 12:45:28     63s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.028, REAL:0.029, MEM:2716.7M, EPOCH TIME: 1771091128.640951
[02/14 12:45:28     63s] 
[02/14 12:45:28     63s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/14 12:45:28     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:28     63s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:28     63s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:45:28     63s] OPERPROF:         Starting CMU at level 5, MEM:2716.7M, EPOCH TIME: 1771091128.643207
[02/14 12:45:28     63s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2717.8M, EPOCH TIME: 1771091128.643649
[02/14 12:45:28     63s] 
[02/14 12:45:28     63s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:45:28     63s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.032, REAL:0.033, MEM:2718.0M, EPOCH TIME: 1771091128.645179
[02/14 12:45:28     63s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2718.0M, EPOCH TIME: 1771091128.645232
[02/14 12:45:28     63s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2718.0M, EPOCH TIME: 1771091128.645356
[02/14 12:45:28     63s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2718.0MB).
[02/14 12:45:28     63s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.058, REAL:0.063, MEM:2718.0M, EPOCH TIME: 1771091128.648022
[02/14 12:45:28     63s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.058, REAL:0.064, MEM:2718.0M, EPOCH TIME: 1771091128.648411
[02/14 12:45:28     63s] TDRefine: refinePlace mode is spiral
[02/14 12:45:28     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.1
[02/14 12:45:28     63s] OPERPROF:   Starting Refine-Place at level 2, MEM:2718.0M, EPOCH TIME: 1771091128.649232
[02/14 12:45:28     63s] *** Starting place_detail (0:01:03 mem=2718.0M) ***
[02/14 12:45:28     63s] Total net bbox length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.320e+04)
[02/14 12:45:28     63s] 
[02/14 12:45:28     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:28     63s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:28     63s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2718.6M, EPOCH TIME: 1771091128.652150
[02/14 12:45:28     63s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2718.6M, EPOCH TIME: 1771091128.652220
[02/14 12:45:28     63s] Set min layer with design mode ( 1 )
[02/14 12:45:28     63s] Set max layer with design mode ( 5 )
[02/14 12:45:28     63s] Set min layer with design mode ( 1 )
[02/14 12:45:28     63s] Set max layer with design mode ( 5 )
[02/14 12:45:28     63s] User Input Parameters:
[02/14 12:45:28     63s] - Congestion Driven    : Off
[02/14 12:45:28     63s] - Timing Driven        : Off
[02/14 12:45:28     63s] - Area-Violation Based : Off
[02/14 12:45:28     63s] - Start Rollback Level : -5
[02/14 12:45:28     63s] - Legalized            : On
[02/14 12:45:28     63s] - Window Based         : Off
[02/14 12:45:28     63s] - eDen incr mode       : Off
[02/14 12:45:28     63s] - Small incr mode      : On
[02/14 12:45:28     63s] 
[02/14 12:45:28     63s] 
[02/14 12:45:28     63s] Starting Small incrNP...
[02/14 12:45:28     63s] default core: bins with density > 0.750 =  0.00 % ( 0 / 720 )
[02/14 12:45:28     63s] Density distribution unevenness ratio (U70) = 0.000%
[02/14 12:45:28     63s] Density distribution unevenness ratio = 98.714%
[02/14 12:45:28     63s] Density distribution unevenness ratio (U80) = 0.000%
[02/14 12:45:28     63s] Density distribution unevenness ratio (U90) = 0.000%
[02/14 12:45:28     63s] Density distribution unevenness ratio (U70R) = 0.000%
[02/14 12:45:28     63s] Density distribution unevenness ratio (U80R) = 0.000%
[02/14 12:45:28     63s] Density distribution unevenness ratio (U90R) = 0.000%
[02/14 12:45:28     63s] Density distribution weighted unevenness ratio = 0.000%
[02/14 12:45:28     63s] cost 0.602222, thresh 1.000000
[02/14 12:45:28     63s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2719.3M, EPOCH TIME: 1771091128.663510
[02/14 12:45:28     63s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2719.3M, EPOCH TIME: 1771091128.663573
[02/14 12:45:28     63s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2719.3M, EPOCH TIME: 1771091128.663634
[02/14 12:45:28     63s] Starting refinePlace ...
[02/14 12:45:28     63s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2719.3M)
[02/14 12:45:28     63s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:28     63s] Set min layer with design mode ( 1 )
[02/14 12:45:28     63s] Set max layer with design mode ( 5 )
[02/14 12:45:28     63s] Set min layer with design mode ( 1 )
[02/14 12:45:28     63s] Set max layer with design mode ( 5 )
[02/14 12:45:28     63s]   Spread Effort: high, standalone mode, useDDP on.
[02/14 12:45:28     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2720.2MB) @(0:01:03 - 0:01:03).
[02/14 12:45:28     63s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:28     63s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:28     63s] Statistics of distance of Instance movement in refine placement:
[02/14 12:45:28     63s]   maximum (X+Y) =         0.00 um
[02/14 12:45:28     63s]   mean    (X+Y) =         0.00 um
[02/14 12:45:28     63s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.2MB
[02/14 12:45:28     63s] Summary Report:
[02/14 12:45:28     63s] Instances moved: 0 (out of 164 movable)
[02/14 12:45:28     63s] Instances flipped: 0
[02/14 12:45:28     63s] Mean displacement: 0.00 um
[02/14 12:45:28     63s] Max displacement: 0.00 um 
[02/14 12:45:28     63s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:45:28     63s] Total instances moved : 0
[02/14 12:45:28     63s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.009, REAL:0.009, MEM:2720.2M, EPOCH TIME: 1771091128.673058
[02/14 12:45:28     63s] Total net bbox length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.320e+04)
[02/14 12:45:28     63s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2720.2MB) @(0:01:03 - 0:01:03).
[02/14 12:45:28     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.1
[02/14 12:45:28     63s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.2MB
[02/14 12:45:28     63s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.022, REAL:0.024, MEM:2720.2M, EPOCH TIME: 1771091128.673405
[02/14 12:45:28     63s] *** Finished place_detail (0:01:03 mem=2720.2M) ***
[02/14 12:45:28     63s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2720.2M, EPOCH TIME: 1771091128.673509
[02/14 12:45:28     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] Cell counter_16bit LLGs are deleted
[02/14 12:45:28     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:28     63s] # Resetting pin-track-align track data.
[02/14 12:45:28     63s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2720.7M, EPOCH TIME: 1771091128.675054
[02/14 12:45:28     63s] Memory usage before memory release/compaction is 2720.7
[02/14 12:45:28     63s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:28     63s] Memory usage at end of DPlace-Cleanup is 2720.7M.
[02/14 12:45:28     63s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.082, REAL:0.091, MEM:2720.7M, EPOCH TIME: 1771091128.675576
[02/14 12:45:28     63s] ccopt_args: -outDir debug -prefix cts
[02/14 12:45:28     63s] Turning off fast DC mode.
[02/14 12:45:28     63s] Runtime...
[02/14 12:45:28     63s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/14 12:45:28     63s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[02/14 12:45:28     63s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[02/14 12:45:28     63s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[02/14 12:45:28     63s] Set place::cacheFPlanSiteMark to 1
[02/14 12:45:28     63s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/14 12:45:28     63s] Using CCOpt effort standard.
[02/14 12:45:28     63s] Updating ideal nets and annotations...
[02/14 12:45:28     63s] Reset timing graph...
[02/14 12:45:28     63s] Ignoring AAE DB Resetting ...
[02/14 12:45:28     63s] Reset timing graph done.
[02/14 12:45:28     63s] Ignoring AAE DB Resetting ...
[02/14 12:45:29     63s] Reset timing graph...
[02/14 12:45:29     63s] Ignoring AAE DB Resetting ...
[02/14 12:45:29     63s] Reset timing graph done.
[02/14 12:45:29     63s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/14 12:45:29     63s] Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/14 12:45:29     63s] CCOpt::Phase::Initialization...
[02/14 12:45:29     63s] Check Prerequisites...
[02/14 12:45:29     63s] Leaving CCOpt scope - CheckPlace...
[02/14 12:45:29     63s] OPERPROF: Starting checkPlace at level 1, MEM:2743.9M, EPOCH TIME: 1771091129.117957
[02/14 12:45:29     63s] Processing tracks to init pin-track alignment.
[02/14 12:45:29     63s] z: 2, totalTracks: 1
[02/14 12:45:29     63s] z: 4, totalTracks: 1
[02/14 12:45:29     63s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:29     63s] Cell counter_16bit LLGs are deleted
[02/14 12:45:29     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] # Building counter_16bit llgBox search-tree.
[02/14 12:45:29     63s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2743.9M, EPOCH TIME: 1771091129.135884
[02/14 12:45:29     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2743.9M, EPOCH TIME: 1771091129.136019
[02/14 12:45:29     63s] Max number of tech site patterns supported in site array is 256.
[02/14 12:45:29     63s] Core basic site is CoreSite
[02/14 12:45:29     63s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:45:29     63s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:45:29     63s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:45:29     63s] SiteArray: use 3,457,024 bytes
[02/14 12:45:29     63s] SiteArray: current memory after site array memory allocation 2743.8M
[02/14 12:45:29     63s] SiteArray: FP blocked sites are writable
[02/14 12:45:29     63s] Keep-away cache is enable on metals: 1-5
[02/14 12:45:29     63s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:45:29     63s] Atter site array init, number of instance map data is 0.
[02/14 12:45:29     63s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.011, REAL:0.012, MEM:2743.8M, EPOCH TIME: 1771091129.148316
[02/14 12:45:29     63s] 
[02/14 12:45:29     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:29     63s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:29     63s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.014, MEM:2743.8M, EPOCH TIME: 1771091129.150160
[02/14 12:45:29     63s] Begin checking exclusive groups violation ...
[02/14 12:45:29     63s] There are 0 groups to check, max #box is 0, total #box is 0
[02/14 12:45:29     63s] Finished checking exclusive groups violations. Found 0 Vio.
[02/14 12:45:29     63s] Begin checking placement ... (start mem=2743.9M, init mem=2743.8M)
[02/14 12:45:29     63s] 
[02/14 12:45:29     63s] Running CheckPlace using 1 thread in normal mode...
[02/14 12:45:29     63s] 
[02/14 12:45:29     63s] ...checkPlace normal is done!
[02/14 12:45:29     63s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2744.4M, EPOCH TIME: 1771091129.159584
[02/14 12:45:29     63s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2744.4M, EPOCH TIME: 1771091129.160868
[02/14 12:45:29     63s] Overlapping with other instance:    94
[02/14 12:45:29     63s] *info: Placed = 164           
[02/14 12:45:29     63s] *info: Unplaced = 0           
[02/14 12:45:29     63s] Placement Density:0.20%(2414/1199772)
[02/14 12:45:29     63s] Placement Density (including fixed std cells):0.20%(2414/1199772)
[02/14 12:45:29     63s] Cell counter_16bit LLGs are deleted
[02/14 12:45:29     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:45:29     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] # Resetting pin-track-align track data.
[02/14 12:45:29     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     63s] OPERPROF: Finished checkPlace at level 1, CPU:0.042, REAL:0.046, MEM:2744.4M, EPOCH TIME: 1771091129.163742
[02/14 12:45:29     63s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2744.4M)
[02/14 12:45:29     63s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
[02/14 12:45:29     63s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:29     63s] Innovus will update I/O latencies
[02/14 12:45:29     63s] Reset timing graph...
[02/14 12:45:29     63s] Ignoring AAE DB Resetting ...
[02/14 12:45:29     63s] Reset timing graph done.
[02/14 12:45:29     63s] Ignoring AAE DB Resetting ...
[02/14 12:45:29     63s] No differences between SDC and CTS ideal net status found.
[02/14 12:45:29     63s] No differences between SDC and CTS transition time annotations found.
[02/14 12:45:29     63s] No differences between SDC and CTS delay annotations found.
[02/14 12:45:29     63s] Reset timing graph...
[02/14 12:45:29     63s] Ignoring AAE DB Resetting ...
[02/14 12:45:29     63s] Reset timing graph done.
[02/14 12:45:29     63s] 
[02/14 12:45:29     63s] 
[02/14 12:45:29     63s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/14 12:45:29     63s] 
[02/14 12:45:29     63s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:29     63s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:29     63s] Info: 1 threads available for lower-level modules during optimization.
[02/14 12:45:29     63s] Executing ccopt post-processing.
[02/14 12:45:29     63s] Synthesizing clock trees with CCOpt...
[02/14 12:45:29     63s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:04.0/0:01:04.9 (1.0), mem = 2747.9M
[02/14 12:45:29     63s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:45:29     64s] CCOpt::Phase::PreparingToBalance...
[02/14 12:45:29     64s] Leaving CCOpt scope - Initializing power interface...
[02/14 12:45:29     64s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:29     64s] Notify start of optimization...
[02/14 12:45:29     64s] Notify start of optimization done.
[02/14 12:45:29     64s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/14 12:45:29     64s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2748.1M, EPOCH TIME: 1771091129.311364
[02/14 12:45:29     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2724.8M, EPOCH TIME: 1771091129.313184
[02/14 12:45:29     64s] Memory usage before memory release/compaction is 2724.8
[02/14 12:45:29     64s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:29     64s] Memory usage at end of DPlace-Cleanup is 2724.8M.
[02/14 12:45:29     64s] [oiLAM] Zs 5, 6
[02/14 12:45:29     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=2724.8M
[02/14 12:45:29     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=2724.8M
[02/14 12:45:29     64s] Running pre-eGR process
[02/14 12:45:29     64s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:29     64s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:29     64s] (I)      Started Early Global Route ( Curr Mem: 2.62 MB )
[02/14 12:45:29     64s] (I)      Initializing eGR engine (regular)
[02/14 12:45:29     64s] Set min layer with design mode ( 1 )
[02/14 12:45:29     64s] Set max layer with design mode ( 5 )
[02/14 12:45:29     64s] (I)      clean place blk overflow:
[02/14 12:45:29     64s] (I)      H : enabled 1.00 0
[02/14 12:45:29     64s] (I)      V : enabled 1.00 0
[02/14 12:45:29     64s] (I)      Initializing eGR engine (regular)
[02/14 12:45:29     64s] Set min layer with design mode ( 1 )
[02/14 12:45:29     64s] Set max layer with design mode ( 5 )
[02/14 12:45:29     64s] (I)      clean place blk overflow:
[02/14 12:45:29     64s] (I)      H : enabled 1.00 0
[02/14 12:45:29     64s] (I)      V : enabled 1.00 0
[02/14 12:45:29     64s] (I)      Started Early Global Route kernel ( Curr Mem: 2.62 MB )
[02/14 12:45:29     64s] (I)      Running eGR Regular flow
[02/14 12:45:29     64s] (I)      # wire layers (front) : 6
[02/14 12:45:29     64s] (I)      # wire layers (back)  : 0
[02/14 12:45:29     64s] (I)      min wire layer : 1
[02/14 12:45:29     64s] (I)      max wire layer : 5
[02/14 12:45:29     64s] (I)      # cut layers (front) : 5
[02/14 12:45:29     64s] (I)      # cut layers (back)  : 0
[02/14 12:45:29     64s] (I)      min cut layer : 1
[02/14 12:45:29     64s] (I)      max cut layer : 4
[02/14 12:45:29     64s] (I)      ================================ Layers ================================
[02/14 12:45:29     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:29     64s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:29     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:29     64s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:29     64s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:29     64s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:29     64s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:29     64s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:29     64s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:29     64s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:29     64s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:29     64s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:29     64s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:29     64s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:29     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:29     64s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:29     64s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:29     64s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:29     64s] (I)      Started Import and model ( Curr Mem: 2.62 MB )
[02/14 12:45:29     64s] (I)      == Non-default Options ==
[02/14 12:45:29     64s] (I)      Maximum routing layer                              : 5
[02/14 12:45:29     64s] (I)      Minimum routing layer                              : 1
[02/14 12:45:29     64s] (I)      Top routing layer                                  : 5
[02/14 12:45:29     64s] (I)      Bottom routing layer                               : 1
[02/14 12:45:29     64s] (I)      Number of threads                                  : 1
[02/14 12:45:29     64s] (I)      Route tie net to shape                             : auto
[02/14 12:45:29     64s] (I)      Method to set GCell size                           : row
[02/14 12:45:29     64s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:29     64s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:29     64s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:29     64s] (I)      ============== Pin Summary ==============
[02/14 12:45:29     64s] (I)      +-------+--------+---------+------------+
[02/14 12:45:29     64s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:29     64s] (I)      +-------+--------+---------+------------+
[02/14 12:45:29     64s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:29     64s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:29     64s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:29     64s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:29     64s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:29     64s] (I)      +-------+--------+---------+------------+
[02/14 12:45:29     64s] (I)      Custom ignore net properties:
[02/14 12:45:29     64s] (I)      1 : NotLegal
[02/14 12:45:29     64s] (I)      Default ignore net properties:
[02/14 12:45:29     64s] (I)      1 : Special
[02/14 12:45:29     64s] (I)      2 : Analog
[02/14 12:45:29     64s] (I)      3 : Fixed
[02/14 12:45:29     64s] (I)      4 : Skipped
[02/14 12:45:29     64s] (I)      5 : MixedSignal
[02/14 12:45:29     64s] (I)      Prerouted net properties:
[02/14 12:45:29     64s] (I)      1 : NotLegal
[02/14 12:45:29     64s] (I)      2 : Special
[02/14 12:45:29     64s] (I)      3 : Analog
[02/14 12:45:29     64s] (I)      4 : Fixed
[02/14 12:45:29     64s] (I)      5 : Skipped
[02/14 12:45:29     64s] (I)      6 : MixedSignal
[02/14 12:45:29     64s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:45:29     64s] (I)      Use row-based GCell size
[02/14 12:45:29     64s] (I)      Use row-based GCell align
[02/14 12:45:29     64s] (I)      layer 0 area = 83000
[02/14 12:45:29     64s] (I)      layer 1 area = 67600
[02/14 12:45:29     64s] (I)      layer 2 area = 240000
[02/14 12:45:29     64s] (I)      layer 3 area = 240000
[02/14 12:45:29     64s] (I)      layer 4 area = 4000000
[02/14 12:45:29     64s] (I)      GCell unit size   : 4140
[02/14 12:45:29     64s] (I)      GCell multiplier  : 1
[02/14 12:45:29     64s] (I)      GCell row height  : 4140
[02/14 12:45:29     64s] (I)      Actual row height : 4140
[02/14 12:45:29     64s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:29     64s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:29     64s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:29     64s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:29     64s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:29     64s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:29     64s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:29     64s] (I)      =============== Default via ===============
[02/14 12:45:29     64s] (I)      +---+------------------+------------------+
[02/14 12:45:29     64s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:45:29     64s] (I)      +---+------------------+------------------+
[02/14 12:45:29     64s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:45:29     64s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:45:29     64s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:45:29     64s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:45:29     64s] (I)      +---+------------------+------------------+
[02/14 12:45:29     64s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:29     64s] [NR-eGR] Read 42254 PG shapes
[02/14 12:45:29     64s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:29     64s] [NR-eGR] Read 0 other shapes
[02/14 12:45:29     64s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:29     64s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:29     64s] [NR-eGR] #Instance Blockages : 1934
[02/14 12:45:29     64s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:45:29     64s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:29     64s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:29     64s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:29     64s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:29     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:29     64s] [NR-eGR] #prerouted nets         : 0
[02/14 12:45:29     64s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:29     64s] [NR-eGR] #prerouted wires        : 0
[02/14 12:45:29     64s] (I)        Front-side 173 ( ignored 0 )
[02/14 12:45:29     64s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:29     64s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:29     64s] [NR-eGR] Read 173 nets ( ignored 0 )
[02/14 12:45:29     64s] (I)      handle routing halo
[02/14 12:45:29     64s] (I)      Reading macro buffers
[02/14 12:45:29     64s] (I)      Number of macro buffers: 0
[02/14 12:45:29     64s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:29     64s] (I)      original grid = 248 x 315
[02/14 12:45:29     64s] (I)      merged grid = 248 x 315
[02/14 12:45:29     64s] (I)      Read Num Blocks=44188  Num Prerouted Wires=0  Num CS=0
[02/14 12:45:29     64s] (I)      Layer 0 (H) : #blockages 9319 : #preroutes 0
[02/14 12:45:29     64s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:45:29     64s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:45:29     64s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:45:29     64s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:45:29     64s] (I)      Number of ignored nets                =      0
[02/14 12:45:29     64s] (I)      Number of connected nets              =      0
[02/14 12:45:29     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:45:29     64s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:29     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:29     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:29     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:29     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:29     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:29     64s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:45:29     64s] (I)      Ndr track 0 does not exist
[02/14 12:45:29     64s] (I)      Ndr track 0 does not exist
[02/14 12:45:29     64s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:29     64s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:29     64s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:29     64s] (I)      Site width          :   460  (dbu)
[02/14 12:45:29     64s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:29     64s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:29     64s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:29     64s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:29     64s] (I)      Grid                :   248   315     5
[02/14 12:45:29     64s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:29     64s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:29     64s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:29     64s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:29     64s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:29     64s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:29     64s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:29     64s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:29     64s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:29     64s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:29     64s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:29     64s] (I)      --------------------------------------------------------
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] [NR-eGR] == Routing rule table ==
[02/14 12:45:29     64s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:45:29     64s] [NR-eGR] ----------------------
[02/14 12:45:29     64s] [NR-eGR]   0                 1 
[02/14 12:45:29     64s] [NR-eGR]   1  (Default)    171 
[02/14 12:45:29     64s] (I)      ======== NDR :  =========
[02/14 12:45:29     64s] (I)      +--------------+--------+
[02/14 12:45:29     64s] (I)      |           ID |      0 |
[02/14 12:45:29     64s] (I)      |      Default |     no |
[02/14 12:45:29     64s] (I)      |  Clk Special |     no |
[02/14 12:45:29     64s] (I)      | Hard spacing |     no |
[02/14 12:45:29     64s] (I)      |    NDR track | (none) |
[02/14 12:45:29     64s] (I)      |      NDR via | (none) |
[02/14 12:45:29     64s] (I)      |  Extra space |      1 |
[02/14 12:45:29     64s] (I)      |      Shields |      0 |
[02/14 12:45:29     64s] (I)      |   Demand (H) |      2 |
[02/14 12:45:29     64s] (I)      |   Demand (V) |      2 |
[02/14 12:45:29     64s] (I)      |        #Nets |      1 |
[02/14 12:45:29     64s] (I)      +--------------+--------+
[02/14 12:45:29     64s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:29     64s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:29     64s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:29     64s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:29     64s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:29     64s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:29     64s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:29     64s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:45:29     64s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:29     64s] (I)      ==== NDR : (Default) ====
[02/14 12:45:29     64s] (I)      +--------------+--------+
[02/14 12:45:29     64s] (I)      |           ID |      1 |
[02/14 12:45:29     64s] (I)      |      Default |    yes |
[02/14 12:45:29     64s] (I)      |  Clk Special |     no |
[02/14 12:45:29     64s] (I)      | Hard spacing |     no |
[02/14 12:45:29     64s] (I)      |    NDR track | (none) |
[02/14 12:45:29     64s] (I)      |      NDR via | (none) |
[02/14 12:45:29     64s] (I)      |  Extra space |      0 |
[02/14 12:45:29     64s] (I)      |      Shields |      0 |
[02/14 12:45:29     64s] (I)      |   Demand (H) |      1 |
[02/14 12:45:29     64s] (I)      |   Demand (V) |      1 |
[02/14 12:45:29     64s] (I)      |        #Nets |    171 |
[02/14 12:45:29     64s] (I)      +--------------+--------+
[02/14 12:45:29     64s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:29     64s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:29     64s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:29     64s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:29     64s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:29     64s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:45:29     64s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:45:29     64s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:45:29     64s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:29     64s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:29     64s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:29     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:29     64s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:29     64s] (I)      |     1 |  701592 |    73924 |        10.54% |
[02/14 12:45:29     64s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:29     64s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:45:29     64s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:45:29     64s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:29     64s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:29     64s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.14 sec, Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] (I)      Reset routing kernel
[02/14 12:45:29     64s] (I)      Started Global Routing ( Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] (I)      totalPins=496  totalGlobalPin=421 (84.88%)
[02/14 12:45:29     64s] (I)      ================= Net Group Info =================
[02/14 12:45:29     64s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:29     64s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:29     64s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:29     64s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:45:29     64s] (I)      |  2 |            171 |      met1(1) |   met5(5) |
[02/14 12:45:29     64s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:29     64s] (I)      total 2D Cap : 941225 = (502917 H, 438308 V)
[02/14 12:45:29     64s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:45:29     64s] (I)      init route region map
[02/14 12:45:29     64s] (I)      #blocked regions = 0
[02/14 12:45:29     64s] (I)      #non-blocked regions = 1
[02/14 12:45:29     64s] (I)      init safety region map
[02/14 12:45:29     64s] (I)      #blocked regions = 0
[02/14 12:45:29     64s] (I)      #non-blocked regions = 1
[02/14 12:45:29     64s] (I)      Adjusted 0 GCells for pin access
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:45:29     64s] (I)      ============  Phase 1a Route ============
[02/14 12:45:29     64s] (I)      Usage: 66 = (41 H, 25 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.035e+02um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1b Route ============
[02/14 12:45:29     64s] (I)      Usage: 66 = (41 H, 25 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.035e+02um V)
[02/14 12:45:29     64s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.732400e+02um
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1c Route ============
[02/14 12:45:29     64s] (I)      Usage: 66 = (41 H, 25 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.035e+02um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1d Route ============
[02/14 12:45:29     64s] (I)      Usage: 66 = (41 H, 25 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.035e+02um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1e Route ============
[02/14 12:45:29     64s] (I)      Usage: 66 = (41 H, 25 V) = (0.01% H, 0.01% V) = (1.697e+02um H, 1.035e+02um V)
[02/14 12:45:29     64s] (I)      #Nets         : 1
[02/14 12:45:29     64s] (I)      #Relaxed nets : 0
[02/14 12:45:29     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.732400e+02um
[02/14 12:45:29     64s] (I)      Wire length   : 66
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1l Route ============
[02/14 12:45:29     64s] (I)      total 2D Cap : 2295230 = (1189134 H, 1106096 V)
[02/14 12:45:29     64s] (I)      total 2D Demand : 216 = (150 H, 66 V)
[02/14 12:45:29     64s] (I)      init route region map
[02/14 12:45:29     64s] (I)      #blocked regions = 0
[02/14 12:45:29     64s] (I)      #non-blocked regions = 1
[02/14 12:45:29     64s] (I)      init safety region map
[02/14 12:45:29     64s] (I)      #blocked regions = 0
[02/14 12:45:29     64s] (I)      #non-blocked regions = 1
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1a Route ============
[02/14 12:45:29     64s] [NR-eGR] Layer group 2: route 171 net(s) in layer range [1, 5]
[02/14 12:45:29     64s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:45:29     64s] (I)      Usage: 4442 = (2067 H, 2375 V) = (0.17% H, 0.21% V) = (8.557e+03um H, 9.832e+03um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1b Route ============
[02/14 12:45:29     64s] (I)      Usage: 4444 = (2067 H, 2377 V) = (0.17% H, 0.21% V) = (8.557e+03um H, 9.841e+03um V)
[02/14 12:45:29     64s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.839816e+04um
[02/14 12:45:29     64s] (I)      Congestion metric : 0.21%H 0.00%V, 0.21%HV
[02/14 12:45:29     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1c Route ============
[02/14 12:45:29     64s] (I)      Level2 Grid: 50 x 63
[02/14 12:45:29     64s] (I)      Usage: 4444 = (2067 H, 2377 V) = (0.17% H, 0.21% V) = (8.557e+03um H, 9.841e+03um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1d Route ============
[02/14 12:45:29     64s] (I)      Usage: 4444 = (2067 H, 2377 V) = (0.17% H, 0.21% V) = (8.557e+03um H, 9.841e+03um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1e Route ============
[02/14 12:45:29     64s] (I)      Usage: 4444 = (2067 H, 2377 V) = (0.17% H, 0.21% V) = (8.557e+03um H, 9.841e+03um V)
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] (I)      ============  Phase 1l Route ============
[02/14 12:45:29     64s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.839816e+04um
[02/14 12:45:29     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:45:29     64s] (I)      Layer  1:     625144       205         4        1062      699183    ( 0.15%) 
[02/14 12:45:29     64s] (I)      Layer  2:     678510      1748         0           0      700848    ( 0.00%) 
[02/14 12:45:29     64s] (I)      Layer  3:     507221      1931        19           0      528054    ( 0.00%) 
[02/14 12:45:29     64s] (I)      Layer  4:     436699       816         0       14493      509718    ( 2.76%) 
[02/14 12:45:29     64s] (I)      Layer  5:      57884       229         0       28451       59558    (32.33%) 
[02/14 12:45:29     64s] (I)      Total:       2305458      4929        23       44005     2497360    ( 1.73%) 
[02/14 12:45:29     64s] (I)      
[02/14 12:45:29     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:29     64s] [NR-eGR]                        OverCon           OverCon            
[02/14 12:45:29     64s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/14 12:45:29     64s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/14 12:45:29     64s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:45:29     64s] [NR-eGR]    met1 ( 1)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/14 12:45:29     64s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:29     64s] [NR-eGR]    met3 ( 3)         8( 0.01%)         3( 0.00%)   ( 0.01%) 
[02/14 12:45:29     64s] [NR-eGR]    met4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:29     64s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:29     64s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:45:29     64s] [NR-eGR]        Total        12( 0.00%)         3( 0.00%)   ( 0.00%) 
[02/14 12:45:29     64s] [NR-eGR] 
[02/14 12:45:29     64s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] (I)      Updating congestion map
[02/14 12:45:29     64s] (I)      total 2D Cap : 2317942 = (1196130 H, 1121812 V)
[02/14 12:45:29     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:45:29     64s] (I)      Running track assignment and export wires
[02/14 12:45:29     64s] (I)      Delete wires for 172 nets 
[02/14 12:45:29     64s] (I)      ============= Track Assignment ============
[02/14 12:45:29     64s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.63 MB )
[02/14 12:45:29     64s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:45:29     64s] (I)      Run Multi-thread track assignment
[02/14 12:45:29     64s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] (I)      Started Export ( Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:45:29     64s] [NR-eGR] Total eGR-routed clock nets wire length: 292um, number of vias: 56
[02/14 12:45:29     64s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:29     64s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:29     64s] [NR-eGR] --------------------------------
[02/14 12:45:29     64s] [NR-eGR]  met1  (1H)          1134   466 
[02/14 12:45:29     64s] [NR-eGR]  met2  (2V)          7001   277 
[02/14 12:45:29     64s] [NR-eGR]  met3  (3H)          6584    63 
[02/14 12:45:29     64s] [NR-eGR]  met4  (4V)          2975    33 
[02/14 12:45:29     64s] [NR-eGR]  met5  (5H)           944     0 
[02/14 12:45:29     64s] [NR-eGR] --------------------------------
[02/14 12:45:29     64s] [NR-eGR]        Total        18638   839 
[02/14 12:45:29     64s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:29     64s] [NR-eGR] Total half perimeter of net bounding box: 18149um
[02/14 12:45:29     64s] [NR-eGR] Total length: 18638um, number of vias: 839
[02/14 12:45:29     64s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:29     64s] (I)      == Layer wire length by net rule ==
[02/14 12:45:29     64s] (I)                    Default 
[02/14 12:45:29     64s] (I)      ----------------------
[02/14 12:45:29     64s] (I)       met1  (1H)    1134um 
[02/14 12:45:29     64s] (I)       met2  (2V)    7001um 
[02/14 12:45:29     64s] (I)       met3  (3H)    6584um 
[02/14 12:45:29     64s] (I)       met4  (4V)    2975um 
[02/14 12:45:29     64s] (I)       met5  (5H)     944um 
[02/14 12:45:29     64s] (I)      ----------------------
[02/14 12:45:29     64s] (I)             Total  18638um 
[02/14 12:45:29     64s] (I)      == Layer via count by net rule ==
[02/14 12:45:29     64s] (I)                    Default 
[02/14 12:45:29     64s] (I)      ----------------------
[02/14 12:45:29     64s] (I)       met1  (1H)       466 
[02/14 12:45:29     64s] (I)       met2  (2V)       277 
[02/14 12:45:29     64s] (I)       met3  (3H)        63 
[02/14 12:45:29     64s] (I)       met4  (4V)        33 
[02/14 12:45:29     64s] (I)       met5  (5H)         0 
[02/14 12:45:29     64s] (I)      ----------------------
[02/14 12:45:29     64s] (I)             Total      839 
[02/14 12:45:29     64s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:29     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.41 sec, Curr Mem: 2.64 MB )
[02/14 12:45:29     64s] [NR-eGR] Finished Early Global Route ( CPU: 0.29 sec, Real: 0.41 sec, Curr Mem: 2.63 MB )
[02/14 12:45:29     64s] (I)      ======================================= Runtime Summary ========================================
[02/14 12:45:29     64s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[02/14 12:45:29     64s] (I)      ------------------------------------------------------------------------------------------------
[02/14 12:45:29     64s] (I)       Early Global Route                             100.00%  0.00 sec  0.41 sec  0.41 sec  0.29 sec 
[02/14 12:45:29     64s] (I)       +-Early Global Route kernel                     98.68%  0.01 sec  0.41 sec  0.41 sec  0.28 sec 
[02/14 12:45:29     64s] (I)       | +-Import and model                            33.57%  0.03 sec  0.17 sec  0.14 sec  0.06 sec 
[02/14 12:45:29     64s] (I)       | | +-Create place DB                            0.27%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Import place data                        0.25%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read instances and placement           0.08%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read nets                              0.14%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Create route DB                           16.19%  0.03 sec  0.10 sec  0.07 sec  0.05 sec 
[02/14 12:45:29     64s] (I)       | | | +-Import route data (1T)                  15.89%  0.03 sec  0.10 sec  0.07 sec  0.05 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.21%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read routing blockages               0.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read bump blockages                  0.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read instance blockages              0.10%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read PG blockages                    0.08%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read clock blockages                 0.09%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read other blockages                 0.09%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read halo blockages                  0.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Read boundary cut boxes              0.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read blackboxes                        0.09%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read prerouted                         0.27%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read nets                              0.13%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Set up via pillars                     0.02%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Read net priorities                    0.01%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Initialize 3D grid graph               0.55%  0.05 sec  0.06 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Model blockage capacity                8.93%  0.06 sec  0.09 sec  0.04 sec  0.04 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Initialize 3D capacity               8.45%  0.06 sec  0.09 sec  0.03 sec  0.03 sec 
[02/14 12:45:29     64s] (I)       | | +-Read aux data                              0.00%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Others data preparation                    0.00%  0.10 sec  0.10 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Create route kernel                       16.95%  0.10 sec  0.17 sec  0.07 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | +-Global Routing                              32.46%  0.17 sec  0.30 sec  0.13 sec  0.11 sec 
[02/14 12:45:29     64s] (I)       | | +-Initialization                             0.56%  0.17 sec  0.17 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Net group 1                                8.08%  0.18 sec  0.21 sec  0.03 sec  0.03 sec 
[02/14 12:45:29     64s] (I)       | | | +-Generate topology                        0.01%  0.18 sec  0.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1a                                 0.20%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Pattern routing (1T)                   0.17%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1b                                 0.18%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1c                                 0.10%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1d                                 0.10%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1e                                 0.25%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Route legalization                     0.02%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1l                                 0.04%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Layer assignment (1T)                  0.03%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Net group 2                               15.57%  0.21 sec  0.27 sec  0.06 sec  0.06 sec 
[02/14 12:45:29     64s] (I)       | | | +-Generate topology                        0.05%  0.21 sec  0.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1a                                 1.32%  0.24 sec  0.24 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Pattern routing (1T)                   0.34%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.30%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Add via demand to 2D                   0.60%  0.24 sec  0.24 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1b                                 0.65%  0.24 sec  0.25 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Monotonic routing (1T)                 0.31%  0.24 sec  0.25 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1c                                 1.61%  0.25 sec  0.25 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Two level Routing                      1.59%  0.25 sec  0.25 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Two Level Routing (Regular)          0.72%  0.25 sec  0.25 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | | +-Two Level Routing (Strong)           0.57%  0.25 sec  0.25 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1d                                 1.49%  0.25 sec  0.26 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Detoured routing (1T)                  1.47%  0.25 sec  0.26 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1e                                 0.26%  0.26 sec  0.26 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Route legalization                     0.00%  0.26 sec  0.26 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Phase 1l                                 2.87%  0.26 sec  0.27 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | | | | +-Layer assignment (1T)                  1.49%  0.27 sec  0.27 sec  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)       | +-Export cong map                             20.84%  0.30 sec  0.39 sec  0.09 sec  0.09 sec 
[02/14 12:45:29     64s] (I)       | | +-Export 2D cong map                         9.83%  0.35 sec  0.39 sec  0.04 sec  0.04 sec 
[02/14 12:45:29     64s] (I)       | +-Extract Global 3D Wires                      0.03%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | +-Track Assignment (1T)                        4.19%  0.39 sec  0.41 sec  0.02 sec  0.02 sec 
[02/14 12:45:29     64s] (I)       | | +-Initialization                             0.10%  0.39 sec  0.39 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Track Assignment Kernel                    4.00%  0.39 sec  0.41 sec  0.02 sec  0.02 sec 
[02/14 12:45:29     64s] (I)       | | +-Free Memory                                0.00%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | +-Export                                       0.94%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Export DB wires                            0.22%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Export all nets                          0.14%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | | +-Set wire vias                            0.03%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Report wirelength                          0.59%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Update net boxes                           0.05%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | | +-Update timing                              0.00%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)       | +-Postprocess design                           0.12%  0.41 sec  0.41 sec  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)      ======================= Summary by functions ========================
[02/14 12:45:29     64s] (I)       Lv  Step                                      %      Real       CPU 
[02/14 12:45:29     64s] (I)      ---------------------------------------------------------------------
[02/14 12:45:29     64s] (I)        0  Early Global Route                  100.00%  0.41 sec  0.29 sec 
[02/14 12:45:29     64s] (I)        1  Early Global Route kernel            98.68%  0.41 sec  0.28 sec 
[02/14 12:45:29     64s] (I)        2  Import and model                     33.57%  0.14 sec  0.06 sec 
[02/14 12:45:29     64s] (I)        2  Global Routing                       32.46%  0.13 sec  0.11 sec 
[02/14 12:45:29     64s] (I)        2  Export cong map                      20.84%  0.09 sec  0.09 sec 
[02/14 12:45:29     64s] (I)        2  Track Assignment (1T)                 4.19%  0.02 sec  0.02 sec 
[02/14 12:45:29     64s] (I)        2  Export                                0.94%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        2  Postprocess design                    0.12%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Create route kernel                  16.95%  0.07 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        3  Create route DB                      16.19%  0.07 sec  0.05 sec 
[02/14 12:45:29     64s] (I)        3  Net group 2                          15.57%  0.06 sec  0.06 sec 
[02/14 12:45:29     64s] (I)        3  Export 2D cong map                    9.83%  0.04 sec  0.04 sec 
[02/14 12:45:29     64s] (I)        3  Net group 1                           8.08%  0.03 sec  0.03 sec 
[02/14 12:45:29     64s] (I)        3  Track Assignment Kernel               4.00%  0.02 sec  0.02 sec 
[02/14 12:45:29     64s] (I)        3  Initialization                        0.66%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Report wirelength                     0.59%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Create place DB                       0.27%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Export DB wires                       0.22%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Update net boxes                      0.05%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        4  Import route data (1T)               15.89%  0.07 sec  0.05 sec 
[02/14 12:45:29     64s] (I)        4  Phase 1l                              2.91%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        4  Phase 1c                              1.71%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        4  Phase 1d                              1.59%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        4  Phase 1a                              1.52%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        4  Phase 1b                              0.83%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        4  Phase 1e                              0.51%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        4  Import place data                     0.25%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        4  Export all nets                       0.14%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        4  Generate topology                     0.06%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        4  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Model blockage capacity               8.93%  0.04 sec  0.04 sec 
[02/14 12:45:29     64s] (I)        5  Two level Routing                     1.59%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        5  Layer assignment (1T)                 1.52%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        5  Detoured routing (1T)                 1.47%  0.01 sec  0.01 sec 
[02/14 12:45:29     64s] (I)        5  Read blockages ( Layer 1-5 )          1.21%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Add via demand to 2D                  0.60%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Initialize 3D grid graph              0.55%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Pattern routing (1T)                  0.51%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Monotonic routing (1T)                0.31%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Pattern Routing Avoiding Blockages    0.30%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Read prerouted                        0.27%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Read nets                             0.27%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Read blackboxes                       0.09%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Read instances and placement          0.08%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Initialize 3D capacity                8.45%  0.03 sec  0.03 sec 
[02/14 12:45:29     64s] (I)        6  Two Level Routing (Regular)           0.72%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Two Level Routing (Strong)            0.57%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read instance blockages               0.10%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[02/14 12:45:29     64s] Running post-eGR process
[02/14 12:45:29     64s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.6)
[02/14 12:45:29     64s] Legalization setup...
[02/14 12:45:29     64s] Memory usage before memory release/compaction is 2733.5
[02/14 12:45:29     64s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:29     64s] Memory usage at beginning of DPlace-Init is 2733.5M.
[02/14 12:45:29     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2733.5M, EPOCH TIME: 1771091129.873504
[02/14 12:45:29     64s] Processing tracks to init pin-track alignment.
[02/14 12:45:29     64s] z: 2, totalTracks: 1
[02/14 12:45:29     64s] Using cell based legalization.
[02/14 12:45:29     64s] z: 4, totalTracks: 1
[02/14 12:45:29     64s] Initializing placement interface...
[02/14 12:45:29     64s]   Use check_library -place or consult logv if problems occur.
[02/14 12:45:29     64s]   Leaving CCOpt scope - Initializing placement interface...
[02/14 12:45:29     64s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:29     64s] Cell counter_16bit LLGs are deleted
[02/14 12:45:29     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] # Building counter_16bit llgBox search-tree.
[02/14 12:45:29     64s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2734.0M, EPOCH TIME: 1771091129.895402
[02/14 12:45:29     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2734.0M, EPOCH TIME: 1771091129.895542
[02/14 12:45:29     64s] Max number of tech site patterns supported in site array is 256.
[02/14 12:45:29     64s] Core basic site is CoreSite
[02/14 12:45:29     64s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:45:29     64s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:45:29     64s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:45:29     64s] SiteArray: use 3,457,024 bytes
[02/14 12:45:29     64s] SiteArray: current memory after site array memory allocation 2733.8M
[02/14 12:45:29     64s] SiteArray: FP blocked sites are writable
[02/14 12:45:29     64s] Keep-away cache is enable on metals: 1-5
[02/14 12:45:29     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:45:29     64s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2733.8M, EPOCH TIME: 1771091129.906706
[02/14 12:45:29     64s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:45:29     64s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:2733.8M, EPOCH TIME: 1771091129.915017
[02/14 12:45:29     64s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:45:29     64s] Atter site array init, number of instance map data is 0.
[02/14 12:45:29     64s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.021, MEM:2733.8M, EPOCH TIME: 1771091129.916546
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:29     64s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:29     64s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.024, MEM:2734.0M, EPOCH TIME: 1771091129.919794
[02/14 12:45:29     64s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2734.0M, EPOCH TIME: 1771091129.919852
[02/14 12:45:29     64s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2734.0M, EPOCH TIME: 1771091129.919932
[02/14 12:45:29     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2734.0MB).
[02/14 12:45:29     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.052, MEM:2734.0M, EPOCH TIME: 1771091129.925695
[02/14 12:45:29     64s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:29     64s] Initializing placement interface done.
[02/14 12:45:29     64s] Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:45:29     64s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2734.0M, EPOCH TIME: 1771091129.925845
[02/14 12:45:29     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:2734.0M, EPOCH TIME: 1771091129.927455
[02/14 12:45:29     64s] Memory usage before memory release/compaction is 2734.0
[02/14 12:45:29     64s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:29     64s] Memory usage at end of DPlace-Cleanup is 2734.0M.
[02/14 12:45:29     64s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:29     64s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:45:29     64s] Summary for sequential cells identification: 
[02/14 12:45:29     64s]   Identified SBFF number: 16
[02/14 12:45:29     64s]   Identified MBFF number: 0
[02/14 12:45:29     64s]   Identified SB Latch number: 2
[02/14 12:45:29     64s]   Identified MB Latch number: 0
[02/14 12:45:29     64s]   Not identified SBFF number: 0
[02/14 12:45:29     64s]   Not identified MBFF number: 0
[02/14 12:45:29     64s]   Not identified SB Latch number: 0
[02/14 12:45:29     64s]   Not identified MB Latch number: 0
[02/14 12:45:29     64s]   Number of sequential cells which are not FFs: 1
[02/14 12:45:29     64s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:45:29     64s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:45:29     64s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:45:29     64s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:45:29     64s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:45:29     64s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:45:29     64s] TLC MultiMap info (StdDelay):
[02/14 12:45:29     64s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:45:29     64s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:45:29     64s]  Setting StdDelay to: 37.6ps
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:45:29     64s] PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:29     64s] CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:29     64s] Leaving CCOpt scope - Initializing placement interface...
[02/14 12:45:29     64s] Memory usage before memory release/compaction is 2734.2
[02/14 12:45:29     64s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:29     64s] Memory usage at beginning of DPlace-Init is 2734.2M.
[02/14 12:45:29     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2734.2M, EPOCH TIME: 1771091129.949529
[02/14 12:45:29     64s] Processing tracks to init pin-track alignment.
[02/14 12:45:29     64s] z: 2, totalTracks: 1
[02/14 12:45:29     64s] z: 4, totalTracks: 1
[02/14 12:45:29     64s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:29     64s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2734.2M, EPOCH TIME: 1771091129.974256
[02/14 12:45:29     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:29     64s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:29     64s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.011, MEM:2734.2M, EPOCH TIME: 1771091129.984851
[02/14 12:45:29     64s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2734.2M, EPOCH TIME: 1771091129.984944
[02/14 12:45:29     64s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2734.2M, EPOCH TIME: 1771091129.985056
[02/14 12:45:29     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2734.2MB).
[02/14 12:45:29     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.036, MEM:2734.2M, EPOCH TIME: 1771091129.985778
[02/14 12:45:29     64s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:29     64s] Set min layer with design mode ( 1 )
[02/14 12:45:29     64s] Set max layer with design mode ( 5 )
[02/14 12:45:29     64s] [PSP]    Load db... (mem=2.6M)
[02/14 12:45:29     64s] [PSP]    Read data from FE... (mem=2.6M)
[02/14 12:45:29     64s] (I)      Number of ignored instance 0
[02/14 12:45:29     64s] (I)      Number of inbound cells 0
[02/14 12:45:29     64s] (I)      Number of opened ILM blockages 0
[02/14 12:45:29     64s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/14 12:45:29     64s] (I)      numMoveCells=164, numMacros=0  numNoFlopBlockages=0  numPads=19  numMultiRowHeightInsts=0
[02/14 12:45:29     64s] (I)      cell height: 4140, count: 164
[02/14 12:45:29     64s] [PSP]    Done Read data from FE (cpu=0.001s, mem=2.6M)
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] [PSP]    Done Load db (cpu=0.001s, mem=2.6M)
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] [PSP]    Constructing placeable region... (mem=2.6M)
[02/14 12:45:29     64s] (I)      Constructing bin map
[02/14 12:45:29     64s] (I)      Initialize bin information with width=41400 height=41400
[02/14 12:45:29     64s] (I)      Done constructing bin map
[02/14 12:45:29     64s] [PSP]    Compute region effective width... (mem=2.6M)
[02/14 12:45:29     64s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=2.6M)
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=2.6M)
[02/14 12:45:29     64s] 
[02/14 12:45:29     64s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:29     64s] Validating CTS configuration...
[02/14 12:45:29     64s] Checking module port directions...
[02/14 12:45:29     64s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:29     64s] Non-default attributes:
[02/14 12:45:29     64s]   Public non-default attributes:
[02/14 12:45:29     64s]     cts_buffer_cells is set for at least one object
[02/14 12:45:29     64s]     cts_clock_gating_cells is set for at least one object
[02/14 12:45:29     64s]     cts_inverter_cells is set for at least one object
[02/14 12:45:29     64s]     cts_logic_cells is set for at least one object
[02/14 12:45:29     64s]     cts_merge_clock_gates is set for at least one object
[02/14 12:45:29     64s]     cts_merge_clock_logic is set for at least one object
[02/14 12:45:29     64s]     cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
[02/14 12:45:29     64s]     cts_target_max_transition_time is set for at least one object
[02/14 12:45:29     64s]     cts_target_max_transition_time_sdc is set for at least one object
[02/14 12:45:29     64s]     cts_target_skew is set for at least one object
[02/14 12:45:29     64s]   No private non-default attributes
[02/14 12:45:29     64s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:45:29     64s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:30     64s] eee: pegSigSF=1.070000
[02/14 12:45:30     64s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:45:30     64s] Initializing multi-corner resistance tables ...
[02/14 12:45:30     64s] eee: Grid unit RC data computation started
[02/14 12:45:30     64s] eee: Grid unit RC data computation completed
[02/14 12:45:30     64s] eee: l=1 avDens=0.103910 usedTrk=7247.746183 availTrk=69750.000000 sigTrk=7247.746183
[02/14 12:45:30     64s] eee: l=2 avDens=0.018167 usedTrk=170.042053 availTrk=9360.000000 sigTrk=170.042053
[02/14 12:45:30     64s] eee: l=3 avDens=0.025446 usedTrk=174.422778 availTrk=6854.754098 sigTrk=174.422778
[02/14 12:45:30     64s] eee: l=4 avDens=0.027394 usedTrk=1469.734035 availTrk=53651.707317 sigTrk=1469.734035
[02/14 12:45:30     64s] eee: l=5 avDens=0.162367 usedTrk=1469.289033 availTrk=9049.180328 sigTrk=1469.289033
[02/14 12:45:30     64s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:30     64s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:30     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326593 uaWl=1.000000 uaWlH=0.207800 aWlH=0.000000 lMod=0 pMax=0.857100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:30     64s] eee: NetCapCache creation started. (Current Mem: 2736.465M) 
[02/14 12:45:30     64s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2736.465M) 
[02/14 12:45:30     64s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:30     64s] eee: Metal Layers Info:
[02/14 12:45:30     64s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:30     64s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:30     64s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:30     64s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:30     64s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:30     64s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:30     64s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:30     64s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:30     64s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:30     64s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:30     64s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:30     64s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:30     64s] Route type trimming info:
[02/14 12:45:30     64s]   No route type modifications were made.
[02/14 12:45:30     64s] Start AAE Lib Loading. (MEM=2736.960938)
[02/14 12:45:30     64s] End AAE Lib Loading. (MEM=2740.140625 CPU=0:00:00.0 Real=0:00:00.0)
[02/14 12:45:30     64s] End AAE Lib Interpolated Model. (MEM=2740.398438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:30     64s] Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
[02/14 12:45:30     64s] Original list had 3 cells:
[02/14 12:45:30     64s] CLKBUFX8 CLKBUFX4 CLKBUFX2 
[02/14 12:45:30     64s] Library trimming was not able to trim any cells:
[02/14 12:45:30     64s] CLKBUFX8 CLKBUFX4 CLKBUFX2 
[02/14 12:45:30     64s] Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
[02/14 12:45:30     64s] Original list had 4 cells:
[02/14 12:45:30     64s] CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[02/14 12:45:30     64s] Library trimming was not able to trim any cells:
[02/14 12:45:30     64s] CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[02/14 12:45:30     65s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
[02/14 12:45:30     65s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
[02/14 12:45:31     65s] Clock tree balancer configuration for clock_tree core_clock:
[02/14 12:45:31     65s] Non-default attributes:
[02/14 12:45:31     65s]   Public non-default attributes:
[02/14 12:45:31     65s]     cts_merge_clock_gates: true (default: false)
[02/14 12:45:31     65s]     cts_merge_clock_logic: true (default: false)
[02/14 12:45:31     65s]   No private non-default attributes
[02/14 12:45:31     65s] For power domain auto-default:
[02/14 12:45:31     65s]   Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
[02/14 12:45:31     65s]   Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
[02/14 12:45:31     65s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1199772.000um^2
[02/14 12:45:31     65s] Top Routing info:
[02/14 12:45:31     65s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:45:31     65s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:45:31     65s] Trunk Routing info:
[02/14 12:45:31     65s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:45:31     65s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:45:31     65s] Leaf Routing info:
[02/14 12:45:31     65s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:45:31     65s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:45:31     65s] For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
[02/14 12:45:31     65s]   Slew time target (leaf):    0.600ns
[02/14 12:45:31     65s]   Slew time target (trunk):   0.600ns
[02/14 12:45:31     65s]   Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
[02/14 12:45:31     65s]   Buffer unit delay: 0.183ns
[02/14 12:45:31     65s]   Buffer max distance: 2277.858um
[02/14 12:45:31     65s] Fastest wire driving cells and distances:
[02/14 12:45:31     65s]   Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
[02/14 12:45:31     65s]   Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Logic Sizing Table:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] ----------------------------------------------------------
[02/14 12:45:31     65s] Cell    Instance count    Source    Eligible library cells
[02/14 12:45:31     65s] ----------------------------------------------------------
[02/14 12:45:31     65s]   (empty table)
[02/14 12:45:31     65s] ----------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Clock tree balancer configuration for skew_group core_clock/func:
[02/14 12:45:31     65s]  Created from constraint modes: {[]}
[02/14 12:45:31     65s]   Sources:                     pin clk
[02/14 12:45:31     65s]   Total number of sinks:       16
[02/14 12:45:31     65s]   Delay constrained sinks:     16
[02/14 12:45:31     65s]   Constrains:                  default
[02/14 12:45:31     65s]   Non-leaf sinks:              0
[02/14 12:45:31     65s]   Ignore pins:                 0
[02/14 12:45:31     65s]  Timing corner tt_v1.8_25C_Nominal_25:both.late:
[02/14 12:45:31     65s]   Skew target:                 0.183ns
[02/14 12:45:31     65s] Primary reporting skew groups are:
[02/14 12:45:31     65s] skew_group core_clock/func with 16 clock sinks
[02/14 12:45:31     65s] Found 0/0 (-nan%) clock tree instances with fixed placement status.
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Constraint summary
[02/14 12:45:31     65s] ==================
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Transition constraints are active in the following delay corners:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Cap constraints are active in the following delay corners:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Transition constraint summary:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] ----------------------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
[02/14 12:45:31     65s] ----------------------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
[02/14 12:45:31     65s]                     -                            0.150          16       liberty explicit    all
[02/14 12:45:31     65s]                     -                            0.600           2       tool modified       all
[02/14 12:45:31     65s] ----------------------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Capacitance constraint summary:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] ------------------------------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
[02/14 12:45:31     65s] ------------------------------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
[02/14 12:45:31     65s]                     -                           0.165          1        library_or_sdc_constraint    all
[02/14 12:45:31     65s] ------------------------------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Clock DAG hash initial state: b44dda51594a61f6 19adede9238b4bd9
[02/14 12:45:31     65s] CTS services accumulated run-time stats initial state:
[02/14 12:45:31     65s]   delay calculator: calls=3323, total_wall_time=0.327s, mean_wall_time=0.099ms
[02/14 12:45:31     65s]   steiner router: calls=3324, total_wall_time=0.045s, mean_wall_time=0.014ms
[02/14 12:45:31     65s] Clock DAG stats initial state:
[02/14 12:45:31     65s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:31     65s]   sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:31     65s]   misc counts      : r=1, pp=0, mci=0
[02/14 12:45:31     65s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:31     65s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
[02/14 12:45:31     65s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:31     65s] UM:*                                                                   InitialState
[02/14 12:45:31     65s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:45:31     65s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Layer information for route type default_route_type_leaf:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] Layer    Preferred    Route    Res.          Cap.          RC
[02/14 12:45:31     65s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] met1     N            H          0.893         0.177         0.158
[02/14 12:45:31     65s] met2     N            V          0.893         0.182         0.163
[02/14 12:45:31     65s] met3     Y            H          0.157         0.297         0.047
[02/14 12:45:31     65s] met4     Y            V          0.157         0.264         0.041
[02/14 12:45:31     65s] met5     N            H          0.018         0.294         0.005
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:45:31     65s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Layer information for route type default_route_type_nonleaf:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] Layer    Preferred    Route    Res.          Cap.          RC
[02/14 12:45:31     65s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] met1     N            H          0.893         0.244         0.218
[02/14 12:45:31     65s] met2     N            V          0.893         0.245         0.219
[02/14 12:45:31     65s] met3     Y            H          0.157         0.356         0.056
[02/14 12:45:31     65s] met4     Y            V          0.157         0.327         0.051
[02/14 12:45:31     65s] met5     N            H          0.018         0.309         0.006
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:45:31     65s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Layer information for route type default_route_type_nonleaf:
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] Layer    Preferred    Route    Res.          Cap.          RC
[02/14 12:45:31     65s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] met1     N            H          0.893         0.177         0.158
[02/14 12:45:31     65s] met2     N            V          0.893         0.182         0.163
[02/14 12:45:31     65s] met3     Y            H          0.157         0.297         0.047
[02/14 12:45:31     65s] met4     Y            V          0.157         0.264         0.041
[02/14 12:45:31     65s] met5     N            H          0.018         0.294         0.005
[02/14 12:45:31     65s] --------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Via selection for estimated routes (rule default):
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] ------------------------------------------------------------------
[02/14 12:45:31     65s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[02/14 12:45:31     65s] Range                      (Ohm)    (fF)     (fs)     Only
[02/14 12:45:31     65s] ------------------------------------------------------------------
[02/14 12:45:31     65s] met1-met2    M1M2_PR_MR    4.500    0.054    0.242    false
[02/14 12:45:31     65s] met2-met3    M2M3_PR_MR    3.410    0.058    0.197    false
[02/14 12:45:31     65s] met3-met4    M3M4_PR_MR    3.410    0.050    0.169    false
[02/14 12:45:31     65s] met4-met5    M4M5_PR_MR    0.380    0.230    0.087    false
[02/14 12:45:31     65s] ------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] No ideal or dont_touch nets found in the clock tree
[02/14 12:45:31     65s] No dont_touch hnets found in the clock tree
[02/14 12:45:31     65s] No dont_touch hpins found in the clock network.
[02/14 12:45:31     65s] Checking for illegal sizes of clock logic instances...
[02/14 12:45:31     65s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Filtering reasons for cell type: clock gate cell
[02/14 12:45:31     65s] ================================================
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] ---------------------------------------------------------------------
[02/14 12:45:31     65s] Clock trees    Power domain    Reason                   Library cells
[02/14 12:45:31     65s] ---------------------------------------------------------------------
[02/14 12:45:31     65s] all            auto-default    No test enable signal    { ICGX1 }
[02/14 12:45:31     65s] all            auto-default    Is a clockgate cell      { ICGX1 }
[02/14 12:45:31     65s] ---------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/14 12:45:31     65s] CCOpt configuration status: all checks passed.
[02/14 12:45:31     65s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[02/14 12:45:31     65s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/14 12:45:31     65s]   No exclusion drivers are needed.
[02/14 12:45:31     65s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[02/14 12:45:31     65s] Antenna diode management...
[02/14 12:45:31     65s]   Found 0 antenna diodes in the clock trees.
[02/14 12:45:31     65s]   
[02/14 12:45:31     65s] Antenna diode management done.
[02/14 12:45:31     65s] Adding driver cells for primary IOs...
[02/14 12:45:31     65s] Adding driver cells for primary IOs done.
[02/14 12:45:31     65s] Adding driver cells for primary IOs...
[02/14 12:45:31     65s] Adding driver cells for primary IOs done.
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] ----------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] CCOpt reported the following when adding drivers below input ports and above output ports     
[02/14 12:45:31     65s] ----------------------------------------------------------------------------------------------
[02/14 12:45:31     65s]   (empty table)
[02/14 12:45:31     65s] ----------------------------------------------------------------------------------------------
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Adding driver cell for primary IO roots...
[02/14 12:45:31     65s] Adding driver cell for primary IO roots done.
[02/14 12:45:31     65s] Maximizing clock DAG abstraction...
[02/14 12:45:31     65s]   Removing clock DAG drivers
[02/14 12:45:31     65s] Maximizing clock DAG abstraction done.
[02/14 12:45:31     65s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.7 real=0:00:01.9)
[02/14 12:45:31     65s] Synthesizing clock trees...
[02/14 12:45:31     65s]   Preparing To Balance...
[02/14 12:45:31     65s]   PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:31     65s]   CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:31     65s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:45:31     65s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2766.8M, EPOCH TIME: 1771091131.223215
[02/14 12:45:31     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     65s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2765.6M, EPOCH TIME: 1771091131.225046
[02/14 12:45:31     65s] Memory usage before memory release/compaction is 2765.6
[02/14 12:45:31     65s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:31     65s] Memory usage at end of DPlace-Cleanup is 2765.6M.
[02/14 12:45:31     65s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     65s]   Leaving CCOpt scope - Initializing placement interface...
[02/14 12:45:31     65s] Memory usage before memory release/compaction is 2765.6
[02/14 12:45:31     65s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:31     65s] Memory usage at beginning of DPlace-Init is 2765.1M.
[02/14 12:45:31     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2765.1M, EPOCH TIME: 1771091131.225690
[02/14 12:45:31     65s] Processing tracks to init pin-track alignment.
[02/14 12:45:31     65s] z: 2, totalTracks: 1
[02/14 12:45:31     65s] z: 4, totalTracks: 1
[02/14 12:45:31     65s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:31     65s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2765.1M, EPOCH TIME: 1771091131.247583
[02/14 12:45:31     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     65s] 
[02/14 12:45:31     65s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:31     65s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:31     65s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2765.1M, EPOCH TIME: 1771091131.255907
[02/14 12:45:31     65s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2765.1M, EPOCH TIME: 1771091131.255972
[02/14 12:45:31     65s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2765.1M, EPOCH TIME: 1771091131.256083
[02/14 12:45:31     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2765.1MB).
[02/14 12:45:31     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2765.1M, EPOCH TIME: 1771091131.256996
[02/14 12:45:31     65s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     65s]     Clock DAG hash before merging: b44dda51594a61f6 19adede9238b4bd9
[02/14 12:45:31     65s]     CTS services accumulated run-time stats before merging:
[02/14 12:45:31     65s]       delay calculator: calls=3323, total_wall_time=0.327s, mean_wall_time=0.099ms
[02/14 12:45:31     65s]       steiner router: calls=3324, total_wall_time=0.045s, mean_wall_time=0.014ms
[02/14 12:45:31     65s]   Merging duplicate siblings in DAG...
[02/14 12:45:31     65s]     Clock DAG stats before merging:
[02/14 12:45:31     65s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:31     65s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:31     65s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:31     65s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:31     65s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
[02/14 12:45:31     65s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:31     65s] UM:*                                                                   before merging
[02/14 12:45:31     65s]     Resynthesising clock tree into netlist...
[02/14 12:45:31     65s]       Reset timing graph...
[02/14 12:45:31     65s] Ignoring AAE DB Resetting ...
[02/14 12:45:31     65s]       Reset timing graph done.
[02/14 12:45:31     65s]     Resynthesising clock tree into netlist done.
[02/14 12:45:31     65s]     Merging duplicate clock dag driver clones in DAG...
[02/14 12:45:31     65s]     Merging duplicate clock dag driver clones in DAG done.
[02/14 12:45:31     65s]     
[02/14 12:45:31     65s]     Disconnecting clock tree from netlist...
[02/14 12:45:31     65s]     Disconnecting clock tree from netlist done.
[02/14 12:45:31     65s]   Merging duplicate siblings in DAG done.
[02/14 12:45:31     65s]   Applying movement limits...
[02/14 12:45:31     65s]   Applying movement limits done.
[02/14 12:45:31     65s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:31     65s]   CCOpt::Phase::Construction...
[02/14 12:45:31     65s]   Stage::Clustering...
[02/14 12:45:31     65s]     Clock DAG hash before 'Clustering': b44dda51594a61f6 19adede9238b4bd9
[02/14 12:45:31     65s]   Clustering...
[02/14 12:45:31     65s]     CTS services accumulated run-time stats before 'Clustering':
[02/14 12:45:31     65s]       delay calculator: calls=3323, total_wall_time=0.327s, mean_wall_time=0.099ms
[02/14 12:45:31     65s]       steiner router: calls=3324, total_wall_time=0.045s, mean_wall_time=0.014ms
[02/14 12:45:31     65s]     Initialize for clustering...
[02/14 12:45:31     65s]     Clock DAG hash before clustering: b44dda51594a61f6 19adede9238b4bd9
[02/14 12:45:31     65s]     CTS services accumulated run-time stats before clustering:
[02/14 12:45:31     65s]       delay calculator: calls=3323, total_wall_time=0.327s, mean_wall_time=0.099ms
[02/14 12:45:31     65s]       steiner router: calls=3324, total_wall_time=0.045s, mean_wall_time=0.014ms
[02/14 12:45:31     65s]     Clock DAG stats before clustering:
[02/14 12:45:31     65s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:31     65s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:31     65s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:31     65s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:31     65s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
[02/14 12:45:31     65s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:31     65s] UM:*                                                                   before clustering
[02/14 12:45:31     65s]     Computing max distances from locked parents...
[02/14 12:45:31     65s] End AAE Lib Interpolated Model. (MEM=2765.117188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:31     65s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/14 12:45:31     65s]     Computing max distances from locked parents done.
[02/14 12:45:31     65s]     Preplacing multi-input logics...
[02/14 12:45:31     65s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     65s]     Computing optimal clock node locations...
[02/14 12:45:31     65s]     : ...20% ...40% ...[02/14 12:45:31     65s]     Optimal path computation stats:
[02/14 12:45:31     65s]       Successful          : 0
[02/14 12:45:31     65s]       Unsuccessful        : 0
[02/14 12:45:31     65s]       Immovable           : 1
[02/14 12:45:31     65s]       lockedParentLocation: 0
[02/14 12:45:31     65s]       Region hash         : 13b829a2eee5369
[02/14 12:45:31     65s]     Unsuccessful details:
[02/14 12:45:31     65s]     
60% ...80% ...100% 
[02/14 12:45:31     65s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     65s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:31     65s]     Bottom-up phase...
[02/14 12:45:31     65s]     Clustering bottom-up starting from leaves...
[02/14 12:45:31     65s]       Clustering clock_tree core_clock...
[02/14 12:45:31     65s]       Clustering clock_tree core_clock done.
[02/14 12:45:31     65s]     Clustering bottom-up starting from leaves done.
[02/14 12:45:31     65s]     Rebuilding the clock tree after clustering...
[02/14 12:45:31     65s]     Rebuilding the clock tree after clustering done.
[02/14 12:45:31     65s]     Clock DAG hash after bottom-up phase: b44dda51594a61f6 19adede9238b4bd9
[02/14 12:45:31     65s]     CTS services accumulated run-time stats after bottom-up phase:
[02/14 12:45:31     65s]       delay calculator: calls=3324, total_wall_time=0.328s, mean_wall_time=0.099ms
[02/14 12:45:31     65s]       steiner router: calls=3325, total_wall_time=0.045s, mean_wall_time=0.014ms
[02/14 12:45:31     65s]     Clock DAG stats after bottom-up phase:
[02/14 12:45:31     65s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:31     65s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:31     65s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:31     65s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:31     65s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
[02/14 12:45:31     66s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:31     66s] UM:*                                                                   after bottom-up phase
[02/14 12:45:31     66s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:31     66s]     Legalizing clock trees...
[02/14 12:45:31     66s]     Resynthesising clock tree into netlist...
[02/14 12:45:31     66s]       Reset timing graph...
[02/14 12:45:31     66s] Ignoring AAE DB Resetting ...
[02/14 12:45:31     66s]       Reset timing graph done.
[02/14 12:45:31     66s]     Resynthesising clock tree into netlist done.
[02/14 12:45:31     66s]     Commiting net attributes....
[02/14 12:45:31     66s]     Commiting net attributes. done.
[02/14 12:45:31     66s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2766.5M, EPOCH TIME: 1771091131.594686
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s]     Leaving CCOpt scope - ClockRefiner...
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2766.7M, EPOCH TIME: 1771091131.596746
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2766.7
[02/14 12:45:31     66s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:31     66s] Memory usage at end of DPlace-Cleanup is 2766.7M.
[02/14 12:45:31     66s]     Assigned high priority to 16 instances.
[02/14 12:45:31     66s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/14 12:45:31     66s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/14 12:45:31     66s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2766.7M, EPOCH TIME: 1771091131.612241
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2766.7
[02/14 12:45:31     66s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:31     66s] Memory usage at beginning of DPlace-Init is 2766.7M.
[02/14 12:45:31     66s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2766.7M, EPOCH TIME: 1771091131.612405
[02/14 12:45:31     66s] Processing tracks to init pin-track alignment.
[02/14 12:45:31     66s] z: 2, totalTracks: 1
[02/14 12:45:31     66s] z: 4, totalTracks: 1
[02/14 12:45:31     66s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:31     66s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2766.7M, EPOCH TIME: 1771091131.634177
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:31     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:31     66s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:45:31     66s] OPERPROF:       Starting CMU at level 4, MEM:2766.7M, EPOCH TIME: 1771091131.641205
[02/14 12:45:31     66s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2766.7M, EPOCH TIME: 1771091131.641915
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:45:31     66s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:2766.7M, EPOCH TIME: 1771091131.643579
[02/14 12:45:31     66s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2766.7M, EPOCH TIME: 1771091131.643641
[02/14 12:45:31     66s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2766.7M, EPOCH TIME: 1771091131.643754
[02/14 12:45:31     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2766.7MB).
[02/14 12:45:31     66s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.032, MEM:2766.7M, EPOCH TIME: 1771091131.644590
[02/14 12:45:31     66s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.031, REAL:0.033, MEM:2766.7M, EPOCH TIME: 1771091131.645022
[02/14 12:45:31     66s] TDRefine: refinePlace mode is spiral
[02/14 12:45:31     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.2
[02/14 12:45:31     66s] OPERPROF: Starting Refine-Place at level 1, MEM:2766.7M, EPOCH TIME: 1771091131.645884
[02/14 12:45:31     66s] *** Starting place_detail (0:01:06 mem=2766.7M) ***
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:31     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:31     66s] Total net bbox length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.320e+04)
[02/14 12:45:31     66s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:31     66s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2766.7M, EPOCH TIME: 1771091131.648991
[02/14 12:45:31     66s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2766.7M, EPOCH TIME: 1771091131.649055
[02/14 12:45:31     66s] Set min layer with design mode ( 1 )
[02/14 12:45:31     66s] Set max layer with design mode ( 5 )
[02/14 12:45:31     66s] Set min layer with design mode ( 1 )
[02/14 12:45:31     66s] Set max layer with design mode ( 5 )
[02/14 12:45:31     66s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2766.7M, EPOCH TIME: 1771091131.656917
[02/14 12:45:31     66s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2766.7M, EPOCH TIME: 1771091131.657264
[02/14 12:45:31     66s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2766.7M, EPOCH TIME: 1771091131.657604
[02/14 12:45:31     66s] Starting refinePlace ...
[02/14 12:45:31     66s] Set min layer with design mode ( 1 )
[02/14 12:45:31     66s] Set max layer with design mode ( 5 )
[02/14 12:45:31     66s] One DDP V2 for no tweak run.
[02/14 12:45:31     66s] Set min layer with design mode ( 1 )
[02/14 12:45:31     66s] Set max layer with design mode ( 5 )
[02/14 12:45:31     66s]   Spread Effort: high, standalone mode, useDDP on.
[02/14 12:45:31     66s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2766.7MB) @(0:01:06 - 0:01:06).
[02/14 12:45:31     66s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:31     66s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s]  === Spiral for Logical I: (movable: 164) ===
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s]  Info: 0 filler has been deleted!
[02/14 12:45:31     66s] Move report: legalization moved 61 insts, mean move: 4.12 um, max move: 18.40 um spiral
[02/14 12:45:31     66s] 	Max move on inst (count_reg[3]): (112.24, 29.90) --> (126.50, 34.04)
[02/14 12:45:31     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:31     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:31     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2768.9MB) @(0:01:06 - 0:01:06).
[02/14 12:45:31     66s] Move report: Detail placement moved 61 insts, mean move: 4.12 um, max move: 18.40 um 
[02/14 12:45:31     66s] 	Max move on inst (count_reg[3]): (112.24, 29.90) --> (126.50, 34.04)
[02/14 12:45:31     66s] Statistics of distance of Instance movement in refine placement:
[02/14 12:45:31     66s]   maximum (X+Y) =        18.40 um
[02/14 12:45:31     66s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2768.9MB
[02/14 12:45:31     66s]   inst (count_reg[3]) with max move: (112.24, 29.9) -> (126.5, 34.04)
[02/14 12:45:31     66s]   mean    (X+Y) =         4.12 um
[02/14 12:45:31     66s] Summary Report:
[02/14 12:45:31     66s] Instances moved: 61 (out of 164 movable)
[02/14 12:45:31     66s] Instances flipped: 0
[02/14 12:45:31     66s] Mean displacement: 4.12 um
[02/14 12:45:31     66s] Max displacement: 18.40 um [02/14 12:45:31     66s] 	Violation at original loc: Overlapping with other instance
[02/14 12:45:31     66s] Total instances moved : 61
(Instance: count_reg[3]) (112.24, 29.9) -> (126.5, 34.04)
[02/14 12:45:31     66s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
[02/14 12:45:31     66s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.028, REAL:0.030, MEM:2769.4M, EPOCH TIME: 1771091131.687929
[02/14 12:45:31     66s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:45:31     66s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2769.4MB) @(0:01:06 - 0:01:06).
[02/14 12:45:31     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.2
[02/14 12:45:31     66s] OPERPROF: Finished Refine-Place at level 1, CPU:0.037, REAL:0.043, MEM:2769.4M, EPOCH TIME: 1771091131.688727
[02/14 12:45:31     66s] Total net bbox length = 1.841e+04 (8.545e+03 9.867e+03) (ext = 1.320e+04)
[02/14 12:45:31     66s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2769.4MB
[02/14 12:45:31     66s] *** Finished place_detail (0:01:06 mem=2769.4M) ***
[02/14 12:45:31     66s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2769.4M, EPOCH TIME: 1771091131.688811
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2764.8M, EPOCH TIME: 1771091131.691218
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2764.8
[02/14 12:45:31     66s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:31     66s] Memory usage at end of DPlace-Cleanup is 2764.8M.
[02/14 12:45:31     66s]     ClockRefiner summary
[02/14 12:45:31     66s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/14 12:45:31     66s]     Clock sinks: Moved 1, flipped 1 and cell swapped 0 (out of a total of 16).
[02/14 12:45:31     66s]     Clock sinks: Average move = 18.4um
[02/14 12:45:31     66s]     All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 16).
[02/14 12:45:31     66s]     All Clock instances: Average move = 18.4um
[02/14 12:45:31     66s]     The largest move was 18.4 um for count_reg[3].
[02/14 12:45:31     66s]     The largest move was 18.4 um for count_reg[3].
[02/14 12:45:31     66s]     Revert refine place priority changes on 0 instances.
[02/14 12:45:31     66s]     PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:31     66s]     CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2764.8
[02/14 12:45:31     66s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:31     66s] Memory usage at beginning of DPlace-Init is 2764.8M.
[02/14 12:45:31     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2764.8M, EPOCH TIME: 1771091131.706466
[02/14 12:45:31     66s] Processing tracks to init pin-track alignment.
[02/14 12:45:31     66s] z: 2, totalTracks: 1
[02/14 12:45:31     66s] z: 4, totalTracks: 1
[02/14 12:45:31     66s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:31     66s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2764.8M, EPOCH TIME: 1771091131.729094
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:31     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:31     66s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2764.8M, EPOCH TIME: 1771091131.737467
[02/14 12:45:31     66s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2764.8M, EPOCH TIME: 1771091131.737532
[02/14 12:45:31     66s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2764.8M, EPOCH TIME: 1771091131.737667
[02/14 12:45:31     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2764.8MB).
[02/14 12:45:31     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2764.8M, EPOCH TIME: 1771091131.738533
[02/14 12:45:31     66s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:31     66s]     PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:31     66s]     CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:31     66s]     Disconnecting clock tree from netlist...
[02/14 12:45:31     66s]     Disconnecting clock tree from netlist done.
[02/14 12:45:31     66s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2764.8M, EPOCH TIME: 1771091131.739516
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2764.8M, EPOCH TIME: 1771091131.740899
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2764.8
[02/14 12:45:31     66s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:31     66s] Memory usage at end of DPlace-Cleanup is 2764.8M.
[02/14 12:45:31     66s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     66s]     Leaving CCOpt scope - Initializing placement interface...
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2764.8
[02/14 12:45:31     66s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:31     66s] Memory usage at beginning of DPlace-Init is 2764.8M.
[02/14 12:45:31     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2764.8M, EPOCH TIME: 1771091131.741391
[02/14 12:45:31     66s] Processing tracks to init pin-track alignment.
[02/14 12:45:31     66s] z: 2, totalTracks: 1
[02/14 12:45:31     66s] z: 4, totalTracks: 1
[02/14 12:45:31     66s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:31     66s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2764.8M, EPOCH TIME: 1771091131.761646
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:31     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:31     66s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2764.8M, EPOCH TIME: 1771091131.769887
[02/14 12:45:31     66s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2764.8M, EPOCH TIME: 1771091131.769951
[02/14 12:45:31     66s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2764.8M, EPOCH TIME: 1771091131.770059
[02/14 12:45:31     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2764.8MB).
[02/14 12:45:31     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:2764.8M, EPOCH TIME: 1771091131.771004
[02/14 12:45:31     66s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     66s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:31     66s] End AAE Lib Interpolated Model. (MEM=2764.843750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:31     66s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     66s]     
[02/14 12:45:31     66s]     Clock tree legalization - Histogram:
[02/14 12:45:31     66s]     ====================================
[02/14 12:45:31     66s]     
[02/14 12:45:31     66s]     --------------------------------
[02/14 12:45:31     66s]     Movement (um)    Number of cells
[02/14 12:45:31     66s]     --------------------------------
[02/14 12:45:31     66s]       (empty table)
[02/14 12:45:31     66s]     --------------------------------
[02/14 12:45:31     66s]     
[02/14 12:45:31     66s]     
[02/14 12:45:31     66s]     Clock tree legalization - There are no Movements:
[02/14 12:45:31     66s]     =================================================
[02/14 12:45:31     66s]     
[02/14 12:45:31     66s]     ---------------------------------------------
[02/14 12:45:31     66s]     Movement (um)    Desired     Achieved    Node
[02/14 12:45:31     66s]                      location    location    
[02/14 12:45:31     66s]     ---------------------------------------------
[02/14 12:45:31     66s]       (empty table)
[02/14 12:45:31     66s]     ---------------------------------------------
[02/14 12:45:31     66s]     
[02/14 12:45:31     66s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/14 12:45:31     66s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:31     66s]     Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:31     66s]     Clock DAG hash after 'Clustering': 8448572a95f46720 4e3a979c1c58f9c3 258182147c25fd5a e77ffab18ca18032 b2ad1ebe9995c6c0
[02/14 12:45:31     66s]     CTS services accumulated run-time stats after 'Clustering':
[02/14 12:45:31     66s]       delay calculator: calls=3326, total_wall_time=0.328s, mean_wall_time=0.099ms
[02/14 12:45:31     66s]       steiner router: calls=3327, total_wall_time=0.046s, mean_wall_time=0.014ms
[02/14 12:45:31     66s]     Clock DAG stats after 'Clustering':
[02/14 12:45:31     66s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:31     66s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:31     66s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:31     66s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:31     66s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:31     66s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:31     66s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.049pF, total=0.049pF
[02/14 12:45:31     66s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=308.657um, total=308.657um
[02/14 12:45:31     66s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=201.020um, total=201.020um
[02/14 12:45:31     66s]     Clock DAG net violations after 'Clustering': none
[02/14 12:45:31     66s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/14 12:45:31     66s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:31     66s]     Primary reporting skew groups after 'Clustering':
[02/14 12:45:31     66s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-1.314, kur=2.911], skew [0.001 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:31     66s]           min path sink: count_reg[13]/CK
[02/14 12:45:31     66s]           max path sink: count_reg[4]/CK
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   Post-Clustering Statistics Report
[02/14 12:45:31     66s]   =================================
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   Fanout Statistics:
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]     Skew group summary after 'Clustering':
[02/14 12:45:31     66s]   ----------------------------------------------------------------------------
[02/14 12:45:31     66s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/14 12:45:31     66s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/14 12:45:31     66s]   ----------------------------------------------------------------------------
[02/14 12:45:31     66s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[02/14 12:45:31     66s]   Leaf          1      16.000      16        16        0.000      {1 <= 16}
[02/14 12:45:31     66s]   ----------------------------------------------------------------------------
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-1.314, kur=2.911], skew [0.001 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:31     66s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:31     66s]   Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/14 12:45:31     66s]   Clustering Failure Statistics:
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   --------------------------------
[02/14 12:45:31     66s]   Net Type    Clusters    Clusters
[02/14 12:45:31     66s]               Tried       Failed
[02/14 12:45:31     66s]   --------------------------------
[02/14 12:45:31     66s]     (empty table)
[02/14 12:45:31     66s]   --------------------------------
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   Clustering Partition Statistics:
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   ----------------------------------------------------------------------------------
[02/14 12:45:31     66s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/14 12:45:31     66s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/14 12:45:31     66s]   ----------------------------------------------------------------------------------
[02/14 12:45:31     66s]     (empty table)
[02/14 12:45:31     66s]   ----------------------------------------------------------------------------------
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   Longest 5 runtime clustering solutions:
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   --------------------------------------------------------------------------------
[02/14 12:45:31     66s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[02/14 12:45:31     66s]   --------------------------------------------------------------------------------
[02/14 12:45:31     66s]   3491.187       16         0                  1          core_clock    core_clock
[02/14 12:45:31     66s]   --------------------------------------------------------------------------------
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   Bottom-up runtime statistics:
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   -----------------------------------------------------
[02/14 12:45:31     66s]   Mean        Min         Max         Std. Dev    Count
[02/14 12:45:31     66s]   -----------------------------------------------------
[02/14 12:45:31     66s]   3491.187    3491.187    3491.187     0.000         1
[02/14 12:45:31     66s]   -----------------------------------------------------
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   
[02/14 12:45:31     66s]   Looking for fanout violations...
[02/14 12:45:31     66s]   Looking for fanout violations done.
[02/14 12:45:31     66s]   Removing clustering added virtual delays...
[02/14 12:45:31     66s]     Resynthesising clock tree into netlist...
[02/14 12:45:31     66s]       Reset timing graph...
[02/14 12:45:31     66s] Ignoring AAE DB Resetting ...
[02/14 12:45:31     66s]       Reset timing graph done.
[02/14 12:45:31     66s]     Resynthesising clock tree into netlist done.
[02/14 12:45:31     66s]     Disconnecting clock tree from netlist...
[02/14 12:45:31     66s]     Disconnecting clock tree from netlist done.
[02/14 12:45:31     66s]   Removing clustering added virtual delays done.
[02/14 12:45:31     66s]   Merging or improvement steps are called with no algorithms enabled.
[02/14 12:45:31     66s]   CongRepair After Initial Clustering...
[02/14 12:45:31     66s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2765.5M, EPOCH TIME: 1771091131.784896
[02/14 12:45:31     66s]   Reset timing graph...
[02/14 12:45:31     66s] Ignoring AAE DB Resetting ...
[02/14 12:45:31     66s]   Reset timing graph done.
[02/14 12:45:31     66s]   Leaving CCOpt scope - Early Global Route...
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] Cell counter_16bit LLGs are deleted
[02/14 12:45:31     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:31     66s] # Resetting pin-track-align track data.
[02/14 12:45:31     66s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2765.2M, EPOCH TIME: 1771091131.786879
[02/14 12:45:31     66s] Memory usage before memory release/compaction is 2765.2
[02/14 12:45:31     66s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:31     66s] Memory usage at end of DPlace-Cleanup is 2765.2M.
[02/14 12:45:31     66s]   Clock implementation routing...
[02/14 12:45:31     66s] Net route status summary:
[02/14 12:45:31     66s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[02/14 12:45:31     66s]   Non-clock:   184 (unrouted=13, trialRouted=171, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:31     66s]     Routing using eGR only...
[02/14 12:45:31     66s]       Early Global Route - eGR only step...
[02/14 12:45:31     66s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/14 12:45:31     66s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/14 12:45:31     66s] (I)      Running eGR clock mode
[02/14 12:45:31     66s] Running assign ptn pin
[02/14 12:45:31     66s] (ccopt eGR): Start to route 1 all nets
[02/14 12:45:31     66s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:31     66s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:31     66s] Running config msv constraints
[02/14 12:45:31     66s] Running pre-eGR process
[02/14 12:45:31     66s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:31     66s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:31     66s] (I)      Initializing eGR engine (clock)
[02/14 12:45:31     66s] [PSP]    Started Early Global Route ( Curr Mem: 2.64 MB )
[02/14 12:45:31     66s] Set min layer with design mode ( 1 )
[02/14 12:45:31     66s] Set max layer with design mode ( 5 )
[02/14 12:45:31     66s] (I)      clean place blk overflow:
[02/14 12:45:31     66s] (I)      H : enabled 1.00 0
[02/14 12:45:31     66s] (I)      V : enabled 1.00 0
[02/14 12:45:31     66s] (I)      Initializing eGR engine (clock)
[02/14 12:45:31     66s] Set min layer with design mode ( 1 )
[02/14 12:45:31     66s] Set max layer with design mode ( 5 )
[02/14 12:45:31     66s] (I)      clean place blk overflow:
[02/14 12:45:31     66s] (I)      H : enabled 1.00 0
[02/14 12:45:31     66s] (I)      V : enabled 1.00 0
[02/14 12:45:31     66s] (I)      Running eGR Cong Clean flow
[02/14 12:45:31     66s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.64 MB )
[02/14 12:45:31     66s] (I)      # wire layers (front) : 6
[02/14 12:45:31     66s] (I)      # wire layers (back)  : 0
[02/14 12:45:31     66s] (I)      min wire layer : 1
[02/14 12:45:31     66s] (I)      max wire layer : 5
[02/14 12:45:31     66s] (I)      # cut layers (front) : 5
[02/14 12:45:31     66s] (I)      # cut layers (back)  : 0
[02/14 12:45:31     66s] (I)      min cut layer : 1
[02/14 12:45:31     66s] (I)      max cut layer : 4
[02/14 12:45:31     66s] (I)      ================================ Layers ================================
[02/14 12:45:31     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:31     66s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:31     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:31     66s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:31     66s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:31     66s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:31     66s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:31     66s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:31     66s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:31     66s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:31     66s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:31     66s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:31     66s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:31     66s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:31     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:31     66s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:31     66s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:31     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:31     66s] (I)      Started Import and model ( Curr Mem: 2.64 MB )
[02/14 12:45:31     66s] (I)      == Non-default Options ==
[02/14 12:45:31     66s] (I)      Clean congestion better                            : true
[02/14 12:45:31     66s] (I)      Estimate vias on DPT layer                         : true
[02/14 12:45:31     66s] (I)      Rerouting rounds                                   : 10
[02/14 12:45:31     66s] (I)      Clean congestion layer assignment rounds           : 3
[02/14 12:45:31     66s] (I)      Layer constraints as soft constraints              : true
[02/14 12:45:31     66s] (I)      Soft top layer                                     : true
[02/14 12:45:31     66s] (I)      Skip prospective layer relax nets                  : true
[02/14 12:45:31     66s] (I)      Better NDR handling                                : true
[02/14 12:45:31     66s] (I)      Improved NDR modeling in LA                        : true
[02/14 12:45:31     66s] (I)      Routing cost fix for NDR handling                  : true
[02/14 12:45:31     66s] (I)      Block tracks for preroutes                         : true
[02/14 12:45:31     66s] (I)      Assign IRoute by net group key                     : true
[02/14 12:45:31     66s] (I)      Block unroutable channels 3D                       : true
[02/14 12:45:31     66s] (I)      Bound layer relaxed segment wl                     : true
[02/14 12:45:31     66s] (I)      Blocked pin reach length threshold                 : 2
[02/14 12:45:31     66s] (I)      Check blockage within NDR space in TA              : true
[02/14 12:45:31     66s] (I)      Skip must join for term with via pillar            : true
[02/14 12:45:31     66s] (I)      Model find APA for IO pin                          : true
[02/14 12:45:31     66s] (I)      On pin location for off pin term                   : true
[02/14 12:45:31     66s] (I)      Handle EOL spacing                                 : true
[02/14 12:45:31     66s] (I)      Merge PG vias by gap                               : true
[02/14 12:45:31     66s] (I)      Maximum routing layer                              : 5
[02/14 12:45:31     66s] (I)      Minimum routing layer                              : 1
[02/14 12:45:31     66s] (I)      Top routing layer                                  : 5
[02/14 12:45:31     66s] (I)      Bottom routing layer                               : 1
[02/14 12:45:31     66s] (I)      Ignore routing layer                               : true
[02/14 12:45:31     66s] (I)      Route selected nets only                           : true
[02/14 12:45:31     66s] (I)      Refine MST                                         : true
[02/14 12:45:31     66s] (I)      Honor PRL                                          : true
[02/14 12:45:31     66s] (I)      Strong congestion aware                            : true
[02/14 12:45:31     66s] (I)      Improved initial location for IRoutes              : true
[02/14 12:45:31     66s] (I)      Multi panel TA                                     : true
[02/14 12:45:31     66s] (I)      Penalize wire overlap                              : true
[02/14 12:45:31     66s] (I)      Expand small instance blockage                     : true
[02/14 12:45:31     66s] (I)      Reduce via in TA                                   : true
[02/14 12:45:31     66s] (I)      SS-aware routing                                   : true
[02/14 12:45:31     66s] (I)      Improve tree edge sharing                          : true
[02/14 12:45:31     66s] (I)      Improve 2D via estimation                          : true
[02/14 12:45:31     66s] (I)      Refine Steiner tree                                : true
[02/14 12:45:31     66s] (I)      Build spine tree                                   : true
[02/14 12:45:31     66s] (I)      Model pass through capacity                        : true
[02/14 12:45:31     66s] (I)      Extend blockages by a half GCell                   : true
[02/14 12:45:31     66s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/14 12:45:31     66s] (I)      Consider pin shapes                                : true
[02/14 12:45:31     66s] (I)      Consider pin shapes for all nodes                  : true
[02/14 12:45:31     66s] (I)      Consider NR APA                                    : true
[02/14 12:45:31     66s] (I)      Consider IO pin shape                              : true
[02/14 12:45:31     66s] (I)      Fix pin connection bug                             : true
[02/14 12:45:31     66s] (I)      Consider layer RC for local wires                  : true
[02/14 12:45:31     66s] (I)      Honor layer constraint                             : true
[02/14 12:45:31     66s] (I)      Route to clock mesh pin                            : true
[02/14 12:45:31     66s] (I)      LA-aware pin escape length                         : 2
[02/14 12:45:31     66s] (I)      Connect multiple ports                             : true
[02/14 12:45:31     66s] (I)      Split for must join                                : true
[02/14 12:45:31     66s] (I)      Number of threads                                  : 1
[02/14 12:45:31     66s] (I)      Routing effort level                               : 10000
[02/14 12:45:31     66s] (I)      Prefer layer length threshold                      : 8
[02/14 12:45:31     66s] (I)      Overflow penalty cost                              : 10
[02/14 12:45:31     66s] (I)      A-star cost                                        : 0.300000
[02/14 12:45:31     66s] (I)      Misalignment cost                                  : 10.000000
[02/14 12:45:31     66s] (I)      Threshold for short IRoute                         : 6
[02/14 12:45:31     66s] (I)      Via cost during post routing                       : 1.000000
[02/14 12:45:31     66s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/14 12:45:31     66s] (I)      Source-to-sink ratio                               : 0.300000
[02/14 12:45:31     66s] (I)      Scenic ratio bound                                 : 3.000000
[02/14 12:45:31     66s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/14 12:45:31     66s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/14 12:45:31     66s] (I)      Layer demotion scenic scale                        : 1.000000
[02/14 12:45:31     66s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/14 12:45:31     66s] (I)      PG-aware similar topology routing                  : true
[02/14 12:45:31     66s] (I)      Maze routing via cost fix                          : true
[02/14 12:45:31     66s] (I)      Apply PRL on PG terms                              : true
[02/14 12:45:31     66s] (I)      Apply PRL on obs objects                           : true
[02/14 12:45:31     66s] (I)      Handle range-type spacing rules                    : true
[02/14 12:45:31     66s] (I)      PG gap threshold multiplier                        : 10.000000
[02/14 12:45:31     66s] (I)      Parallel spacing query fix                         : true
[02/14 12:45:31     66s] (I)      Force source to root IR                            : true
[02/14 12:45:31     66s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/14 12:45:31     66s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/14 12:45:31     66s] (I)      Route tie net to shape                             : auto
[02/14 12:45:31     66s] (I)      Do not relax to DPT layer                          : true
[02/14 12:45:31     66s] (I)      No DPT in post routing                             : true
[02/14 12:45:31     66s] (I)      Modeling PG via merging fix                        : true
[02/14 12:45:31     66s] (I)      Shield aware TA                                    : true
[02/14 12:45:31     66s] (I)      Strong shield aware TA                             : true
[02/14 12:45:31     66s] (I)      Overflow calculation fix in LA                     : true
[02/14 12:45:31     66s] (I)      Post routing fix                                   : true
[02/14 12:45:31     66s] (I)      Strong post routing                                : true
[02/14 12:45:31     66s] (I)      Violation on path threshold                        : 1
[02/14 12:45:31     66s] (I)      Pass through capacity modeling                     : true
[02/14 12:45:31     66s] (I)      Read layer and via RC                              : true
[02/14 12:45:31     66s] (I)      Select the non-relaxed segments in post routing stage : true
[02/14 12:45:31     66s] (I)      Select term pin box for io pin                     : true
[02/14 12:45:31     66s] (I)      Penalize NDR sharing                               : true
[02/14 12:45:31     66s] (I)      Enable special modeling                            : false
[02/14 12:45:31     66s] (I)      Keep fixed segments                                : true
[02/14 12:45:31     66s] (I)      Increase net scenic ratio                          : true
[02/14 12:45:31     66s] (I)      Method to set GCell size                           : row
[02/14 12:45:31     66s] (I)      Connect multiple ports and must join fix           : true
[02/14 12:45:31     66s] (I)      Avoid high resistance layers                       : true
[02/14 12:45:31     66s] (I)      Segment length threshold                           : 1
[02/14 12:45:31     66s] (I)      Model find APA for IO pin fix                      : true
[02/14 12:45:31     66s] (I)      Avoid connecting non-metal layers                  : true
[02/14 12:45:31     66s] (I)      Use track pitch for NDR                            : true
[02/14 12:45:31     66s] (I)      Decide max and min layer to relax with layer difference : true
[02/14 12:45:31     66s] (I)      Handle non-default track width                     : false
[02/14 12:45:31     66s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:31     66s] (I)      Extra cost calculation fix in LA                   : false
[02/14 12:45:31     66s] (I)      early global router routing mode                   : clock
[02/14 12:45:31     66s] (I)      Legalize routing after 1g                          : false
[02/14 12:45:31     66s] (I)      Improve layer adherence during layer relax         : true
[02/14 12:45:31     66s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:31     66s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:31     66s] (I)      ============== Pin Summary ==============
[02/14 12:45:31     66s] (I)      +-------+--------+---------+------------+
[02/14 12:45:31     66s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:31     66s] (I)      +-------+--------+---------+------------+
[02/14 12:45:31     66s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:31     66s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:31     66s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:31     66s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:31     66s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:31     66s] (I)      +-------+--------+---------+------------+
[02/14 12:45:31     66s] (I)      Custom ignore net properties:
[02/14 12:45:31     66s] (I)      1 : NotLegal
[02/14 12:45:31     66s] (I)      2 : NotSelected
[02/14 12:45:31     66s] (I)      Default ignore net properties:
[02/14 12:45:31     66s] (I)      1 : Special
[02/14 12:45:31     66s] (I)      2 : Analog
[02/14 12:45:31     66s] (I)      3 : Fixed
[02/14 12:45:31     66s] (I)      4 : Skipped
[02/14 12:45:31     66s] (I)      5 : MixedSignal
[02/14 12:45:31     66s] (I)      Prerouted net properties:
[02/14 12:45:31     66s] (I)      1 : NotLegal
[02/14 12:45:31     66s] (I)      2 : Special
[02/14 12:45:31     66s] (I)      3 : Analog
[02/14 12:45:31     66s] (I)      4 : Fixed
[02/14 12:45:31     66s] (I)      5 : Skipped
[02/14 12:45:31     66s] (I)      6 : MixedSignal
[02/14 12:45:31     66s] [NR-eGR] Early global route reroute 1 out of 173 routable nets
[02/14 12:45:31     66s] (I)      Use row-based GCell size
[02/14 12:45:31     66s] (I)      Use row-based GCell align
[02/14 12:45:31     66s] (I)      layer 0 area = 83000
[02/14 12:45:31     66s] (I)      layer 1 area = 67600
[02/14 12:45:31     66s] (I)      layer 2 area = 240000
[02/14 12:45:31     66s] (I)      layer 3 area = 240000
[02/14 12:45:31     66s] (I)      layer 4 area = 4000000
[02/14 12:45:31     66s] (I)      GCell unit size   : 4140
[02/14 12:45:31     66s] (I)      GCell multiplier  : 1
[02/14 12:45:31     66s] (I)      GCell row height  : 4140
[02/14 12:45:31     66s] (I)      Actual row height : 4140
[02/14 12:45:31     66s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:31     66s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:31     66s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:31     66s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:31     66s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:31     66s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:31     66s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:31     66s] (I)      =============== Default via ===============
[02/14 12:45:31     66s] (I)      +---+------------------+------------------+
[02/14 12:45:31     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:45:31     66s] (I)      +---+------------------+------------------+
[02/14 12:45:31     66s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:45:31     66s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:45:31     66s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:45:31     66s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:45:31     66s] (I)      +---+------------------+------------------+
[02/14 12:45:31     66s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:31     66s] [NR-eGR] Read 10860 PG shapes
[02/14 12:45:31     66s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:31     66s] [NR-eGR] Read 0 other shapes
[02/14 12:45:31     66s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:31     66s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:31     66s] [NR-eGR] #Instance Blockages : 2028
[02/14 12:45:31     66s] [NR-eGR] #PG Blockages       : 10860
[02/14 12:45:31     66s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:31     66s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:31     66s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:31     66s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:31     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:31     66s] [NR-eGR] #prerouted nets         : 0
[02/14 12:45:31     66s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:31     66s] [NR-eGR] #prerouted wires        : 0
[02/14 12:45:31     66s] (I)        Front-side 173 ( ignored 172 )
[02/14 12:45:31     66s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:31     66s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:31     66s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/14 12:45:31     66s] [NR-eGR] Read 173 nets ( ignored 172 )
[02/14 12:45:31     66s] [NR-eGR] #via pillars        : 0
[02/14 12:45:31     66s] [NR-eGR] #must join all port : 0
[02/14 12:45:31     66s] [NR-eGR] #multiple ports     : 0
[02/14 12:45:31     66s] [NR-eGR] #has must join      : 0
[02/14 12:45:31     66s] (I)      handle routing halo
[02/14 12:45:31     66s] (I)      Reading macro buffers
[02/14 12:45:31     66s] (I)      Number of macro buffers: 0
[02/14 12:45:31     66s] (I)      default corner id = 0
[02/14 12:45:31     66s] (I)      ========== RC Report:  ===========
[02/14 12:45:31     66s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/14 12:45:31     66s] (I)      ----------------------------------
[02/14 12:45:31     66s] (I)        met1         0.893        0.177 
[02/14 12:45:31     66s] (I)        met2         0.893        0.182 
[02/14 12:45:31     66s] (I)        met3         0.157        0.297 
[02/14 12:45:31     66s] (I)        met4         0.157        0.264 
[02/14 12:45:31     66s] (I)        met5         0.018        0.294 
[02/14 12:45:31     66s] (I)      ========== RC Report:  ===========
[02/14 12:45:31     66s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/14 12:45:31     66s] (I)      ----------------------------------
[02/14 12:45:31     66s] (I)        met1         0.893        0.244 
[02/14 12:45:31     66s] (I)        met2         0.893        0.245 
[02/14 12:45:31     66s] (I)        met3         0.157        0.356 
[02/14 12:45:31     66s] (I)        met4         0.157        0.327 
[02/14 12:45:31     66s] (I)        met5         0.018        0.309 
[02/14 12:45:31     66s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:31     66s] (I)      original grid = 248 x 315
[02/14 12:45:31     66s] (I)      merged grid = 248 x 315
[02/14 12:45:31     66s] (I)      Read Num Blocks=33392  Num Prerouted Wires=0  Num CS=0
[02/14 12:45:31     66s] (I)      Layer 0 (H) : #blockages 12419 : #preroutes 0
[02/14 12:45:31     66s] (I)      Layer 1 (V) : #blockages 8890 : #preroutes 0
[02/14 12:45:31     66s] (I)      Layer 2 (H) : #blockages 8736 : #preroutes 0
[02/14 12:45:31     66s] (I)      Layer 3 (V) : #blockages 1818 : #preroutes 0
[02/14 12:45:31     66s] (I)      Layer 4 (H) : #blockages 1529 : #preroutes 0
[02/14 12:45:31     66s] (I)      Moved 1 terms for better access 
[02/14 12:45:31     66s] (I)      Number of ignored nets                =    172
[02/14 12:45:31     66s] (I)      Number of connected nets              =      0
[02/14 12:45:31     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:45:31     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:31     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:31     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:31     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:31     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:31     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:31     66s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:45:31     66s] (I)      Ndr track 0 does not exist
[02/14 12:45:31     66s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:31     66s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:31     66s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:31     66s] (I)      Site width          :   460  (dbu)
[02/14 12:45:31     66s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:31     66s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:31     66s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:31     66s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:31     66s] (I)      Grid                :   248   315     5
[02/14 12:45:31     66s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:31     66s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:31     66s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:31     66s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:31     66s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:31     66s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:31     66s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:31     66s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:31     66s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:31     66s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:31     66s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:31     66s] (I)      --------------------------------------------------------
[02/14 12:45:31     66s] 
[02/14 12:45:31     66s] [NR-eGR] == Routing rule table ==
[02/14 12:45:31     66s] [NR-eGR]  ID  Name  #Nets 
[02/14 12:45:31     66s] [NR-eGR] -----------------
[02/14 12:45:31     66s] [NR-eGR]   0            1 
[02/14 12:45:31     66s] (I)      ======== NDR :  =========
[02/14 12:45:31     66s] (I)      +--------------+--------+
[02/14 12:45:31     66s] (I)      |           ID |      0 |
[02/14 12:45:31     66s] (I)      |      Default |     no |
[02/14 12:45:31     66s] (I)      |  Clk Special |     no |
[02/14 12:45:31     66s] (I)      | Hard spacing |     no |
[02/14 12:45:31     66s] (I)      |    NDR track | (none) |
[02/14 12:45:31     66s] (I)      |      NDR via | (none) |
[02/14 12:45:31     66s] (I)      |  Extra space |      1 |
[02/14 12:45:31     66s] (I)      |      Shields |      0 |
[02/14 12:45:31     66s] (I)      |   Demand (H) |      2 |
[02/14 12:45:31     66s] (I)      |   Demand (V) |      2 |
[02/14 12:45:31     66s] (I)      |        #Nets |      1 |
[02/14 12:45:31     66s] (I)      +--------------+--------+
[02/14 12:45:31     66s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:31     66s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:31     66s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:31     66s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:31     66s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:31     66s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:32     66s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:32     66s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:45:32     66s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:32     66s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:32     66s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:32     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:32     66s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:32     66s] (I)      |     1 |  701592 |    74148 |        10.57% |
[02/14 12:45:32     66s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:32     66s] (I)      |     3 |  528984 |    26786 |         5.06% |
[02/14 12:45:32     66s] (I)      |     4 |  525420 |    87304 |        16.62% |
[02/14 12:45:32     66s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:32     66s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:32     66s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.16 sec, Curr Mem: 2.65 MB )
[02/14 12:45:32     66s] (I)      Reset routing kernel
[02/14 12:45:32     66s] (I)      Started Global Routing ( Curr Mem: 2.65 MB )
[02/14 12:45:32     66s] (I)      totalPins=17  totalGlobalPin=17 (100.00%)
[02/14 12:45:32     66s] (I)      ================= Net Group Info =================
[02/14 12:45:32     66s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:32     66s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:32     66s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:32     66s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:45:32     66s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:32     66s] (I)      total 2D Cap : 941290 = (502974 H, 438316 V)
[02/14 12:45:32     66s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:45:32     66s] (I)      init route region map
[02/14 12:45:32     66s] (I)      #blocked regions = 0
[02/14 12:45:32     66s] (I)      #non-blocked regions = 1
[02/14 12:45:32     66s] (I)      init safety region map
[02/14 12:45:32     66s] (I)      #blocked regions = 0
[02/14 12:45:32     66s] (I)      #non-blocked regions = 1
[02/14 12:45:32     66s] (I)      Adjusted 0 GCells for pin access
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:45:32     66s] (I)      ============  Phase 1a Route ============
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1b Route ============
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.898000e+02um
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1c Route ============
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1d Route ============
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1e Route ============
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1f Route ============
[02/14 12:45:32     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.898000e+02um
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1g Route ============
[02/14 12:45:32     66s] (I)      Usage: 70 = (44 H, 26 V) = (0.01% H, 0.01% V) = (1.822e+02um H, 1.076e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1h Route ============
[02/14 12:45:32     66s] (I)      Usage: 72 = (47 H, 25 V) = (0.01% H, 0.01% V) = (1.946e+02um H, 1.035e+02um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1l Route ============
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:32     66s] [NR-eGR]                        OverCon            
[02/14 12:45:32     66s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:45:32     66s] [NR-eGR]        Layer             (1-0)    OverCon
[02/14 12:45:32     66s] [NR-eGR] ----------------------------------------------
[02/14 12:45:32     66s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR] ----------------------------------------------
[02/14 12:45:32     66s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR] 
[02/14 12:45:32     66s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2.65 MB )
[02/14 12:45:32     66s] (I)      Updating congestion map
[02/14 12:45:32     66s] (I)      total 2D Cap : 2323645 = (1201824 H, 1121821 V)
[02/14 12:45:32     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:45:32     66s] (I)      Running track assignment and export wires
[02/14 12:45:32     66s] (I)      Delete wires for 1 nets 
[02/14 12:45:32     66s] (I)      ============= Track Assignment ============
[02/14 12:45:32     66s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.64 MB )
[02/14 12:45:32     66s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:45:32     66s] (I)      Run Multi-thread track assignment
[02/14 12:45:32     66s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2.64 MB )
[02/14 12:45:32     66s] (I)      Started Export ( Curr Mem: 2.64 MB )
[02/14 12:45:32     66s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:45:32     66s] [NR-eGR] Total eGR-routed clock nets wire length: 308um, number of vias: 43
[02/14 12:45:32     66s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:32     66s] (I)      == Layer wire length by net rule ==
[02/14 12:45:32     66s] (I)                    Default 
[02/14 12:45:32     66s] (I)      ----------------------
[02/14 12:45:32     66s] (I)       met1  (1H)    1143um 
[02/14 12:45:32     66s] (I)       met2  (2V)    7055um 
[02/14 12:45:32     66s] (I)       met3  (3H)    6592um 
[02/14 12:45:32     66s] (I)       met4  (4V)    2915um 
[02/14 12:45:32     66s] (I)       met5  (5H)     950um 
[02/14 12:45:32     66s] (I)      ----------------------
[02/14 12:45:32     66s] (I)             Total  18655um 
[02/14 12:45:32     66s] [NR-eGR] Report for selected net(s) only.
[02/14 12:45:32     66s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:32     66s] [NR-eGR] --------------------------------
[02/14 12:45:32     66s] [NR-eGR]  met1  (1H)             9    17 
[02/14 12:45:32     66s] [NR-eGR]  met2  (2V)            60    17 
[02/14 12:45:32     66s] [NR-eGR]  met3  (3H)           187     7 
[02/14 12:45:32     66s] [NR-eGR]  met4  (4V)            46     2 
[02/14 12:45:32     66s] [NR-eGR]  met5  (5H)             6     0 
[02/14 12:45:32     66s] [NR-eGR] --------------------------------
[02/14 12:45:32     66s] [NR-eGR]        Total          308    43 
[02/14 12:45:32     66s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:32     66s] [NR-eGR] Total half perimeter of net bounding box: 201um
[02/14 12:45:32     66s] [NR-eGR] Total length: 308um, number of vias: 43
[02/14 12:45:32     66s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:32     66s] [NR-eGR] Total routed clock nets wire length: 308um, number of vias: 43
[02/14 12:45:32     66s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:32     66s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:32     66s] [NR-eGR] --------------------------------
[02/14 12:45:32     66s] [NR-eGR]  met1  (1H)          1143   467 
[02/14 12:45:32     66s] [NR-eGR]  met2  (2V)          7055   277 
[02/14 12:45:32     66s] [NR-eGR]  met3  (3H)          6592    49 
[02/14 12:45:32     66s] [NR-eGR]  met4  (4V)          2915    33 
[02/14 12:45:32     66s] [NR-eGR]  met5  (5H)           950     0 
[02/14 12:45:32     66s] [NR-eGR] --------------------------------
[02/14 12:45:32     66s] [NR-eGR]        Total        18655   826 
[02/14 12:45:32     66s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:32     66s] [NR-eGR] Total half perimeter of net bounding box: 18412um
[02/14 12:45:32     66s] [NR-eGR] Total length: 18655um, number of vias: 826
[02/14 12:45:32     66s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:32     66s] (I)      == Layer via count by net rule ==
[02/14 12:45:32     66s] (I)                    Default 
[02/14 12:45:32     66s] (I)      ----------------------
[02/14 12:45:32     66s] (I)       met1  (1H)       467 
[02/14 12:45:32     66s] (I)       met2  (2V)       277 
[02/14 12:45:32     66s] (I)       met3  (3H)        49 
[02/14 12:45:32     66s] (I)       met4  (4V)        33 
[02/14 12:45:32     66s] (I)       met5  (5H)         0 
[02/14 12:45:32     66s] (I)      ----------------------
[02/14 12:45:32     66s] (I)             Total      826 
[02/14 12:45:32     66s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.64 MB )
[02/14 12:45:32     66s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:32     66s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.36 sec, Curr Mem: 2.64 MB )
[02/14 12:45:32     66s] [NR-eGR] Finished Early Global Route ( CPU: 0.24 sec, Real: 0.37 sec, Curr Mem: 2.64 MB )
[02/14 12:45:32     66s] (I)      ======================================= Runtime Summary ========================================
[02/14 12:45:32     66s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[02/14 12:45:32     66s] (I)      ------------------------------------------------------------------------------------------------
[02/14 12:45:32     66s] (I)       Early Global Route                             100.00%  2.51 sec  2.87 sec  0.37 sec  0.24 sec 
[02/14 12:45:32     66s] (I)       +-Early Global Route kernel                     98.51%  2.51 sec  2.87 sec  0.36 sec  0.24 sec 
[02/14 12:45:32     66s] (I)       | +-Import and model                            43.65%  2.54 sec  2.70 sec  0.16 sec  0.08 sec 
[02/14 12:45:32     66s] (I)       | | +-Create place DB                            0.27%  2.54 sec  2.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Import place data                        0.25%  2.54 sec  2.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read instances and placement           0.07%  2.54 sec  2.54 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read nets                              0.14%  2.55 sec  2.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Create route DB                           27.83%  2.55 sec  2.65 sec  0.10 sec  0.07 sec 
[02/14 12:45:32     66s] (I)       | | | +-Import route data (1T)                  24.80%  2.56 sec  2.65 sec  0.09 sec  0.07 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read blockages ( Layer 1-5 )           4.39%  2.57 sec  2.58 sec  0.02 sec  0.01 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read routing blockages               0.00%  2.57 sec  2.57 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read bump blockages                  0.00%  2.57 sec  2.57 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read instance blockages              0.13%  2.57 sec  2.57 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read PG blockages                    2.21%  2.57 sec  2.58 sec  0.01 sec  0.01 sec 
[02/14 12:45:32     66s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  2.57 sec  2.57 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read clock blockages                 0.11%  2.58 sec  2.58 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read other blockages                 0.12%  2.58 sec  2.58 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read halo blockages                  0.00%  2.58 sec  2.58 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2.58 sec  2.58 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read blackboxes                        0.01%  2.58 sec  2.58 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read prerouted                         0.64%  2.58 sec  2.59 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read nets                              0.02%  2.59 sec  2.59 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Set up via pillars                     0.00%  2.59 sec  2.59 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Set up RC info                         0.38%  2.59 sec  2.59 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Read net priorities                    0.01%  2.59 sec  2.59 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Initialize 3D grid graph               1.02%  2.59 sec  2.60 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Model blockage capacity               12.54%  2.60 sec  2.64 sec  0.05 sec  0.05 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Initialize 3D capacity              11.67%  2.60 sec  2.64 sec  0.04 sec  0.04 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Move terms for access (1T)             0.01%  2.65 sec  2.65 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Read aux data                              0.00%  2.65 sec  2.65 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Others data preparation                    0.00%  2.65 sec  2.65 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Create route kernel                       15.35%  2.65 sec  2.70 sec  0.06 sec  0.01 sec 
[02/14 12:45:32     66s] (I)       | +-Global Routing                              17.79%  2.70 sec  2.77 sec  0.06 sec  0.05 sec 
[02/14 12:45:32     66s] (I)       | | +-Initialization                             0.10%  2.70 sec  2.70 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Net group 1                               11.30%  2.71 sec  2.75 sec  0.04 sec  0.04 sec 
[02/14 12:45:32     66s] (I)       | | | +-Generate topology                        0.03%  2.71 sec  2.71 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1a                                 0.22%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Pattern routing (1T)                   0.18%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1b                                 0.29%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1c                                 0.10%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1d                                 0.08%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1e                                 0.29%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Route legalization                     0.02%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1f                                 0.01%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1g                                 0.21%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Post Routing                           0.17%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1h                                 0.18%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Post Routing                           0.15%  2.74 sec  2.74 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Phase 1l                                 1.08%  2.74 sec  2.75 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | | +-Layer assignment (1T)                  0.04%  2.75 sec  2.75 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | +-Export cong map                             22.73%  2.77 sec  2.85 sec  0.08 sec  0.08 sec 
[02/14 12:45:32     66s] (I)       | | +-Export 2D cong map                        10.73%  2.81 sec  2.85 sec  0.04 sec  0.04 sec 
[02/14 12:45:32     66s] (I)       | +-Extract Global 3D Wires                      0.00%  2.85 sec  2.85 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | +-Track Assignment (1T)                        4.16%  2.85 sec  2.87 sec  0.02 sec  0.01 sec 
[02/14 12:45:32     66s] (I)       | | +-Initialization                             0.01%  2.85 sec  2.85 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Track Assignment Kernel                    4.06%  2.85 sec  2.87 sec  0.01 sec  0.01 sec 
[02/14 12:45:32     66s] (I)       | | +-Free Memory                                0.00%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | +-Export                                       1.17%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Export DB wires                            0.14%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Export all nets                          0.02%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | | +-Set wire vias                            0.00%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Report wirelength                          0.80%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Update net boxes                           0.14%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | | +-Update timing                              0.00%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)       | +-Postprocess design                           0.05%  2.87 sec  2.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)      ====================== Summary by functions ======================
[02/14 12:45:32     66s] (I)       Lv  Step                                   %      Real       CPU 
[02/14 12:45:32     66s] (I)      ------------------------------------------------------------------
[02/14 12:45:32     66s] (I)        0  Early Global Route               100.00%  0.37 sec  0.24 sec 
[02/14 12:45:32     66s] (I)        1  Early Global Route kernel         98.51%  0.36 sec  0.24 sec 
[02/14 12:45:32     66s] (I)        2  Import and model                  43.65%  0.16 sec  0.08 sec 
[02/14 12:45:32     66s] (I)        2  Export cong map                   22.73%  0.08 sec  0.08 sec 
[02/14 12:45:32     66s] (I)        2  Global Routing                    17.79%  0.06 sec  0.05 sec 
[02/14 12:45:32     66s] (I)        2  Track Assignment (1T)              4.16%  0.02 sec  0.01 sec 
[02/14 12:45:32     66s] (I)        2  Export                             1.17%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        2  Postprocess design                 0.05%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        2  Extract Global 3D Wires            0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Create route DB                   27.83%  0.10 sec  0.07 sec 
[02/14 12:45:32     66s] (I)        3  Create route kernel               15.35%  0.06 sec  0.01 sec 
[02/14 12:45:32     66s] (I)        3  Net group 1                       11.30%  0.04 sec  0.04 sec 
[02/14 12:45:32     66s] (I)        3  Export 2D cong map                10.73%  0.04 sec  0.04 sec 
[02/14 12:45:32     66s] (I)        3  Track Assignment Kernel            4.06%  0.01 sec  0.01 sec 
[02/14 12:45:32     66s] (I)        3  Report wirelength                  0.80%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Create place DB                    0.27%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Update net boxes                   0.14%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Export DB wires                    0.14%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Initialization                     0.11%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Import route data (1T)            24.80%  0.09 sec  0.07 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1l                           1.08%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1b                           0.29%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1e                           0.29%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Import place data                  0.25%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1a                           0.22%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1g                           0.21%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1h                           0.18%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1c                           0.10%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1d                           0.08%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Generate topology                  0.03%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Export all nets                    0.02%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Phase 1f                           0.01%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        4  Set wire vias                      0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Model blockage capacity           12.54%  0.05 sec  0.05 sec 
[02/14 12:45:32     66s] (I)        5  Read blockages ( Layer 1-5 )       4.39%  0.02 sec  0.01 sec 
[02/14 12:45:32     66s] (I)        5  Initialize 3D grid graph           1.02%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Read prerouted                     0.64%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Set up RC info                     0.38%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Post Routing                       0.32%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Pattern routing (1T)               0.18%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Read nets                          0.15%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Read instances and placement       0.07%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Layer assignment (1T)              0.04%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Route legalization                 0.02%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Move terms for access (1T)         0.01%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Read net priorities                0.01%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Initialize 3D capacity            11.67%  0.04 sec  0.04 sec 
[02/14 12:45:32     66s] (I)        6  Read PG blockages                  2.21%  0.01 sec  0.01 sec 
[02/14 12:45:32     66s] (I)        6  Read instance blockages            0.13%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Read other blockages               0.12%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Read clock blockages               0.11%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Legalize Blockage Violations       0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] (I)        7  Allocate memory for PG via list    0.03%  0.00 sec  0.00 sec 
[02/14 12:45:32     66s] Running post-eGR process
[02/14 12:45:32     66s]       Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.6)
[02/14 12:45:32     66s]     Routing using eGR only done.
[02/14 12:45:32     66s] Net route status summary:
[02/14 12:45:32     66s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=1)
[02/14 12:45:32     66s]   Non-clock:   184 (unrouted=13, trialRouted=171, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:32     66s] 
[02/14 12:45:32     66s] CCOPT: Done with clock implementation routing.
[02/14 12:45:32     66s] 
[02/14 12:45:32     66s]   Clock implementation routing done.
[02/14 12:45:32     66s]   Fixed 1 wires.
[02/14 12:45:32     66s]   CCOpt: Starting congestion repair using flow wrapper...
[02/14 12:45:32     66s]     Congestion Repair...
[02/14 12:45:32     66s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:01:06.6/0:01:08.0 (1.0), mem = 2767.4M
[02/14 12:45:32     66s] User Input Parameters:
[02/14 12:45:32     66s] - Congestion Driven    : On
[02/14 12:45:32     66s] - Timing Driven        : On
[02/14 12:45:32     66s] - Area-Violation Based : On
[02/14 12:45:32     66s] - Start Rollback Level : -5
[02/14 12:45:32     66s] - Legalized            : On
[02/14 12:45:32     66s] Info: Enable timing driven in postCTS congRepair.
[02/14 12:45:32     66s] 
[02/14 12:45:32     66s] *** Start incrementalPlace ***
[02/14 12:45:32     66s] - Window Based         : Off
[02/14 12:45:32     66s] - eDen incr mode       : Off
[02/14 12:45:32     66s] - Small incr mode      : Off
[02/14 12:45:32     66s] 
[02/14 12:45:32     66s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2767.4M, EPOCH TIME: 1771091132.367384
[02/14 12:45:32     66s] Enable eGR PG blockage caching
[02/14 12:45:32     66s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2767.4M, EPOCH TIME: 1771091132.367821
[02/14 12:45:32     66s] no activity file in design. spp won't run.
[02/14 12:45:32     66s] Effort level <high> specified for reg2reg path_group
[02/14 12:45:32     66s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:45:32     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2803.1M, EPOCH TIME: 1771091132.461579
[02/14 12:45:32     66s] No Views given, use default active views for adaptive view pruning
[02/14 12:45:32     66s] Active views:
[02/14 12:45:32     66s]   tt_v1.8_25C_Nominal_25_func
[02/14 12:45:32     66s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:32     66s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:32     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:2803.1M, EPOCH TIME: 1771091132.462939
[02/14 12:45:32     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2803.1M, EPOCH TIME: 1771091132.463050
[02/14 12:45:32     66s] Starting Early Global Route congestion estimation: mem = 2803.1M
[02/14 12:45:32     66s] (I)      Initializing eGR engine (regular)
[02/14 12:45:32     66s] Set min layer with design mode ( 1 )
[02/14 12:45:32     66s] Set max layer with design mode ( 5 )
[02/14 12:45:32     66s] (I)      clean place blk overflow:
[02/14 12:45:32     66s] (I)      H : enabled 1.00 0
[02/14 12:45:32     66s] (I)      V : enabled 1.00 0
[02/14 12:45:32     66s] (I)      Initializing eGR engine (regular)
[02/14 12:45:32     66s] Set min layer with design mode ( 1 )
[02/14 12:45:32     66s] Set max layer with design mode ( 5 )
[02/14 12:45:32     66s] (I)      clean place blk overflow:
[02/14 12:45:32     66s] (I)      H : enabled 1.00 0
[02/14 12:45:32     66s] (I)      V : enabled 1.00 0
[02/14 12:45:32     66s] (I)      Running eGR Regular flow
[02/14 12:45:32     66s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.71 MB )
[02/14 12:45:32     66s] (I)      # wire layers (front) : 6
[02/14 12:45:32     66s] (I)      # wire layers (back)  : 0
[02/14 12:45:32     66s] (I)      min wire layer : 1
[02/14 12:45:32     66s] (I)      max wire layer : 5
[02/14 12:45:32     66s] (I)      # cut layers (front) : 5
[02/14 12:45:32     66s] (I)      # cut layers (back)  : 0
[02/14 12:45:32     66s] (I)      min cut layer : 1
[02/14 12:45:32     66s] (I)      max cut layer : 4
[02/14 12:45:32     66s] (I)      ================================ Layers ================================
[02/14 12:45:32     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:32     66s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:32     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:32     66s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:32     66s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:32     66s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:32     66s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:32     66s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:32     66s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:32     66s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:32     66s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:32     66s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:32     66s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:32     66s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:32     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:32     66s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:32     66s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:32     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:32     66s] (I)      Started Import and model ( Curr Mem: 2.71 MB )
[02/14 12:45:32     66s] (I)      == Non-default Options ==
[02/14 12:45:32     66s] (I)      Maximum routing layer                              : 5
[02/14 12:45:32     66s] (I)      Minimum routing layer                              : 1
[02/14 12:45:32     66s] (I)      Top routing layer                                  : 5
[02/14 12:45:32     66s] (I)      Bottom routing layer                               : 1
[02/14 12:45:32     66s] (I)      Number of threads                                  : 1
[02/14 12:45:32     66s] (I)      Route tie net to shape                             : auto
[02/14 12:45:32     66s] (I)      Use non-blocking free Dbs wires                    : false
[02/14 12:45:32     66s] (I)      Method to set GCell size                           : row
[02/14 12:45:32     66s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:32     66s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:32     66s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:32     66s] (I)      ============== Pin Summary ==============
[02/14 12:45:32     66s] (I)      +-------+--------+---------+------------+
[02/14 12:45:32     66s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:32     66s] (I)      +-------+--------+---------+------------+
[02/14 12:45:32     66s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:32     66s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:32     66s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:32     66s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:32     66s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:32     66s] (I)      +-------+--------+---------+------------+
[02/14 12:45:32     66s] (I)      Custom ignore net properties:
[02/14 12:45:32     66s] (I)      1 : NotLegal
[02/14 12:45:32     66s] (I)      Default ignore net properties:
[02/14 12:45:32     66s] (I)      1 : Special
[02/14 12:45:32     66s] (I)      2 : Analog
[02/14 12:45:32     66s] (I)      3 : Fixed
[02/14 12:45:32     66s] (I)      4 : Skipped
[02/14 12:45:32     66s] (I)      5 : MixedSignal
[02/14 12:45:32     66s] (I)      Prerouted net properties:
[02/14 12:45:32     66s] (I)      1 : NotLegal
[02/14 12:45:32     66s] (I)      2 : Special
[02/14 12:45:32     66s] (I)      3 : Analog
[02/14 12:45:32     66s] (I)      4 : Fixed
[02/14 12:45:32     66s] (I)      5 : Skipped
[02/14 12:45:32     66s] (I)      6 : MixedSignal
[02/14 12:45:32     66s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:45:32     66s] (I)      Use row-based GCell size
[02/14 12:45:32     66s] (I)      Use row-based GCell align
[02/14 12:45:32     66s] (I)      layer 0 area = 83000
[02/14 12:45:32     66s] (I)      layer 1 area = 67600
[02/14 12:45:32     66s] (I)      layer 2 area = 240000
[02/14 12:45:32     66s] (I)      layer 3 area = 240000
[02/14 12:45:32     66s] (I)      layer 4 area = 4000000
[02/14 12:45:32     66s] (I)      GCell unit size   : 4140
[02/14 12:45:32     66s] (I)      GCell multiplier  : 1
[02/14 12:45:32     66s] (I)      GCell row height  : 4140
[02/14 12:45:32     66s] (I)      Actual row height : 4140
[02/14 12:45:32     66s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:32     66s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:32     66s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:32     66s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:32     66s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:32     66s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:32     66s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:32     66s] (I)      =============== Default via ===============
[02/14 12:45:32     66s] (I)      +---+------------------+------------------+
[02/14 12:45:32     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:45:32     66s] (I)      +---+------------------+------------------+
[02/14 12:45:32     66s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:45:32     66s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:45:32     66s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:45:32     66s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:45:32     66s] (I)      +---+------------------+------------------+
[02/14 12:45:32     66s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:32     66s] [NR-eGR] Read 42254 PG shapes
[02/14 12:45:32     66s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:32     66s] [NR-eGR] Read 0 other shapes
[02/14 12:45:32     66s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:32     66s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:32     66s] [NR-eGR] #Instance Blockages : 1934
[02/14 12:45:32     66s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:45:32     66s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:32     66s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:32     66s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:32     66s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:32     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:32     66s] [NR-eGR] #prerouted nets         : 1
[02/14 12:45:32     66s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:32     66s] [NR-eGR] #prerouted wires        : 70
[02/14 12:45:32     66s] (I)        Front-side 173 ( ignored 1 )
[02/14 12:45:32     66s] [NR-eGR] Read 173 nets ( ignored 1 )
[02/14 12:45:32     66s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:32     66s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:32     66s] (I)      handle routing halo
[02/14 12:45:32     66s] (I)      Reading macro buffers
[02/14 12:45:32     66s] (I)      Number of macro buffers: 0
[02/14 12:45:32     66s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:32     66s] (I)      original grid = 248 x 315
[02/14 12:45:32     66s] (I)      merged grid = 248 x 315
[02/14 12:45:32     66s] (I)      Read Num Blocks=44188  Num Prerouted Wires=70  Num CS=0
[02/14 12:45:32     66s] (I)      Layer 0 (H) : #blockages 9319 : #preroutes 20
[02/14 12:45:32     66s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 29
[02/14 12:45:32     66s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 14
[02/14 12:45:32     66s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 6
[02/14 12:45:32     66s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 1
[02/14 12:45:32     66s] (I)      Number of ignored nets                =      1
[02/14 12:45:32     66s] (I)      Number of connected nets              =      0
[02/14 12:45:32     66s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/14 12:45:32     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:32     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:32     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:32     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:32     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:32     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:32     66s] (I)      Ndr track 0 does not exist
[02/14 12:45:32     66s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:32     66s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:32     66s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:32     66s] (I)      Site width          :   460  (dbu)
[02/14 12:45:32     66s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:32     66s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:32     66s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:32     66s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:32     66s] (I)      Grid                :   248   315     5
[02/14 12:45:32     66s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:32     66s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:32     66s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:32     66s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:32     66s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:32     66s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:32     66s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:32     66s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:32     66s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:32     66s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:32     66s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:32     66s] (I)      --------------------------------------------------------
[02/14 12:45:32     66s] 
[02/14 12:45:32     66s] [NR-eGR] == Routing rule table ==
[02/14 12:45:32     66s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:45:32     66s] [NR-eGR] ----------------------
[02/14 12:45:32     66s] [NR-eGR]   1  (Default)    172 
[02/14 12:45:32     66s] (I)      ==== NDR : (Default) ====
[02/14 12:45:32     66s] (I)      +--------------+--------+
[02/14 12:45:32     66s] (I)      |           ID |      1 |
[02/14 12:45:32     66s] (I)      |      Default |    yes |
[02/14 12:45:32     66s] (I)      |  Clk Special |     no |
[02/14 12:45:32     66s] (I)      | Hard spacing |     no |
[02/14 12:45:32     66s] (I)      |    NDR track | (none) |
[02/14 12:45:32     66s] (I)      |      NDR via | (none) |
[02/14 12:45:32     66s] (I)      |  Extra space |      0 |
[02/14 12:45:32     66s] (I)      |      Shields |      0 |
[02/14 12:45:32     66s] (I)      |   Demand (H) |      1 |
[02/14 12:45:32     66s] (I)      |   Demand (V) |      1 |
[02/14 12:45:32     66s] (I)      |        #Nets |    172 |
[02/14 12:45:32     66s] (I)      +--------------+--------+
[02/14 12:45:32     66s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:32     66s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:32     66s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:32     66s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:32     66s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:32     66s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:45:32     66s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:45:32     66s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:45:32     66s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:32     66s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:32     66s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:32     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:32     66s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:32     66s] (I)      |     1 |  701592 |    74148 |        10.57% |
[02/14 12:45:32     66s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:32     66s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:45:32     66s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:45:32     66s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:32     66s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:32     66s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.11 sec, Curr Mem: 2.72 MB )
[02/14 12:45:32     66s] (I)      Reset routing kernel
[02/14 12:45:32     66s] (I)      Started Global Routing ( Curr Mem: 2.72 MB )
[02/14 12:45:32     66s] (I)      totalPins=481  totalGlobalPin=452 (93.97%)
[02/14 12:45:32     66s] (I)      ================= Net Group Info =================
[02/14 12:45:32     66s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:32     66s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:32     66s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:32     66s] (I)      |  1 |            172 |      met1(1) |   met5(5) |
[02/14 12:45:32     66s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:32     66s] (I)      total 2D Cap : 2295025 = (1188929 H, 1106096 V)
[02/14 12:45:32     66s] (I)      total 2D Demand : 300 = (201 H, 99 V)
[02/14 12:45:32     66s] (I)      init route region map
[02/14 12:45:32     66s] (I)      #blocked regions = 0
[02/14 12:45:32     66s] (I)      #non-blocked regions = 1
[02/14 12:45:32     66s] (I)      init safety region map
[02/14 12:45:32     66s] (I)      #blocked regions = 0
[02/14 12:45:32     66s] (I)      #non-blocked regions = 1
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1a Route ============
[02/14 12:45:32     66s] [NR-eGR] Layer group 1: route 172 net(s) in layer range [1, 5]
[02/14 12:45:32     66s] (I)      Usage: 4448 = (2057 H, 2391 V) = (0.17% H, 0.22% V) = (8.516e+03um H, 9.899e+03um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1b Route ============
[02/14 12:45:32     66s] (I)      Usage: 4448 = (2057 H, 2391 V) = (0.17% H, 0.22% V) = (8.516e+03um H, 9.899e+03um V)
[02/14 12:45:32     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.841472e+04um
[02/14 12:45:32     66s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:45:32     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1c Route ============
[02/14 12:45:32     66s] (I)      Usage: 4448 = (2057 H, 2391 V) = (0.17% H, 0.22% V) = (8.516e+03um H, 9.899e+03um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1d Route ============
[02/14 12:45:32     66s] (I)      Usage: 4448 = (2057 H, 2391 V) = (0.17% H, 0.22% V) = (8.516e+03um H, 9.899e+03um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1e Route ============
[02/14 12:45:32     66s] (I)      Usage: 4448 = (2057 H, 2391 V) = (0.17% H, 0.22% V) = (8.516e+03um H, 9.899e+03um V)
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] (I)      ============  Phase 1l Route ============
[02/14 12:45:32     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.841472e+04um
[02/14 12:45:32     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:45:32     66s] (I)      Layer  1:     624940       202         7        1179      699066    ( 0.17%) 
[02/14 12:45:32     66s] (I)      Layer  2:     678510      1821         0           0      700848    ( 0.00%) 
[02/14 12:45:32     66s] (I)      Layer  3:     507221      2006        14           0      528054    ( 0.00%) 
[02/14 12:45:32     66s] (I)      Layer  4:     436699       830         0       14493      509718    ( 2.76%) 
[02/14 12:45:32     66s] (I)      Layer  5:      57884       238         0       28451       59558    (32.33%) 
[02/14 12:45:32     66s] (I)      Total:       2305254      5097        21       44122     2497243    ( 1.74%) 
[02/14 12:45:32     66s] (I)      
[02/14 12:45:32     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:32     66s] [NR-eGR]                        OverCon           OverCon            
[02/14 12:45:32     66s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/14 12:45:32     66s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/14 12:45:32     66s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:45:32     66s] [NR-eGR]    met1 ( 1)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/14 12:45:32     66s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR]    met3 ( 3)         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[02/14 12:45:32     66s] [NR-eGR]    met4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:45:32     66s] [NR-eGR]        Total        15( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:45:32     66s] [NR-eGR] 
[02/14 12:45:32     66s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 2.72 MB )
[02/14 12:45:32     66s] (I)      Updating congestion map
[02/14 12:45:32     66s] (I)      total 2D Cap : 2317736 = (1195924 H, 1121812 V)
[02/14 12:45:32     66s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[02/14 12:45:32     66s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.31 sec, Curr Mem: 2.71 MB )
[02/14 12:45:32     66s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 2801.4M
[02/14 12:45:32     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.224, REAL:0.319, MEM:2801.4M, EPOCH TIME: 1771091132.782420
[02/14 12:45:32     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:2801.4M, EPOCH TIME: 1771091132.782514
[02/14 12:45:32     66s] [hotspot] +------------+---------------+---------------+
[02/14 12:45:32     66s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:45:32     66s] [hotspot] +------------+---------------+---------------+
[02/14 12:45:32     66s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:45:32     66s] [hotspot] +------------+---------------+---------------+
[02/14 12:45:32     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:45:32     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:45:32     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2802.2M, EPOCH TIME: 1771091132.786013
[02/14 12:45:32     66s] 
[02/14 12:45:32     66s] === incrementalPlace Internal Loop 1 ===
[02/14 12:45:32     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:32     67s] UM:*                                                                   incrNP_iter_start
[02/14 12:45:32     67s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[02/14 12:45:33     67s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:2802.4M, EPOCH TIME: 1771091133.896248
[02/14 12:45:33     67s] Processing tracks to init pin-track alignment.
[02/14 12:45:33     67s] z: 2, totalTracks: 1
[02/14 12:45:33     67s] z: 4, totalTracks: 1
[02/14 12:45:33     67s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:33     67s] Cell counter_16bit LLGs are deleted
[02/14 12:45:33     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:33     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:33     67s] # Building counter_16bit llgBox search-tree.
[02/14 12:45:33     67s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2802.5M, EPOCH TIME: 1771091133.915565
[02/14 12:45:33     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:33     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:33     67s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2802.5M, EPOCH TIME: 1771091133.915743
[02/14 12:45:33     67s] Max number of tech site patterns supported in site array is 256.
[02/14 12:45:33     67s] Core basic site is CoreSite
[02/14 12:45:33     67s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:45:33     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:45:33     67s] Fast DP-INIT is on for default
[02/14 12:45:33     67s] Keep-away cache is enable on metals: 1-5
[02/14 12:45:33     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:45:33     67s] Atter site array init, number of instance map data is 0.
[02/14 12:45:33     67s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.009, MEM:2802.5M, EPOCH TIME: 1771091133.925166
[02/14 12:45:33     67s] 
[02/14 12:45:33     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:33     67s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:33     67s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.013, MEM:2802.5M, EPOCH TIME: 1771091133.928813
[02/14 12:45:33     67s] OPERPROF:   Starting post-place ADS at level 2, MEM:2802.5M, EPOCH TIME: 1771091133.928888
[02/14 12:45:33     67s] ADSU 0.002 -> 0.002. site 630000.000 -> 630000.000. GS 33.120
[02/14 12:45:33     67s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.021, REAL:0.022, MEM:2802.5M, EPOCH TIME: 1771091133.950457
[02/14 12:45:33     67s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:2803.2M, EPOCH TIME: 1771091133.950633
[02/14 12:45:33     67s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:2803.2M, EPOCH TIME: 1771091133.951026
[02/14 12:45:33     67s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:2803.2M, EPOCH TIME: 1771091133.951359
[02/14 12:45:33     67s] MP Top (164): mp=1.452. U=0.002.
[02/14 12:45:33     67s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.002, MEM:2803.2M, EPOCH TIME: 1771091133.952215
[02/14 12:45:33     67s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:2803.2M, EPOCH TIME: 1771091133.959053
[02/14 12:45:33     67s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:2803.2M, EPOCH TIME: 1771091133.959135
[02/14 12:45:33     67s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2803.2M, EPOCH TIME: 1771091133.959223
[02/14 12:45:33     67s] no activity file in design. spp won't run.
[02/14 12:45:33     67s] [adp] 0:1:1:3
[02/14 12:45:33     67s] [spp] 0
[02/14 12:45:33     67s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:2803.2M, EPOCH TIME: 1771091133.959657
[02/14 12:45:33     67s] SP #FI/SF FL/PI 0/0 148/16
[02/14 12:45:33     67s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.061, REAL:0.064, MEM:2803.2M, EPOCH TIME: 1771091133.960362
[02/14 12:45:33     67s] PP off. flexM 0
[02/14 12:45:33     67s] OPERPROF: Starting CDPad at level 1, MEM:2804.3M, EPOCH TIME: 1771091133.967883
[02/14 12:45:33     67s] 3DP is on.
[02/14 12:45:33     67s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[02/14 12:45:34     67s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/14 12:45:34     67s] design sh 0.000. rd 0.200
[02/14 12:45:34     67s] CDPadU 0.004 -> 0.003. R=0.002, N=164, GS=4.140
[02/14 12:45:34     67s] OPERPROF: Finished CDPad at level 1, CPU:0.374, REAL:0.378, MEM:2817.6M, EPOCH TIME: 1771091134.345440
[02/14 12:45:34     67s] OPERPROF: Starting InitSKP at level 1, MEM:2817.6M, EPOCH TIME: 1771091134.345525
[02/14 12:45:34     67s] no activity file in design. spp won't run.
[02/14 12:45:34     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:45:34     67s] #################################################################################
[02/14 12:45:34     67s] # Design Stage: PreRoute
[02/14 12:45:34     67s] # Design Name: counter_16bit
[02/14 12:45:34     67s] # Design Mode: 130nm
[02/14 12:45:34     67s] # Analysis Mode: MMMC OCV 
[02/14 12:45:34     67s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:45:34     67s] # Signoff Settings: SI Off 
[02/14 12:45:34     67s] #################################################################################
[02/14 12:45:34     67s] Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
[02/14 12:45:34     67s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:45:34     67s] RC Extraction called in multi-corner(1) mode.
[02/14 12:45:34     67s] RCMode: PreRoute
[02/14 12:45:34     67s]       RC Corner Indexes            0   
[02/14 12:45:34     67s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:45:34     67s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:45:34     67s] Resistance Scaling Factor    : 1.00000 
[02/14 12:45:34     67s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:45:34     67s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:45:34     67s] Shrink Factor                : 1.00000
[02/14 12:45:34     67s] Using Quantus QRC technology file ...
[02/14 12:45:34     67s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:34     67s] eee: pegSigSF=1.070000
[02/14 12:45:34     67s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:45:34     67s] Initializing multi-corner resistance tables ...
[02/14 12:45:34     67s] eee: Grid unit RC data computation started
[02/14 12:45:34     67s] eee: Grid unit RC data computation completed
[02/14 12:45:34     67s] eee: l=1 avDens=0.103914 usedTrk=7247.968405 availTrk=69750.000000 sigTrk=7247.968405
[02/14 12:45:34     67s] eee: l=2 avDens=0.018306 usedTrk=171.347247 availTrk=9360.000000 sigTrk=171.347247
[02/14 12:45:34     67s] eee: l=3 avDens=0.025474 usedTrk=174.620000 availTrk=6854.754098 sigTrk=174.620000
[02/14 12:45:34     67s] eee: l=4 avDens=0.027367 usedTrk=1468.275339 availTrk=53651.707317 sigTrk=1468.275339
[02/14 12:45:34     67s] eee: l=5 avDens=0.162382 usedTrk=1469.422729 availTrk=9049.180328 sigTrk=1469.422729
[02/14 12:45:34     67s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:34     67s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:34     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326593 uaWl=1.000000 uaWlH=0.207800 aWlH=0.000000 lMod=0 pMax=0.857100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:34     67s] eee: NetCapCache creation started. (Current Mem: 2818.836M) 
[02/14 12:45:34     67s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2818.836M) 
[02/14 12:45:34     67s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:34     67s] eee: Metal Layers Info:
[02/14 12:45:34     67s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:34     67s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:34     67s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:34     67s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:34     67s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:34     67s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:34     67s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:34     67s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:34     67s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:34     67s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:34     67s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:34     67s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:34     67s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2818.836M)
[02/14 12:45:34     67s] Calculate early delays in OCV mode...
[02/14 12:45:34     67s] Calculate late delays in OCV mode...
[02/14 12:45:34     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 2834.5M, InitMEM = 2834.1M)
[02/14 12:45:34     67s] Start delay calculation (fullDC) (1 T). (MEM=2834.54)
[02/14 12:45:34     67s] End AAE Lib Interpolated Model. (MEM=2843.125000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:34     67s] Total number of fetched objects 183
[02/14 12:45:34     67s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:45:34     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:34     67s] End delay calculation. (MEM=2855.34 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:45:34     67s] End delay calculation (fullDC). (MEM=2848.39 CPU=0:00:00.2 REAL=0:00:00.0)
[02/14 12:45:34     67s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2848.5M) ***
[02/14 12:45:34     67s] no activity file in design. spp won't run.
[02/14 12:45:34     67s] OPERPROF: Finished InitSKP at level 1, CPU:0.434, REAL:0.528, MEM:2862.3M, EPOCH TIME: 1771091134.873389
[02/14 12:45:34     67s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[02/14 12:45:34     67s] NP #FI/FS/SF FL/PI: 0/0/0 164/16
[02/14 12:45:34     67s] no activity file in design. spp won't run.
[02/14 12:45:34     67s] 
[02/14 12:45:34     67s] AB Est...
[02/14 12:45:34     67s] OPERPROF: Starting NP-Place at level 1, MEM:2862.4M, EPOCH TIME: 1771091134.875205
[02/14 12:45:34     67s] OPERPROF: Finished NP-Place at level 1, CPU:0.048, REAL:0.049, MEM:2870.6M, EPOCH TIME: 1771091134.923943
[02/14 12:45:34     67s] Iteration  4: Skipped, with CDP Off
[02/14 12:45:34     67s] 
[02/14 12:45:34     67s] AB Est...
[02/14 12:45:34     67s] OPERPROF: Starting NP-Place at level 1, MEM:2871.0M, EPOCH TIME: 1771091134.924656
[02/14 12:45:34     67s] OPERPROF: Finished NP-Place at level 1, CPU:0.044, REAL:0.045, MEM:2872.2M, EPOCH TIME: 1771091134.969573
[02/14 12:45:34     67s] Iteration  5: Skipped, with CDP Off
[02/14 12:45:34     67s] 
[02/14 12:45:34     67s] AB Est...
[02/14 12:45:34     67s] OPERPROF: Starting NP-Place at level 1, MEM:2872.2M, EPOCH TIME: 1771091134.970186
[02/14 12:45:35     68s] OPERPROF: Finished NP-Place at level 1, CPU:0.044, REAL:0.044, MEM:2872.4M, EPOCH TIME: 1771091135.014591
[02/14 12:45:35     68s] Iteration  6: Skipped, with CDP Off
[02/14 12:45:35     68s] 
[02/14 12:45:35     68s] AB Est...
[02/14 12:45:35     68s] OPERPROF: Starting NP-Place at level 1, MEM:2872.4M, EPOCH TIME: 1771091135.015166
[02/14 12:45:35     68s] OPERPROF: Finished NP-Place at level 1, CPU:0.044, REAL:0.045, MEM:2872.5M, EPOCH TIME: 1771091135.059808
[02/14 12:45:35     68s] Iteration  7: Skipped, with CDP Off
[02/14 12:45:35     68s] 
[02/14 12:45:35     68s] AB Est...
[02/14 12:45:35     68s] OPERPROF: Starting NP-Place at level 1, MEM:2872.5M, EPOCH TIME: 1771091135.060417
[02/14 12:45:35     68s] OPERPROF: Finished NP-Place at level 1, CPU:0.045, REAL:0.046, MEM:2872.9M, EPOCH TIME: 1771091135.105938
[02/14 12:45:35     68s] Iteration  8: Skipped, with CDP Off
[02/14 12:45:35     68s] Legalizing MH Cells... 0 / 0 (level 6) on counter_16bit
[02/14 12:45:35     68s] MH legal: No MH instances from GP
[02/14 12:45:35     68s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:45:35     68s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2872.9M, DRC: 0)
[02/14 12:45:35     68s] OPERPROF: Starting NP-Place at level 1, MEM:2873.7M, EPOCH TIME: 1771091135.109179
[02/14 12:45:35     68s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:45:35     68s] SKP will use view:
[02/14 12:45:35     68s]   tt_v1.8_25C_Nominal_25_func
[02/14 12:45:35     68s] exp_mt_sequential is set from setPlaceMode option to 1
[02/14 12:45:35     68s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/14 12:45:35     68s] place_exp_mt_interval set to default 32
[02/14 12:45:35     68s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/14 12:45:35     68s] Iteration  9: Total net bbox = 1.756e+04 (8.08e+03 9.49e+03)
[02/14 12:45:35     68s]               Est.  stn bbox = 1.881e+04 (8.39e+03 1.04e+04)
[02/14 12:45:35     68s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2871.5M
[02/14 12:45:35     68s] OPERPROF: Finished NP-Place at level 1, CPU:0.200, REAL:0.214, MEM:2871.5M, EPOCH TIME: 1771091135.323636
[02/14 12:45:35     68s] Legalizing MH Cells... 0 / 0 (level 7) on counter_16bit
[02/14 12:45:35     68s] MH legal: No MH instances from GP
[02/14 12:45:35     68s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:45:35     68s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2870.8M, DRC: 0)
[02/14 12:45:35     68s] no activity file in design. spp won't run.
[02/14 12:45:35     68s] NP #FI/FS/SF FL/PI: 0/0/0 164/16
[02/14 12:45:35     68s] no activity file in design. spp won't run.
[02/14 12:45:35     68s] OPERPROF: Starting NP-Place at level 1, MEM:2871.4M, EPOCH TIME: 1771091135.327601
[02/14 12:45:35     68s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:45:35     68s] Starting Early Global Route supply map. mem = 2880.9M
[02/14 12:45:35     68s] (I)      Initializing eGR engine (regular)
[02/14 12:45:35     68s] Set min layer with design mode ( 1 )
[02/14 12:45:35     68s] Set max layer with design mode ( 5 )
[02/14 12:45:35     68s] (I)      clean place blk overflow:
[02/14 12:45:35     68s] (I)      H : enabled 1.00 0
[02/14 12:45:35     68s] (I)      V : enabled 1.00 0
[02/14 12:45:35     68s] (I)      Initializing eGR engine (regular)
[02/14 12:45:35     68s] Set min layer with design mode ( 1 )
[02/14 12:45:35     68s] Set max layer with design mode ( 5 )
[02/14 12:45:35     68s] (I)      clean place blk overflow:
[02/14 12:45:35     68s] (I)      H : enabled 1.00 0
[02/14 12:45:35     68s] (I)      V : enabled 1.00 0
[02/14 12:45:35     68s] (I)      Running eGR Regular flow
[02/14 12:45:35     68s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.75 MB )
[02/14 12:45:35     68s] (I)      # wire layers (front) : 6
[02/14 12:45:35     68s] (I)      # wire layers (back)  : 0
[02/14 12:45:35     68s] (I)      min wire layer : 1
[02/14 12:45:35     68s] (I)      max wire layer : 5
[02/14 12:45:35     68s] (I)      # cut layers (front) : 5
[02/14 12:45:35     68s] (I)      # cut layers (back)  : 0
[02/14 12:45:35     68s] (I)      min cut layer : 1
[02/14 12:45:35     68s] (I)      max cut layer : 4
[02/14 12:45:35     68s] (I)      ================================ Layers ================================
[02/14 12:45:35     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:35     68s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:35     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:35     68s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:35     68s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:35     68s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:35     68s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:35     68s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:35     68s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:35     68s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:35     68s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:35     68s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:35     68s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:35     68s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:35     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:35     68s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:35     68s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:35     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:35     68s] Finished Early Global Route supply map. mem = 2886.0M
[02/14 12:45:36     69s] Iteration 10: Total net bbox = 1.798e+04 (8.17e+03 9.81e+03)
[02/14 12:45:36     69s]               Est.  stn bbox = 1.922e+04 (8.47e+03 1.07e+04)
[02/14 12:45:36     69s] OPERPROF: Finished NP-Place at level 1, CPU:1.446, REAL:1.504, MEM:2897.4M, EPOCH TIME: 1771091136.831184
[02/14 12:45:36     69s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 2897.4M
[02/14 12:45:36     69s] Legalizing MH Cells... 0 / 0 (level 8) on counter_16bit
[02/14 12:45:36     69s] MH legal: No MH instances from GP
[02/14 12:45:36     69s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:45:36     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2897.4M, DRC: 0)
[02/14 12:45:36     69s] no activity file in design. spp won't run.
[02/14 12:45:36     69s] NP #FI/FS/SF FL/PI: 0/0/0 164/16
[02/14 12:45:36     69s] no activity file in design. spp won't run.
[02/14 12:45:36     69s] OPERPROF: Starting NP-Place at level 1, MEM:2897.5M, EPOCH TIME: 1771091136.835403
[02/14 12:45:36     69s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:45:36     69s] GP RA stats: MHOnly 0 nrInst 164 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/14 12:45:37     70s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:2898.4M, EPOCH TIME: 1771091137.391570
[02/14 12:45:37     70s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:2898.6M, EPOCH TIME: 1771091137.391665
[02/14 12:45:37     70s] Iteration 11: Total net bbox = 1.833e+04 (8.38e+03 9.95e+03)
[02/14 12:45:37     70s]               Est.  stn bbox = 1.959e+04 (8.70e+03 1.09e+04)
[02/14 12:45:37     70s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2868.8M
[02/14 12:45:37     70s] OPERPROF: Finished NP-Place at level 1, CPU:0.533, REAL:0.559, MEM:2868.8M, EPOCH TIME: 1771091137.394503
[02/14 12:45:37     70s] Legalizing MH Cells... 0 / 0 (level 9) on counter_16bit
[02/14 12:45:37     70s] MH legal: No MH instances from GP
[02/14 12:45:37     70s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:45:37     70s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2866.7M, DRC: 0)
[02/14 12:45:37     70s] Move report: Timing Driven Placement moved 164 insts, mean move: 13.97 um, max move: 49.28 um 
[02/14 12:45:37     70s] 	Max move on inst (prects_FE_OFC14_count_5): (122.82, 58.88) --> (147.25, 83.72)
[02/14 12:45:37     70s] no activity file in design. spp won't run.
[02/14 12:45:37     70s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:2866.7M, EPOCH TIME: 1771091137.397037
[02/14 12:45:37     70s] Saved padding area to DB
[02/14 12:45:37     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.002, REAL:0.002, MEM:2866.7M, EPOCH TIME: 1771091137.398791
[02/14 12:45:37     70s] CongRepair sets shifter mode to gplace
[02/14 12:45:37     70s] TDRefine: refinePlace mode is spiral
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] Finished Incremental Placement (cpu=0:00:03.4, real=0:00:05.0, mem=2866.7M)
[02/14 12:45:37     70s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2866.7M, EPOCH TIME: 1771091137.399317
[02/14 12:45:37     70s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2866.7M, EPOCH TIME: 1771091137.399364
[02/14 12:45:37     70s] Memory usage before memory release/compaction is 2866.7
[02/14 12:45:37     70s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:37     70s] Memory usage at beginning of DPlace-Init is 2862.6M.
[02/14 12:45:37     70s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2862.6M, EPOCH TIME: 1771091137.399794
[02/14 12:45:37     70s] Processing tracks to init pin-track alignment.
[02/14 12:45:37     70s] z: 2, totalTracks: 1
[02/14 12:45:37     70s] z: 4, totalTracks: 1
[02/14 12:45:37     70s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:37     70s] Cell counter_16bit LLGs are deleted
[02/14 12:45:37     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] # Building counter_16bit llgBox search-tree.
[02/14 12:45:37     70s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2862.6M, EPOCH TIME: 1771091137.421793
[02/14 12:45:37     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2862.6M, EPOCH TIME: 1771091137.421937
[02/14 12:45:37     70s] Max number of tech site patterns supported in site array is 256.
[02/14 12:45:37     70s] Core basic site is CoreSite
[02/14 12:45:37     70s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:45:37     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:45:37     70s] Fast DP-INIT is on for default
[02/14 12:45:37     70s] Keep-away cache is enable on metals: 1-5
[02/14 12:45:37     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:45:37     70s] Atter site array init, number of instance map data is 0.
[02/14 12:45:37     70s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.008, REAL:0.009, MEM:2862.6M, EPOCH TIME: 1771091137.431160
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:37     70s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:37     70s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.012, REAL:0.013, MEM:2862.6M, EPOCH TIME: 1771091137.434763
[02/14 12:45:37     70s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2862.6M, EPOCH TIME: 1771091137.434822
[02/14 12:45:37     70s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2862.6M, EPOCH TIME: 1771091137.434936
[02/14 12:45:37     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2862.6MB).
[02/14 12:45:37     70s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.036, MEM:2862.6M, EPOCH TIME: 1771091137.435402
[02/14 12:45:37     70s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.034, REAL:0.036, MEM:2862.6M, EPOCH TIME: 1771091137.435703
[02/14 12:45:37     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.3
[02/14 12:45:37     70s] OPERPROF:   Starting Refine-Place at level 2, MEM:2862.6M, EPOCH TIME: 1771091137.436095
[02/14 12:45:37     70s] *** Starting place_detail (0:01:10 mem=2862.6M) ***
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:45:37     70s] Total net bbox length = 1.843e+04 (8.474e+03 9.954e+03) (ext = 1.306e+04)

[02/14 12:45:37     70s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:37     70s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:37     70s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2862.7M, EPOCH TIME: 1771091137.438246
[02/14 12:45:37     70s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2862.7M, EPOCH TIME: 1771091137.438311
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2862.7M, EPOCH TIME: 1771091137.443826
[02/14 12:45:37     70s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2862.7M, EPOCH TIME: 1771091137.444255
[02/14 12:45:37     70s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2862.7M, EPOCH TIME: 1771091137.444581
[02/14 12:45:37     70s] Starting refinePlace ...
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s]   Spread Effort: high, pre-route mode, useDDP on.
[02/14 12:45:37     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2862.7MB) @(0:01:10 - 0:01:10).
[02/14 12:45:37     70s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:37     70s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2862.7M, EPOCH TIME: 1771091137.453291
[02/14 12:45:37     70s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/14 12:45:37     70s]  Tweakage: fix icg 1, fix clk 0.
[02/14 12:45:37     70s] Tweakage: density cost 0, scale 0.4.
[02/14 12:45:37     70s] Tweakage: activity cost 0, scale 1.0.
[02/14 12:45:37     70s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2862.7M, EPOCH TIME: 1771091137.454404
[02/14 12:45:37     70s] Cut to 2 partitions.
[02/14 12:45:37     70s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:2863.8M, EPOCH TIME: 1771091137.458277
[02/14 12:45:37     70s] Tweakage perm 10 insts, flip 55 insts.
[02/14 12:45:37     70s] Tweakage perm 1 insts, flip 3 insts.
[02/14 12:45:37     70s] Tweakage perm 0 insts, flip 0 insts.
[02/14 12:45:37     70s] Tweakage perm 0 insts, flip 0 insts.
[02/14 12:45:37     70s] Tweakage perm 3 insts, flip 6 insts.
[02/14 12:45:37     70s] Tweakage perm 0 insts, flip 0 insts.
[02/14 12:45:37     70s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.008, REAL:0.008, MEM:2864.1M, EPOCH TIME: 1771091137.466276
[02/14 12:45:37     70s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.012, REAL:0.012, MEM:2864.1M, EPOCH TIME: 1771091137.466450
[02/14 12:45:37     70s] Cleanup congestion map
[02/14 12:45:37     70s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.013, REAL:0.014, MEM:2864.1M, EPOCH TIME: 1771091137.467182
[02/14 12:45:37     70s] Move report: Congestion aware Tweak moved 117 insts, mean move: 1.59 um, max move: 19.90 um 
[02/14 12:45:37     70s] 	Max move on inst (prects_FE_OFC26_count_7): (74.88, 70.15) --> (56.12, 71.30)
[02/14 12:45:37     70s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2864.1mb) @(0:01:10 - 0:01:10).
[02/14 12:45:37     70s] Cleanup congestion map
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s]  === Spiral for Logical I: (movable: 164) ===
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s]  Info: 0 filler has been deleted!
[02/14 12:45:37     70s] Move report: legalization moved 47 insts, mean move: 0.78 um, max move: 1.96 um spiral
[02/14 12:45:37     70s] 	Max move on inst (count_reg[5]): (108.01, 64.61) --> (107.64, 63.02)
[02/14 12:45:37     70s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:37     70s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:37     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2863.3MB) @(0:01:10 - 0:01:10).
[02/14 12:45:37     70s] Move report: Detail placement moved 164 insts, mean move: 1.36 um, max move: 19.90 um 
[02/14 12:45:37     70s] 	Max move on inst (prects_FE_OFC26_count_7): (74.88, 70.15) --> (56.12, 71.30)
[02/14 12:45:37     70s] Statistics of distance of Instance movement in refine placement:
[02/14 12:45:37     70s]   maximum (X+Y) =        19.90 um
[02/14 12:45:37     70s]   inst (prects_FE_OFC26_count_7) with max move: (74.876, 70.153) -> (56.12, 71.3)
[02/14 12:45:37     70s]   mean    (X+Y) =         1.36 um
[02/14 12:45:37     70s] Total instances moved : 164
[02/14 12:45:37     70s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.036, REAL:0.039, MEM:2863.5M, EPOCH TIME: 1771091137.483358
[02/14 12:45:37     70s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2863.5MB
[02/14 12:45:37     70s] Summary Report:
[02/14 12:45:37     70s] Instances moved: 164 (out of 164 movable)
[02/14 12:45:37     70s] Instances flipped: 0
[02/14 12:45:37     70s] Mean displacement: 1.36 um
[02/14 12:45:37     70s] Max displacement: 19.90 um (Instance: prects_FE_OFC26_count_7) (74.876, 70.153) -> (56.12, 71.3)
[02/14 12:45:37     70s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[02/14 12:45:37     70s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:45:37     70s] Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
[02/14 12:45:37     70s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2863.5MB
[02/14 12:45:37     70s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2863.5MB) @(0:01:10 - 0:01:10).
[02/14 12:45:37     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.3
[02/14 12:45:37     70s] *** Finished place_detail (0:01:10 mem=2863.5M) ***
[02/14 12:45:37     70s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.043, REAL:0.048, MEM:2863.5M, EPOCH TIME: 1771091137.483723
[02/14 12:45:37     70s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2863.5M, EPOCH TIME: 1771091137.483804
[02/14 12:45:37     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:45:37     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:37     70s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2862.8M, EPOCH TIME: 1771091137.485732
[02/14 12:45:37     70s] Memory usage before memory release/compaction is 2862.8
[02/14 12:45:37     70s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:37     70s] Memory usage at end of DPlace-Cleanup is 2862.8M.
[02/14 12:45:37     70s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.079, REAL:0.087, MEM:2862.8M, EPOCH TIME: 1771091137.486106
[02/14 12:45:37     70s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2862.8M, EPOCH TIME: 1771091137.488763
[02/14 12:45:37     70s] Starting Early Global Route congestion estimation: mem = 2862.8M
[02/14 12:45:37     70s] (I)      Initializing eGR engine (regular)
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s] (I)      clean place blk overflow:
[02/14 12:45:37     70s] (I)      H : enabled 1.00 0
[02/14 12:45:37     70s] (I)      V : enabled 1.00 0
[02/14 12:45:37     70s] (I)      Initializing eGR engine (regular)
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s] (I)      clean place blk overflow:
[02/14 12:45:37     70s] (I)      H : enabled 1.00 0
[02/14 12:45:37     70s] (I)      V : enabled 1.00 0
[02/14 12:45:37     70s] (I)      Started Early Global Route kernel ( Curr Mem: 2.72 MB )
[02/14 12:45:37     70s] (I)      Running eGR Regular flow
[02/14 12:45:37     70s] (I)      # wire layers (front) : 6
[02/14 12:45:37     70s] (I)      # wire layers (back)  : 0
[02/14 12:45:37     70s] (I)      min wire layer : 1
[02/14 12:45:37     70s] (I)      max wire layer : 5
[02/14 12:45:37     70s] (I)      # cut layers (front) : 5
[02/14 12:45:37     70s] (I)      # cut layers (back)  : 0
[02/14 12:45:37     70s] (I)      min cut layer : 1
[02/14 12:45:37     70s] (I)      max cut layer : 4
[02/14 12:45:37     70s] (I)      ================================ Layers ================================
[02/14 12:45:37     70s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:37     70s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:37     70s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:37     70s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:37     70s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:37     70s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:37     70s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:37     70s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:37     70s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:37     70s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:37     70s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:37     70s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:37     70s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:37     70s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:37     70s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:37     70s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:37     70s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:37     70s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:37     70s] (I)      Started Import and model ( Curr Mem: 2.72 MB )
[02/14 12:45:37     70s] (I)      == Non-default Options ==
[02/14 12:45:37     70s] (I)      Maximum routing layer                              : 5
[02/14 12:45:37     70s] (I)      Minimum routing layer                              : 1
[02/14 12:45:37     70s] (I)      Top routing layer                                  : 5
[02/14 12:45:37     70s] (I)      Bottom routing layer                               : 1
[02/14 12:45:37     70s] (I)      Number of threads                                  : 1
[02/14 12:45:37     70s] (I)      Route tie net to shape                             : auto
[02/14 12:45:37     70s] (I)      Use non-blocking free Dbs wires                    : false
[02/14 12:45:37     70s] (I)      Method to set GCell size                           : row
[02/14 12:45:37     70s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:37     70s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:37     70s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:37     70s] (I)      ============== Pin Summary ==============
[02/14 12:45:37     70s] (I)      +-------+--------+---------+------------+
[02/14 12:45:37     70s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:37     70s] (I)      +-------+--------+---------+------------+
[02/14 12:45:37     70s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:37     70s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:37     70s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:37     70s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:37     70s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:37     70s] (I)      +-------+--------+---------+------------+
[02/14 12:45:37     70s] (I)      Custom ignore net properties:
[02/14 12:45:37     70s] (I)      1 : NotLegal
[02/14 12:45:37     70s] (I)      Default ignore net properties:
[02/14 12:45:37     70s] (I)      1 : Special
[02/14 12:45:37     70s] (I)      2 : Analog
[02/14 12:45:37     70s] (I)      3 : Fixed
[02/14 12:45:37     70s] (I)      4 : Skipped
[02/14 12:45:37     70s] (I)      5 : MixedSignal
[02/14 12:45:37     70s] (I)      Prerouted net properties:
[02/14 12:45:37     70s] (I)      1 : NotLegal
[02/14 12:45:37     70s] (I)      2 : Special
[02/14 12:45:37     70s] (I)      3 : Analog
[02/14 12:45:37     70s] (I)      4 : Fixed
[02/14 12:45:37     70s] (I)      5 : Skipped
[02/14 12:45:37     70s] (I)      6 : MixedSignal
[02/14 12:45:37     70s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:45:37     70s] (I)      Use row-based GCell size
[02/14 12:45:37     70s] (I)      Use row-based GCell align
[02/14 12:45:37     70s] (I)      layer 0 area = 83000
[02/14 12:45:37     70s] (I)      layer 1 area = 67600
[02/14 12:45:37     70s] (I)      layer 2 area = 240000
[02/14 12:45:37     70s] (I)      layer 3 area = 240000
[02/14 12:45:37     70s] (I)      layer 4 area = 4000000
[02/14 12:45:37     70s] (I)      GCell unit size   : 4140
[02/14 12:45:37     70s] (I)      GCell multiplier  : 1
[02/14 12:45:37     70s] (I)      GCell row height  : 4140
[02/14 12:45:37     70s] (I)      Actual row height : 4140
[02/14 12:45:37     70s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:37     70s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:37     70s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:37     70s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:37     70s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:37     70s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:37     70s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:37     70s] (I)      =============== Default via ===============
[02/14 12:45:37     70s] (I)      +---+------------------+------------------+
[02/14 12:45:37     70s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:45:37     70s] (I)      +---+------------------+------------------+
[02/14 12:45:37     70s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:45:37     70s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:45:37     70s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:45:37     70s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:45:37     70s] (I)      +---+------------------+------------------+
[02/14 12:45:37     70s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:37     70s] (I)      Read 42254 PG shapes from cache
[02/14 12:45:37     70s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:37     70s] [NR-eGR] Read 0 other shapes
[02/14 12:45:37     70s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:37     70s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:37     70s] [NR-eGR] #Instance Blockages : 1934
[02/14 12:45:37     70s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:45:37     70s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:37     70s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:37     70s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:37     70s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:37     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:37     70s] [NR-eGR] #prerouted nets         : 1
[02/14 12:45:37     70s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:37     70s] [NR-eGR] #prerouted wires        : 70
[02/14 12:45:37     70s] (I)        Front-side 173 ( ignored 1 )
[02/14 12:45:37     70s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:37     70s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:37     70s] [NR-eGR] Read 173 nets ( ignored 1 )
[02/14 12:45:37     70s] (I)      handle routing halo
[02/14 12:45:37     70s] (I)      Reading macro buffers
[02/14 12:45:37     70s] (I)      Number of macro buffers: 0
[02/14 12:45:37     70s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:37     70s] (I)      original grid = 248 x 315
[02/14 12:45:37     70s] (I)      merged grid = 248 x 315
[02/14 12:45:37     70s] (I)      Read Num Blocks=44188  Num Prerouted Wires=70  Num CS=0
[02/14 12:45:37     70s] (I)      Layer 0 (H) : #blockages 9319 : #preroutes 20
[02/14 12:45:37     70s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 29
[02/14 12:45:37     70s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 14
[02/14 12:45:37     70s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 6
[02/14 12:45:37     70s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 1
[02/14 12:45:37     70s] (I)      Number of ignored nets                =      1
[02/14 12:45:37     70s] (I)      Number of connected nets              =      0
[02/14 12:45:37     70s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/14 12:45:37     70s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:37     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:37     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:37     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:37     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:37     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:37     70s] (I)      Ndr track 0 does not exist
[02/14 12:45:37     70s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:37     70s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:37     70s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:37     70s] (I)      Site width          :   460  (dbu)
[02/14 12:45:37     70s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:37     70s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:37     70s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:37     70s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:37     70s] (I)      Grid                :   248   315     5
[02/14 12:45:37     70s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:37     70s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:37     70s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:37     70s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:37     70s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:37     70s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:37     70s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:37     70s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:37     70s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:37     70s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:37     70s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:37     70s] (I)      --------------------------------------------------------
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] [NR-eGR] == Routing rule table ==
[02/14 12:45:37     70s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:45:37     70s] [NR-eGR] ----------------------
[02/14 12:45:37     70s] [NR-eGR]   1  (Default)    172 
[02/14 12:45:37     70s] (I)      ==== NDR : (Default) ====
[02/14 12:45:37     70s] (I)      +--------------+--------+
[02/14 12:45:37     70s] (I)      |           ID |      1 |
[02/14 12:45:37     70s] (I)      |      Default |    yes |
[02/14 12:45:37     70s] (I)      |  Clk Special |     no |
[02/14 12:45:37     70s] (I)      | Hard spacing |     no |
[02/14 12:45:37     70s] (I)      |    NDR track | (none) |
[02/14 12:45:37     70s] (I)      |      NDR via | (none) |
[02/14 12:45:37     70s] (I)      |  Extra space |      0 |
[02/14 12:45:37     70s] (I)      |      Shields |      0 |
[02/14 12:45:37     70s] (I)      |   Demand (H) |      1 |
[02/14 12:45:37     70s] (I)      |   Demand (V) |      1 |
[02/14 12:45:37     70s] (I)      |        #Nets |    172 |
[02/14 12:45:37     70s] (I)      +--------------+--------+
[02/14 12:45:37     70s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:37     70s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:37     70s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:37     70s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:37     70s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:37     70s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:45:37     70s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:45:37     70s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:45:37     70s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:37     70s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:37     70s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:37     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:37     70s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:37     70s] (I)      |     1 |  701592 |    74751 |        10.65% |
[02/14 12:45:37     70s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:37     70s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:45:37     70s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:45:37     70s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:37     70s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:37     70s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 2.73 MB )
[02/14 12:45:37     70s] (I)      Reset routing kernel
[02/14 12:45:37     70s] (I)      Started Global Routing ( Curr Mem: 2.73 MB )
[02/14 12:45:37     70s] (I)      totalPins=481  totalGlobalPin=474 (98.54%)
[02/14 12:45:37     70s] (I)      ================= Net Group Info =================
[02/14 12:45:37     70s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:37     70s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:37     70s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:37     70s] (I)      |  1 |            172 |      met1(1) |   met5(5) |
[02/14 12:45:37     70s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:37     70s] (I)      total 2D Cap : 2294506 = (1188410 H, 1106096 V)
[02/14 12:45:37     70s] (I)      total 2D Demand : 273 = (174 H, 99 V)
[02/14 12:45:37     70s] (I)      init route region map
[02/14 12:45:37     70s] (I)      #blocked regions = 0
[02/14 12:45:37     70s] (I)      #non-blocked regions = 1
[02/14 12:45:37     70s] (I)      init safety region map
[02/14 12:45:37     70s] (I)      #blocked regions = 0
[02/14 12:45:37     70s] (I)      #non-blocked regions = 1
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] [NR-eGR] Layer group 1: route 172 net(s) in layer range [1, 5]
[02/14 12:45:37     70s] (I)      ============  Phase 1a Route ============
[02/14 12:45:37     70s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] (I)      ============  Phase 1b Route ============
[02/14 12:45:37     70s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:37     70s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831536e+04um
[02/14 12:45:37     70s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:45:37     70s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] (I)      ============  Phase 1c Route ============
[02/14 12:45:37     70s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] (I)      ============  Phase 1d Route ============
[02/14 12:45:37     70s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] (I)      ============  Phase 1e Route ============
[02/14 12:45:37     70s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] (I)      ============  Phase 1l Route ============
[02/14 12:45:37     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831536e+04um
[02/14 12:45:37     70s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:45:37     70s] (I)      Layer  1:     624447       206         5        1224      699021    ( 0.17%) 
[02/14 12:45:37     70s] (I)      Layer  2:     678510      1837         0           0      700848    ( 0.00%) 
[02/14 12:45:37     70s] (I)      Layer  3:     507221      1956         2           0      528054    ( 0.00%) 
[02/14 12:45:37     70s] (I)      Layer  4:     436699       794         0       14493      509718    ( 2.76%) 
[02/14 12:45:37     70s] (I)      Layer  5:      57884       226         0       28451       59558    (32.33%) 
[02/14 12:45:37     70s] (I)      Total:       2304761      5019         7       44167     2497198    ( 1.74%) 
[02/14 12:45:37     70s] (I)      
[02/14 12:45:37     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:37     70s] [NR-eGR]                        OverCon            
[02/14 12:45:37     70s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:45:37     70s] [NR-eGR]        Layer               (1)    OverCon
[02/14 12:45:37     70s] [NR-eGR] ----------------------------------------------
[02/14 12:45:37     70s] [NR-eGR]    met1 ( 1)         5( 0.01%)   ( 0.01%) 
[02/14 12:45:37     70s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:37     70s] [NR-eGR]    met3 ( 3)         2( 0.00%)   ( 0.00%) 
[02/14 12:45:37     70s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:37     70s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:37     70s] [NR-eGR] ----------------------------------------------
[02/14 12:45:37     70s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[02/14 12:45:37     70s] [NR-eGR] 
[02/14 12:45:37     70s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2.73 MB )
[02/14 12:45:37     70s] (I)      Updating congestion map
[02/14 12:45:37     70s] (I)      total 2D Cap : 2317243 = (1195431 H, 1121812 V)
[02/14 12:45:37     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:45:37     70s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.32 sec, Curr Mem: 2.72 MB )
[02/14 12:45:37     70s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 2864.3M
[02/14 12:45:37     70s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.215, REAL:0.327, MEM:2864.3M, EPOCH TIME: 1771091137.816242
[02/14 12:45:37     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:2864.3M, EPOCH TIME: 1771091137.816322
[02/14 12:45:37     70s] [hotspot] +------------+---------------+---------------+
[02/14 12:45:37     70s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:45:37     70s] [hotspot] +------------+---------------+---------------+
[02/14 12:45:37     70s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:45:37     70s] [hotspot] +------------+---------------+---------------+
[02/14 12:45:37     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:45:37     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:45:37     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:2865.0M, EPOCH TIME: 1771091137.821120
[02/14 12:45:37     70s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2865.0M, EPOCH TIME: 1771091137.821772
[02/14 12:45:37     70s] Starting Early Global Route wiring: mem = 2865.0M
[02/14 12:45:37     70s] (I)      Running track assignment and export wires
[02/14 12:45:37     70s] (I)      Delete wires for 172 nets 
[02/14 12:45:37     70s] (I)      ============= Track Assignment ============
[02/14 12:45:37     70s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.72 MB )
[02/14 12:45:37     70s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:45:37     70s] (I)      Run Multi-thread track assignment
[02/14 12:45:37     70s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.72 MB )
[02/14 12:45:37     70s] (I)      Started Export ( Curr Mem: 2.72 MB )
[02/14 12:45:37     70s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:45:37     70s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/14 12:45:37     70s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:37     70s] [NR-eGR]        [02/14 12:45:37     70s] (I)      == Layer wire length by net rule ==
[02/14 12:45:37     70s] (I)              Length (um)  Vias 
[02/14 12:45:37     70s] [NR-eGR] --------------------------------
[02/14 12:45:37     70s] [NR-eGR]  met1  (1H)          1206   523 
[02/14 12:45:37     70s] [NR-eGR]  met2  (2V)          7277   296 
[02/14 12:45:37     70s] [NR-eGR]  met3  (3H)          6516    38 
[02/14 12:45:37     70s] [NR-eGR]  met4  (4V)          2935    31 
[02/14 12:45:37     70s] [NR-eGR]  met5  (5H)           916     0 
[02/14 12:45:37     70s] [NR-eGR] --------------------------------
[02/14 12:45:37     70s] [NR-eGR]        Total        18850   888 
[02/14 12:45:37     70s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:37     70s] [NR-eGR] Total half perimeter of net bounding box: 18318um
[02/14 12:45:37     70s] [NR-eGR] Total length: 18850um, number of vias: 888
[02/14 12:45:37     70s] [NR-eGR] --------------------------------------------------------------------------
             Default 
[02/14 12:45:37     70s] (I)      ----------------------
[02/14 12:45:37     70s] (I)       met1  (1H)    1206um 
[02/14 12:45:37     70s] (I)       met2  (2V)    7277um 
[02/14 12:45:37     70s] (I)       met3  (3H)    6516um 
[02/14 12:45:37     70s] (I)       met4  (4V)    2935um 
[02/14 12:45:37     70s] (I)       met5  (5H)     916um 
[02/14 12:45:37     70s] (I)      ----------------------
[02/14 12:45:37     70s] (I)             Total  18850um 
[02/14 12:45:37     70s] (I)      == Layer via count by net rule ==
[02/14 12:45:37     70s] (I)                    Default 
[02/14 12:45:37     70s] (I)      ----------------------
[02/14 12:45:37     70s] (I)       met1  (1H)       523 
[02/14 12:45:37     70s] (I)       met2  (2V)       296 
[02/14 12:45:37     70s] (I)       met3  (3H)        38 
[02/14 12:45:37     70s] (I)       met4  (4V)        31 
[02/14 12:45:37     70s] (I)       met5  (5H)         0 
[02/14 12:45:37     70s] (I)      ----------------------
[02/14 12:45:37     70s] (I)             Total      888 
[02/14 12:45:37     70s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2.66 MB )
[02/14 12:45:37     70s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:37     70s] (I)      Global routing data unavailable, rerun eGR
[02/14 12:45:37     70s] (I)      Initializing eGR engine (regular)
[02/14 12:45:37     70s] Set min layer with design mode ( 1 )
[02/14 12:45:37     70s] Set max layer with design mode ( 5 )
[02/14 12:45:37     70s] (I)      clean place blk overflow:
[02/14 12:45:37     70s] (I)      H : enabled 1.00 0
[02/14 12:45:37     70s] (I)      V : enabled 1.00 0
[02/14 12:45:37     70s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.125, REAL:0.127, MEM:2826.4M, EPOCH TIME: 1771091137.948650
[02/14 12:45:37     70s] Early Global Route wiring runtime: 0.13 seconds, mem = 2826.4M
[02/14 12:45:37     70s] SKP cleared!
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] *** Finished incrementalPlace (cpu=0:00:04.1, real=0:00:05.0)***
[02/14 12:45:37     70s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2825.8M, EPOCH TIME: 1771091137.979200
[02/14 12:45:37     70s] Deleting eGR PG blockage cache
[02/14 12:45:37     70s] Disable eGR PG blockage caching
[02/14 12:45:37     70s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2825.8M, EPOCH TIME: 1771091137.979297
[02/14 12:45:37     70s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:04.2/0:00:05.6 (0.7), totSession cpu/real = 0:01:10.8/0:01:13.6 (1.0), mem = 2825.8M
[02/14 12:45:37     70s] 
[02/14 12:45:37     70s] =============================================================================================
[02/14 12:45:37     70s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                25.11-s102_1
[02/14 12:45:37     70s] =============================================================================================
[02/14 12:45:37     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:45:37     70s] ---------------------------------------------------------------------------------------------
[02/14 12:45:37     70s] [ RefinePlace            ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:45:37     70s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:45:37     70s] [ DPLegalizeMH           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:45:37     70s] [ IncrementalPlace       ]      1   0:00:04.0  (  71.8 % )     0:00:05.5 /  0:00:04.1    0.7
[02/14 12:45:37     70s] [ EarlyGlobalRoute       ]      4   0:00:01.0  (  17.0 % )     0:00:01.0 /  0:00:00.7    0.7
[02/14 12:45:37     70s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:45:37     70s] [ FullDelayCalc          ]      1   0:00:00.3  (   6.1 % )     0:00:00.4 /  0:00:00.3    0.8
[02/14 12:45:37     70s] [ TimingUpdate           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[02/14 12:45:37     70s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:45:37     70s] [ MISC                   ]          0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.8
[02/14 12:45:37     70s] ---------------------------------------------------------------------------------------------
[02/14 12:45:37     70s]  IncrReplace #1 TOTAL               0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:04.2    0.7
[02/14 12:45:37     70s] ---------------------------------------------------------------------------------------------
[02/14 12:45:37     70s]     Congestion Repair done. (took cpu=0:00:04.2 real=0:00:05.7)
[02/14 12:45:37     70s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/14 12:45:38     70s]   PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:38     70s]   CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:38     70s] Memory usage before memory release/compaction is 2825.8
[02/14 12:45:38     70s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:38     70s] Memory usage at beginning of DPlace-Init is 2818.6M.
[02/14 12:45:38     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2818.6M, EPOCH TIME: 1771091138.026018
[02/14 12:45:38     70s] Processing tracks to init pin-track alignment.
[02/14 12:45:38     70s] z: 2, totalTracks: 1
[02/14 12:45:38     70s] z: 4, totalTracks: 1
[02/14 12:45:38     70s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:38     70s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2818.6M, EPOCH TIME: 1771091138.048862
[02/14 12:45:38     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     70s] 
[02/14 12:45:38     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:38     70s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:38     70s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2818.6M, EPOCH TIME: 1771091138.057553
[02/14 12:45:38     70s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2818.6M, EPOCH TIME: 1771091138.057626
[02/14 12:45:38     70s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2818.6M, EPOCH TIME: 1771091138.057766
[02/14 12:45:38     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2818.6MB).
[02/14 12:45:38     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.033, MEM:2818.6M, EPOCH TIME: 1771091138.058561
[02/14 12:45:38     70s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.7 real=0:00:06.3)
[02/14 12:45:38     70s]   Leaving CCOpt scope - extractRC...
[02/14 12:45:38     70s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/14 12:45:38     70s] Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
[02/14 12:45:38     70s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:45:38     70s] RC Extraction called in multi-corner(1) mode.
[02/14 12:45:38     70s] RCMode: PreRoute
[02/14 12:45:38     70s]       RC Corner Indexes            0   
[02/14 12:45:38     70s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:45:38     70s] Resistance Scaling Factor    : 1.00000 
[02/14 12:45:38     70s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:45:38     70s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:45:38     70s] Shrink Factor                : 1.00000
[02/14 12:45:38     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:45:38     70s] Using Quantus QRC technology file ...
[02/14 12:45:38     70s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:45:38     70s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:38     70s] eee: pegSigSF=1.070000
[02/14 12:45:38     70s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:45:38     70s] Initializing multi-corner resistance tables ...
[02/14 12:45:38     70s] eee: Grid unit RC data computation started
[02/14 12:45:38     70s] eee: Grid unit RC data computation completed
[02/14 12:45:38     70s] eee: l=1 avDens=0.103801 usedTrk=7249.490749 availTrk=69840.000000 sigTrk=7249.490749
[02/14 12:45:38     70s] eee: l=2 avDens=0.015549 usedTrk=176.331015 availTrk=11340.000000 sigTrk=176.331015
[02/14 12:45:38     70s] eee: l=3 avDens=0.025007 usedTrk=157.842343 availTrk=6311.803279 sigTrk=157.842343
[02/14 12:45:38     70s] eee: l=4 avDens=0.027341 usedTrk=1468.746354 availTrk=53719.024390 sigTrk=1468.746354
[02/14 12:45:38     70s] eee: l=5 avDens=0.162236 usedTrk=1468.100966 availTrk=9049.180328 sigTrk=1468.100966
[02/14 12:45:38     70s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:38     70s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:38     70s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326699 uaWl=1.000000 uaWlH=0.204900 aWlH=0.000000 lMod=0 pMax=0.856400 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:38     70s] eee: NetCapCache creation started. (Current Mem: 2818.621M) 
[02/14 12:45:38     70s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2818.621M) 
[02/14 12:45:38     70s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:38     70s] eee: Metal Layers Info:
[02/14 12:45:38     70s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:38     70s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:38     70s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:38     70s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:38     70s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:38     70s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:38     70s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:38     70s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:38     70s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:38     70s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:38     70s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:38     70s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:38     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2818.621M)
[02/14 12:45:38     70s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/14 12:45:38     70s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:38     70s] End AAE Lib Interpolated Model. (MEM=2818.621094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:38     70s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Clock DAG hash after clustering cong repair call: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/14 12:45:38     70s]     delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]     steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]   Clock DAG stats after clustering cong repair call:
[02/14 12:45:38     70s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]     sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]     misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]     sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]   Clock DAG net violations after clustering cong repair call: none
[02/14 12:45:38     70s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/14 12:45:38     70s]     Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]   Primary reporting skew groups after clustering cong repair call:
[02/14 12:45:38     70s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]         min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]         max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]   Skew group summary after clustering cong repair call:
[02/14 12:45:38     70s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]   CongRepair After Initial Clustering done. (took cpu=0:00:04.7 real=0:00:06.3)
[02/14 12:45:38     70s]   Stage::Clustering done. (took cpu=0:00:05.1 real=0:00:06.8)
[02/14 12:45:38     70s]   Stage::DRV Fixing...
[02/14 12:45:38     70s]   Fixing clock tree slew time and max cap violations...
[02/14 12:45:38     70s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/14 12:45:38     70s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/14 12:45:38     70s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::Insertion Delay Reduction...
[02/14 12:45:38     70s]   Removing unnecessary root buffering...
[02/14 12:45:38     70s]     Clock DAG hash before 'Removing unnecessary root buffering': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Removing unnecessary root buffering': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Skew group summary after 'Removing unnecessary root buffering':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Removing unconstrained drivers...
[02/14 12:45:38     70s]     Clock DAG hash before 'Removing unconstrained drivers': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Removing unconstrained drivers': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Skew group summary after 'Removing unconstrained drivers':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Reducing insertion delay 1...
[02/14 12:45:38     70s]     Clock DAG hash before 'Reducing insertion delay 1': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/14 12:45:38     70s]       delay calculator: calls=3327, total_wall_time=0.329s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       steiner router: calls=3329, total_wall_time=0.047s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Reducing insertion delay 1': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Clock DAG hash before 'Removing longest path buffering': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Skew group summary after 'Reducing insertion delay 1':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Removing longest path buffering...
[02/14 12:45:38     70s]     Clock DAG hash after 'Removing longest path buffering': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Removing longest path buffering':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Removing longest path buffering':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Reducing delay of long paths...
[02/14 12:45:38     70s]     Clock DAG hash before 'Reducing delay of long paths': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Reducing delay of long paths': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Reducing delay of long paths':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Reducing delay of long paths': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Reducing delay of long paths':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Reducing delay of long paths':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.1 real=0:00:06.8)
[02/14 12:45:38     70s]   
[02/14 12:45:38     70s]   
[02/14 12:45:38     70s]   CCOpt::Phase::Implementation...
[02/14 12:45:38     70s]     Clock DAG hash before 'Improving clock tree routing': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]   Stage::Reducing Power...
[02/14 12:45:38     70s]   Improving clock tree routing...
[02/14 12:45:38     70s]     Iteration 1...
[02/14 12:45:38     70s]     Iteration 1 done.
[02/14 12:45:38     70s]     Clock DAG hash after 'Improving clock tree routing': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Improving clock tree routing':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Improving clock tree routing':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Reducing clock tree power 1...
[02/14 12:45:38     70s]     Clock DAG hash before 'Reducing clock tree power 1': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Resizing gates: 
[02/14 12:45:38     70s]     Legalizer releasing space for clock trees
[02/14 12:45:38     70s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/14 12:45:38     70s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     100% 
[02/14 12:45:38     70s]     Clock DAG hash after 'Reducing clock tree power 1': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Reducing clock tree power 1':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Reducing clock tree power 2...
[02/14 12:45:38     70s]     Clock DAG hash before 'Reducing clock tree power 2': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Path optimization required 0 stage delay updates 
[02/14 12:45:38     70s]     Clock DAG hash after 'Reducing clock tree power 2': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Reducing clock tree power 2':
[02/14 12:45:38     70s]     Clock DAG hash before 'Improving subtree skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::Balancing...
[02/14 12:45:38     70s]   Improving subtree skew...
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Improving subtree skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Improving subtree skew':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Improving subtree skew': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Improving subtree skew':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Improving subtree skew':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Offloading subtrees by buffering...
[02/14 12:45:38     70s]     Clock DAG hash before 'Offloading subtrees by buffering': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Offloading subtrees by buffering': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Offloading subtrees by buffering':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Offloading subtrees by buffering':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   AdjustingMinPinPIDs for balancing...
[02/14 12:45:38     70s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[02/14 12:45:38     70s]       delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Approximately balancing fragments step...
[02/14 12:45:38     70s]       Clock DAG hash before 'Approximately balancing fragments step': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/14 12:45:38     70s]         delay calculator: calls=3334, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]         steiner router: calls=3336, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Resolve constraints - Approximately balancing fragments...
[02/14 12:45:38     70s]       Resolving skew group constraints...
[02/14 12:45:38     70s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/14 12:45:38     70s]       Resolving skew group constraints done.
[02/14 12:45:38     70s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[02/14 12:45:38     70s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/14 12:45:38     70s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]       Approximately balancing fragments...
[02/14 12:45:38     70s]         Moving gates to improve sub-tree skew...
[02/14 12:45:38     70s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/14 12:45:38     70s]             delay calculator: calls=3338, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]             steiner router: calls=3340, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]           Tried: 2 Succeeded: 0
[02/14 12:45:38     70s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/14 12:45:38     70s]             delay calculator: calls=3338, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]             steiner router: calls=3340, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]           Clock DAG hash before 'Approximately balancing fragments bottom up': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/14 12:45:38     70s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]             sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]             misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]             sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/14 12:45:38     70s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/14 12:45:38     70s]             Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/14 12:45:38     70s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]         Approximately balancing fragments bottom up...
[02/14 12:45:38     70s]             delay calculator: calls=3338, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]             steiner router: calls=3340, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]           Clock DAG hash after 'Approximately balancing fragments bottom up': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/14 12:45:38     70s]             delay calculator: calls=3338, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]             steiner router: calls=3340, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/14 12:45:38     70s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]             sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]             misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]             sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/14 12:45:38     70s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/14 12:45:38     70s]             Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         Virtual Delay Histogram:
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         ---------------
[02/14 12:45:38     70s]         Histogram
[02/14 12:45:38     70s]         ---------------
[02/14 12:45:38     70s]         {17 <= 0.000ns}
[02/14 12:45:38     70s]         ---------------
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         Virtual delay statistics:
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         ------------------------------------------------------
[02/14 12:45:38     70s]         Mean     Min      Max      Std. Dev    Count     Total
[02/14 12:45:38     70s]         ------------------------------------------------------
[02/14 12:45:38     70s]         0.000    0.000    0.000     0.000      17.000    0.000
[02/14 12:45:38     70s]         ------------------------------------------------------
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         Biggest Virtual delays:
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         ---------------------------------------
[02/14 12:45:38     70s]         Virtual    Clock Tree    Pin    Pre-CTS
[02/14 12:45:38     70s]         Delay                           net
[02/14 12:45:38     70s]         ---------------------------------------
[02/14 12:45:38     70s]           (empty table)
[02/14 12:45:38     70s]         ---------------------------------------
[02/14 12:45:38     70s]         
[02/14 12:45:38     70s]         Approximately balancing fragments, wire and cell delays...
[02/14 12:45:38     70s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[02/14 12:45:38     70s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/14 12:45:38     70s]             delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]             steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/14 12:45:38     70s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]             sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]             misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]             sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/14 12:45:38     70s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/14 12:45:38     70s]             Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/14 12:45:38     70s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]       Approximately balancing fragments done.
[02/14 12:45:38     70s]       Clock DAG hash after 'Approximately balancing fragments step': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/14 12:45:38     70s]         delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]         steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Clock DAG stats after 'Approximately balancing fragments step':
[02/14 12:45:38     70s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]         sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]         misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]         sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[02/14 12:45:38     70s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/14 12:45:38     70s]         Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]     Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Clock DAG hash after Approximately balancing fragments: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[02/14 12:45:38     70s]       delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after Approximately balancing fragments:
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after Approximately balancing fragments: none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after Approximately balancing fragments:
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after Approximately balancing fragments:
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Improving fragments clock skew...
[02/14 12:45:38     70s]       Clock DAG hash before 'Improving fragments clock skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/14 12:45:38     70s]         delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]         steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Clock DAG hash after 'Improving fragments clock skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/14 12:45:38     70s]         delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]         steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Clock DAG stats after 'Improving fragments clock skew':
[02/14 12:45:38     70s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]         sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]         misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]         sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]       Clock DAG net violations after 'Improving fragments clock skew': none
[02/14 12:45:38     70s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/14 12:45:38     70s]         Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]       Primary reporting skew groups after 'Improving fragments clock skew':
[02/14 12:45:38     70s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]             min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]             max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Clock DAG hash before 'Approximately balancing step': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       Skew group summary after 'Improving fragments clock skew':
[02/14 12:45:38     70s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/14 12:45:38     70s]       delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Approximately balancing step...
[02/14 12:45:38     70s]     Resolve constraints - Approximately balancing...
[02/14 12:45:38     70s]     Resolving skew group constraints...
[02/14 12:45:38     70s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/14 12:45:38     70s]     Resolving skew group constraints done.
[02/14 12:45:38     70s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Approximately balancing...
[02/14 12:45:38     70s]       Approximately balancing, wire and cell delays...
[02/14 12:45:38     70s]       Approximately balancing, wire and cell delays, iteration 1...
[02/14 12:45:38     70s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/14 12:45:38     70s]           delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]           steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/14 12:45:38     70s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]           sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]           misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]           sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/14 12:45:38     70s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/14 12:45:38     70s]           Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/14 12:45:38     70s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Approximately balancing done.
[02/14 12:45:38     70s]     Clock DAG hash after 'Approximately balancing step': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/14 12:45:38     70s]       delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Clock DAG stats after 'Approximately balancing step':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Approximately balancing step': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Approximately balancing step':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Skew group summary after 'Approximately balancing step':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]     Clock DAG hash before 'Approximately balancing paths': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/14 12:45:38     70s]       delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Approximately balancing paths...
[02/14 12:45:38     70s]     Added 0 buffers.
[02/14 12:45:38     70s]     Clock DAG hash after 'Approximately balancing paths': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/14 12:45:38     70s]       delay calculator: calls=3339, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3341, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Approximately balancing paths':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Approximately balancing paths':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Stage::Polishing...
[02/14 12:45:38     70s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:38     70s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Clock DAG hash before polishing: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]   CTS services accumulated run-time stats before polishing:
[02/14 12:45:38     70s]     delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]     legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]     steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]   Clock DAG stats before polishing:
[02/14 12:45:38     70s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]     sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]     misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]     sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]   Clock DAG net violations before polishing: none
[02/14 12:45:38     70s]   Clock DAG primary half-corner transition distribution before polishing:
[02/14 12:45:38     70s]     Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]   Primary reporting skew groups before polishing:
[02/14 12:45:38     70s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]         min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]         max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]   Skew group summary before polishing:
[02/14 12:45:38     70s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]   
[02/14 12:45:38     70s]   
[02/14 12:45:38     70s]   Merging balancing drivers for power...
[02/14 12:45:38     70s]     Clock DAG hash before 'Merging balancing drivers for power': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Tried: 2 Succeeded: 0
[02/14 12:45:38     70s]     Clock DAG hash after 'Merging balancing drivers for power': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Merging balancing drivers for power':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Improving clock skew...
[02/14 12:45:38     70s]     Clock DAG hash before 'Improving clock skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG hash after 'Improving clock skew': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Improving clock skew':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Improving clock skew': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Improving clock skew':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Improving clock skew':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Moving gates to reduce wire capacitance...
[02/14 12:45:38     70s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/14 12:45:38     70s]     Iteration 1...
[02/14 12:45:38     70s]       Artificially removing short and long paths...
[02/14 12:45:38     70s]         Clock DAG hash before 'Artificially removing short and long paths': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     70s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/14 12:45:38     70s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]         For skew_group core_clock/func target band (0.001, 0.002)
[02/14 12:45:38     70s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/14 12:45:38     70s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     70s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/14 12:45:38     70s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]         Legalizer releasing space for clock trees
[02/14 12:45:38     70s]         Legalizing clock trees...
[02/14 12:45:38     70s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     70s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/14 12:45:38     70s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/14 12:45:38     70s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]         Moving gates: [02/14 12:45:38     70s]         Legalizer releasing space for clock trees

[02/14 12:45:38     70s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/14 12:45:38     70s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]         100% 
[02/14 12:45:38     70s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Iteration 1 done.
[02/14 12:45:38     70s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/14 12:45:38     70s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Reducing clock tree power 3...
[02/14 12:45:38     70s]     Clock DAG hash before 'Reducing clock tree power 3': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Clock DAG hash before 'Artificially removing short and long paths': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     70s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/14 12:45:38     70s]         delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]         steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Artificially removing short and long paths...
[02/14 12:45:38     70s]       For skew_group core_clock/func target band (0.001, 0.002)
[02/14 12:45:38     70s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Initial gate capacitance is (rise=0.064pF fall=0.063pF).
[02/14 12:45:38     70s]     Legalizer releasing space for clock trees
[02/14 12:45:38     70s]     Resizing gates: 
[02/14 12:45:38     70s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/14 12:45:38     70s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     100% 
[02/14 12:45:38     70s]     Clock DAG hash after 'Reducing clock tree power 3': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Reducing clock tree power 3':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]     Clock DAG hash before 'Improving insertion delay': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]   Improving insertion delay...
[02/14 12:45:38     70s]     Clock DAG hash after 'Improving insertion delay': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Clock DAG stats after 'Improving insertion delay':
[02/14 12:45:38     70s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     70s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     70s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     70s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     70s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     70s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     70s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     70s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     70s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     70s]     Clock DAG net violations after 'Improving insertion delay': none
[02/14 12:45:38     70s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/14 12:45:38     70s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     70s]     Primary reporting skew groups after 'Improving insertion delay':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     70s]           max path sink: count_reg[2]/CK
[02/14 12:45:38     70s]     Skew group summary after 'Improving insertion delay':
[02/14 12:45:38     70s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     70s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     70s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     70s]   Wire Opt OverFix...
[02/14 12:45:38     70s]     Clock DAG hash before 'Wire Opt OverFix': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/14 12:45:38     70s]       delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]     Wire Reduction extra effort...
[02/14 12:45:38     70s]       Clock DAG hash before 'Wire Reduction extra effort': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     70s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/14 12:45:38     70s]         delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     70s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     70s]         steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     70s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/14 12:45:38     70s]       Artificially removing short and long paths...
[02/14 12:45:38     71s]         Clock DAG hash before 'Artificially removing short and long paths': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         For skew_group core_clock/func target band (0.001, 0.002)
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]         Clock DAG hash before 'Global shorten wires A0': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         Clock DAG hash before 'Move For Wirelength - core': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]       Global shorten wires A0...
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]       Move For Wirelength - core...
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[02/14 12:45:38     71s]         Clock DAG hash before 'Global shorten wires A1': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]         Max accepted move=0.000um, total accepted move=0.000um
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]       Global shorten wires A1...
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]       Move For Wirelength - core...
[02/14 12:45:38     71s]         Clock DAG hash before 'Move For Wirelength - core': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         Clock DAG hash before 'Global shorten wires B': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[02/14 12:45:38     71s]         Max accepted move=0.000um, total accepted move=0.000um
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]       Global shorten wires B...
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]       Move For Wirelength - branch...
[02/14 12:45:38     71s]         Clock DAG hash before 'Move For Wirelength - branch': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:38     71s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/14 12:45:38     71s]           delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]           steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]         Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[02/14 12:45:38     71s]         Max accepted move=0.000um, total accepted move=0.000um
[02/14 12:45:38     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/14 12:45:38     71s]       Clock DAG hash after 'Wire Reduction extra effort': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a c4c57aaab285b077 c9af06cfbd2a8306
[02/14 12:45:38     71s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/14 12:45:38     71s]         delay calculator: calls=3340, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]         steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/14 12:45:38     71s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     71s]         sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     71s]         misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     71s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     71s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     71s]         sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     71s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
[02/14 12:45:38     71s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
[02/14 12:45:38     71s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     71s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/14 12:45:38     71s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/14 12:45:38     71s]         Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     71s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/14 12:45:38     71s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     71s]             min path sink: count_reg[13]/CK
[02/14 12:45:38     71s]             max path sink: count_reg[2]/CK
[02/14 12:45:38     71s]       Skew group summary after 'Wire Reduction extra effort':
[02/14 12:45:38     71s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:38     71s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]     Optimizing orientation...
[02/14 12:45:38     71s]     FlipOpt...
[02/14 12:45:38     71s]     Disconnecting clock tree from netlist...
[02/14 12:45:38     71s]     Disconnecting clock tree from netlist done.
[02/14 12:45:38     71s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[02/14 12:45:38     71s]     Resynthesising clock tree into netlist...
[02/14 12:45:38     71s]       Reset timing graph...
[02/14 12:45:38     71s] Ignoring AAE DB Resetting ...
[02/14 12:45:38     71s]       Reset timing graph done.
[02/14 12:45:38     71s]     Resynthesising clock tree into netlist done.
[02/14 12:45:38     71s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s] End AAE Lib Interpolated Model. (MEM=2827.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:38     71s]     Clock DAG hash after 'Wire Opt OverFix': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a ea1c5566c4e18cb7 1bda16c2fac95111
[02/14 12:45:38     71s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/14 12:45:38     71s]       delay calculator: calls=3341, total_wall_time=0.330s, mean_wall_time=0.099ms
[02/14 12:45:38     71s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:38     71s]       steiner router: calls=3342, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:38     71s]     Clock DAG stats after 'Wire Opt OverFix':
[02/14 12:45:38     71s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:38     71s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:38     71s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:38     71s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:38     71s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:38     71s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:38     71s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.050pF, total=0.050pF
[02/14 12:45:38     71s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=308.200um, total=308.200um
[02/14 12:45:38     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:38     71s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/14 12:45:38     71s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/14 12:45:38     71s]       Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:38     71s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/14 12:45:38     71s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-2.002, kur=5.312], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:45:38     71s]           min path sink: count_reg[13]/CK
[02/14 12:45:38     71s]           max path sink: count_reg[5]/CK
[02/14 12:45:38     71s]     Skew group summary after 'Wire Opt OverFix':
[02/14 12:45:38     71s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-2.002, kur=5.312], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:45:38     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:38     71s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/14 12:45:38     71s]   Total capacitance is (rise=0.114pF fall=0.113pF), of which (rise=0.050pF fall=0.050pF) is wire, and (rise=0.064pF fall=0.063pF) is gate.
[02/14 12:45:38     71s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:38     71s]   Stage::Updating netlist...
[02/14 12:45:38     71s]   Reset timing graph...
[02/14 12:45:38     71s] Ignoring AAE DB Resetting ...
[02/14 12:45:38     71s]   Reset timing graph done.
[02/14 12:45:38     71s]   Setting non-default rules before calling refine place.
[02/14 12:45:38     71s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:45:38     71s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2828.0M, EPOCH TIME: 1771091138.269950
[02/14 12:45:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[02/14 12:45:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2813.0M, EPOCH TIME: 1771091138.273067
[02/14 12:45:38     71s] Memory usage before memory release/compaction is 2813.0
[02/14 12:45:38     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:38     71s] Memory usage at end of DPlace-Cleanup is 2813.0M.
[02/14 12:45:38     71s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:38     71s]   Assigned high priority to 0 instances.
[02/14 12:45:38     71s]   Leaving CCOpt scope - ClockRefiner...
[02/14 12:45:38     71s]   Soft fixed 2 clock instances and 0 clock sinks.
[02/14 12:45:38     71s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[02/14 12:45:38     71s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[02/14 12:45:38     71s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2813.0M, EPOCH TIME: 1771091138.287012
[02/14 12:45:38     71s] Memory usage before memory release/compaction is 2813.0
[02/14 12:45:38     71s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:38     71s] Memory usage at beginning of DPlace-Init is 2813.0M.
[02/14 12:45:38     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2813.0M, EPOCH TIME: 1771091138.287498
[02/14 12:45:38     71s] Processing tracks to init pin-track alignment.
[02/14 12:45:38     71s] z: 2, totalTracks: 1
[02/14 12:45:38     71s] z: 4, totalTracks: 1
[02/14 12:45:38     71s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:38     71s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2813.0M, EPOCH TIME: 1771091138.309111
[02/14 12:45:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:38     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:38     71s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:45:38     71s] OPERPROF:       Starting CMU at level 4, MEM:2813.0M, EPOCH TIME: 1771091138.317074
[02/14 12:45:38     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2813.0M, EPOCH TIME: 1771091138.317417
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:45:38     71s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.010, MEM:2813.0M, EPOCH TIME: 1771091138.318957
[02/14 12:45:38     71s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2813.0M, EPOCH TIME: 1771091138.319015
[02/14 12:45:38     71s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2813.0M, EPOCH TIME: 1771091138.319134
[02/14 12:45:38     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2813.0MB).
[02/14 12:45:38     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.032, REAL:0.033, MEM:2813.0M, EPOCH TIME: 1771091138.320032
[02/14 12:45:38     71s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.032, REAL:0.033, MEM:2813.0M, EPOCH TIME: 1771091138.320462
[02/14 12:45:38     71s] TDRefine: refinePlace mode is spiral
[02/14 12:45:38     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.4
[02/14 12:45:38     71s] OPERPROF: Starting Refine-Place at level 1, MEM:2813.0M, EPOCH TIME: 1771091138.320885
[02/14 12:45:38     71s] *** Starting place_detail (0:01:11 mem=2813.0M) ***
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:45:38     71s] Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)

[02/14 12:45:38     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:38     71s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:38     71s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2813.0M, EPOCH TIME: 1771091138.322957
[02/14 12:45:38     71s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2813.0M, EPOCH TIME: 1771091138.323024
[02/14 12:45:38     71s] Set min layer with design mode ( 1 )
[02/14 12:45:38     71s] Set max layer with design mode ( 5 )
[02/14 12:45:38     71s] Set min layer with design mode ( 1 )
[02/14 12:45:38     71s] Set max layer with design mode ( 5 )
[02/14 12:45:38     71s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2813.0M, EPOCH TIME: 1771091138.327777
[02/14 12:45:38     71s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2813.0M, EPOCH TIME: 1771091138.328134
[02/14 12:45:38     71s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2813.0M, EPOCH TIME: 1771091138.328188
[02/14 12:45:38     71s] Starting refinePlace ...
[02/14 12:45:38     71s] Set min layer with design mode ( 1 )
[02/14 12:45:38     71s] Set max layer with design mode ( 5 )
[02/14 12:45:38     71s] One DDP V2 for no tweak run.
[02/14 12:45:38     71s] Set min layer with design mode ( 1 )
[02/14 12:45:38     71s] Set max layer with design mode ( 5 )
[02/14 12:45:38     71s]   Spread Effort: high, standalone mode, useDDP on.
[02/14 12:45:38     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2813.0MB) @(0:01:11 - 0:01:11).
[02/14 12:45:38     71s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:38     71s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s]  === Spiral for Logical I: (movable: 164) ===
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s]  Info: 0 filler has been deleted!
[02/14 12:45:38     71s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/14 12:45:38     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:38     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:38     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2811.8MB) @(0:01:11 - 0:01:11).
[02/14 12:45:38     71s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:38     71s] Statistics of distance of Instance movement in refine placement:
[02/14 12:45:38     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2811.8MB
[02/14 12:45:38     71s]   maximum (X+Y) =         0.00 um
[02/14 12:45:38     71s]   mean    (X+Y) =         0.00 um
[02/14 12:45:38     71s] Summary Report:
[02/14 12:45:38     71s] Instances moved: 0 (out of 164 movable)
[02/14 12:45:38     71s] Instances flipped: 0
[02/14 12:45:38     71s] Mean displacement: 0.00 um
[02/14 12:45:38     71s] Max displacement: 0.00 um 
[02/14 12:45:38     71s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:45:38     71s] Total instances moved : 0
[02/14 12:45:38     71s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.022, REAL:0.023, MEM:2811.8M, EPOCH TIME: 1771091138.351237
[02/14 12:45:38     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2811.8MB) @(0:01:11 - 0:01:11).
[02/14 12:45:38     71s] Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
[02/14 12:45:38     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2811.8MB
[02/14 12:45:38     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.4
[02/14 12:45:38     71s] *** Finished place_detail (0:01:11 mem=2811.8M) ***
[02/14 12:45:38     71s] OPERPROF: Finished Refine-Place at level 1, CPU:0.029, REAL:0.031, MEM:2811.8M, EPOCH TIME: 1771091138.351581
[02/14 12:45:38     71s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2811.8M, EPOCH TIME: 1771091138.351671
[02/14 12:45:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:45:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:38     71s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2812.0M, EPOCH TIME: 1771091138.353263
[02/14 12:45:38     71s] Memory usage before memory release/compaction is 2812.0
[02/14 12:45:38     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:38     71s] Memory usage at end of DPlace-Cleanup is 2812.0M.
[02/14 12:45:38     71s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/14 12:45:38     71s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
[02/14 12:45:38     71s]   ClockRefiner summary
[02/14 12:45:38     71s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
[02/14 12:45:38     71s]   Revert refine place priority changes on 0 instances.
[02/14 12:45:38     71s]   Restoring place_status_cts on 0 clock instances.
[02/14 12:45:38     71s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:38     71s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:38     71s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/14 12:45:38     71s]   CCOpt::Phase::eGRPC...
[02/14 12:45:38     71s]   eGR Post Conditioning...
[02/14 12:45:38     71s]     Clock implementation routing...
[02/14 12:45:38     71s]       Leaving CCOpt scope - Routing Tools...
[02/14 12:45:38     71s] Net route status summary:
[02/14 12:45:38     71s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=1)
[02/14 12:45:38     71s]   Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:38     71s]       Routing using eGR only...
[02/14 12:45:38     71s]         Early Global Route - eGR only step...
[02/14 12:45:38     71s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/14 12:45:38     71s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/14 12:45:38     71s] (I)      Running eGR clock mode
[02/14 12:45:38     71s] Running assign ptn pin
[02/14 12:45:38     71s] (ccopt eGR): Start to route 1 all nets
[02/14 12:45:38     71s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:38     71s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:38     71s] Running config msv constraints
[02/14 12:45:38     71s] Running pre-eGR process
[02/14 12:45:38     71s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:38     71s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:38     71s] (I)      Initializing eGR engine (clock)
[02/14 12:45:38     71s] [PSP]    Started Early Global Route ( Curr Mem: 2.64 MB )
[02/14 12:45:38     71s] Set min layer with design mode ( 1 )
[02/14 12:45:38     71s] Set max layer with design mode ( 5 )
[02/14 12:45:38     71s] (I)      clean place blk overflow:
[02/14 12:45:38     71s] (I)      H : enabled 1.00 0
[02/14 12:45:38     71s] (I)      V : enabled 1.00 0
[02/14 12:45:38     71s] (I)      Initializing eGR engine (clock)
[02/14 12:45:38     71s] Set min layer with design mode ( 1 )
[02/14 12:45:38     71s] Set max layer with design mode ( 5 )
[02/14 12:45:38     71s] (I)      clean place blk overflow:
[02/14 12:45:38     71s] (I)      H : enabled 1.00 0
[02/14 12:45:38     71s] (I)      V : enabled 1.00 0
[02/14 12:45:38     71s] (I)      Running eGR Cong Clean flow
[02/14 12:45:38     71s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.64 MB )
[02/14 12:45:38     71s] (I)      # wire layers (front) : 6
[02/14 12:45:38     71s] (I)      # wire layers (back)  : 0
[02/14 12:45:38     71s] (I)      min wire layer : 1
[02/14 12:45:38     71s] (I)      max wire layer : 5
[02/14 12:45:38     71s] (I)      # cut layers (front) : 5
[02/14 12:45:38     71s] (I)      # cut layers (back)  : 0
[02/14 12:45:38     71s] (I)      min cut layer : 1
[02/14 12:45:38     71s] (I)      max cut layer : 4
[02/14 12:45:38     71s] (I)      ================================ Layers ================================
[02/14 12:45:38     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:38     71s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:38     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:38     71s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:38     71s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:38     71s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:38     71s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:38     71s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:38     71s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:38     71s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:38     71s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:38     71s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:38     71s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:38     71s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:38     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:38     71s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:38     71s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:38     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:38     71s] (I)      Started Import and model ( Curr Mem: 2.64 MB )
[02/14 12:45:38     71s] (I)      == Non-default Options ==
[02/14 12:45:38     71s] (I)      Clean congestion better                            : true
[02/14 12:45:38     71s] (I)      Estimate vias on DPT layer                         : true
[02/14 12:45:38     71s] (I)      Rerouting rounds                                   : 10
[02/14 12:45:38     71s] (I)      Clean congestion layer assignment rounds           : 3
[02/14 12:45:38     71s] (I)      Layer constraints as soft constraints              : true
[02/14 12:45:38     71s] (I)      Soft top layer                                     : true
[02/14 12:45:38     71s] (I)      Skip prospective layer relax nets                  : true
[02/14 12:45:38     71s] (I)      Better NDR handling                                : true
[02/14 12:45:38     71s] (I)      Improved NDR modeling in LA                        : true
[02/14 12:45:38     71s] (I)      Routing cost fix for NDR handling                  : true
[02/14 12:45:38     71s] (I)      Block tracks for preroutes                         : true
[02/14 12:45:38     71s] (I)      Assign IRoute by net group key                     : true
[02/14 12:45:38     71s] (I)      Block unroutable channels 3D                       : true
[02/14 12:45:38     71s] (I)      Bound layer relaxed segment wl                     : true
[02/14 12:45:38     71s] (I)      Blocked pin reach length threshold                 : 2
[02/14 12:45:38     71s] (I)      Check blockage within NDR space in TA              : true
[02/14 12:45:38     71s] (I)      Skip must join for term with via pillar            : true
[02/14 12:45:38     71s] (I)      Model find APA for IO pin                          : true
[02/14 12:45:38     71s] (I)      On pin location for off pin term                   : true
[02/14 12:45:38     71s] (I)      Handle EOL spacing                                 : true
[02/14 12:45:38     71s] (I)      Merge PG vias by gap                               : true
[02/14 12:45:38     71s] (I)      Maximum routing layer                              : 5
[02/14 12:45:38     71s] (I)      Minimum routing layer                              : 1
[02/14 12:45:38     71s] (I)      Top routing layer                                  : 5
[02/14 12:45:38     71s] (I)      Bottom routing layer                               : 1
[02/14 12:45:38     71s] (I)      Ignore routing layer                               : true
[02/14 12:45:38     71s] (I)      Route selected nets only                           : true
[02/14 12:45:38     71s] (I)      Refine MST                                         : true
[02/14 12:45:38     71s] (I)      Honor PRL                                          : true
[02/14 12:45:38     71s] (I)      Strong congestion aware                            : true
[02/14 12:45:38     71s] (I)      Improved initial location for IRoutes              : true
[02/14 12:45:38     71s] (I)      Multi panel TA                                     : true
[02/14 12:45:38     71s] (I)      Penalize wire overlap                              : true
[02/14 12:45:38     71s] (I)      Expand small instance blockage                     : true
[02/14 12:45:38     71s] (I)      Reduce via in TA                                   : true
[02/14 12:45:38     71s] (I)      SS-aware routing                                   : true
[02/14 12:45:38     71s] (I)      Improve tree edge sharing                          : true
[02/14 12:45:38     71s] (I)      Improve 2D via estimation                          : true
[02/14 12:45:38     71s] (I)      Refine Steiner tree                                : true
[02/14 12:45:38     71s] (I)      Build spine tree                                   : true
[02/14 12:45:38     71s] (I)      Model pass through capacity                        : true
[02/14 12:45:38     71s] (I)      Extend blockages by a half GCell                   : true
[02/14 12:45:38     71s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/14 12:45:38     71s] (I)      Consider pin shapes                                : true
[02/14 12:45:38     71s] (I)      Consider pin shapes for all nodes                  : true
[02/14 12:45:38     71s] (I)      Consider NR APA                                    : true
[02/14 12:45:38     71s] (I)      Consider IO pin shape                              : true
[02/14 12:45:38     71s] (I)      Fix pin connection bug                             : true
[02/14 12:45:38     71s] (I)      Consider layer RC for local wires                  : true
[02/14 12:45:38     71s] (I)      Honor layer constraint                             : true
[02/14 12:45:38     71s] (I)      Route to clock mesh pin                            : true
[02/14 12:45:38     71s] (I)      LA-aware pin escape length                         : 2
[02/14 12:45:38     71s] (I)      Connect multiple ports                             : true
[02/14 12:45:38     71s] (I)      Split for must join                                : true
[02/14 12:45:38     71s] (I)      Number of threads                                  : 1
[02/14 12:45:38     71s] (I)      Routing effort level                               : 10000
[02/14 12:45:38     71s] (I)      Prefer layer length threshold                      : 8
[02/14 12:45:38     71s] (I)      Overflow penalty cost                              : 10
[02/14 12:45:38     71s] (I)      A-star cost                                        : 0.300000
[02/14 12:45:38     71s] (I)      Misalignment cost                                  : 10.000000
[02/14 12:45:38     71s] (I)      Threshold for short IRoute                         : 6
[02/14 12:45:38     71s] (I)      Via cost during post routing                       : 1.000000
[02/14 12:45:38     71s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/14 12:45:38     71s] (I)      Source-to-sink ratio                               : 0.300000
[02/14 12:45:38     71s] (I)      Scenic ratio bound                                 : 3.000000
[02/14 12:45:38     71s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/14 12:45:38     71s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/14 12:45:38     71s] (I)      Layer demotion scenic scale                        : 1.000000
[02/14 12:45:38     71s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/14 12:45:38     71s] (I)      PG-aware similar topology routing                  : true
[02/14 12:45:38     71s] (I)      Maze routing via cost fix                          : true
[02/14 12:45:38     71s] (I)      Apply PRL on PG terms                              : true
[02/14 12:45:38     71s] (I)      Apply PRL on obs objects                           : true
[02/14 12:45:38     71s] (I)      Handle range-type spacing rules                    : true
[02/14 12:45:38     71s] (I)      PG gap threshold multiplier                        : 10.000000
[02/14 12:45:38     71s] (I)      Parallel spacing query fix                         : true
[02/14 12:45:38     71s] (I)      Force source to root IR                            : true
[02/14 12:45:38     71s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/14 12:45:38     71s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/14 12:45:38     71s] (I)      Route tie net to shape                             : auto
[02/14 12:45:38     71s] (I)      Do not relax to DPT layer                          : true
[02/14 12:45:38     71s] (I)      No DPT in post routing                             : true
[02/14 12:45:38     71s] (I)      Modeling PG via merging fix                        : true
[02/14 12:45:38     71s] (I)      Do not to invalidate RC Grid                       : true
[02/14 12:45:38     71s] (I)      Shield aware TA                                    : true
[02/14 12:45:38     71s] (I)      Strong shield aware TA                             : true
[02/14 12:45:38     71s] (I)      Overflow calculation fix in LA                     : true
[02/14 12:45:38     71s] (I)      Post routing fix                                   : true
[02/14 12:45:38     71s] (I)      Strong post routing                                : true
[02/14 12:45:38     71s] (I)      Violation on path threshold                        : 1
[02/14 12:45:38     71s] (I)      Pass through capacity modeling                     : true
[02/14 12:45:38     71s] (I)      Read layer and via RC                              : true
[02/14 12:45:38     71s] (I)      Select the non-relaxed segments in post routing stage : true
[02/14 12:45:38     71s] (I)      Select term pin box for io pin                     : true
[02/14 12:45:38     71s] (I)      Penalize NDR sharing                               : true
[02/14 12:45:38     71s] (I)      Enable special modeling                            : false
[02/14 12:45:38     71s] (I)      Keep fixed segments                                : true
[02/14 12:45:38     71s] (I)      Increase net scenic ratio                          : true
[02/14 12:45:38     71s] (I)      Method to set GCell size                           : row
[02/14 12:45:38     71s] (I)      Connect multiple ports and must join fix           : true
[02/14 12:45:38     71s] (I)      Avoid high resistance layers                       : true
[02/14 12:45:38     71s] (I)      Segment length threshold                           : 1
[02/14 12:45:38     71s] (I)      Model find APA for IO pin fix                      : true
[02/14 12:45:38     71s] (I)      Avoid connecting non-metal layers                  : true
[02/14 12:45:38     71s] (I)      Use track pitch for NDR                            : true
[02/14 12:45:38     71s] (I)      Decide max and min layer to relax with layer difference : true
[02/14 12:45:38     71s] (I)      Handle non-default track width                     : false
[02/14 12:45:38     71s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:38     71s] (I)      Extra cost calculation fix in LA                   : false
[02/14 12:45:38     71s] (I)      early global router routing mode                   : clock
[02/14 12:45:38     71s] (I)      Legalize routing after 1g                          : false
[02/14 12:45:38     71s] (I)      Improve layer adherence during layer relax         : true
[02/14 12:45:38     71s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:38     71s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:38     71s] (I)      ============== Pin Summary ==============
[02/14 12:45:38     71s] (I)      +-------+--------+---------+------------+
[02/14 12:45:38     71s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:38     71s] (I)      +-------+--------+---------+------------+
[02/14 12:45:38     71s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:38     71s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:38     71s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:38     71s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:38     71s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:38     71s] (I)      +-------+--------+---------+------------+
[02/14 12:45:38     71s] (I)      Custom ignore net properties:
[02/14 12:45:38     71s] (I)      1 : NotLegal
[02/14 12:45:38     71s] (I)      2 : NotSelected
[02/14 12:45:38     71s] (I)      Default ignore net properties:
[02/14 12:45:38     71s] (I)      1 : Special
[02/14 12:45:38     71s] (I)      2 : Analog
[02/14 12:45:38     71s] (I)      3 : Fixed
[02/14 12:45:38     71s] (I)      4 : Skipped
[02/14 12:45:38     71s] (I)      5 : MixedSignal
[02/14 12:45:38     71s] (I)      Prerouted net properties:
[02/14 12:45:38     71s] (I)      1 : NotLegal
[02/14 12:45:38     71s] (I)      2 : Special
[02/14 12:45:38     71s] (I)      3 : Analog
[02/14 12:45:38     71s] (I)      4 : Fixed
[02/14 12:45:38     71s] (I)      5 : Skipped
[02/14 12:45:38     71s] (I)      6 : MixedSignal
[02/14 12:45:38     71s] [NR-eGR] Early global route reroute 1 out of 173 routable nets
[02/14 12:45:38     71s] (I)      Use row-based GCell size
[02/14 12:45:38     71s] (I)      Use row-based GCell align
[02/14 12:45:38     71s] (I)      layer 0 area = 83000
[02/14 12:45:38     71s] (I)      layer 1 area = 67600
[02/14 12:45:38     71s] (I)      layer 2 area = 240000
[02/14 12:45:38     71s] (I)      layer 3 area = 240000
[02/14 12:45:38     71s] (I)      layer 4 area = 4000000
[02/14 12:45:38     71s] (I)      GCell unit size   : 4140
[02/14 12:45:38     71s] (I)      GCell multiplier  : 1
[02/14 12:45:38     71s] (I)      GCell row height  : 4140
[02/14 12:45:38     71s] (I)      Actual row height : 4140
[02/14 12:45:38     71s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:38     71s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:38     71s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:38     71s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:38     71s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:38     71s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:38     71s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:38     71s] (I)      =============== Default via ===============
[02/14 12:45:38     71s] (I)      +---+------------------+------------------+
[02/14 12:45:38     71s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:45:38     71s] (I)      +---+------------------+------------------+
[02/14 12:45:38     71s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:45:38     71s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:45:38     71s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:45:38     71s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:45:38     71s] (I)      +---+------------------+------------------+
[02/14 12:45:38     71s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:38     71s] [NR-eGR] Read 10860 PG shapes
[02/14 12:45:38     71s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:38     71s] [NR-eGR] Read 0 other shapes
[02/14 12:45:38     71s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:38     71s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:38     71s] [NR-eGR] #Instance Blockages : 2028
[02/14 12:45:38     71s] [NR-eGR] #PG Blockages       : 10860
[02/14 12:45:38     71s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:38     71s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:38     71s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:38     71s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:38     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:38     71s] [NR-eGR] #prerouted nets         : 0
[02/14 12:45:38     71s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:38     71s] [NR-eGR] #prerouted wires        : 0
[02/14 12:45:38     71s] (I)        Front-side 173 ( ignored 172 )
[02/14 12:45:38     71s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:38     71s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:38     71s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/14 12:45:38     71s] [NR-eGR] Read 173 nets ( ignored 172 )
[02/14 12:45:38     71s] [NR-eGR] #via pillars        : 0
[02/14 12:45:38     71s] [NR-eGR] #must join all port : 0
[02/14 12:45:38     71s] [NR-eGR] #multiple ports     : 0
[02/14 12:45:38     71s] [NR-eGR] #has must join      : 0
[02/14 12:45:38     71s] (I)      handle routing halo
[02/14 12:45:38     71s] (I)      Reading macro buffers
[02/14 12:45:38     71s] (I)      Number of macro buffers: 0
[02/14 12:45:38     71s] (I)      default corner id = 0
[02/14 12:45:38     71s] (I)      ========== RC Report:  ===========
[02/14 12:45:38     71s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/14 12:45:38     71s] (I)      ----------------------------------
[02/14 12:45:38     71s] (I)        met1         0.893        0.177 
[02/14 12:45:38     71s] (I)        met2         0.893        0.182 
[02/14 12:45:38     71s] (I)        met3         0.157        0.297 
[02/14 12:45:38     71s] (I)        met4         0.157        0.264 
[02/14 12:45:38     71s] (I)        met5         0.018        0.294 
[02/14 12:45:38     71s] (I)      ========== RC Report:  ===========
[02/14 12:45:38     71s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/14 12:45:38     71s] (I)      ----------------------------------
[02/14 12:45:38     71s] (I)        met1         0.893        0.244 
[02/14 12:45:38     71s] (I)        met2         0.893        0.245 
[02/14 12:45:38     71s] (I)        met3         0.157        0.356 
[02/14 12:45:38     71s] (I)        met4         0.157        0.327 
[02/14 12:45:38     71s] (I)        met5         0.018        0.309 
[02/14 12:45:38     71s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:38     71s] (I)      original grid = 248 x 315
[02/14 12:45:38     71s] (I)      merged grid = 248 x 315
[02/14 12:45:38     71s] (I)      Read Num Blocks=33392  Num Prerouted Wires=0  Num CS=0
[02/14 12:45:38     71s] (I)      Layer 0 (H) : #blockages 12419 : #preroutes 0
[02/14 12:45:38     71s] (I)      Layer 1 (V) : #blockages 8890 : #preroutes 0
[02/14 12:45:38     71s] (I)      Layer 2 (H) : #blockages 8736 : #preroutes 0
[02/14 12:45:38     71s] (I)      Layer 3 (V) : #blockages 1818 : #preroutes 0
[02/14 12:45:38     71s] (I)      Layer 4 (H) : #blockages 1529 : #preroutes 0
[02/14 12:45:38     71s] (I)      Moved 1 terms for better access 
[02/14 12:45:38     71s] (I)      Number of ignored nets                =    172
[02/14 12:45:38     71s] (I)      Number of connected nets              =      0
[02/14 12:45:38     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:45:38     71s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:38     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:38     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:38     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:38     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:38     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:38     71s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:45:38     71s] (I)      Ndr track 0 does not exist
[02/14 12:45:38     71s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:38     71s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:38     71s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:38     71s] (I)      Site width          :   460  (dbu)
[02/14 12:45:38     71s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:38     71s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:38     71s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:38     71s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:38     71s] (I)      Grid                :   248   315     5
[02/14 12:45:38     71s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:38     71s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:38     71s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:38     71s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:38     71s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:38     71s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:38     71s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:38     71s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:38     71s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:38     71s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:38     71s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:38     71s] (I)      --------------------------------------------------------
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s] [NR-eGR] == Routing rule table ==
[02/14 12:45:38     71s] [NR-eGR]  ID  Name  #Nets 
[02/14 12:45:38     71s] [NR-eGR] -----------------
[02/14 12:45:38     71s] [NR-eGR]   0            1 
[02/14 12:45:38     71s] (I)      ======== NDR :  =========
[02/14 12:45:38     71s] (I)      +--------------+--------+
[02/14 12:45:38     71s] (I)      |           ID |      0 |
[02/14 12:45:38     71s] (I)      |      Default |     no |
[02/14 12:45:38     71s] (I)      |  Clk Special |     no |
[02/14 12:45:38     71s] (I)      | Hard spacing |     no |
[02/14 12:45:38     71s] (I)      |    NDR track | (none) |
[02/14 12:45:38     71s] (I)      |      NDR via | (none) |
[02/14 12:45:38     71s] (I)      |  Extra space |      1 |
[02/14 12:45:38     71s] (I)      |      Shields |      0 |
[02/14 12:45:38     71s] (I)      |   Demand (H) |      2 |
[02/14 12:45:38     71s] (I)      |   Demand (V) |      2 |
[02/14 12:45:38     71s] (I)      |        #Nets |      1 |
[02/14 12:45:38     71s] (I)      +--------------+--------+
[02/14 12:45:38     71s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:38     71s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:38     71s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:38     71s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:38     71s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:38     71s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:38     71s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:38     71s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:45:38     71s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:38     71s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:38     71s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:38     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:38     71s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:38     71s] (I)      |     1 |  701592 |    74751 |        10.65% |
[02/14 12:45:38     71s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:38     71s] (I)      |     3 |  528984 |    26786 |         5.06% |
[02/14 12:45:38     71s] (I)      |     4 |  525420 |    87304 |        16.62% |
[02/14 12:45:38     71s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:38     71s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:38     71s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.16 sec, Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] (I)      Reset routing kernel
[02/14 12:45:38     71s] (I)      Started Global Routing ( Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] (I)      totalPins=17  totalGlobalPin=17 (100.00%)
[02/14 12:45:38     71s] (I)      ================= Net Group Info =================
[02/14 12:45:38     71s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:38     71s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:38     71s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:38     71s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:45:38     71s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:38     71s] (I)      total 2D Cap : 941290 = (502974 H, 438316 V)
[02/14 12:45:38     71s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:45:38     71s] (I)      init route region map
[02/14 12:45:38     71s] (I)      #blocked regions = 0
[02/14 12:45:38     71s] (I)      #non-blocked regions = 1
[02/14 12:45:38     71s] (I)      init safety region map
[02/14 12:45:38     71s] (I)      #blocked regions = 0
[02/14 12:45:38     71s] (I)      #non-blocked regions = 1
[02/14 12:45:38     71s] (I)      Adjusted 0 GCells for pin access
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:45:38     71s] (I)      ============  Phase 1a Route ============
[02/14 12:45:38     71s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:45:38     71s] (I)      Usage: 59 = (34 H, 25 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.035e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1b Route ============
[02/14 12:45:38     71s] (I)      Usage: 59 = (34 H, 25 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.035e+02um V)
[02/14 12:45:38     71s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.442600e+02um
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1c Route ============
[02/14 12:45:38     71s] (I)      Level2 Grid: 50 x 63
[02/14 12:45:38     71s] (I)      Usage: 59 = (34 H, 25 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.035e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1d Route ============
[02/14 12:45:38     71s] (I)      Usage: 63 = (37 H, 26 V) = (0.01% H, 0.01% V) = (1.532e+02um H, 1.076e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1e Route ============
[02/14 12:45:38     71s] (I)      Usage: 63 = (37 H, 26 V) = (0.01% H, 0.01% V) = (1.532e+02um H, 1.076e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1f Route ============
[02/14 12:45:38     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.608200e+02um
[02/14 12:45:38     71s] (I)      Usage: 63 = (37 H, 26 V) = (0.01% H, 0.01% V) = (1.532e+02um H, 1.076e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1g Route ============
[02/14 12:45:38     71s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1h Route ============
[02/14 12:45:38     71s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] (I)      ============  Phase 1l Route ============
[02/14 12:45:38     71s] (I)      
[02/14 12:45:38     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:38     71s] [NR-eGR]                        OverCon            
[02/14 12:45:38     71s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:45:38     71s] [NR-eGR]        Layer             (1-2)    OverCon
[02/14 12:45:38     71s] [NR-eGR] ----------------------------------------------
[02/14 12:45:38     71s] [NR-eGR]    met1 ( 1)         4( 0.01%)   ( 0.01%) 
[02/14 12:45:38     71s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:38     71s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:38     71s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:38     71s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:38     71s] [NR-eGR] ----------------------------------------------
[02/14 12:45:38     71s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[02/14 12:45:38     71s] [NR-eGR] 
[02/14 12:45:38     71s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] (I)      Updating congestion map
[02/14 12:45:38     71s] (I)      total 2D Cap : 2323157 = (1201336 H, 1121821 V)
[02/14 12:45:38     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:45:38     71s] (I)      Running track assignment and export wires
[02/14 12:45:38     71s] (I)      Delete wires for 1 nets 
[02/14 12:45:38     71s] (I)      ============= Track Assignment ============
[02/14 12:45:38     71s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:45:38     71s] (I)      Run Multi-thread track assignment
[02/14 12:45:38     71s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] (I)      Started Export ( Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:45:38     71s] [NR-eGR] Total eGR-routed clock nets wire length: 260um, number of vias: 46
[02/14 12:45:38     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:38     71s] [NR-eGR] Report for selected net(s) only.
[02/14 12:45:38     71s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:38     71s] [NR-eGR] --------------------------------
[02/14 12:45:38     71s] [NR-eGR]  met1  (1H)            21    21 
[02/14 12:45:38     71s] [NR-eGR]  met2  (2V)            52    12 
[02/14 12:45:38     71s] [NR-eGR]  met3  (3H)           120    11 
[02/14 12:45:38     71s] [NR-eGR]  met4  (4V)            62     2 
[02/14 12:45:38     71s] [NR-eGR]  met5  (5H)             5     0 
[02/14 12:45:38     71s] [NR-eGR] --------------------------------
[02/14 12:45:38     71s] [NR-eGR]        Total          260    46 
[02/14 12:45:38     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:38     71s] [NR-eGR] Total half perimeter of net bounding box: 163um
[02/14 12:45:38     71s] [NR-eGR] Total length: 260um, number of vias: 46
[02/14 12:45:38     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:38     71s] [NR-eGR] Total routed clock nets wire length: 260um, number of vias: 46
[02/14 12:45:38     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:38     71s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:38     71s] [NR-eGR] --------------------------------
[02/14 12:45:38     71s] [NR-eGR]  met1  (1H)          1217   527 
[02/14 12:45:38     71s] [NR-eGR]  met2  (2V)          7268   291 
[02/14 12:45:38     71s] [NR-eGR]  met3  (3H)          6450    42 
[02/14 12:45:38     71s] [NR-eGR]  met4  (4V)          2951    31 
[02/14 12:45:38     71s] [NR-eGR]  met5  (5H)           914     0 
[02/14 12:45:38     71s] [NR-eGR] --------------------------------
[02/14 12:45:38     71s] [NR-eGR]        Total        18801   891 
[02/14 12:45:38     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:38     71s] [NR-eGR] Total half perimeter of net bounding box: 18318um
[02/14 12:45:38     71s] [NR-eGR] Total length: 18801um, number of vias: 891
[02/14 12:45:38     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:38     71s] (I)      == Layer wire length by net rule ==
[02/14 12:45:38     71s] (I)                    Default 
[02/14 12:45:38     71s] (I)      ----------------------
[02/14 12:45:38     71s] (I)       met1  (1H)    1217um 
[02/14 12:45:38     71s] (I)       met2  (2V)    7268um 
[02/14 12:45:38     71s] (I)       met3  (3H)    6450um 
[02/14 12:45:38     71s] (I)       met4  (4V)    2951um 
[02/14 12:45:38     71s] (I)       met5  (5H)     914um 
[02/14 12:45:38     71s] (I)      ----------------------
[02/14 12:45:38     71s] (I)             Total  18801um 
[02/14 12:45:38     71s] (I)      == Layer via count by net rule ==
[02/14 12:45:38     71s] (I)                    Default 
[02/14 12:45:38     71s] (I)      ----------------------
[02/14 12:45:38     71s] (I)       met1  (1H)       527 
[02/14 12:45:38     71s] (I)       met2  (2V)       291 
[02/14 12:45:38     71s] (I)       met3  (3H)        42 
[02/14 12:45:38     71s] (I)       met4  (4V)        31 
[02/14 12:45:38     71s] (I)       met5  (5H)         0 
[02/14 12:45:38     71s] (I)      ----------------------
[02/14 12:45:38     71s] (I)             Total      891 
[02/14 12:45:38     71s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.39 sec, Curr Mem: 2.65 MB )
[02/14 12:45:38     71s] [NR-eGR] Finished Early Global Route ( CPU: 0.28 sec, Real: 0.40 sec, Curr Mem: 2.64 MB )
[02/14 12:45:38     71s] (I)      ======================================= Runtime Summary ========================================
[02/14 12:45:38     71s] (I)       Step                                                 %     Start    Finish      Real       CPU 
[02/14 12:45:38     71s] (I)      ------------------------------------------------------------------------------------------------
[02/14 12:45:38     71s] (I)       Early Global Route                             100.00%  9.07 sec  9.47 sec  0.40 sec  0.28 sec 
[02/14 12:45:38     71s] (I)       +-Early Global Route kernel                     98.74%  9.08 sec  9.47 sec  0.39 sec  0.27 sec 
[02/14 12:45:38     71s] (I)       | +-Import and model                            39.88%  9.10 sec  9.26 sec  0.16 sec  0.08 sec 
[02/14 12:45:38     71s] (I)       | | +-Create place DB                            0.24%  9.10 sec  9.10 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Import place data                        0.22%  9.10 sec  9.10 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read instances and placement           0.06%  9.10 sec  9.10 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read nets                              0.12%  9.10 sec  9.10 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Create route DB                           29.16%  9.10 sec  9.21 sec  0.12 sec  0.07 sec 
[02/14 12:45:38     71s] (I)       | | | +-Import route data (1T)                  26.03%  9.11 sec  9.21 sec  0.10 sec  0.07 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read blockages ( Layer 1-5 )           3.22%  9.14 sec  9.15 sec  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read routing blockages               0.00%  9.14 sec  9.14 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read bump blockages                  0.00%  9.14 sec  9.14 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read instance blockages              0.11%  9.14 sec  9.14 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read PG blockages                    1.95%  9.14 sec  9.15 sec  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  9.14 sec  9.14 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read clock blockages                 0.10%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read other blockages                 0.10%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read halo blockages                  0.00%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Read boundary cut boxes              0.00%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read blackboxes                        0.08%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read prerouted                         0.36%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read nets                              0.01%  9.15 sec  9.15 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Set up via pillars                     0.00%  9.16 sec  9.16 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Set up RC info                         0.44%  9.16 sec  9.16 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Read net priorities                    0.01%  9.16 sec  9.16 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Initialize 3D grid graph               0.93%  9.16 sec  9.16 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Model blockage capacity               11.88%  9.16 sec  9.21 sec  0.05 sec  0.05 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Initialize 3D capacity              11.06%  9.16 sec  9.21 sec  0.04 sec  0.04 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Move terms for access (1T)             0.01%  9.21 sec  9.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Read aux data                              0.00%  9.21 sec  9.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Others data preparation                    0.00%  9.21 sec  9.21 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Create route kernel                       10.31%  9.21 sec  9.26 sec  0.04 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | +-Global Routing                              25.76%  9.26 sec  9.36 sec  0.10 sec  0.08 sec 
[02/14 12:45:38     71s] (I)       | | +-Initialization                             0.09%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Net group 1                               19.19%  9.26 sec  9.33 sec  0.08 sec  0.07 sec 
[02/14 12:45:38     71s] (I)       | | | +-Generate topology                        0.03%  9.26 sec  9.26 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1a                                 0.53%  9.29 sec  9.29 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Pattern routing (1T)                   0.17%  9.29 sec  9.29 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.31%  9.29 sec  9.29 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1b                                 0.52%  9.29 sec  9.29 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Monotonic routing (1T)                 0.31%  9.29 sec  9.29 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1c                                 1.66%  9.29 sec  9.30 sec  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Two level Routing                      1.63%  9.29 sec  9.30 sec  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Two Level Routing (Regular)          0.68%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Two Level Routing (Strong)           0.63%  9.30 sec  9.30 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1d                                 6.45%  9.30 sec  9.33 sec  0.03 sec  0.03 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Detoured routing (1T)                  6.42%  9.30 sec  9.33 sec  0.03 sec  0.03 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1e                                 0.28%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Route legalization                     0.02%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1f                                 0.01%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1g                                 0.22%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Post Routing                           0.16%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1h                                 0.16%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Post Routing                           0.14%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Phase 1l                                 1.08%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | | +-Layer assignment (1T)                  0.03%  9.33 sec  9.33 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | +-Export cong map                             21.61%  9.36 sec  9.44 sec  0.09 sec  0.09 sec 
[02/14 12:45:38     71s] (I)       | | +-Export 2D cong map                         9.73%  9.40 sec  9.44 sec  0.04 sec  0.04 sec 
[02/14 12:45:38     71s] (I)       | +-Extract Global 3D Wires                      0.00%  9.44 sec  9.44 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | +-Track Assignment (1T)                        4.44%  9.44 sec  9.46 sec  0.02 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | | +-Initialization                             0.52%  9.44 sec  9.45 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Track Assignment Kernel                    3.77%  9.45 sec  9.46 sec  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)       | | +-Free Memory                                0.00%  9.46 sec  9.46 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | +-Export                                       1.17%  9.46 sec  9.47 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Export DB wires                            0.11%  9.46 sec  9.46 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Export all nets                          0.02%  9.46 sec  9.46 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | | +-Set wire vias                            0.00%  9.46 sec  9.46 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Report wirelength                          0.78%  9.46 sec  9.47 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Update net boxes                           0.11%  9.47 sec  9.47 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | | +-Update timing                              0.00%  9.47 sec  9.47 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)       | +-Postprocess design                           0.00%  9.47 sec  9.47 sec  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)      ======================= Summary by functions ========================
[02/14 12:45:38     71s] (I)       Lv  Step                                      %      Real       CPU 
[02/14 12:45:38     71s] (I)      ---------------------------------------------------------------------
[02/14 12:45:38     71s] (I)        0  Early Global Route                  100.00%  0.40 sec  0.28 sec 
[02/14 12:45:38     71s] (I)        1  Early Global Route kernel            98.74%  0.39 sec  0.27 sec 
[02/14 12:45:38     71s] (I)        2  Import and model                     39.88%  0.16 sec  0.08 sec 
[02/14 12:45:38     71s] (I)        2  Global Routing                       25.76%  0.10 sec  0.08 sec 
[02/14 12:45:38     71s] (I)        2  Export cong map                      21.61%  0.09 sec  0.09 sec 
[02/14 12:45:38     71s] (I)        2  Track Assignment (1T)                 4.44%  0.02 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        2  Export                                1.17%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        2  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Create route DB                      29.16%  0.12 sec  0.07 sec 
[02/14 12:45:38     71s] (I)        3  Net group 1                          19.19%  0.08 sec  0.07 sec 
[02/14 12:45:38     71s] (I)        3  Create route kernel                  10.31%  0.04 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        3  Export 2D cong map                    9.73%  0.04 sec  0.04 sec 
[02/14 12:45:38     71s] (I)        3  Track Assignment Kernel               3.77%  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        3  Report wirelength                     0.78%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Initialization                        0.61%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Create place DB                       0.24%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Export DB wires                       0.11%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Update net boxes                      0.11%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Import route data (1T)               26.03%  0.10 sec  0.07 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1d                              6.45%  0.03 sec  0.03 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1c                              1.66%  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1l                              1.08%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1a                              0.53%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1b                              0.52%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1e                              0.28%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Import place data                     0.22%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1g                              0.22%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1h                              0.16%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Generate topology                     0.03%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Export all nets                       0.02%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        4  Set wire vias                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Model blockage capacity              11.88%  0.05 sec  0.05 sec 
[02/14 12:45:38     71s] (I)        5  Detoured routing (1T)                 6.42%  0.03 sec  0.03 sec 
[02/14 12:45:38     71s] (I)        5  Read blockages ( Layer 1-5 )          3.22%  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        5  Two level Routing                     1.63%  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        5  Initialize 3D grid graph              0.93%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Set up RC info                        0.44%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Read prerouted                        0.36%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Monotonic routing (1T)                0.31%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Pattern Routing Avoiding Blockages    0.31%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Post Routing                          0.29%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Pattern routing (1T)                  0.17%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Read nets                             0.14%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Read blackboxes                       0.08%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Read instances and placement          0.06%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Layer assignment (1T)                 0.03%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Move terms for access (1T)            0.01%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Read net priorities                   0.01%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Initialize 3D capacity               11.06%  0.04 sec  0.04 sec 
[02/14 12:45:38     71s] (I)        6  Read PG blockages                     1.95%  0.01 sec  0.01 sec 
[02/14 12:45:38     71s] (I)        6  Two Level Routing (Regular)           0.68%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Two Level Routing (Strong)            0.63%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read instance blockages               0.11%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read other blockages                  0.10%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[02/14 12:45:38     71s] Running post-eGR process
[02/14 12:45:38     71s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.6)
[02/14 12:45:38     71s]       Routing using eGR only done.
[02/14 12:45:38     71s] Net route status summary:
[02/14 12:45:38     71s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=1)
[02/14 12:45:38     71s]   Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s] CCOPT: Done with clock implementation routing.
[02/14 12:45:38     71s] 
[02/14 12:45:38     71s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.6)
[02/14 12:45:38     71s]     Clock implementation routing done.
[02/14 12:45:39     71s]     PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:39     71s]     CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:39     71s]     Leaving CCOpt scope - Initializing placement interface...
[02/14 12:45:39     71s] Memory usage before memory release/compaction is 2813.4
[02/14 12:45:39     71s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:39     71s] Memory usage at beginning of DPlace-Init is 2813.4M.
[02/14 12:45:39     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2813.4M, EPOCH TIME: 1771091139.005823
[02/14 12:45:39     71s] Processing tracks to init pin-track alignment.
[02/14 12:45:39     71s] z: 2, totalTracks: 1
[02/14 12:45:39     71s] z: 4, totalTracks: 1
[02/14 12:45:39     71s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:39     71s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2813.4M, EPOCH TIME: 1771091139.027979
[02/14 12:45:39     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:39     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:39     71s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2813.4M, EPOCH TIME: 1771091139.036604
[02/14 12:45:39     71s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2813.4M, EPOCH TIME: 1771091139.036676
[02/14 12:45:39     71s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2813.4M, EPOCH TIME: 1771091139.036809
[02/14 12:45:39     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2813.4MB).
[02/14 12:45:39     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:2813.4M, EPOCH TIME: 1771091139.037283
[02/14 12:45:39     71s]     Legalizer reserving space for clock trees
[02/14 12:45:39     71s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]     Calling post conditioning for eGRPC...
[02/14 12:45:39     71s]       eGRPC...
[02/14 12:45:39     71s]         eGRPC active optimizations:
[02/14 12:45:39     71s]          - Move Down
[02/14 12:45:39     71s]          - Downsizing before DRV sizing
[02/14 12:45:39     71s]          - DRV fixing with sizing
[02/14 12:45:39     71s]          - Move to fanout
[02/14 12:45:39     71s]          - Cloning
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Currently running CTS, using active skew data
[02/14 12:45:39     71s]         Loading clock net RC data...
[02/14 12:45:39     71s]         Preprocessing clock nets...
[02/14 12:45:39     71s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[02/14 12:45:39     71s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         ProEngine running disconnected to DB
[02/14 12:45:39     71s]         Disconnecting...
[02/14 12:45:39     71s]         Disconnecting Clock Trees
[02/14 12:45:39     71s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         Reset bufferability constraints...
[02/14 12:45:39     71s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/14 12:45:39     71s]         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:39     71s] End AAE Lib Interpolated Model. (MEM=2813.363281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:39     71s]         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         Clock DAG hash eGRPC initial state: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]         CTS services accumulated run-time stats eGRPC initial state:
[02/14 12:45:39     71s]           delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]           steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]         Clock DAG stats eGRPC initial state:
[02/14 12:45:39     71s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:39     71s]           sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:39     71s]           misc counts      : r=1, pp=0, mci=0
[02/14 12:45:39     71s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:39     71s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:39     71s]           sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:39     71s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:39     71s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
[02/14 12:45:39     71s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:39     71s]         Clock DAG net violations eGRPC initial state: none
[02/14 12:45:39     71s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/14 12:45:39     71s]           Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:39     71s]         Primary reporting skew groups eGRPC initial state:
[02/14 12:45:39     71s]           skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:45:39     71s]               min path sink: count_reg[13]/CK
[02/14 12:45:39     71s]               max path sink: count_reg[2]/CK
[02/14 12:45:39     71s]         Skew group summary eGRPC initial state:
[02/14 12:45:39     71s]           skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:45:39     71s]           Clock DAG hash before 'eGRPC Moving buffers': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]         eGRPC Moving buffers...
[02/14 12:45:39     71s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/14 12:45:39     71s]             delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]             steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]           Modifying slew-target multiplier by 1
[02/14 12:45:39     71s]           Violation analysis...
[02/14 12:45:39     71s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]           Restoring slew-target multiplier
[02/14 12:45:39     71s]           Clock DAG hash after 'eGRPC Moving buffers': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/14 12:45:39     71s]             delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]             steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]                 min path sink: count_reg[13]/CK
[02/14 12:45:39     71s]                 max path sink: count_reg[2]/CK
[02/14 12:45:39     71s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/14 12:45:39     71s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:39     71s]             sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:39     71s]             misc counts      : r=1, pp=0, mci=0
[02/14 12:45:39     71s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:39     71s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:39     71s]             sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:39     71s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:39     71s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
[02/14 12:45:39     71s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:39     71s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/14 12:45:39     71s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/14 12:45:39     71s]             Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:39     71s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/14 12:45:39     71s]             skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
[02/14 12:45:39     71s]           Skew group summary after 'eGRPC Moving buffers':
[02/14 12:45:39     71s]             skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
[02/14 12:45:39     71s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:39     71s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/14 12:45:39     71s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/14 12:45:39     71s]             delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]             steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]           Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
[02/14 12:45:39     71s]           Artificially removing short and long paths...
[02/14 12:45:39     71s]             Clock DAG hash before 'Artificially removing short and long paths': ae7fca7e52628ca0 7ebd417533c529d
[02/14 12:45:39     71s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/14 12:45:39     71s]               delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]               legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]               steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]             For skew_group core_clock/func target band (0.001, 0.003)
[02/14 12:45:39     71s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:39     71s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]           Downsizing prefiltering...
[02/14 12:45:39     71s]           Downsizing prefiltering done.
[02/14 12:45:39     71s]           Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[02/14 12:45:39     71s]           DoDownSizing Summary : numSized = 0
[02/14 12:45:39     71s]           Restoring slew-target multiplier
[02/14 12:45:39     71s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/14 12:45:39     71s]             delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]             steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/14 12:45:39     71s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:39     71s]             sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:39     71s]             misc counts      : r=1, pp=0, mci=0
[02/14 12:45:39     71s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:39     71s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:39     71s]             sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:39     71s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:39     71s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
[02/14 12:45:39     71s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:39     71s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/14 12:45:39     71s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/14 12:45:39     71s]             Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:39     71s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/14 12:45:39     71s]             skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
[02/14 12:45:39     71s]                 min path sink: count_reg[13]/CK
[02/14 12:45:39     71s]                 max path sink: count_reg[2]/CK
[02/14 12:45:39     71s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/14 12:45:39     71s]             skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
[02/14 12:45:39     71s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:39     71s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         eGRPC Fixing DRVs...
[02/14 12:45:39     71s]           Clock DAG hash before 'eGRPC Fixing DRVs': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/14 12:45:39     71s]             delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]             steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/14 12:45:39     71s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/14 12:45:39     71s]           
[02/14 12:45:39     71s]           Statistics: Fix DRVs (cell sizing):
[02/14 12:45:39     71s]           ===================================
[02/14 12:45:39     71s]           
[02/14 12:45:39     71s]           Cell changes by Net Type:
[02/14 12:45:39     71s]           
[02/14 12:45:39     71s]           -------------------------------------------------------------------------------------------------
[02/14 12:45:39     71s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/14 12:45:39     71s]           -------------------------------------------------------------------------------------------------
[02/14 12:45:39     71s]           top                0            0           0            0                    0                0
[02/14 12:45:39     71s]           trunk              0            0           0            0                    0                0
[02/14 12:45:39     71s]           leaf               0            0           0            0                    0                0
[02/14 12:45:39     71s]           -------------------------------------------------------------------------------------------------
[02/14 12:45:39     71s]           Total              0            0           0            0                    0                0
[02/14 12:45:39     71s]           -------------------------------------------------------------------------------------------------
[02/14 12:45:39     71s]           
[02/14 12:45:39     71s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/14 12:45:39     71s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/14 12:45:39     71s]           
[02/14 12:45:39     71s]           Clock DAG hash after 'eGRPC Fixing DRVs': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 6cbe8bba5dfb9181 e8dd3257140771e7
[02/14 12:45:39     71s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/14 12:45:39     71s]             delay calculator: calls=3342, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]             legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]             steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/14 12:45:39     71s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:39     71s]             sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:39     71s]             misc counts      : r=1, pp=0, mci=0
[02/14 12:45:39     71s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:39     71s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:39     71s]             sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:39     71s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:39     71s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
[02/14 12:45:39     71s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:39     71s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/14 12:45:39     71s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/14 12:45:39     71s]             Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:39     71s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/14 12:45:39     71s]             skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
[02/14 12:45:39     71s]                 min path sink: count_reg[13]/CK
[02/14 12:45:39     71s]                 max path sink: count_reg[2]/CK
[02/14 12:45:39     71s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/14 12:45:39     71s]             skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
[02/14 12:45:39     71s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:39     71s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Slew Diagnostics: After DRV fixing
[02/14 12:45:39     71s]         ==================================
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Global Causes:
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         -------------------------------------
[02/14 12:45:39     71s]         Cause
[02/14 12:45:39     71s]         -------------------------------------
[02/14 12:45:39     71s]         DRV fixing with buffering is disabled
[02/14 12:45:39     71s]         -------------------------------------
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Top 5 overslews:
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         ---------------------------------
[02/14 12:45:39     71s]         Overslew    Causes    Driving Pin
[02/14 12:45:39     71s]         ---------------------------------
[02/14 12:45:39     71s]           (empty table)
[02/14 12:45:39     71s]         ---------------------------------
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         -------------------
[02/14 12:45:39     71s]         Cause    Occurences
[02/14 12:45:39     71s]         -------------------
[02/14 12:45:39     71s]           (empty table)
[02/14 12:45:39     71s]         -------------------
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         -------------------
[02/14 12:45:39     71s]         Cause    Occurences
[02/14 12:45:39     71s]         -------------------
[02/14 12:45:39     71s]           (empty table)
[02/14 12:45:39     71s]         -------------------
[02/14 12:45:39     71s]         
[02/14 12:45:39     71s]         Reconnecting optimized routes...
[02/14 12:45:39     71s]         Reset timing graph...
[02/14 12:45:39     71s] Ignoring AAE DB Resetting ...
[02/14 12:45:39     71s]         Reset timing graph done.
[02/14 12:45:39     71s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         Violation analysis...
[02/14 12:45:39     71s] End AAE Lib Interpolated Model. (MEM=2814.054688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:39     71s]         Clock instances to consider for cloning: 0
[02/14 12:45:39     71s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]         Set dirty flag on 0 instances, 0 nets
[02/14 12:45:39     71s]         Reset timing graph...
[02/14 12:45:39     71s] Ignoring AAE DB Resetting ...
[02/14 12:45:39     71s]         Reset timing graph done.
[02/14 12:45:39     71s]         Clock DAG hash before routing clock trees: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a 82255eb09c2ac238 1bda16c2fac95111
[02/14 12:45:39     71s]         CTS services accumulated run-time stats before routing clock trees:
[02/14 12:45:39     71s]           delay calculator: calls=3343, total_wall_time=0.331s, mean_wall_time=0.099ms
[02/14 12:45:39     71s]           legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:39     71s]           steiner router: calls=3343, total_wall_time=0.048s, mean_wall_time=0.014ms
[02/14 12:45:39     71s]         Clock DAG stats before routing clock trees:
[02/14 12:45:39     71s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:39     71s]           sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:39     71s]           misc counts      : r=1, pp=0, mci=0
[02/14 12:45:39     71s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:39     71s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:39     71s]           sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:39     71s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:39     71s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
[02/14 12:45:39     71s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:39     71s]         Clock DAG net violations before routing clock trees: none
[02/14 12:45:39     71s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/14 12:45:39     71s]           Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:39     71s]         Primary reporting skew groups before routing clock trees:
[02/14 12:45:39     71s]           skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:45:39     71s]               min path sink: count_reg[13]/CK
[02/14 12:45:39     71s]               max path sink: count_reg[2]/CK
[02/14 12:45:39     71s]         Skew group summary before routing clock trees:
[02/14 12:45:39     71s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2814.1M, EPOCH TIME: 1771091139.057803
[02/14 12:45:39     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s]           skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:45:39     71s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:39     71s]       eGRPC done.
[02/14 12:45:39     71s]     Calling post conditioning for eGRPC done.
[02/14 12:45:39     71s]   eGR Post Conditioning done.
[02/14 12:45:39     71s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/14 12:45:39     71s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:45:39     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2813.6M, EPOCH TIME: 1771091139.059314
[02/14 12:45:39     71s] Memory usage before memory release/compaction is 2813.6
[02/14 12:45:39     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:39     71s] Memory usage at end of DPlace-Cleanup is 2813.6M.
[02/14 12:45:39     71s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:39     71s]   Assigned high priority to 0 instances.
[02/14 12:45:39     71s]   Leaving CCOpt scope - ClockRefiner...
[02/14 12:45:39     71s]   Soft fixed 2 clock instances and 0 clock sinks.
[02/14 12:45:39     71s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/14 12:45:39     71s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2813.6M, EPOCH TIME: 1771091139.072846
[02/14 12:45:39     71s] Memory usage before memory release/compaction is 2813.6
[02/14 12:45:39     71s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:39     71s] Memory usage at beginning of DPlace-Init is 2813.6M.
[02/14 12:45:39     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2813.6M, EPOCH TIME: 1771091139.073010
[02/14 12:45:39     71s] Processing tracks to init pin-track alignment.
[02/14 12:45:39     71s] z: 2, totalTracks: 1
[02/14 12:45:39     71s] z: 4, totalTracks: 1
[02/14 12:45:39     71s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:39     71s]   Performing Single Pass Refine Place.
[02/14 12:45:39     71s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2813.6M, EPOCH TIME: 1771091139.093873
[02/14 12:45:39     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:39     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:39     71s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:45:39     71s] OPERPROF:       Starting CMU at level 4, MEM:2813.6M, EPOCH TIME: 1771091139.100654
[02/14 12:45:39     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2813.6M, EPOCH TIME: 1771091139.101379
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:45:39     71s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:2813.6M, EPOCH TIME: 1771091139.102948
[02/14 12:45:39     71s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2813.6M, EPOCH TIME: 1771091139.103006
[02/14 12:45:39     71s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2813.6M, EPOCH TIME: 1771091139.103125
[02/14 12:45:39     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2813.6MB).
[02/14 12:45:39     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:2813.6M, EPOCH TIME: 1771091139.103897
[02/14 12:45:39     71s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.030, REAL:0.031, MEM:2813.6M, EPOCH TIME: 1771091139.104248
[02/14 12:45:39     71s] TDRefine: refinePlace mode is spiral
[02/14 12:45:39     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.5
[02/14 12:45:39     71s] OPERPROF: Starting Refine-Place at level 1, MEM:2813.6M, EPOCH TIME: 1771091139.104647
[02/14 12:45:39     71s] *** Starting place_detail (0:01:12 mem=2813.6M) ***
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:45:39     71s] Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)

[02/14 12:45:39     71s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:39     71s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:39     71s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2813.6M, EPOCH TIME: 1771091139.107185
[02/14 12:45:39     71s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2813.6M, EPOCH TIME: 1771091139.107249
[02/14 12:45:39     71s] Set min layer with design mode ( 1 )
[02/14 12:45:39     71s] Set max layer with design mode ( 5 )
[02/14 12:45:39     71s] Set min layer with design mode ( 1 )
[02/14 12:45:39     71s] Set max layer with design mode ( 5 )
[02/14 12:45:39     71s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2813.6M, EPOCH TIME: 1771091139.111574
[02/14 12:45:39     71s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2813.6M, EPOCH TIME: 1771091139.112031
[02/14 12:45:39     71s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2813.6M, EPOCH TIME: 1771091139.112442
[02/14 12:45:39     71s] Starting refinePlace ...
[02/14 12:45:39     71s] Set min layer with design mode ( 1 )
[02/14 12:45:39     71s] Set max layer with design mode ( 5 )
[02/14 12:45:39     71s] One DDP V2 for no tweak run.
[02/14 12:45:39     71s] Set min layer with design mode ( 1 )
[02/14 12:45:39     71s] Set max layer with design mode ( 5 )
[02/14 12:45:39     71s]   Spread Effort: high, standalone mode, useDDP on.
[02/14 12:45:39     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2813.6MB) @(0:01:12 - 0:01:12).
[02/14 12:45:39     71s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:39     71s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s]  === Spiral for Logical I: (movable: 164) ===
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s]  Info: 0 filler has been deleted!
[02/14 12:45:39     71s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/14 12:45:39     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:39     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:45:39     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2813.8MB) @(0:01:12 - 0:01:12).
[02/14 12:45:39     71s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:45:39     71s] Statistics of distance of Instance movement in refine placement:
[02/14 12:45:39     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2813.8MB
[02/14 12:45:39     71s]   maximum (X+Y) =         0.00 um
[02/14 12:45:39     71s]   mean    (X+Y) =         0.00 um
[02/14 12:45:39     71s] Summary Report:
[02/14 12:45:39     71s] Instances moved: 0 (out of 164 movable)
[02/14 12:45:39     71s] Instances flipped: 0
[02/14 12:45:39     71s] Mean displacement: 0.00 um
[02/14 12:45:39     71s] Max displacement: 0.00 um 
[02/14 12:45:39     71s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:45:39     71s] Total instances moved : 0
[02/14 12:45:39     71s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.022, REAL:0.023, MEM:2813.8M, EPOCH TIME: 1771091139.135552
[02/14 12:45:39     71s] Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
[02/14 12:45:39     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2813.8MB
[02/14 12:45:39     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2813.8MB) @(0:01:12 - 0:01:12).
[02/14 12:45:39     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.5
[02/14 12:45:39     71s] *** Finished place_detail (0:01:12 mem=2813.8M) ***
[02/14 12:45:39     71s] OPERPROF: Finished Refine-Place at level 1, CPU:0.029, REAL:0.032, MEM:2813.8M, EPOCH TIME: 1771091139.136166
[02/14 12:45:39     71s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2813.8M, EPOCH TIME: 1771091139.136252
[02/14 12:45:39     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:45:39     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:39     71s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2814.0M, EPOCH TIME: 1771091139.137709
[02/14 12:45:39     71s] Memory usage before memory release/compaction is 2814.0
[02/14 12:45:39     71s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:39     71s] Memory usage at end of DPlace-Cleanup is 2814.0M.
[02/14 12:45:39     71s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/14 12:45:39     71s]   ClockRefiner summary
[02/14 12:45:39     71s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
[02/14 12:45:39     71s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
[02/14 12:45:39     71s]   Revert refine place priority changes on 0 instances.
[02/14 12:45:39     71s]   Restoring place_status_cts on 0 clock instances.
[02/14 12:45:39     71s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:39     71s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.8)
[02/14 12:45:39     71s]   CCOpt::Phase::Routing...
[02/14 12:45:39     71s]   Clock implementation routing...
[02/14 12:45:39     71s]     Leaving CCOpt scope - Routing Tools...
[02/14 12:45:39     71s] Net route status summary:
[02/14 12:45:39     71s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[02/14 12:45:39     71s]   Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:39     71s]     Routing using eGR in eGR->NR Step...
[02/14 12:45:39     71s]       Early Global Route - eGR->Nr High Frequency step...
[02/14 12:45:39     71s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/14 12:45:39     71s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/14 12:45:39     71s] (I)      Running eGR clock mode
[02/14 12:45:39     71s] Running assign ptn pin
[02/14 12:45:39     71s] (ccopt eGR): Start to route 1 all nets
[02/14 12:45:39     71s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:39     71s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:39     71s] Running config msv constraints
[02/14 12:45:39     71s] Running pre-eGR process
[02/14 12:45:39     71s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:39     71s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:39     71s] [PSP]    Started Early Global Route ( Curr Mem: 2.64 MB )
[02/14 12:45:39     71s] (I)      Initializing eGR engine (clock)
[02/14 12:45:39     71s] Set min layer with design mode ( 1 )
[02/14 12:45:39     71s] Set max layer with design mode ( 5 )
[02/14 12:45:39     71s] (I)      clean place blk overflow:
[02/14 12:45:39     71s] (I)      H : enabled 1.00 0
[02/14 12:45:39     71s] (I)      V : enabled 1.00 0
[02/14 12:45:39     71s] (I)      Initializing eGR engine (clock)
[02/14 12:45:39     71s] Set min layer with design mode ( 1 )
[02/14 12:45:39     71s] Set max layer with design mode ( 5 )
[02/14 12:45:39     71s] (I)      clean place blk overflow:
[02/14 12:45:39     71s] (I)      H : enabled 1.00 0
[02/14 12:45:39     71s] (I)      V : enabled 1.00 0
[02/14 12:45:39     71s] (I)      Running eGR Cong Clean flow
[02/14 12:45:39     71s] (I)      # wire layers (front) : 6
[02/14 12:45:39     71s] (I)      # wire layers (back)  : 0
[02/14 12:45:39     71s] (I)      min wire layer : 1
[02/14 12:45:39     71s] (I)      max wire layer : 5
[02/14 12:45:39     71s] (I)      # cut layers (front) : 5
[02/14 12:45:39     71s] (I)      # cut layers (back)  : 0
[02/14 12:45:39     71s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2.64 MB )
[02/14 12:45:39     71s] (I)      min cut layer : 1
[02/14 12:45:39     71s] (I)      max cut layer : 4
[02/14 12:45:39     71s] (I)      ================================ Layers ================================
[02/14 12:45:39     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:39     71s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:39     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:39     71s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:39     71s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:39     71s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:39     71s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:39     71s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:39     71s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:39     71s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:39     71s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:39     71s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:39     71s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:39     71s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:39     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:39     71s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:39     71s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:39     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:39     71s] (I)      Started Import and model ( Curr Mem: 2.64 MB )
[02/14 12:45:39     71s] (I)      == Non-default Options ==
[02/14 12:45:39     71s] (I)      Clean congestion better                            : true
[02/14 12:45:39     71s] (I)      Estimate vias on DPT layer                         : true
[02/14 12:45:39     71s] (I)      Rerouting rounds                                   : 10
[02/14 12:45:39     71s] (I)      Clean congestion layer assignment rounds           : 3
[02/14 12:45:39     71s] (I)      Layer constraints as soft constraints              : true
[02/14 12:45:39     71s] (I)      Soft top layer                                     : true
[02/14 12:45:39     71s] (I)      Skip prospective layer relax nets                  : true
[02/14 12:45:39     71s] (I)      Better NDR handling                                : true
[02/14 12:45:39     71s] (I)      Improved NDR modeling in LA                        : true
[02/14 12:45:39     71s] (I)      Routing cost fix for NDR handling                  : true
[02/14 12:45:39     71s] (I)      Block tracks for preroutes                         : true
[02/14 12:45:39     71s] (I)      Assign IRoute by net group key                     : true
[02/14 12:45:39     71s] (I)      Block unroutable channels 3D                       : true
[02/14 12:45:39     71s] (I)      Bound layer relaxed segment wl                     : true
[02/14 12:45:39     71s] (I)      Blocked pin reach length threshold                 : 2
[02/14 12:45:39     71s] (I)      Check blockage within NDR space in TA              : true
[02/14 12:45:39     71s] (I)      Skip must join for term with via pillar            : true
[02/14 12:45:39     71s] (I)      Model find APA for IO pin                          : true
[02/14 12:45:39     71s] (I)      On pin location for off pin term                   : true
[02/14 12:45:39     71s] (I)      Handle EOL spacing                                 : true
[02/14 12:45:39     71s] (I)      Merge PG vias by gap                               : true
[02/14 12:45:39     71s] (I)      Maximum routing layer                              : 5
[02/14 12:45:39     71s] (I)      Minimum routing layer                              : 1
[02/14 12:45:39     71s] (I)      Top routing layer                                  : 5
[02/14 12:45:39     71s] (I)      Bottom routing layer                               : 1
[02/14 12:45:39     71s] (I)      Ignore routing layer                               : true
[02/14 12:45:39     71s] (I)      Route selected nets only                           : true
[02/14 12:45:39     71s] (I)      Refine MST                                         : true
[02/14 12:45:39     71s] (I)      Honor PRL                                          : true
[02/14 12:45:39     71s] (I)      Strong congestion aware                            : true
[02/14 12:45:39     71s] (I)      Improved initial location for IRoutes              : true
[02/14 12:45:39     71s] (I)      Multi panel TA                                     : true
[02/14 12:45:39     71s] (I)      Penalize wire overlap                              : true
[02/14 12:45:39     71s] (I)      Expand small instance blockage                     : true
[02/14 12:45:39     71s] (I)      Reduce via in TA                                   : true
[02/14 12:45:39     71s] (I)      SS-aware routing                                   : true
[02/14 12:45:39     71s] (I)      Improve tree edge sharing                          : true
[02/14 12:45:39     71s] (I)      Improve 2D via estimation                          : true
[02/14 12:45:39     71s] (I)      Refine Steiner tree                                : true
[02/14 12:45:39     71s] (I)      Build spine tree                                   : true
[02/14 12:45:39     71s] (I)      Model pass through capacity                        : true
[02/14 12:45:39     71s] (I)      Extend blockages by a half GCell                   : true
[02/14 12:45:39     71s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/14 12:45:39     71s] (I)      Consider pin shapes                                : true
[02/14 12:45:39     71s] (I)      Consider pin shapes for all nodes                  : true
[02/14 12:45:39     71s] (I)      Consider NR APA                                    : true
[02/14 12:45:39     71s] (I)      Consider IO pin shape                              : true
[02/14 12:45:39     71s] (I)      Fix pin connection bug                             : true
[02/14 12:45:39     71s] (I)      Consider layer RC for local wires                  : true
[02/14 12:45:39     71s] (I)      Honor layer constraint                             : true
[02/14 12:45:39     71s] (I)      Route to clock mesh pin                            : true
[02/14 12:45:39     71s] (I)      LA-aware pin escape length                         : 2
[02/14 12:45:39     71s] (I)      Connect multiple ports                             : true
[02/14 12:45:39     71s] (I)      Split for must join                                : true
[02/14 12:45:39     71s] (I)      Number of threads                                  : 1
[02/14 12:45:39     71s] (I)      Routing effort level                               : 10000
[02/14 12:45:39     71s] (I)      Prefer layer length threshold                      : 8
[02/14 12:45:39     71s] (I)      Overflow penalty cost                              : 10
[02/14 12:45:39     71s] (I)      A-star cost                                        : 0.300000
[02/14 12:45:39     71s] (I)      Misalignment cost                                  : 10.000000
[02/14 12:45:39     71s] (I)      Threshold for short IRoute                         : 6
[02/14 12:45:39     71s] (I)      Via cost during post routing                       : 1.000000
[02/14 12:45:39     71s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/14 12:45:39     71s] (I)      Source-to-sink ratio                               : 0.300000
[02/14 12:45:39     71s] (I)      Scenic ratio bound                                 : 3.000000
[02/14 12:45:39     71s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/14 12:45:39     71s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/14 12:45:39     71s] (I)      Layer demotion scenic scale                        : 1.000000
[02/14 12:45:39     71s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/14 12:45:39     71s] (I)      PG-aware similar topology routing                  : true
[02/14 12:45:39     71s] (I)      Maze routing via cost fix                          : true
[02/14 12:45:39     71s] (I)      Apply PRL on PG terms                              : true
[02/14 12:45:39     71s] (I)      Apply PRL on obs objects                           : true
[02/14 12:45:39     71s] (I)      Handle range-type spacing rules                    : true
[02/14 12:45:39     71s] (I)      PG gap threshold multiplier                        : 10.000000
[02/14 12:45:39     71s] (I)      Parallel spacing query fix                         : true
[02/14 12:45:39     71s] (I)      Force source to root IR                            : true
[02/14 12:45:39     71s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/14 12:45:39     71s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/14 12:45:39     71s] (I)      Route tie net to shape                             : auto
[02/14 12:45:39     71s] (I)      Do not relax to DPT layer                          : true
[02/14 12:45:39     71s] (I)      No DPT in post routing                             : true
[02/14 12:45:39     71s] (I)      Modeling PG via merging fix                        : true
[02/14 12:45:39     71s] (I)      Shield aware TA                                    : true
[02/14 12:45:39     71s] (I)      Strong shield aware TA                             : true
[02/14 12:45:39     71s] (I)      Overflow calculation fix in LA                     : true
[02/14 12:45:39     71s] (I)      Post routing fix                                   : true
[02/14 12:45:39     71s] (I)      Strong post routing                                : true
[02/14 12:45:39     71s] (I)      Violation on path threshold                        : 1
[02/14 12:45:39     71s] (I)      Pass through capacity modeling                     : true
[02/14 12:45:39     71s] (I)      Read layer and via RC                              : true
[02/14 12:45:39     71s] (I)      Select the non-relaxed segments in post routing stage : true
[02/14 12:45:39     71s] (I)      Select term pin box for io pin                     : true
[02/14 12:45:39     71s] (I)      Penalize NDR sharing                               : true
[02/14 12:45:39     71s] (I)      Enable special modeling                            : false
[02/14 12:45:39     71s] (I)      Keep fixed segments                                : true
[02/14 12:45:39     71s] (I)      Increase net scenic ratio                          : true
[02/14 12:45:39     71s] (I)      Method to set GCell size                           : row
[02/14 12:45:39     71s] (I)      Connect multiple ports and must join fix           : true
[02/14 12:45:39     71s] (I)      Avoid high resistance layers                       : true
[02/14 12:45:39     71s] (I)      Segment length threshold                           : 1
[02/14 12:45:39     71s] (I)      Model find APA for IO pin fix                      : true
[02/14 12:45:39     71s] (I)      Avoid connecting non-metal layers                  : true
[02/14 12:45:39     71s] (I)      Use track pitch for NDR                            : true
[02/14 12:45:39     71s] (I)      Decide max and min layer to relax with layer difference : true
[02/14 12:45:39     71s] (I)      Handle non-default track width                     : false
[02/14 12:45:39     71s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:39     71s] (I)      Extra cost calculation fix in LA                   : false
[02/14 12:45:39     71s] (I)      early global router routing mode                   : clock
[02/14 12:45:39     71s] (I)      Legalize routing after 1g                          : false
[02/14 12:45:39     71s] (I)      Improve layer adherence during layer relax         : true
[02/14 12:45:39     71s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:39     71s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:39     71s] (I)      ============== Pin Summary ==============
[02/14 12:45:39     71s] (I)      +-------+--------+---------+------------+
[02/14 12:45:39     71s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:39     71s] (I)      +-------+--------+---------+------------+
[02/14 12:45:39     71s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:39     71s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:39     71s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:39     71s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:39     71s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:39     71s] (I)      +-------+--------+---------+------------+
[02/14 12:45:39     71s] (I)      Custom ignore net properties:
[02/14 12:45:39     71s] (I)      1 : NotLegal
[02/14 12:45:39     71s] (I)      2 : NotSelected
[02/14 12:45:39     71s] (I)      Default ignore net properties:
[02/14 12:45:39     71s] (I)      1 : Special
[02/14 12:45:39     71s] (I)      2 : Analog
[02/14 12:45:39     71s] (I)      3 : Fixed
[02/14 12:45:39     71s] (I)      4 : Skipped
[02/14 12:45:39     71s] (I)      5 : MixedSignal
[02/14 12:45:39     71s] (I)      Prerouted net properties:
[02/14 12:45:39     71s] (I)      1 : NotLegal
[02/14 12:45:39     71s] (I)      2 : Special
[02/14 12:45:39     71s] (I)      3 : Analog
[02/14 12:45:39     71s] (I)      4 : Fixed
[02/14 12:45:39     71s] (I)      5 : Skipped
[02/14 12:45:39     71s] (I)      6 : MixedSignal
[02/14 12:45:39     71s] [NR-eGR] Early global route reroute 1 out of 173 routable nets
[02/14 12:45:39     71s] (I)      Use row-based GCell size
[02/14 12:45:39     71s] (I)      Use row-based GCell align
[02/14 12:45:39     71s] (I)      layer 0 area = 83000
[02/14 12:45:39     71s] (I)      layer 1 area = 67600
[02/14 12:45:39     71s] (I)      layer 2 area = 240000
[02/14 12:45:39     71s] (I)      layer 3 area = 240000
[02/14 12:45:39     71s] (I)      layer 4 area = 4000000
[02/14 12:45:39     71s] (I)      GCell unit size   : 4140
[02/14 12:45:39     71s] (I)      GCell multiplier  : 1
[02/14 12:45:39     71s] (I)      GCell row height  : 4140
[02/14 12:45:39     71s] (I)      Actual row height : 4140
[02/14 12:45:39     71s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:39     71s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:39     71s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:39     71s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:39     71s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:39     71s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:39     71s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:39     71s] (I)      =============== Default via ===============
[02/14 12:45:39     71s] (I)      +---+------------------+------------------+
[02/14 12:45:39     71s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:45:39     71s] (I)      +---+------------------+------------------+
[02/14 12:45:39     71s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:45:39     71s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:45:39     71s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:45:39     71s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:45:39     71s] (I)      +---+------------------+------------------+
[02/14 12:45:39     71s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:39     71s] [NR-eGR] Read 10860 PG shapes
[02/14 12:45:39     71s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:39     71s] [NR-eGR] Read 0 other shapes
[02/14 12:45:39     71s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:39     71s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:39     71s] [NR-eGR] #Instance Blockages : 2028
[02/14 12:45:39     71s] [NR-eGR] #PG Blockages       : 10860
[02/14 12:45:39     71s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:39     71s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:39     71s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:39     71s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:39     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:39     71s] [NR-eGR] #prerouted nets         : 0
[02/14 12:45:39     71s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:39     71s] [NR-eGR] #prerouted wires        : 0
[02/14 12:45:39     71s] (I)        Front-side 173 ( ignored 172 )
[02/14 12:45:39     71s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:39     71s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:39     71s] [NR-eGR] Read 173 nets ( ignored 172 )
[02/14 12:45:39     71s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/14 12:45:39     71s] [NR-eGR] #via pillars        : 0
[02/14 12:45:39     71s] [NR-eGR] #must join all port : 0
[02/14 12:45:39     71s] [NR-eGR] #multiple ports     : 0
[02/14 12:45:39     71s] [NR-eGR] #has must join      : 0
[02/14 12:45:39     71s] (I)      handle routing halo
[02/14 12:45:39     71s] (I)      Reading macro buffers
[02/14 12:45:39     71s] (I)      Number of macro buffers: 0
[02/14 12:45:39     71s] (I)      default corner id = 0
[02/14 12:45:39     71s] (I)      ========== RC Report:  ===========
[02/14 12:45:39     71s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/14 12:45:39     71s] (I)      ----------------------------------
[02/14 12:45:39     71s] (I)        met1         0.893        0.177 
[02/14 12:45:39     71s] (I)        met2         0.893        0.182 
[02/14 12:45:39     71s] (I)        met3         0.157        0.297 
[02/14 12:45:39     71s] (I)        met4         0.157        0.264 
[02/14 12:45:39     71s] (I)        met5         0.018        0.294 
[02/14 12:45:39     71s] (I)      ========== RC Report:  ===========
[02/14 12:45:39     71s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/14 12:45:39     71s] (I)      ----------------------------------
[02/14 12:45:39     71s] (I)        met1         0.893        0.244 
[02/14 12:45:39     71s] (I)        met2         0.893        0.245 
[02/14 12:45:39     71s] (I)        met3         0.157        0.356 
[02/14 12:45:39     71s] (I)        met4         0.157        0.327 
[02/14 12:45:39     71s] (I)        met5         0.018        0.309 
[02/14 12:45:39     71s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:39     71s] (I)      original grid = 248 x 315
[02/14 12:45:39     71s] (I)      merged grid = 248 x 315
[02/14 12:45:39     71s] (I)      Read Num Blocks=33392  Num Prerouted Wires=0  Num CS=0
[02/14 12:45:39     71s] (I)      Layer 0 (H) : #blockages 12419 : #preroutes 0
[02/14 12:45:39     71s] (I)      Layer 1 (V) : #blockages 8890 : #preroutes 0
[02/14 12:45:39     71s] (I)      Layer 2 (H) : #blockages 8736 : #preroutes 0
[02/14 12:45:39     71s] (I)      Layer 3 (V) : #blockages 1818 : #preroutes 0
[02/14 12:45:39     71s] (I)      Layer 4 (H) : #blockages 1529 : #preroutes 0
[02/14 12:45:39     71s] (I)      Moved 1 terms for better access 
[02/14 12:45:39     71s] (I)      Number of ignored nets                =    172
[02/14 12:45:39     71s] (I)      Number of connected nets              =      0
[02/14 12:45:39     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:45:39     71s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:39     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:39     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:39     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:39     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:39     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:39     71s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:45:39     71s] (I)      Ndr track 0 does not exist
[02/14 12:45:39     71s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:39     71s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:39     71s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:39     71s] (I)      Site width          :   460  (dbu)
[02/14 12:45:39     71s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:39     71s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:39     71s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:39     71s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:39     71s] (I)      Grid                :   248   315     5
[02/14 12:45:39     71s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:39     71s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:39     71s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:39     71s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:39     71s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:39     71s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:39     71s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:39     71s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:39     71s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:39     71s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:39     71s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:39     71s] (I)      --------------------------------------------------------
[02/14 12:45:39     71s] 
[02/14 12:45:39     71s] [NR-eGR] == Routing rule table ==
[02/14 12:45:39     71s] [NR-eGR]  ID  Name  #Nets 
[02/14 12:45:39     71s] [NR-eGR] -----------------
[02/14 12:45:39     71s] [NR-eGR]   0            1 
[02/14 12:45:39     71s] (I)      ======== NDR :  =========
[02/14 12:45:39     71s] (I)      +--------------+--------+
[02/14 12:45:39     71s] (I)      |           ID |      0 |
[02/14 12:45:39     71s] (I)      |      Default |     no |
[02/14 12:45:39     71s] (I)      |  Clk Special |     no |
[02/14 12:45:39     71s] (I)      | Hard spacing |     no |
[02/14 12:45:39     71s] (I)      |    NDR track | (none) |
[02/14 12:45:39     71s] (I)      |      NDR via | (none) |
[02/14 12:45:39     71s] (I)      |  Extra space |      1 |
[02/14 12:45:39     71s] (I)      |      Shields |      0 |
[02/14 12:45:39     71s] (I)      |   Demand (H) |      2 |
[02/14 12:45:39     71s] (I)      |   Demand (V) |      2 |
[02/14 12:45:39     71s] (I)      |        #Nets |      1 |
[02/14 12:45:39     71s] (I)      +--------------+--------+
[02/14 12:45:39     71s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:39     71s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:39     71s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:39     71s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:39     71s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:45:39     71s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:39     71s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:45:39     71s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:45:39     71s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:39     71s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:39     71s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:39     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:39     71s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:39     71s] (I)      |     1 |  701592 |    74751 |        10.65% |
[02/14 12:45:39     71s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:39     71s] (I)      |     3 |  528984 |    26786 |         5.06% |
[02/14 12:45:39     71s] (I)      |     4 |  525420 |    87304 |        16.62% |
[02/14 12:45:39     71s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:39     71s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:39     71s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 2.66 MB )
[02/14 12:45:39     71s] (I)      Reset routing kernel
[02/14 12:45:39     71s] (I)      Started Global Routing ( Curr Mem: 2.66 MB )
[02/14 12:45:39     71s] (I)      totalPins=17  totalGlobalPin=17 (100.00%)
[02/14 12:45:39     71s] (I)      ================= Net Group Info =================
[02/14 12:45:39     71s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:39     71s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:39     71s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:39     71s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:45:39     71s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:39     71s] (I)      total 2D Cap : 941290 = (502974 H, 438316 V)
[02/14 12:45:39     71s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:45:39     71s] (I)      init route region map
[02/14 12:45:39     71s] (I)      #blocked regions = 0
[02/14 12:45:39     71s] (I)      #non-blocked regions = 1
[02/14 12:45:39     71s] (I)      init safety region map
[02/14 12:45:39     71s] (I)      #blocked regions = 0
[02/14 12:45:39     71s] (I)      #non-blocked regions = 1
[02/14 12:45:39     71s] (I)      Adjusted 0 GCells for pin access
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:45:39     71s] (I)      ============  Phase 1a Route ============
[02/14 12:45:39     71s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:45:39     71s] (I)      Usage: 59 = (34 H, 25 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.035e+02um V)
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1b Route ============
[02/14 12:45:39     71s] (I)      Usage: 59 = (34 H, 25 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.035e+02um V)
[02/14 12:45:39     71s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.442600e+02um
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1c Route ============
[02/14 12:45:39     71s] (I)      Level2 Grid: 50 x 63
[02/14 12:45:39     71s] (I)      Usage: 59 = (34 H, 25 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.035e+02um V)
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1d Route ============
[02/14 12:45:39     71s] (I)      Usage: 63 = (37 H, 26 V) = (0.01% H, 0.01% V) = (1.532e+02um H, 1.076e+02um V)
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1e Route ============
[02/14 12:45:39     71s] (I)      Usage: 63 = (37 H, 26 V) = (0.01% H, 0.01% V) = (1.532e+02um H, 1.076e+02um V)
[02/14 12:45:39     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.608200e+02um
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1f Route ============
[02/14 12:45:39     71s] (I)      Usage: 63 = (37 H, 26 V) = (0.01% H, 0.01% V) = (1.532e+02um H, 1.076e+02um V)
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1g Route ============
[02/14 12:45:39     71s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1h Route ============
[02/14 12:45:39     71s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] (I)      ============  Phase 1l Route ============
[02/14 12:45:39     71s] (I)      
[02/14 12:45:39     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:39     71s] [NR-eGR]                        OverCon            
[02/14 12:45:39     71s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:45:39     71s] [NR-eGR]        Layer             (1-2)    OverCon
[02/14 12:45:39     71s] [NR-eGR] ----------------------------------------------
[02/14 12:45:39     71s] [NR-eGR]    met1 ( 1)         4( 0.01%)   ( 0.01%) 
[02/14 12:45:39     71s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:39     71s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:39     71s] [NR-eGR]    met4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:39     71s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:39     71s] [NR-eGR] ----------------------------------------------
[02/14 12:45:39     71s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[02/14 12:45:39     71s] [NR-eGR] 
[02/14 12:45:39     71s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2.66 MB )
[02/14 12:45:39     71s] (I)      Updating congestion map
[02/14 12:45:39     71s] (I)      total 2D Cap : 2323157 = (1201336 H, 1121821 V)
[02/14 12:45:39     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:45:39     71s] (I)      Running track assignment and export wires
[02/14 12:45:39     71s] (I)      Delete wires for 1 nets 
[02/14 12:45:39     71s] (I)      ============= Track Assignment ============
[02/14 12:45:39     71s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.65 MB )
[02/14 12:45:39     71s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:45:39     71s] (I)      Run Multi-thread track assignment
[02/14 12:45:39     71s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.65 MB )
[02/14 12:45:39     71s] (I)      Started Export ( Curr Mem: 2.65 MB )
[02/14 12:45:39     71s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:45:39     71s] [NR-eGR] Total eGR-routed clock nets wire length: 260um, number of vias: 46
[02/14 12:45:39     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:39     71s] [NR-eGR] Report for selected net(s) only.
[02/14 12:45:39     71s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:39     71s] [NR-eGR] --------------------------------
[02/14 12:45:39     71s] [NR-eGR]  met1  (1H)            21    21 
[02/14 12:45:39     71s] [NR-eGR]  met2  (2V)            52    12 
[02/14 12:45:39     71s] [NR-eGR]  met3  (3H)           120    11 
[02/14 12:45:39     71s] [NR-eGR]  met4  (4V)            62     2 
[02/14 12:45:39     71s] [NR-eGR]  met5  (5H)             5     0 
[02/14 12:45:39     71s] [NR-eGR] --------------------------------
[02/14 12:45:39     71s] [NR-eGR]        Total          260    46 
[02/14 12:45:39     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:39     71s] [NR-eGR] Total half perimeter of net bounding box: 163um
[02/14 12:45:39     71s] [NR-eGR] Total length: 260um, number of vias: 46
[02/14 12:45:39     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:39     71s] [NR-eGR] Total routed clock nets wire length: 260um, number of vias: 46
[02/14 12:45:39     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:39     71s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:39     71s] [NR-eGR] --------------------------------
[02/14 12:45:39     71s] [NR-eGR]  met1  (1H)          1217   527 
[02/14 12:45:39     71s] [NR-eGR]  met2  (2V)          7268   291 
[02/14 12:45:39     71s] [NR-eGR]  met3  (3H)          6450    42 
[02/14 12:45:39     71s] [NR-eGR]  met4  (4V)          2951    31 
[02/14 12:45:39     71s] [NR-eGR]  met5  (5H)           914     0 
[02/14 12:45:39     71s] [NR-eGR] --------------------------------
[02/14 12:45:39     71s] [NR-eGR]        Total        18801   891 
[02/14 12:45:39     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:39     71s] [NR-eGR] Total half perimeter of net bounding box: 18318um
[02/14 12:45:39     71s] [NR-eGR] Total length: 18801um, number of vias: 891
[02/14 12:45:39     71s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:39     71s] (I)      == Layer wire length by net rule ==
[02/14 12:45:39     71s] (I)                    Default 
[02/14 12:45:39     71s] (I)      ----------------------
[02/14 12:45:39     71s] (I)       met1  (1H)    1217um 
[02/14 12:45:39     71s] (I)       met2  (2V)    7268um 
[02/14 12:45:39     71s] (I)       met3  (3H)    6450um 
[02/14 12:45:39     71s] (I)       met4  (4V)    2951um 
[02/14 12:45:39     71s] (I)       met5  (5H)     914um 
[02/14 12:45:39     71s] (I)      ----------------------
[02/14 12:45:39     71s] (I)             Total  18801um 
[02/14 12:45:39     71s] (I)      == Layer via count by net rule ==
[02/14 12:45:39     71s] (I)                    Default 
[02/14 12:45:39     71s] (I)      ----------------------
[02/14 12:45:39     71s] (I)       met1  (1H)       527 
[02/14 12:45:39     71s] (I)       met2  (2V)       291 
[02/14 12:45:39     71s] (I)       met3  (3H)        42 
[02/14 12:45:39     71s] (I)       met4  (4V)        31 
[02/14 12:45:39     71s] (I)       met5  (5H)         0 
[02/14 12:45:39     71s] (I)      ----------------------
[02/14 12:45:39     71s] (I)             Total      891 
[02/14 12:45:39     71s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.65 MB )
[02/14 12:45:39     71s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:39     71s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.32 sec, Curr Mem: 2.65 MB )
[02/14 12:45:39     71s] [NR-eGR] Finished Early Global Route ( CPU: 0.27 sec, Real: 0.33 sec, Curr Mem: 2.64 MB )
[02/14 12:45:39     71s] (I)      ======================================== Runtime Summary =========================================
[02/14 12:45:39     71s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[02/14 12:45:39     71s] (I)      --------------------------------------------------------------------------------------------------
[02/14 12:45:39     71s] (I)       Early Global Route                             100.00%   9.85 sec  10.18 sec  0.33 sec  0.27 sec 
[02/14 12:45:39     71s] (I)       +-Early Global Route kernel                     98.48%   9.86 sec  10.18 sec  0.32 sec  0.27 sec 
[02/14 12:45:39     71s] (I)       | +-Import and model                            34.00%   9.87 sec   9.98 sec  0.11 sec  0.08 sec 
[02/14 12:45:39     71s] (I)       | | +-Create place DB                            0.29%   9.87 sec   9.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Import place data                        0.27%   9.87 sec   9.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read instances and placement           0.07%   9.87 sec   9.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read nets                              0.15%   9.87 sec   9.87 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Create route DB                           27.80%   9.87 sec   9.96 sec  0.09 sec  0.07 sec 
[02/14 12:45:39     71s] (I)       | | | +-Import route data (1T)                  26.81%   9.87 sec   9.96 sec  0.09 sec  0.07 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read blockages ( Layer 1-5 )           3.80%   9.88 sec   9.89 sec  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read routing blockages               0.00%   9.88 sec   9.88 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read bump blockages                  0.00%   9.88 sec   9.88 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read instance blockages              0.13%   9.88 sec   9.88 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read PG blockages                    2.29%   9.88 sec   9.89 sec  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%   9.88 sec   9.88 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read clock blockages                 0.15%   9.89 sec   9.89 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read other blockages                 0.16%   9.89 sec   9.89 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read halo blockages                  0.00%   9.89 sec   9.89 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Read boundary cut boxes              0.00%   9.89 sec   9.89 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read blackboxes                        0.11%   9.89 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read prerouted                         0.33%   9.90 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read nets                              0.12%   9.90 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Set up via pillars                     0.00%   9.90 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Set up RC info                         0.65%   9.90 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Read net priorities                    0.11%   9.90 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Initialize 3D grid graph               1.06%   9.90 sec   9.90 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Model blockage capacity               14.31%   9.91 sec   9.95 sec  0.05 sec  0.05 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Initialize 3D capacity              13.33%   9.91 sec   9.95 sec  0.04 sec  0.04 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Move terms for access (1T)             0.01%   9.96 sec   9.96 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Read aux data                              0.00%   9.96 sec   9.96 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Others data preparation                    0.00%   9.96 sec   9.96 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Create route kernel                        5.78%   9.96 sec   9.98 sec  0.02 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | +-Global Routing                              30.24%   9.98 sec  10.08 sec  0.10 sec  0.08 sec 
[02/14 12:45:39     71s] (I)       | | +-Initialization                             0.11%   9.98 sec   9.98 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Net group 1                               22.64%   9.98 sec  10.05 sec  0.07 sec  0.07 sec 
[02/14 12:45:39     71s] (I)       | | | +-Generate topology                        0.04%   9.98 sec   9.98 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1a                                 0.58%  10.01 sec  10.01 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Pattern routing (1T)                   0.21%  10.01 sec  10.01 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.32%  10.01 sec  10.01 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1b                                 0.63%  10.01 sec  10.01 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Monotonic routing (1T)                 0.37%  10.01 sec  10.01 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1c                                 1.93%  10.01 sec  10.02 sec  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Two level Routing                      1.90%  10.01 sec  10.02 sec  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Two Level Routing (Regular)          0.78%  10.02 sec  10.02 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Two Level Routing (Strong)           0.71%  10.02 sec  10.02 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1d                                 7.82%  10.02 sec  10.05 sec  0.03 sec  0.03 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Detoured routing (1T)                  7.79%  10.02 sec  10.05 sec  0.03 sec  0.03 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1e                                 0.34%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Route legalization                     0.02%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1f                                 0.01%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1g                                 0.22%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Post Routing                           0.19%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1h                                 0.20%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Post Routing                           0.16%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Phase 1l                                 1.19%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | | +-Layer assignment (1T)                  0.04%  10.05 sec  10.05 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | +-Export cong map                             26.07%  10.08 sec  10.16 sec  0.09 sec  0.09 sec 
[02/14 12:45:39     71s] (I)       | | +-Export 2D cong map                        12.74%  10.12 sec  10.16 sec  0.04 sec  0.04 sec 
[02/14 12:45:39     71s] (I)       | +-Extract Global 3D Wires                      0.00%  10.16 sec  10.16 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | +-Track Assignment (1T)                        4.70%  10.16 sec  10.18 sec  0.02 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | | +-Initialization                             0.01%  10.16 sec  10.16 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Track Assignment Kernel                    4.57%  10.16 sec  10.18 sec  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)       | | +-Free Memory                                0.00%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | +-Export                                       0.98%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Export DB wires                            0.14%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Export all nets                          0.02%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | | +-Set wire vias                            0.00%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Report wirelength                          0.62%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Update net boxes                           0.13%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | | +-Update timing                              0.00%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)       | +-Postprocess design                           0.15%  10.18 sec  10.18 sec  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)      ======================= Summary by functions ========================
[02/14 12:45:39     71s] (I)       Lv  Step                                      %      Real       CPU 
[02/14 12:45:39     71s] (I)      ---------------------------------------------------------------------
[02/14 12:45:39     71s] (I)        0  Early Global Route                  100.00%  0.33 sec  0.27 sec 
[02/14 12:45:39     71s] (I)        1  Early Global Route kernel            98.48%  0.32 sec  0.27 sec 
[02/14 12:45:39     71s] (I)        2  Import and model                     34.00%  0.11 sec  0.08 sec 
[02/14 12:45:39     71s] (I)        2  Global Routing                       30.24%  0.10 sec  0.08 sec 
[02/14 12:45:39     71s] (I)        2  Export cong map                      26.07%  0.09 sec  0.09 sec 
[02/14 12:45:39     71s] (I)        2  Track Assignment (1T)                 4.70%  0.02 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        2  Export                                0.98%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        2  Postprocess design                    0.15%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        2  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Create route DB                      27.80%  0.09 sec  0.07 sec 
[02/14 12:45:39     71s] (I)        3  Net group 1                          22.64%  0.07 sec  0.07 sec 
[02/14 12:45:39     71s] (I)        3  Export 2D cong map                   12.74%  0.04 sec  0.04 sec 
[02/14 12:45:39     71s] (I)        3  Create route kernel                   5.78%  0.02 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        3  Track Assignment Kernel               4.57%  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        3  Report wirelength                     0.62%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Create place DB                       0.29%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Export DB wires                       0.14%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Update net boxes                      0.13%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Initialization                        0.12%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Import route data (1T)               26.81%  0.09 sec  0.07 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1d                              7.82%  0.03 sec  0.03 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1c                              1.93%  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1l                              1.19%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1b                              0.63%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1a                              0.58%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1e                              0.34%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Import place data                     0.27%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1g                              0.22%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1h                              0.20%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Generate topology                     0.04%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Export all nets                       0.02%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        4  Set wire vias                         0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Model blockage capacity              14.31%  0.05 sec  0.05 sec 
[02/14 12:45:39     71s] (I)        5  Detoured routing (1T)                 7.79%  0.03 sec  0.03 sec 
[02/14 12:45:39     71s] (I)        5  Read blockages ( Layer 1-5 )          3.80%  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        5  Two level Routing                     1.90%  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        5  Initialize 3D grid graph              1.06%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Set up RC info                        0.65%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Monotonic routing (1T)                0.37%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Post Routing                          0.35%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Read prerouted                        0.33%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Pattern Routing Avoiding Blockages    0.32%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Read nets                             0.27%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Pattern routing (1T)                  0.21%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Read blackboxes                       0.11%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Read net priorities                   0.11%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Read instances and placement          0.07%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Layer assignment (1T)                 0.04%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Route legalization                    0.02%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Move terms for access (1T)            0.01%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Initialize 3D capacity               13.33%  0.04 sec  0.04 sec 
[02/14 12:45:39     71s] (I)        6  Read PG blockages                     2.29%  0.01 sec  0.01 sec 
[02/14 12:45:39     71s] (I)        6  Two Level Routing (Regular)           0.78%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Two Level Routing (Strong)            0.71%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read other blockages                  0.16%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read clock blockages                  0.15%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read instance blockages               0.13%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] (I)        7  Allocate memory for PG via list       0.03%  0.00 sec  0.00 sec 
[02/14 12:45:39     71s] Running post-eGR process
[02/14 12:45:39     72s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.6)
[02/14 12:45:39     72s]     Routing using eGR in eGR->NR Step done.
[02/14 12:45:39     72s]     Routing using NR in eGR->NR Step...
[02/14 12:45:39     72s] 
[02/14 12:45:39     72s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/14 12:45:39     72s]   All net are default rule.
[02/14 12:45:39     72s]   Preferred NanoRoute mode settings: Current
[02/14 12:45:39     72s]       Clock detailed routing...
[02/14 12:45:39     72s]         NanoRoute...
[02/14 12:45:39     72s] 
[02/14 12:45:39     72s] route_global_detail
[02/14 12:45:39     72s] 
[02/14 12:45:39     72s] #Start route_global_detail on Sat Feb 14 12:45:39 2026
[02/14 12:45:39     72s] #
[02/14 12:45:39     72s] ### Time Record (route_global_detail) is installed.
[02/14 12:45:39     72s] ### Time Record (Pre Callback) is installed.
[02/14 12:45:39     72s] ### Time Record (Pre Callback) is uninstalled.
[02/14 12:45:39     72s] ### Time Record (DB Import) is installed.
[02/14 12:45:39     72s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:45:39     72s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:45:39     72s] ### Net info: total nets: 185
[02/14 12:45:39     72s] ### Net info: dirty nets: 0
[02/14 12:45:39     72s] ### Net info: marked as disconnected nets: 0
[02/14 12:45:39     72s] ### Net info: fully routed nets: 1
[02/14 12:45:39     72s] ### Net info: trivial (< 2 pins) nets: 12
[02/14 12:45:39     72s] ### Net info: unrouted nets: 172
[02/14 12:45:39     72s] ### Net info: re-extraction nets: 0
[02/14 12:45:39     72s] ### Net info: selected nets: 1
[02/14 12:45:39     72s] ### Net info: ignored nets: 0
[02/14 12:45:39     72s] ### Net info: skip routing nets: 0
[02/14 12:45:39     72s] ### import design signature (2): route=533799024 fixed_route=1832914892 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1891869499 dirty_area=0 del_dirty_area=0 cell=1192933296 placement=1614236288 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1832914892 sns=1832914892 ppa_info=1399399247
[02/14 12:45:39     72s] ### Time Record (DB Import) is uninstalled.
[02/14 12:45:39     72s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[02/14 12:45:39     72s] ### Before assign design signature (3): route=533799024 fixed_route=1832914892 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1891869499 dirty_area=0 del_dirty_area=0 cell=1192933296 placement=1614236288 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=1069576481 routing_via=1 timing=1832914892 sns=1832914892 ppa_info=1399399247
[02/14 12:45:39     72s] #
[02/14 12:45:39     72s] #Wire/Via statistics before line assignment ...
[02/14 12:45:39     72s] #Total number of nets with non-default rule or having extra spacing = 1
[02/14 12:45:39     72s] #
[02/14 12:45:39     72s] #  Routing Statistics
[02/14 12:45:39     72s] #
[02/14 12:45:39     72s] #-------------+-----------+-----+
[02/14 12:45:39     72s] #  Layer      | Length(um)| Vias|
[02/14 12:45:39     72s] #-------------+-----------+-----+
[02/14 12:45:39     72s] #  poly ( 0H) |          0|    0|
[02/14 12:45:39     72s] #  met1 ( 1H) |         21|   21|
[02/14 12:45:39     72s] #  met2 ( 2V) |         52|   12|
[02/14 12:45:39     72s] #  met3 ( 3H) |        120|   11|
[02/14 12:45:39     72s] #  met4 ( 4V) |         62|    2|
[02/14 12:45:39     72s] #  met5 ( 5H) |          5|    0|
[02/14 12:45:39     72s] #-------------+-----------+-----+
[02/14 12:45:39     72s] #  Total      |        260|   46|
[02/14 12:45:39     72s] #-------------+-----------+-----+
[02/14 12:45:39     72s] #
[02/14 12:45:39     72s] # Total half perimeter of net bounding box: 164 um.
[02/14 12:45:39     72s] ### Time Record (Data Preparation) is installed.
[02/14 12:45:39     72s] #Start routing data preparation on Sat Feb 14 12:45:39 2026
[02/14 12:45:39     72s] #
[02/14 12:45:39     72s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[02/14 12:45:39     72s] ### Time Record (Cell Pin Access) is installed.
[02/14 12:45:39     72s] #Rebuild pin access data for design.
[02/14 12:45:39     72s] #Initial pin access analysis.
[02/14 12:45:39     72s] #Detail pin access analysis.
[02/14 12:45:39     72s] ### Time Record (Cell Pin Access) is uninstalled.
[02/14 12:45:39     72s] #Done pin access analysis.
[02/14 12:45:40     72s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:45:40     72s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:45:40     72s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[02/14 12:45:40     72s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[02/14 12:45:40     72s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[02/14 12:45:40     72s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[02/14 12:45:40     72s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[02/14 12:45:40     72s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[02/14 12:45:40     72s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/14 12:45:40     72s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/14 12:45:40     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2830.59 (MB), peak = 2898.82 (MB)
[02/14 12:45:40     72s] #Regenerating Ggrids automatically.
[02/14 12:45:40     72s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:45:40     72s] #Using automatically generated G-grids.
[02/14 12:45:40     72s] #Done routing data preparation.
[02/14 12:45:40     72s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:45:40     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2840.78 (MB), peak = 2898.82 (MB)
[02/14 12:45:40     72s] ### Time Record (Data Preparation) is installed.
[02/14 12:45:40     72s] ### WARNING: Cleaning up dirty areas. No physical wires in this design.
[02/14 12:45:40     72s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:45:40     72s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:45:40     72s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:40     72s] eee: pegSigSF=1.070000
[02/14 12:45:40     72s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:45:40     72s] Initializing multi-corner resistance tables ...
[02/14 12:45:40     72s] eee: Grid unit RC data computation started
[02/14 12:45:40     72s] eee: Grid unit RC data computation completed
[02/14 12:45:40     72s] eee: l=1 avDens=0.103518 usedTrk=7220.364178 availTrk=69750.000000 sigTrk=7220.364178
[02/14 12:45:40     72s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/14 12:45:40     72s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/14 12:45:40     72s] eee: l=4 avDens=0.026030 usedTrk=1396.530991 availTrk=53651.707317 sigTrk=1396.530991
[02/14 12:45:40     72s] eee: l=5 avDens=0.157043 usedTrk=1421.111739 availTrk=9049.180328 sigTrk=1421.111739
[02/14 12:45:40     72s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:40     72s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:40     72s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265217 uaWl=0.000000 uaWlH=0.204900 aWlH=0.000000 lMod=0 pMax=0.856400 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:40     72s] eee: NetCapCache creation started. (Current Mem: 2841.035M) 
[02/14 12:45:40     72s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2841.035M) 
[02/14 12:45:40     72s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:40     72s] eee: Metal Layers Info:
[02/14 12:45:40     72s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:40     72s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:40     72s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:40     72s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:40     72s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:40     72s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:40     72s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:40     72s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:40     72s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:40     72s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:40     72s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:40     72s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:40     72s] ### Successfully loaded pre-route RC model
[02/14 12:45:40     72s] ### Time Record (Line Assignment) is installed.
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Distribution of nets:
[02/14 12:45:40     72s] #  
[02/14 12:45:40     72s] # #pin range           #net       % 
[02/14 12:45:40     72s] #------------------------------------
[02/14 12:45:40     72s] #          2             111 ( 60.0%)
[02/14 12:45:40     72s] #          3              31 ( 16.8%)
[02/14 12:45:40     72s] #          4              13 (  7.0%)
[02/14 12:45:40     72s] #          5               9 (  4.9%)
[02/14 12:45:40     72s] #          6               3 (  1.6%)
[02/14 12:45:40     72s] #          7               3 (  1.6%)
[02/14 12:45:40     72s] #  10  -  19               3 (  1.6%)
[02/14 12:45:40     72s] #     >=2000               0 (  0.0%)
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Total: 185 nets, 173 non-trivial nets
[02/14 12:45:40     72s] #                                    #net       % 
[02/14 12:45:40     72s] #-------------------------------------------------
[02/14 12:45:40     72s] #  Fully global routed                  1 ( 0.6%)
[02/14 12:45:40     72s] #  Clock                                1
[02/14 12:45:40     72s] #  Extra space                          1
[02/14 12:45:40     72s] #  Prefer layer range                   1
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Nets in 1 layer range:
[02/14 12:45:40     72s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[02/14 12:45:40     72s] #---------------------------------------------------------
[02/14 12:45:40     72s] #               met3             met4           1 (  0.6%)
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #1 net selected.
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] ### 
[02/14 12:45:40     72s] ### Net length summary before Line Assignment:
[02/14 12:45:40     72s] ### Layer   H-Len   V-Len         Total       #Up-Via
[02/14 12:45:40     72s] ### -------------------------------------------------
[02/14 12:45:40     72s] ###  met1      20       0      20(  8%)      21( 44%)
[02/14 12:45:40     72s] ###  met2       0      51      51( 20%)      14( 29%)
[02/14 12:45:40     72s] ###  met3     120       0     120( 46%)      11( 23%)
[02/14 12:45:40     72s] ###  met4       0      62      62( 24%)       2(  4%)
[02/14 12:45:40     72s] ###  met5       4       0       4(  2%)       0(  0%)
[02/14 12:45:40     72s] ### -------------------------------------------------
[02/14 12:45:40     72s] ###           145     114     259            48      
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #..
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] ### 
[02/14 12:45:40     72s] ### Net length and overlap summary after Line Assignment:
[02/14 12:45:40     72s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/14 12:45:40     72s] ### --------------------------------------------------------------------------
[02/14 12:45:40     72s] ###  met1      20       0      20(  8%)      21( 52%)    0(  0%)     0(  0.0%)
[02/14 12:45:40     72s] ###  met2       0      55      55( 21%)      12( 30%)    0(  0%)     0(  0.0%)
[02/14 12:45:40     72s] ###  met3     124       0     124( 48%)       7( 18%)    0(  0%)     0(  0.0%)
[02/14 12:45:40     72s] ###  met4       0      57      57( 22%)       0(  0%)    0(  0%)     0(  0.0%)
[02/14 12:45:40     72s] ###  met5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/14 12:45:40     72s] ### --------------------------------------------------------------------------
[02/14 12:45:40     72s] ###           144     112     257            40          0           0        
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Line Assignment statistics:
[02/14 12:45:40     72s] #Cpu time = 00:00:00
[02/14 12:45:40     72s] #Elapsed time = 00:00:00
[02/14 12:45:40     72s] #Increased memory = -0.10 (MB)
[02/14 12:45:40     72s] #Total memory = 2888.98 (MB)
[02/14 12:45:40     72s] #Peak memory = 2898.82 (MB)
[02/14 12:45:40     72s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:45:40     72s] ### Time Record (Line Assignment) is uninstalled.
[02/14 12:45:40     72s] ### After assign design signature (4): route=215760271 fixed_route=1832914892 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1302487326 dirty_area=0 del_dirty_area=0 cell=1192933296 placement=1614194304 pin_access=533649009 inst_pattern=1 inst_orient=1 halo=787729662 via=1069576481 routing_via=1428595675 timing=1832914892 sns=1832914892 ppa_info=1399399247
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Wire/Via statistics after line assignment ...
[02/14 12:45:40     72s] #Total number of nets with non-default rule or having extra spacing = 1
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #  Routing Statistics
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #-------------+-----------+-----+
[02/14 12:45:40     72s] #  Layer      | Length(um)| Vias|
[02/14 12:45:40     72s] #-------------+-----------+-----+
[02/14 12:45:40     72s] #  poly ( 0H) |          0|    0|
[02/14 12:45:40     72s] #  met1 ( 1H) |         21|   21|
[02/14 12:45:40     72s] #  met2 ( 2V) |         55|   12|
[02/14 12:45:40     72s] #  met3 ( 3H) |        124|    7|
[02/14 12:45:40     72s] #  met4 ( 4V) |         57|    0|
[02/14 12:45:40     72s] #  met5 ( 5H) |          0|    0|
[02/14 12:45:40     72s] #-------------+-----------+-----+
[02/14 12:45:40     72s] #  Total      |        257|   40|
[02/14 12:45:40     72s] #-------------+-----------+-----+
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] # Total half perimeter of net bounding box: 164 um.
[02/14 12:45:40     72s] #Routing data preparation, pin analysis, line assignment statistics:
[02/14 12:45:40     72s] #Cpu time = 00:00:01
[02/14 12:45:40     72s] #Elapsed time = 00:00:01
[02/14 12:45:40     72s] #Increased memory = 39.79 (MB)
[02/14 12:45:40     72s] #Total memory = 2859.70 (MB)
[02/14 12:45:40     72s] #Peak memory = 2898.82 (MB)
[02/14 12:45:40     72s] #Skip comparing routing design signature in db-snapshot flow
[02/14 12:45:40     72s] ### Time Record (Detail Routing) is installed.
[02/14 12:45:40     72s] ### Time Record (Data Preparation) is installed.
[02/14 12:45:40     72s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:45:40     72s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:45:40     72s] #
[02/14 12:45:40     72s] #Start Detail Routing..
[02/14 12:45:40     72s] #start initial detail routing ...
[02/14 12:45:40     72s] ### Design has 1 dirty net
[02/14 12:45:40     73s] ### Gcell dirty-map stats: routing = 1.08%
[02/14 12:45:40     73s] ### Gcell ext dirty-map stats: fill = 33[0.21%] (met1 = 14[0.09%], met2 = 19[0.12%], met3 = 30[0.19%], met4 = 15[0.10%]), total gcell = 15651
[02/14 12:45:40     73s] #   number of violations = 0
[02/14 12:45:40     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2865.82 (MB), peak = 2932.61 (MB)
[02/14 12:45:40     73s] #Complete Detail Routing.
[02/14 12:45:40     73s] #Total number of nets with non-default rule or having extra spacing = 1
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] #  Routing Statistics
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] #-------------+-----------+-----+
[02/14 12:45:40     73s] #  Layer      | Length(um)| Vias|
[02/14 12:45:40     73s] #-------------+-----------+-----+
[02/14 12:45:40     73s] #  poly ( 0H) |          0|    0|
[02/14 12:45:40     73s] #  met1 ( 1H) |          0|   16|
[02/14 12:45:40     73s] #  met2 ( 2V) |         21|   18|
[02/14 12:45:40     73s] #  met3 ( 3H) |        150|   16|
[02/14 12:45:40     73s] #  met4 ( 4V) |         89|    0|
[02/14 12:45:40     73s] #  met5 ( 5H) |          0|    0|
[02/14 12:45:40     73s] #-------------+-----------+-----+
[02/14 12:45:40     73s] #  Total      |        260|   50|
[02/14 12:45:40     73s] #-------------+-----------+-----+
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] # Total half perimeter of net bounding box: 164 um.
[02/14 12:45:40     73s] #Total number of DRC violations = 0
[02/14 12:45:40     73s] ### Time Record (Detail Routing) is uninstalled.
[02/14 12:45:40     73s] #Cpu time = 00:00:00
[02/14 12:45:40     73s] #Elapsed time = 00:00:00
[02/14 12:45:40     73s] #Increased memory = 6.12 (MB)
[02/14 12:45:40     73s] #Total memory = 2865.82 (MB)
[02/14 12:45:40     73s] #Peak memory = 2932.61 (MB)
[02/14 12:45:40     73s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:40     73s] #route_detail Statistics:
[02/14 12:45:40     73s] #Cpu time = 00:00:00
[02/14 12:45:40     73s] #Elapsed time = 00:00:00
[02/14 12:45:40     73s] #Increased memory = 6.12 (MB)
[02/14 12:45:40     73s] #Total memory = 2865.82 (MB)
[02/14 12:45:40     73s] #Peak memory = 2932.61 (MB)
[02/14 12:45:40     73s] ### Time Record (DB Export) is installed.
[02/14 12:45:40     73s] ### export design design signature (9): route=1119798866 fixed_route=1832914892 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2028103779 dirty_area=0 del_dirty_area=0 cell=1192933296 placement=1614194304 pin_access=533649009 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1832914892 sns=1832914892 ppa_info=1399399247
[02/14 12:45:40     73s] ### Time Record (DB Export) is uninstalled.
[02/14 12:45:40     73s] ### Time Record (Post Callback) is installed.
[02/14 12:45:40     73s] ### Time Record (Post Callback) is uninstalled.
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] #route_global_detail statistics:
[02/14 12:45:40     73s] #Cpu time = 00:00:01
[02/14 12:45:40     73s] #Elapsed time = 00:00:01
[02/14 12:45:40     73s] ### Time Record (route_global_detail) is uninstalled.
[02/14 12:45:40     73s] #Increased memory = 48.59 (MB)
[02/14 12:45:40     73s] #Total memory = 2863.07 (MB)
[02/14 12:45:40     73s] #Peak memory = 2932.61 (MB)
[02/14 12:45:40     73s] #Number of warnings = 1
[02/14 12:45:40     73s] #Total number of warnings = 1
[02/14 12:45:40     73s] #Number of fails = 0
[02/14 12:45:40     73s] #Total number of fails = 0
[02/14 12:45:40     73s] #Complete route_global_detail on Sat Feb 14 12:45:40 2026
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] #  Scalability Statistics
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s] #-------------------------+---------+-------------+------------+
[02/14 12:45:40     73s] #  route_global_detail    | cpu time| elapsed time| scalability|
[02/14 12:45:40     73s] #-------------------------+---------+-------------+------------+
[02/14 12:45:40     73s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  (-) Signature          | 00:00:00|     00:00:00|         1.0|
[02/14 12:45:40     73s] #  Entire Command         | 00:00:01|     00:00:01|         1.0|
[02/14 12:45:40     73s] #-------------------------+---------+-------------+------------+
[02/14 12:45:40     73s] #
[02/14 12:45:40     73s]         NanoRoute done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/14 12:45:40     73s]       Clock detailed routing done.
[02/14 12:45:40     73s] Skipping check of guided vs. routed net lengths.
[02/14 12:45:40     73s] Set FIXED routing status on 1 net(s)
[02/14 12:45:40     73s]       Route Remaining Unrouted Nets...
[02/14 12:45:40     73s] Running route_early_global to complete any remaining unrouted nets.
[02/14 12:45:40     73s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2863.0M, EPOCH TIME: 1771091140.786136
[02/14 12:45:40     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:40     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:40     73s] Cell counter_16bit LLGs are deleted
[02/14 12:45:40     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:40     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:40     73s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2862.2M, EPOCH TIME: 1771091140.786508
[02/14 12:45:40     73s] Memory usage before memory release/compaction is 2862.2
[02/14 12:45:40     73s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:40     73s] Memory usage at end of DPlace-Cleanup is 2862.2M.
[02/14 12:45:40     73s] [oiLAM] Zs 5, 6
[02/14 12:45:40     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2862.2M
[02/14 12:45:40     73s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:45:40     73s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:40     73s] eee: pegSigSF=1.070000
[02/14 12:45:40     73s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:45:40     73s] Initializing multi-corner resistance tables ...
[02/14 12:45:40     73s] eee: Grid unit RC data computation started
[02/14 12:45:40     73s] eee: Grid unit RC data computation completed
[02/14 12:45:40     73s] eee: l=1 avDens=0.103518 usedTrk=7220.364178 availTrk=69750.000000 sigTrk=7220.364178
[02/14 12:45:40     73s] eee: l=2 avDens=0.000958 usedTrk=0.517150 availTrk=540.000000 sigTrk=0.517150
[02/14 12:45:40     73s] eee: l=3 avDens=0.008879 usedTrk=3.615821 availTrk=407.213115 sigTrk=3.615821
[02/14 12:45:40     73s] eee: l=4 avDens=0.026070 usedTrk=1398.682199 availTrk=53651.707317 sigTrk=1398.682199
[02/14 12:45:40     73s] eee: l=5 avDens=0.157043 usedTrk=1421.111739 availTrk=9049.180328 sigTrk=1421.111739
[02/14 12:45:40     73s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:40     73s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:40     73s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265217 uaWl=0.000000 uaWlH=0.204900 aWlH=0.000000 lMod=0 pMax=0.856400 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:40     73s] eee: NetCapCache creation started. (Current Mem: 2862.164M) 
[02/14 12:45:40     73s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2862.164M) 
[02/14 12:45:40     73s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:40     73s] eee: Metal Layers Info:
[02/14 12:45:40     73s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:40     73s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:40     73s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:40     73s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:40     73s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:40     73s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:40     73s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:40     73s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:40     73s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:40     73s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:40     73s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:40     73s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:40     73s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:40     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2862.2M
[02/14 12:45:40     73s] Running pre-eGR process
[02/14 12:45:40     73s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:45:40     73s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:45:40     73s] (I)      Initializing eGR engine (regular)
[02/14 12:45:40     73s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.69 MB )
[02/14 12:45:40     73s] Set min layer with design mode ( 1 )
[02/14 12:45:40     73s] Set max layer with design mode ( 5 )
[02/14 12:45:40     73s] (I)      clean place blk overflow:
[02/14 12:45:40     73s] (I)      H : enabled 1.00 0
[02/14 12:45:40     73s] (I)      V : enabled 1.00 0
[02/14 12:45:40     73s] (I)      Initializing eGR engine (regular)
[02/14 12:45:40     73s] Set min layer with design mode ( 1 )
[02/14 12:45:40     73s] Set max layer with design mode ( 5 )
[02/14 12:45:40     73s] (I)      clean place blk overflow:
[02/14 12:45:40     73s] (I)      H : enabled 1.00 0
[02/14 12:45:40     73s] (I)      V : enabled 1.00 0
[02/14 12:45:40     73s] (I)      Running eGR Regular flow
[02/14 12:45:40     73s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.69 MB )
[02/14 12:45:40     73s] (I)      # wire layers (front) : 6
[02/14 12:45:40     73s] (I)      # wire layers (back)  : 0
[02/14 12:45:40     73s] (I)      min wire layer : 1
[02/14 12:45:40     73s] (I)      max wire layer : 5
[02/14 12:45:40     73s] (I)      # cut layers (front) : 5
[02/14 12:45:40     73s] (I)      # cut layers (back)  : 0
[02/14 12:45:40     73s] (I)      min cut layer : 1
[02/14 12:45:40     73s] (I)      max cut layer : 4
[02/14 12:45:40     73s] (I)      ================================ Layers ================================
[02/14 12:45:40     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:40     73s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:45:40     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:40     73s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:45:40     73s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:45:40     73s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:40     73s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:45:40     73s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:45:40     73s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:45:40     73s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:40     73s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:45:40     73s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:45:40     73s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:45:40     73s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:45:40     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:40     73s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:45:40     73s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:45:40     73s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:45:40     73s] (I)      Started Import and model ( Curr Mem: 2.69 MB )
[02/14 12:45:40     73s] (I)      == Non-default Options ==
[02/14 12:45:40     73s] (I)      Maximum routing layer                              : 5
[02/14 12:45:40     73s] (I)      Minimum routing layer                              : 1
[02/14 12:45:40     73s] (I)      Top routing layer                                  : 5
[02/14 12:45:40     73s] (I)      Bottom routing layer                               : 1
[02/14 12:45:40     73s] (I)      Number of threads                                  : 1
[02/14 12:45:40     73s] (I)      Route tie net to shape                             : auto
[02/14 12:45:40     73s] (I)      Method to set GCell size                           : row
[02/14 12:45:40     73s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:45:40     73s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:45:40     73s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:45:40     73s] (I)      ============== Pin Summary ==============
[02/14 12:45:40     73s] (I)      +-------+--------+---------+------------+
[02/14 12:45:40     73s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:45:40     73s] (I)      +-------+--------+---------+------------+
[02/14 12:45:40     73s] (I)      |     1 |    489 |  100.00 |        Pin |
[02/14 12:45:40     73s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:45:40     73s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:45:40     73s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:45:40     73s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:45:40     73s] (I)      +-------+--------+---------+------------+
[02/14 12:45:40     73s] (I)      Custom ignore net properties:
[02/14 12:45:40     73s] (I)      1 : NotLegal
[02/14 12:45:40     73s] (I)      Default ignore net properties:
[02/14 12:45:40     73s] (I)      1 : Special
[02/14 12:45:40     73s] (I)      2 : Analog
[02/14 12:45:40     73s] (I)      3 : Fixed
[02/14 12:45:40     73s] (I)      4 : Skipped
[02/14 12:45:40     73s] (I)      5 : MixedSignal
[02/14 12:45:40     73s] (I)      Prerouted net properties:
[02/14 12:45:40     73s] (I)      1 : NotLegal
[02/14 12:45:40     73s] (I)      2 : Special
[02/14 12:45:40     73s] (I)      3 : Analog
[02/14 12:45:40     73s] (I)      4 : Fixed
[02/14 12:45:40     73s] (I)      5 : Skipped
[02/14 12:45:40     73s] (I)      6 : MixedSignal
[02/14 12:45:40     73s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:45:40     73s] (I)      Use row-based GCell size
[02/14 12:45:40     73s] (I)      Use row-based GCell align
[02/14 12:45:40     73s] (I)      layer 0 area = 83000
[02/14 12:45:40     73s] (I)      layer 1 area = 67600
[02/14 12:45:40     73s] (I)      layer 2 area = 240000
[02/14 12:45:40     73s] (I)      layer 3 area = 240000
[02/14 12:45:40     73s] (I)      layer 4 area = 4000000
[02/14 12:45:40     73s] (I)      GCell unit size   : 4140
[02/14 12:45:40     73s] (I)      GCell multiplier  : 1
[02/14 12:45:40     73s] (I)      GCell row height  : 4140
[02/14 12:45:40     73s] (I)      Actual row height : 4140
[02/14 12:45:40     73s] (I)      GCell align ref   : 29900 29900
[02/14 12:45:40     73s] [NR-eGR] Track table information for default rule: 
[02/14 12:45:40     73s] [NR-eGR] met1 has single uniform track structure
[02/14 12:45:40     73s] [NR-eGR] met2 has single uniform track structure
[02/14 12:45:40     73s] [NR-eGR] met3 has single uniform track structure
[02/14 12:45:40     73s] [NR-eGR] met4 has single uniform track structure
[02/14 12:45:40     73s] [NR-eGR] met5 has single uniform track structure
[02/14 12:45:40     73s] (I)      ============== Default via ===============
[02/14 12:45:40     73s] (I)      +---+------------------+-----------------+
[02/14 12:45:40     73s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/14 12:45:40     73s] (I)      +---+------------------+-----------------+
[02/14 12:45:40     73s] (I)      | 1 |    1  M1M2_PR    |    1  M1M2_PR   |
[02/14 12:45:40     73s] (I)      | 2 |    6  M2M3_PR    |    6  M2M3_PR   |
[02/14 12:45:40     73s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[02/14 12:45:40     73s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[02/14 12:45:40     73s] (I)      +---+------------------+-----------------+
[02/14 12:45:40     73s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:45:40     73s] [NR-eGR] Read 42254 PG shapes
[02/14 12:45:40     73s] [NR-eGR] Read 0 clock shapes
[02/14 12:45:40     73s] [NR-eGR] Read 0 other shapes
[02/14 12:45:40     73s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:45:40     73s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:45:40     73s] [NR-eGR] #Instance Blockages : 1934
[02/14 12:45:40     73s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:45:40     73s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:45:40     73s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:45:40     73s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:45:40     73s] [NR-eGR] #Other Blockages    : 0
[02/14 12:45:40     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:45:40     73s] [NR-eGR] #prerouted nets         : 1
[02/14 12:45:40     73s] [NR-eGR] #prerouted special nets : 0
[02/14 12:45:40     73s] [NR-eGR] #prerouted wires        : 92
[02/14 12:45:40     73s] (I)        Front-side 173 ( ignored 1 )
[02/14 12:45:40     73s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:45:40     73s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:45:40     73s] [NR-eGR] Read 173 nets ( ignored 1 )
[02/14 12:45:40     73s] (I)      handle routing halo
[02/14 12:45:40     73s] (I)      Reading macro buffers
[02/14 12:45:40     73s] (I)      Number of macro buffers: 0
[02/14 12:45:40     73s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:45:40     73s] (I)      original grid = 248 x 315
[02/14 12:45:40     73s] (I)      merged grid = 248 x 315
[02/14 12:45:40     73s] (I)      Read Num Blocks=44188  Num Prerouted Wires=92  Num CS=0
[02/14 12:45:40     73s] (I)      Layer 0 (H) : #blockages 9319 : #preroutes 16
[02/14 12:45:40     73s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 39
[02/14 12:45:40     73s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 32
[02/14 12:45:40     73s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 5
[02/14 12:45:40     73s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:45:40     73s] (I)      Number of ignored nets                =      1
[02/14 12:45:40     73s] (I)      Number of connected nets              =      0
[02/14 12:45:40     73s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/14 12:45:40     73s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:45:40     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:45:40     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:45:40     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:45:40     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:45:40     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:45:40     73s] (I)      Ndr track 0 does not exist
[02/14 12:45:40     73s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:45:40     73s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:45:40     73s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:45:40     73s] (I)      Site width          :   460  (dbu)
[02/14 12:45:40     73s] (I)      Row height          :  4140  (dbu)
[02/14 12:45:40     73s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:45:40     73s] (I)      GCell width         :  4140  (dbu)
[02/14 12:45:40     73s] (I)      GCell height        :  4140  (dbu)
[02/14 12:45:40     73s] (I)      Grid                :   248   315     5
[02/14 12:45:40     73s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:45:40     73s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:45:40     73s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:45:40     73s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:45:40     73s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:45:40     73s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:45:40     73s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:45:40     73s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:45:40     73s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:45:40     73s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:45:40     73s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:45:40     73s] (I)      --------------------------------------------------------
[02/14 12:45:40     73s] 
[02/14 12:45:40     73s] [NR-eGR] == Routing rule table ==
[02/14 12:45:40     73s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:45:40     73s] [NR-eGR] ----------------------
[02/14 12:45:40     73s] [NR-eGR]   1  (Default)    172 
[02/14 12:45:40     73s] (I)      ==== NDR : (Default) ====
[02/14 12:45:40     73s] (I)      +--------------+--------+
[02/14 12:45:40     73s] (I)      |           ID |      1 |
[02/14 12:45:40     73s] (I)      |      Default |    yes |
[02/14 12:45:40     73s] (I)      |  Clk Special |     no |
[02/14 12:45:40     73s] (I)      | Hard spacing |     no |
[02/14 12:45:40     73s] (I)      |    NDR track | (none) |
[02/14 12:45:40     73s] (I)      |      NDR via | (none) |
[02/14 12:45:40     73s] (I)      |  Extra space |      0 |
[02/14 12:45:40     73s] (I)      |      Shields |      0 |
[02/14 12:45:40     73s] (I)      |   Demand (H) |      1 |
[02/14 12:45:40     73s] (I)      |   Demand (V) |      1 |
[02/14 12:45:40     73s] (I)      |        #Nets |    172 |
[02/14 12:45:40     73s] (I)      +--------------+--------+
[02/14 12:45:40     73s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:40     73s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:45:40     73s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:40     73s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:40     73s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:45:40     73s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:45:40     73s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:45:40     73s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:45:40     73s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:45:40     73s] (I)      =============== Blocked Tracks ===============
[02/14 12:45:40     73s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:40     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:45:40     73s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:40     73s] (I)      |     1 |  701592 |    74751 |        10.65% |
[02/14 12:45:40     73s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:45:40     73s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:45:40     73s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:45:40     73s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:45:40     73s] (I)      +-------+---------+----------+---------------+
[02/14 12:45:40     73s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.11 sec, Curr Mem: 2.70 MB )
[02/14 12:45:40     73s] (I)      Reset routing kernel
[02/14 12:45:40     73s] (I)      Started Global Routing ( Curr Mem: 2.70 MB )
[02/14 12:45:40     73s] (I)      totalPins=481  totalGlobalPin=474 (98.54%)
[02/14 12:45:40     73s] (I)      ================= Net Group Info =================
[02/14 12:45:40     73s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:40     73s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:45:40     73s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:40     73s] (I)      |  1 |            172 |      met1(1) |   met5(5) |
[02/14 12:45:40     73s] (I)      +----+----------------+--------------+-----------+
[02/14 12:45:40     73s] (I)      total 2D Cap : 2294506 = (1188410 H, 1106096 V)
[02/14 12:45:40     73s] (I)      total 2D Demand : 248 = (146 H, 102 V)
[02/14 12:45:40     73s] (I)      init route region map
[02/14 12:45:40     73s] (I)      #blocked regions = 0
[02/14 12:45:40     73s] (I)      #non-blocked regions = 1
[02/14 12:45:40     73s] (I)      init safety region map
[02/14 12:45:40     73s] (I)      #blocked regions = 0
[02/14 12:45:40     73s] (I)      #non-blocked regions = 1
[02/14 12:45:40     73s] (I)      
[02/14 12:45:40     73s] [NR-eGR] Layer group 1: route 172 net(s) in layer range [1, 5]
[02/14 12:45:40     73s] (I)      ============  Phase 1a Route ============
[02/14 12:45:40     73s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:41     73s] (I)      
[02/14 12:45:41     73s] (I)      ============  Phase 1b Route ============
[02/14 12:45:41     73s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:41     73s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831536e+04um
[02/14 12:45:41     73s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:45:41     73s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:45:41     73s] (I)      
[02/14 12:45:41     73s] (I)      ============  Phase 1c Route ============
[02/14 12:45:41     73s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:41     73s] (I)      
[02/14 12:45:41     73s] (I)      ============  Phase 1d Route ============
[02/14 12:45:41     73s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:41     73s] (I)      
[02/14 12:45:41     73s] (I)      ============  Phase 1e Route ============
[02/14 12:45:41     73s] (I)      Usage: 4424 = (2007 H, 2417 V) = (0.17% H, 0.22% V) = (8.309e+03um H, 1.001e+04um V)
[02/14 12:45:41     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831536e+04um
[02/14 12:45:41     73s] (I)      
[02/14 12:45:41     73s] (I)      ============  Phase 1l Route ============
[02/14 12:45:41     73s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:45:41     73s] (I)      Layer  1:     624447       202         5        1224      699021    ( 0.17%) 
[02/14 12:45:41     73s] (I)      Layer  2:     678510      2500         0           0      700848    ( 0.00%) 
[02/14 12:45:41     73s] (I)      Layer  3:     507221      2149         2           0      528054    ( 0.00%) 
[02/14 12:45:41     73s] (I)      Layer  4:     436699        74         2       14493      509718    ( 2.76%) 
[02/14 12:45:41     73s] (I)      Layer  5:      57884         0         0       28451       59558    (32.33%) 
[02/14 12:45:41     73s] (I)      Total:       2304761      4925         9       44167     2497198    ( 1.74%) 
[02/14 12:45:41     73s] (I)      
[02/14 12:45:41     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:45:41     73s] [NR-eGR]                        OverCon            
[02/14 12:45:41     73s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:45:41     73s] [NR-eGR]        Layer               (1)    OverCon
[02/14 12:45:41     73s] [NR-eGR] ----------------------------------------------
[02/14 12:45:41     73s] [NR-eGR]    met1 ( 1)         5( 0.01%)   ( 0.01%) 
[02/14 12:45:41     73s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:41     73s] [NR-eGR]    met3 ( 3)         2( 0.00%)   ( 0.00%) 
[02/14 12:45:41     73s] [NR-eGR]    met4 ( 4)         2( 0.00%)   ( 0.00%) 
[02/14 12:45:41     73s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:45:41     73s] [NR-eGR] ----------------------------------------------
[02/14 12:45:41     73s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[02/14 12:45:41     73s] [NR-eGR] 
[02/14 12:45:41     73s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] (I)      Updating congestion map
[02/14 12:45:41     73s] (I)      total 2D Cap : 2317243 = (1195431 H, 1121812 V)
[02/14 12:45:41     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:45:41     73s] (I)      Running track assignment and export wires
[02/14 12:45:41     73s] (I)      Delete wires for 172 nets 
[02/14 12:45:41     73s] (I)      ============= Track Assignment ============
[02/14 12:45:41     73s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:45:41     73s] (I)      Run Multi-thread track assignment
[02/14 12:45:41     73s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] (I)      Started Export ( Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:45:41     73s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/14 12:45:41     73s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:41     73s] [NR-eGR]               Length (um)  Vias 
[02/14 12:45:41     73s] [NR-eGR] --------------------------------
[02/14 12:45:41     73s] [NR-eGR]  met1  (1H)          1191   517 
[02/14 12:45:41     73s] [NR-eGR]  met2  (2V)         10117   299 
[02/14 12:45:41     73s] [NR-eGR]  met3  (3H)          7400    26 
[02/14 12:45:41     73s] [NR-eGR]  met4  (4V)            91     4 
[02/14 12:45:41     73s] [NR-eGR]  met5  (5H)             6     0 
[02/14 12:45:41     73s] [NR-eGR] --------------------------------
[02/14 12:45:41     73s] [NR-eGR]        Total        18806   846 
[02/14 12:45:41     73s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:41     73s] [NR-eGR] Total half perimeter of net bounding box: 18318um
[02/14 12:45:41     73s] [NR-eGR] Total length: 18806um, number of vias: 846
[02/14 12:45:41     73s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:45:41     73s] (I)      == Layer wire length by net rule ==
[02/14 12:45:41     73s] (I)                    Default 
[02/14 12:45:41     73s] (I)      ----------------------
[02/14 12:45:41     73s] (I)       met1  (1H)    1191um 
[02/14 12:45:41     73s] (I)       met2  (2V)   10117um 
[02/14 12:45:41     73s] (I)       met3  (3H)    7400um 
[02/14 12:45:41     73s] (I)       met4  (4V)      91um 
[02/14 12:45:41     73s] (I)       met5  (5H)       6um 
[02/14 12:45:41     73s] (I)      ----------------------
[02/14 12:45:41     73s] (I)             Total  18806um 
[02/14 12:45:41     73s] (I)      == Layer via count by net rule ==
[02/14 12:45:41     73s] (I)                    Default 
[02/14 12:45:41     73s] (I)      ----------------------
[02/14 12:45:41     73s] (I)       met1  (1H)       517 
[02/14 12:45:41     73s] (I)       met2  (2V)       299 
[02/14 12:45:41     73s] (I)       met3  (3H)        26 
[02/14 12:45:41     73s] (I)       met4  (4V)         4 
[02/14 12:45:41     73s] (I)       met5  (5H)         0 
[02/14 12:45:41     73s] (I)      ----------------------
[02/14 12:45:41     73s] (I)             Total      846 
[02/14 12:45:41     73s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.31 sec, Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] [NR-eGR] Finished Early Global Route ( CPU: 0.24 sec, Real: 0.31 sec, Curr Mem: 2.69 MB )
[02/14 12:45:41     73s] (I)      ======================================== Runtime Summary =========================================
[02/14 12:45:41     73s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[02/14 12:45:41     73s] (I)      --------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s] (I)       Early Global Route                             100.00%  11.52 sec  11.83 sec  0.31 sec  0.24 sec 
[02/14 12:45:41     73s] (I)       +-Early Global Route kernel                     98.20%  11.52 sec  11.83 sec  0.31 sec  0.24 sec 
[02/14 12:45:41     73s] (I)       | +-Import and model                            35.36%  11.53 sec  11.64 sec  0.11 sec  0.06 sec 
[02/14 12:45:41     73s] (I)       | | +-Create place DB                            0.35%  11.53 sec  11.53 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Import place data                        0.33%  11.53 sec  11.53 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read instances and placement           0.11%  11.53 sec  11.53 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read nets                              0.17%  11.53 sec  11.53 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Create route DB                           22.66%  11.53 sec  11.60 sec  0.07 sec  0.05 sec 
[02/14 12:45:41     73s] (I)       | | | +-Import route data (1T)                  22.31%  11.53 sec  11.60 sec  0.07 sec  0.05 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.85%  11.54 sec  11.55 sec  0.01 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read routing blockages               0.00%  11.54 sec  11.54 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read bump blockages                  0.00%  11.54 sec  11.54 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read instance blockages              0.13%  11.54 sec  11.54 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read PG blockages                    0.16%  11.54 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  11.54 sec  11.54 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read clock blockages                 0.02%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read other blockages                 0.12%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read halo blockages                  0.00%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Read boundary cut boxes              0.00%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read blackboxes                        0.01%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read prerouted                         1.02%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read nets                              0.10%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Set up via pillars                     0.03%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Read net priorities                    0.10%  11.55 sec  11.55 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Initialize 3D grid graph               0.63%  11.55 sec  11.56 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Model blockage capacity               12.43%  11.56 sec  11.60 sec  0.04 sec  0.04 sec 
[02/14 12:45:41     73s] (I)       | | | | | +-Initialize 3D capacity              11.79%  11.56 sec  11.59 sec  0.04 sec  0.04 sec 
[02/14 12:45:41     73s] (I)       | | +-Read aux data                              0.00%  11.60 sec  11.60 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Others data preparation                    0.00%  11.60 sec  11.60 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Create route kernel                       12.11%  11.60 sec  11.64 sec  0.04 sec  0.01 sec 
[02/14 12:45:41     73s] (I)       | +-Global Routing                              26.58%  11.64 sec  11.72 sec  0.08 sec  0.06 sec 
[02/14 12:45:41     73s] (I)       | | +-Initialization                             0.29%  11.64 sec  11.64 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Net group 1                               16.50%  11.64 sec  11.70 sec  0.05 sec  0.05 sec 
[02/14 12:45:41     73s] (I)       | | | +-Generate topology                        0.10%  11.64 sec  11.64 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Phase 1a                                 1.35%  11.67 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Pattern routing (1T)                   0.49%  11.67 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Add via demand to 2D                   0.77%  11.68 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Phase 1b                                 0.54%  11.68 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Phase 1c                                 0.11%  11.68 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Phase 1d                                 0.12%  11.68 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Phase 1e                                 0.38%  11.68 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Route legalization                     0.00%  11.68 sec  11.68 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Phase 1l                                 3.92%  11.68 sec  11.70 sec  0.01 sec  0.01 sec 
[02/14 12:45:41     73s] (I)       | | | | +-Layer assignment (1T)                  2.22%  11.69 sec  11.70 sec  0.01 sec  0.01 sec 
[02/14 12:45:41     73s] (I)       | +-Export cong map                             27.16%  11.72 sec  11.81 sec  0.08 sec  0.08 sec 
[02/14 12:45:41     73s] (I)       | | +-Export 2D cong map                        12.97%  11.77 sec  11.81 sec  0.04 sec  0.04 sec 
[02/14 12:45:41     73s] (I)       | +-Extract Global 3D Wires                      0.05%  11.81 sec  11.81 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | +-Track Assignment (1T)                        5.50%  11.81 sec  11.83 sec  0.02 sec  0.02 sec 
[02/14 12:45:41     73s] (I)       | | +-Initialization                             0.14%  11.81 sec  11.81 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Track Assignment Kernel                    5.24%  11.81 sec  11.83 sec  0.02 sec  0.02 sec 
[02/14 12:45:41     73s] (I)       | | +-Free Memory                                0.00%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | +-Export                                       1.06%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Export DB wires                            0.29%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Export all nets                          0.18%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | | +-Set wire vias                            0.04%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Report wirelength                          0.59%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Update net boxes                           0.08%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | | +-Update timing                              0.00%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)       | +-Postprocess design                           0.03%  11.83 sec  11.83 sec  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)      ====================== Summary by functions ======================
[02/14 12:45:41     73s] (I)       Lv  Step                                   %      Real       CPU 
[02/14 12:45:41     73s] (I)      ------------------------------------------------------------------
[02/14 12:45:41     73s] (I)        0  Early Global Route               100.00%  0.31 sec  0.24 sec 
[02/14 12:45:41     73s] (I)        1  Early Global Route kernel         98.20%  0.31 sec  0.24 sec 
[02/14 12:45:41     73s] (I)        2  Import and model                  35.36%  0.11 sec  0.06 sec 
[02/14 12:45:41     73s] (I)        2  Export cong map                   27.16%  0.08 sec  0.08 sec 
[02/14 12:45:41     73s] (I)        2  Global Routing                    26.58%  0.08 sec  0.06 sec 
[02/14 12:45:41     73s] (I)        2  Track Assignment (1T)              5.50%  0.02 sec  0.02 sec 
[02/14 12:45:41     73s] (I)        2  Export                             1.06%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        2  Extract Global 3D Wires            0.05%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        2  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Create route DB                   22.66%  0.07 sec  0.05 sec 
[02/14 12:45:41     73s] (I)        3  Net group 1                       16.50%  0.05 sec  0.05 sec 
[02/14 12:45:41     73s] (I)        3  Export 2D cong map                12.97%  0.04 sec  0.04 sec 
[02/14 12:45:41     73s] (I)        3  Create route kernel               12.11%  0.04 sec  0.01 sec 
[02/14 12:45:41     73s] (I)        3  Track Assignment Kernel            5.24%  0.02 sec  0.02 sec 
[02/14 12:45:41     73s] (I)        3  Report wirelength                  0.59%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Initialization                     0.43%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Create place DB                    0.35%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Export DB wires                    0.29%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Update net boxes                   0.08%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Import route data (1T)            22.31%  0.07 sec  0.05 sec 
[02/14 12:45:41     73s] (I)        4  Phase 1l                           3.92%  0.01 sec  0.01 sec 
[02/14 12:45:41     73s] (I)        4  Phase 1a                           1.35%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Phase 1b                           0.54%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Phase 1e                           0.38%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Import place data                  0.33%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Export all nets                    0.18%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Phase 1d                           0.12%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Phase 1c                           0.11%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Generate topology                  0.10%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Model blockage capacity           12.43%  0.04 sec  0.04 sec 
[02/14 12:45:41     73s] (I)        5  Layer assignment (1T)              2.22%  0.01 sec  0.01 sec 
[02/14 12:45:41     73s] (I)        5  Read blockages ( Layer 1-5 )       1.85%  0.01 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Read prerouted                     1.02%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Add via demand to 2D               0.77%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Initialize 3D grid graph           0.63%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Pattern routing (1T)               0.49%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Read nets                          0.27%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Read instances and placement       0.11%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Read net priorities                0.10%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Initialize 3D capacity            11.79%  0.04 sec  0.04 sec 
[02/14 12:45:41     73s] (I)        6  Read PG blockages                  0.16%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read instance blockages            0.13%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read other blockages               0.12%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[02/14 12:45:41     73s] Running post-eGR process
[02/14 12:45:41     73s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.5)
[02/14 12:45:41     73s]     Routing using NR in eGR->NR Step done.
[02/14 12:45:41     73s] Net route status summary:
[02/14 12:45:41     73s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[02/14 12:45:41     73s]   Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] CCOPT: Done with clock implementation routing.
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:02.1)
[02/14 12:45:41     73s]   Clock implementation routing done.
[02/14 12:45:41     73s]   Leaving CCOpt scope - extractRC...
[02/14 12:45:41     73s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/14 12:45:41     73s] Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
[02/14 12:45:41     73s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:45:41     73s] RC Extraction called in multi-corner(1) mode.
[02/14 12:45:41     73s] RCMode: PreRoute
[02/14 12:45:41     73s]       RC Corner Indexes            0   
[02/14 12:45:41     73s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:45:41     73s] Resistance Scaling Factor    : 1.00000 [02/14 12:45:41     73s] eee: escapedRCCornerName (Nominal_25C)

[02/14 12:45:41     73s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:45:41     73s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:45:41     73s] Shrink Factor                : 1.00000
[02/14 12:45:41     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:45:41     73s] Using Quantus QRC technology file ...
[02/14 12:45:41     73s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:45:41     73s] eee: pegSigSF=1.070000
[02/14 12:45:41     73s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:45:41     73s] Initializing multi-corner resistance tables ...
[02/14 12:45:41     73s] eee: Grid unit RC data computation started
[02/14 12:45:41     73s] eee: Grid unit RC data computation completed
[02/14 12:45:41     73s] eee: l=1 avDens=0.103930 usedTrk=7249.143526 availTrk=69750.000000 sigTrk=7249.143526
[02/14 12:45:41     73s] eee: l=2 avDens=0.015547 usedTrk=246.267368 availTrk=15840.000000 sigTrk=246.267368
[02/14 12:45:41     73s] eee: l=3 avDens=0.026136 usedTrk=203.990773 availTrk=7804.918033 sigTrk=203.990773
[02/14 12:45:41     73s] eee: l=4 avDens=0.026070 usedTrk=1398.725339 availTrk=53651.707317 sigTrk=1398.725339
[02/14 12:45:41     73s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:45:41     73s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:41     73s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:45:41     73s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=1.000000 uaWlH=0.000400 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:45:41     73s] eee: NetCapCache creation started. (Current Mem: 2857.801M) 
[02/14 12:45:41     73s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2857.801M) 
[02/14 12:45:41     73s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:45:41     73s] eee: Metal Layers Info:
[02/14 12:45:41     73s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:41     73s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:45:41     73s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:41     73s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:45:41     73s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:45:41     73s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:45:41     73s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:45:41     73s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:45:41     73s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:45:41     73s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:45:41     73s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:45:41     73s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:45:41     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2857.801M)
[02/14 12:45:41     73s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/14 12:45:41     73s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/14 12:45:41     73s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:41     73s] End AAE Lib Interpolated Model. (MEM=2857.800781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:41     73s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]   Clock DAG hash after routing clock trees: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]   CTS services accumulated run-time stats after routing clock trees:
[02/14 12:45:41     73s]     delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]     legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]     steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]   Clock DAG stats after routing clock trees:
[02/14 12:45:41     73s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]     sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]     misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]     sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s]   Clock DAG net violations after routing clock trees: none
[02/14 12:45:41     73s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/14 12:45:41     73s]     Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s]   Primary reporting skew groups after routing clock trees:
[02/14 12:45:41     73s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]         min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]         max path sink: count_reg[2]/CK
[02/14 12:45:41     73s]   Skew group summary after routing clock trees:
[02/14 12:45:41     73s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.8 real=0:00:02.2)
[02/14 12:45:41     73s]   CCOpt::Phase::PostConditioning...
[02/14 12:45:41     73s]   PSR: n = 164 unplaced = 0 placed = 164 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:45:41     73s]   CTS PSR unset = 164 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:45:41     73s]   Leaving CCOpt scope - Initializing placement interface...
[02/14 12:45:41     73s] Memory usage before memory release/compaction is 2858.3
[02/14 12:45:41     73s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:41     73s] Memory usage at beginning of DPlace-Init is 2858.3M.
[02/14 12:45:41     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2858.3M, EPOCH TIME: 1771091141.353695
[02/14 12:45:41     73s] Processing tracks to init pin-track alignment.
[02/14 12:45:41     73s] z: 2, totalTracks: 1
[02/14 12:45:41     73s] z: 4, totalTracks: 1
[02/14 12:45:41     73s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:41     73s] Cell counter_16bit LLGs are deleted
[02/14 12:45:41     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] # Building counter_16bit llgBox search-tree.
[02/14 12:45:41     73s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2858.3M, EPOCH TIME: 1771091141.375037
[02/14 12:45:41     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2858.3M, EPOCH TIME: 1771091141.375170
[02/14 12:45:41     73s] Max number of tech site patterns supported in site array is 256.
[02/14 12:45:41     73s] Core basic site is CoreSite
[02/14 12:45:41     73s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:45:41     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:45:41     73s] Fast DP-INIT is on for default
[02/14 12:45:41     73s] Keep-away cache is enable on metals: 1-5
[02/14 12:45:41     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:45:41     73s] Atter site array init, number of instance map data is 0.
[02/14 12:45:41     73s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.010, MEM:2858.4M, EPOCH TIME: 1771091141.384961
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:41     73s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:41     73s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.014, MEM:2858.4M, EPOCH TIME: 1771091141.388846
[02/14 12:45:41     73s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2858.4M, EPOCH TIME: 1771091141.388910
[02/14 12:45:41     73s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2858.4M, EPOCH TIME: 1771091141.389035
[02/14 12:45:41     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2858.4MB).
[02/14 12:45:41     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.036, MEM:2858.4M, EPOCH TIME: 1771091141.389832
[02/14 12:45:41     73s]   Removing CTS place status from clock tree and sinks.
[02/14 12:45:41     73s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/14 12:45:41     73s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]   Legalizer reserving space for clock trees
[02/14 12:45:41     73s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]   PostConditioning...
[02/14 12:45:41     73s]     PostConditioning active optimizations:
[02/14 12:45:41     73s]      - DRV fixing with initial upsizing, sizing and buffering
[02/14 12:45:41     73s]      - Skew fixing with sizing
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     Currently running CTS, using active skew data
[02/14 12:45:41     73s]     ProEngine running partially connected to DB
[02/14 12:45:41     73s]     Reset bufferability constraints...
[02/14 12:45:41     73s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/14 12:45:41     73s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]     PostConditioning Upsizing To Fix DRVs...
[02/14 12:45:41     73s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/14 12:45:41     73s]         delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]         steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/14 12:45:41     73s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Statistics: Fix DRVs (initial upsizing):
[02/14 12:45:41     73s]       ========================================
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Cell changes by Net Type:
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       top                0            0           0            0                    0                0
[02/14 12:45:41     73s]       trunk              0            0           0            0                    0                0
[02/14 12:45:41     73s]       leaf               0            0           0            0                    0                0
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       Total              0            0           0            0                    0                0
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/14 12:45:41     73s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/14 12:45:41     73s]         delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]         steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/14 12:45:41     73s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]         sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]         misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]         sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/14 12:45:41     73s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/14 12:45:41     73s]         Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/14 12:45:41     73s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:41     73s]             min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]             max path sink: count_reg[2]/CK
[02/14 12:45:41     73s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/14 12:45:41     73s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:41     73s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:41     73s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]     Recomputing CTS skew targets...
[02/14 12:45:41     73s]     Resolving skew group constraints...
[02/14 12:45:41     73s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/14 12:45:41     73s]     Resolving skew group constraints done.
[02/14 12:45:41     73s]       Clock DAG hash before 'PostConditioning Fixing DRVs': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/14 12:45:41     73s]         delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]         steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]     PostConditioning Fixing DRVs...
[02/14 12:45:41     73s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/14 12:45:41     73s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Statistics: Fix DRVs (cell sizing):
[02/14 12:45:41     73s]       ===================================
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Cell changes by Net Type:
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       top                0            0           0            0                    0                0
[02/14 12:45:41     73s]       trunk              0            0           0            0                    0                0
[02/14 12:45:41     73s]       leaf               0            0           0            0                    0                0
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       Total              0            0           0            0                    0                0
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/14 12:45:41     73s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Clock DAG hash after 'PostConditioning Fixing DRVs': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/14 12:45:41     73s]         delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]         steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/14 12:45:41     73s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]         sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]         misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]         sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/14 12:45:41     73s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/14 12:45:41     73s]         Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/14 12:45:41     73s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:41     73s]             min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]             max path sink: count_reg[2]/CK
[02/14 12:45:41     73s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/14 12:45:41     73s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
[02/14 12:45:41     73s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:41     73s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]     Buffering to fix DRVs...
[02/14 12:45:41     73s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/14 12:45:41     73s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/14 12:45:41     73s]     Inserted 0 buffers and inverters.
[02/14 12:45:41     73s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/14 12:45:41     73s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/14 12:45:41     73s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/14 12:45:41     73s]       delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]       legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]       steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/14 12:45:41     73s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/14 12:45:41     73s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/14 12:45:41     73s]       Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/14 12:45:41     73s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]           min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]           max path sink: count_reg[2]/CK
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/14 12:45:41     73s]     Slew Diagnostics: After DRV fixing
[02/14 12:45:41     73s]       skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]     ==================================
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     Global Causes:
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     -----
[02/14 12:45:41     73s]     Cause
[02/14 12:45:41     73s]     -----
[02/14 12:45:41     73s]       (empty table)
[02/14 12:45:41     73s]     -----
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     Top 5 overslews:
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     ---------------------------------
[02/14 12:45:41     73s]     Overslew    Causes    Driving Pin
[02/14 12:45:41     73s]     ---------------------------------
[02/14 12:45:41     73s]       (empty table)
[02/14 12:45:41     73s]     ---------------------------------
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     -------------------
[02/14 12:45:41     73s]     Cause    Occurences
[02/14 12:45:41     73s]     -------------------
[02/14 12:45:41     73s]       (empty table)
[02/14 12:45:41     73s]     -------------------
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     -------------------
[02/14 12:45:41     73s]     Cause    Occurences
[02/14 12:45:41     73s]     -------------------
[02/14 12:45:41     73s]       (empty table)
[02/14 12:45:41     73s]     -------------------
[02/14 12:45:41     73s]     
[02/14 12:45:41     73s]     PostConditioning Fixing Skew by cell sizing...
[02/14 12:45:41     73s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/14 12:45:41     73s]         delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]         steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]       Path optimization required 0 stage delay updates 
[02/14 12:45:41     73s]       Fixing short paths with downsize only
[02/14 12:45:41     73s]       Path optimization required 0 stage delay updates 
[02/14 12:45:41     73s]       Modifying slew-target multiplier by 1
[02/14 12:45:41     73s]       Resized 0 clock insts to decrease delay.
[02/14 12:45:41     73s]       Resized 0 clock insts to increase delay.
[02/14 12:45:41     73s]       Restoring slew-target multiplier
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Statistics: Fix Skew (cell sizing):
[02/14 12:45:41     73s]       ===================================
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Cell changes by Net Type:
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       top                0            0           0            0                    0                0
[02/14 12:45:41     73s]       trunk              0            0           0            0                    0                0
[02/14 12:45:41     73s]       leaf               0            0           0            0                    0                0
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       Total              0            0           0            0                    0                0
[02/14 12:45:41     73s]       -------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/14 12:45:41     73s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/14 12:45:41     73s]       
[02/14 12:45:41     73s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/14 12:45:41     73s]         delay calculator: calls=3344, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]         legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]         steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/14 12:45:41     73s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]         sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]         misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]         sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/14 12:45:41     73s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/14 12:45:41     73s]         Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/14 12:45:41     73s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]             min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]             max path sink: count_reg[2]/CK
[02/14 12:45:41     73s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/14 12:45:41     73s]         skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:41     73s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]     Reconnecting optimized routes...
[02/14 12:45:41     73s]     Reset timing graph...
[02/14 12:45:41     73s] Ignoring AAE DB Resetting ...
[02/14 12:45:41     73s]     Reset timing graph done.
[02/14 12:45:41     73s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/14 12:45:41     73s]     Set dirty flag on 0 instances, 0 nets
[02/14 12:45:41     73s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:45:41     73s]   PostConditioning done.
[02/14 12:45:41     73s] End AAE Lib Interpolated Model. (MEM=2858.238281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:41     73s] Net route status summary:
[02/14 12:45:41     73s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[02/14 12:45:41     73s]   Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:45:41     73s]   Update timing and DAG stats after post-conditioning...
[02/14 12:45:41     73s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:45:41     73s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s]   Clock DAG hash after post-conditioning: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]   CTS services accumulated run-time stats after post-conditioning:
[02/14 12:45:41     73s]     delay calculator: calls=3345, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]     legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]     steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]   Clock DAG stats after post-conditioning:
[02/14 12:45:41     73s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]     sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]     misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]     sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s]   Clock DAG net violations after post-conditioning: none
[02/14 12:45:41     73s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/14 12:45:41     73s]     Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s]   Primary reporting skew groups after post-conditioning:
[02/14 12:45:41     73s]         min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]         max path sink: count_reg[2]/CK
[02/14 12:45:41     73s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]   Setting CTS place status to fixed for clock tree and sinks.
[02/14 12:45:41     73s]   Skew group summary after post-conditioning:
[02/14 12:45:41     73s]     skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/14 12:45:41     73s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/14 12:45:41     73s]   Post-balance tidy up or trial balance steps...
[02/14 12:45:41     73s]   Clock DAG hash at end of CTS: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s]   CTS services accumulated run-time stats at end of CTS:
[02/14 12:45:41     73s]     delay calculator: calls=3345, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]     legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]     steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG stats at end of CTS:
[02/14 12:45:41     73s]   ==============================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   -------------------------------------------------------
[02/14 12:45:41     73s]   Cell type                 Count    Area     Capacitance
[02/14 12:45:41     73s]   -------------------------------------------------------
[02/14 12:45:41     73s]   Buffers                     0      0.000       0.000
[02/14 12:45:41     73s]   Inverters                   0      0.000       0.000
[02/14 12:45:41     73s]   Integrated Clock Gates      0      0.000       0.000
[02/14 12:45:41     73s]   Discrete Clock Gates        0      0.000       0.000
[02/14 12:45:41     73s]   Clock Logic                 0      0.000       0.000
[02/14 12:45:41     73s]   All                         0      0.000       0.000
[02/14 12:45:41     73s]   -------------------------------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG miscellaneous counts at end of CTS:
[02/14 12:45:41     73s]   =============================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   ------------------------------
[02/14 12:45:41     73s]   Type                     Count
[02/14 12:45:41     73s]   ------------------------------
[02/14 12:45:41     73s]   Roots                      1
[02/14 12:45:41     73s]   Preserved Ports            0
[02/14 12:45:41     73s]   Multiple Clock Inputs      0
[02/14 12:45:41     73s]   ------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG sink counts at end of CTS:
[02/14 12:45:41     73s]   ====================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   -------------------------
[02/14 12:45:41     73s]   Sink type           Count
[02/14 12:45:41     73s]   -------------------------
[02/14 12:45:41     73s]   Regular              16
[02/14 12:45:41     73s]   Enable Latch          0
[02/14 12:45:41     73s]   Load Capacitance      0
[02/14 12:45:41     73s]   Antenna Diode         0
[02/14 12:45:41     73s]   Node Sink             0
[02/14 12:45:41     73s]   Port                  0
[02/14 12:45:41     73s]   Total                16
[02/14 12:45:41     73s]   -------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG wire lengths at end of CTS:
[02/14 12:45:41     73s]   =====================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   --------------------
[02/14 12:45:41     73s]   Type     Wire Length
[02/14 12:45:41     73s]   --------------------
[02/14 12:45:41     73s]   Top          0.000
[02/14 12:45:41     73s]   Trunk        0.000
[02/14 12:45:41     73s]   Leaf       260.165
[02/14 12:45:41     73s]   Total      260.165
[02/14 12:45:41     73s]   --------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG hp wire lengths at end of CTS:
[02/14 12:45:41     73s]   ========================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   -----------------------
[02/14 12:45:41     73s]   Type     hp Wire Length
[02/14 12:45:41     73s]   -----------------------
[02/14 12:45:41     73s]   Top           0.000
[02/14 12:45:41     73s]   Trunk         0.000
[02/14 12:45:41     73s]   Leaf        163.300
[02/14 12:45:41     73s]   Total       163.300
[02/14 12:45:41     73s]   -----------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG capacitances at end of CTS:
[02/14 12:45:41     73s]   =====================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   --------------------------------
[02/14 12:45:41     73s]   Type     Gate     Wire     Total
[02/14 12:45:41     73s]   --------------------------------
[02/14 12:45:41     73s]   Top      0.000    0.000    0.000
[02/14 12:45:41     73s]   Trunk    0.000    0.000    0.000
[02/14 12:45:41     73s]   Leaf     0.064    0.042    0.106
[02/14 12:45:41     73s]   Total    0.064    0.042    0.106
[02/14 12:45:41     73s]   --------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG sink capacitances at end of CTS:
[02/14 12:45:41     73s]   ==========================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   -----------------------------------------------
[02/14 12:45:41     73s]   Total    Average    Std. Dev.    Min      Max
[02/14 12:45:41     73s]   -----------------------------------------------
[02/14 12:45:41     73s]   0.030     0.002       0.000      0.002    0.002
[02/14 12:45:41     73s]   -----------------------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG net violations at end of CTS:
[02/14 12:45:41     73s]   =======================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   None
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/14 12:45:41     73s]   ====================================================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/14 12:45:41     73s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   Leaf        0.150       1       0.004       0.000      0.004    0.004    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
[02/14 12:45:41     73s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Primary reporting skew groups summary at end of CTS:
[02/14 12:45:41     73s]   ====================================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[02/14 12:45:41     73s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.001     0.002     0.001       0.183         0.001           0.001           0.002        0.000      -0.053      -1.595     100% {0.001, 0.002}
[02/14 12:45:41     73s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Skew group summary at end of CTS:
[02/14 12:45:41     73s]   =================================
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[02/14 12:45:41     73s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.001     0.002     0.001       0.183         0.001           0.001           0.002        0.000      -0.053      -1.595     100% {0.001, 0.002}
[02/14 12:45:41     73s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Found a total of 0 clock tree pins with a slew violation.
[02/14 12:45:41     73s]   
[02/14 12:45:41     73s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s] Synthesizing clock trees done.
[02/14 12:45:41     73s] Tidy Up And Update Timing...
[02/14 12:45:41     73s] External - Set all clocks to propagated mode...
[02/14 12:45:41     73s] Innovus updating I/O latencies
[02/14 12:45:41     73s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:45:41     73s] #################################################################################
[02/14 12:45:41     73s] # Design Stage: PreRoute
[02/14 12:45:41     73s] # Design Name: counter_16bit
[02/14 12:45:41     73s] # Design Mode: 130nm
[02/14 12:45:41     73s] # Analysis Mode: MMMC OCV 
[02/14 12:45:41     73s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:45:41     73s] # Signoff Settings: SI Off 
[02/14 12:45:41     73s] #################################################################################
[02/14 12:45:41     73s] Calculate early delays in OCV mode...
[02/14 12:45:41     73s] Calculate late delays in OCV mode...
[02/14 12:45:41     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 2883.3M, InitMEM = 2883.3M)
[02/14 12:45:41     73s] Start delay calculation (fullDC) (1 T). (MEM=2883.32)
[02/14 12:45:41     73s] End AAE Lib Interpolated Model. (MEM=2901.214844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:41     73s] Total number of fetched objects 183
[02/14 12:45:41     73s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:45:41     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:45:41     73s] End delay calculation. (MEM=2911.37 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:45:41     73s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2911.4M) ***
[02/14 12:45:41     73s] End delay calculation (fullDC). (MEM=2911.37 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -early -min -rise -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -late -min -rise -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -early -min -fall -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -late -min -fall -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -early -max -rise -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -late -max -rise -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -early -max -fall -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] 	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
[02/14 12:45:41     73s] 	 Executing: set_clock_latency -source -late -max -fall -0.0148625 [get_pins clk]
[02/14 12:45:41     73s] Setting all clocks to propagated mode.
[02/14 12:45:41     73s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/14 12:45:41     73s] Clock DAG hash after update timingGraph: ae7fca7e52628ca0 7ebd417533c529d 258182147c25fd5a e367bb172306c64f 1bda16c2fac95111
[02/14 12:45:41     73s] CTS services accumulated run-time stats after update timingGraph:
[02/14 12:45:41     73s]   delay calculator: calls=3345, total_wall_time=0.332s, mean_wall_time=0.099ms
[02/14 12:45:41     73s]   legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:45:41     73s]   steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:45:41     73s] Clock DAG stats after update timingGraph:
[02/14 12:45:41     73s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:45:41     73s]   sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:45:41     73s]   misc counts      : r=1, pp=0, mci=0
[02/14 12:45:41     73s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:45:41     73s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:45:41     73s]   sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:45:41     73s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
[02/14 12:45:41     73s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
[02/14 12:45:41     73s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
[02/14 12:45:41     73s] Clock DAG net violations after update timingGraph: none
[02/14 12:45:41     73s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/14 12:45:41     73s]   Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:45:41     73s] Primary reporting skew groups after update timingGraph:
[02/14 12:45:41     73s]   skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s]       min path sink: count_reg[13]/CK
[02/14 12:45:41     73s]       max path sink: count_reg[2]/CK
[02/14 12:45:41     73s] Skew group summary after update timingGraph:
[02/14 12:45:41     73s]   skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[02/14 12:45:41     73s] Logging CTS constraint violations...
[02/14 12:45:41     73s]   No violations found.
[02/14 12:45:41     73s] Logging CTS constraint violations done.
[02/14 12:45:41     73s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/14 12:45:41     73s] Runtime done. (took cpu=0:00:10.6 real=0:00:13.1)
[02/14 12:45:41     73s] Runtime Report Coverage % = 99.5
[02/14 12:45:41     73s] Runtime Summary
[02/14 12:45:41     73s] ===============
[02/14 12:45:41     73s] Clock Runtime:  (25%) Core CTS           3.27 (Init 1.97, Construction 0.32, Implementation 0.13, eGRPC 0.08, PostConditioning 0.08, Other 0.70)
[02/14 12:45:41     73s] Clock Runtime:  (19%) CTS services       2.60 (RefinePlace 0.28, EarlyGlobalClock 1.26, NanoRoute 0.96, ExtractRC 0.10, TimingAnalysis 0.00)
[02/14 12:45:41     73s] Clock Runtime:  (55%) Other CTS          7.20 (Init 0.63, CongRepair/EGR-DP 6.14, TimingUpdate 0.43, Other 0.00)
[02/14 12:45:41     73s] Clock Runtime: (100%) Total             13.07
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] Runtime Summary:
[02/14 12:45:41     73s] ================
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] --------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s] wall   % time  children  called  name
[02/14 12:45:41     73s] --------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s] 13.14  100.00   13.14      0       
[02/14 12:45:41     73s] 13.14  100.00   13.07      1     Runtime
[02/14 12:45:41     73s]  0.39    2.95    0.00      1     Updating ideal nets and annotations
[02/14 12:45:41     73s]  0.13    1.01    0.13      1     CCOpt::Phase::Initialization
[02/14 12:45:41     73s]  0.13    1.01    0.05      1       Check Prerequisites
[02/14 12:45:41     73s]  0.05    0.36    0.00      1         Leaving CCOpt scope - CheckPlace
[02/14 12:45:41     73s]  1.93   14.71    1.93      1     CCOpt::Phase::PreparingToBalance
[02/14 12:45:41     73s]  0.02    0.14    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/14 12:45:41     73s]  0.56    4.29    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/14 12:45:41     73s]  0.12    0.90    0.09      1       Legalization setup
[02/14 12:45:41     73s]  0.09    0.68    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/14 12:45:41     73s]  1.23    9.36    0.00      1       Validating CTS configuration
[02/14 12:45:41     73s]  0.00    0.00    0.00      1         Checking module port directions
[02/14 12:45:41     73s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/14 12:45:41     73s]  0.15    1.13    0.03      1     Preparing To Balance
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/14 12:45:41     73s]  0.03    0.24    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/14 12:45:41     73s]  6.78   51.63    6.78      1     CCOpt::Phase::Construction
[02/14 12:45:41     73s]  6.75   51.41    6.75      1       Stage::Clustering
[02/14 12:45:41     73s]  0.41    3.13    0.40      1         Clustering
[02/14 12:45:41     73s]  0.11    0.84    0.00      1           Initialize for clustering
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Computing optimal clock node locations
[02/14 12:45:41     73s]  0.11    0.85    0.00      1           Bottom-up phase
[02/14 12:45:41     73s]  0.18    1.37    0.18      1           Legalizing clock trees
[02/14 12:45:41     73s]  0.14    1.10    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/14 12:45:41     73s]  0.03    0.23    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/14 12:45:41     73s]  0.00    0.02    0.00      1             Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  6.34   48.27    6.34      1         CongRepair After Initial Clustering
[02/14 12:45:41     73s]  6.27   47.76    6.20      1           Leaving CCOpt scope - Early Global Route
[02/14 12:45:41     73s]  0.55    4.22    0.00      1             Early Global Route - eGR only step
[02/14 12:45:41     73s]  5.65   43.01    0.00      1             Congestion Repair
[02/14 12:45:41     73s]  0.05    0.37    0.00      1           Leaving CCOpt scope - extractRC
[02/14 12:45:41     73s]  0.01    0.11    0.00      1           Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  0.01    0.04    0.01      1       Stage::DRV Fixing
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Fixing clock tree slew time and max cap violations
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/14 12:45:41     73s]  0.02    0.17    0.02      1       Stage::Insertion Delay Reduction
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Removing unnecessary root buffering
[02/14 12:45:41     73s]  0.00    0.01    0.00      1         Removing unconstrained drivers
[02/14 12:45:41     73s]  0.01    0.09    0.00      1         Reducing insertion delay 1
[02/14 12:45:41     73s]  0.00    0.03    0.00      1         Removing longest path buffering
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Reducing delay of long paths
[02/14 12:45:41     73s]  0.20    1.52    0.20      1     CCOpt::Phase::Implementation
[02/14 12:45:41     73s]  0.01    0.07    0.01      1       Stage::Reducing Power
[02/14 12:45:41     73s]  0.00    0.03    0.00      1         Improving clock tree routing
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Reducing clock tree power 1
[02/14 12:45:41     73s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Reducing clock tree power 2
[02/14 12:45:41     73s]  0.03    0.24    0.03      1       Stage::Balancing
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Improving subtree skew
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Offloading subtrees by buffering
[02/14 12:45:41     73s]  0.02    0.14    0.02      1         AdjustingMinPinPIDs for balancing
[02/14 12:45:41     73s]  0.01    0.10    0.01      1           Approximately balancing fragments step
[02/14 12:45:41     73s]  0.00    0.03    0.00      1             Resolve constraints - Approximately balancing fragments
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Moving gates to improve sub-tree skew
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Approximately balancing fragments bottom up
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Approximately balancing fragments, wire and cell delays
[02/14 12:45:41     73s]  0.00    0.02    0.00      1           Improving fragments clock skew
[02/14 12:45:41     73s]  0.01    0.05    0.00      1         Approximately balancing step
[02/14 12:45:41     73s]  0.00    0.02    0.00      1           Resolve constraints - Approximately balancing
[02/14 12:45:41     73s]  0.00    0.01    0.00      1           Approximately balancing, wire and cell delays
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Approximately balancing paths
[02/14 12:45:41     73s]  0.07    0.55    0.07      1       Stage::Polishing
[02/14 12:45:41     73s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  0.00    0.01    0.00      1         Merging balancing drivers for power
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Improving clock skew
[02/14 12:45:41     73s]  0.00    0.04    0.00      1         Moving gates to reduce wire capacitance
[02/14 12:45:41     73s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[02/14 12:45:41     73s]  0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/14 12:45:41     73s]  0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/14 12:45:41     73s]  0.00    0.03    0.00      1         Reducing clock tree power 3
[02/14 12:45:41     73s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[02/14 12:45:41     73s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/14 12:45:41     73s]  0.00    0.02    0.00      1         Improving insertion delay
[02/14 12:45:41     73s]  0.05    0.40    0.05      1         Wire Opt OverFix
[02/14 12:45:41     73s]  0.01    0.07    0.00      1           Wire Reduction extra effort
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Global shorten wires A0
[02/14 12:45:41     73s]  0.00    0.01    0.00      2             Move For Wirelength - core
[02/14 12:45:41     73s]  0.00    0.01    0.00      1             Global shorten wires A1
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Global shorten wires B
[02/14 12:45:41     73s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[02/14 12:45:41     73s]  0.04    0.29    0.04      1           Optimizing orientation
[02/14 12:45:41     73s]  0.04    0.29    0.00      1             FlipOpt
[02/14 12:45:41     73s]  0.09    0.65    0.07      1       Stage::Updating netlist
[02/14 12:45:41     73s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/14 12:45:41     73s]  0.07    0.52    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/14 12:45:41     73s]  0.78    5.97    0.75      1     CCOpt::Phase::eGRPC
[02/14 12:45:41     73s]  0.64    4.84    0.63      1       Leaving CCOpt scope - Routing Tools
[02/14 12:45:41     73s]  0.63    4.83    0.00      1         Early Global Route - eGR only step
[02/14 12:45:41     73s]  0.03    0.25    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/14 12:45:41     73s]  0.00    0.00    0.00      1       Loading clock net RC data
[02/14 12:45:41     73s]  0.00    0.00    0.00      1         Preprocessing clock nets
[02/14 12:45:41     73s]  0.00    0.00    0.00      1       Disconnecting
[02/14 12:45:41     73s]  0.00    0.01    0.00      1       Reset bufferability constraints
[02/14 12:45:41     73s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       eGRPC Moving buffers
[02/14 12:45:41     73s]  0.00    0.00    0.00      1         Violation analysis
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/14 12:45:41     73s]  0.00    0.00    0.00      1         Artificially removing short and long paths
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       eGRPC Fixing DRVs
[02/14 12:45:41     73s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[02/14 12:45:41     73s]  0.00    0.01    0.00      1       Violation analysis
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/14 12:45:41     73s]  0.07    0.50    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/14 12:45:41     73s]  2.20   16.74    2.19      1     CCOpt::Phase::Routing
[02/14 12:45:41     73s]  2.14   16.30    2.04      1       Leaving CCOpt scope - Routing Tools
[02/14 12:45:41     73s]  0.58    4.44    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/14 12:45:41     73s]  0.96    7.33    0.00      1         NanoRoute
[02/14 12:45:41     73s]  0.49    3.76    0.00      1         Route Remaining Unrouted Nets
[02/14 12:45:41     73s]  0.05    0.38    0.00      1       Leaving CCOpt scope - extractRC
[02/14 12:45:41     73s]  0.00    0.01    0.00      1       Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  0.08    0.57    0.06      1     CCOpt::Phase::PostConditioning
[02/14 12:45:41     73s]  0.04    0.28    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/14 12:45:41     73s]  0.00    0.00    0.00      1       Reset bufferability constraints
[02/14 12:45:41     73s]  0.00    0.03    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       Recomputing CTS skew targets
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       PostConditioning Fixing DRVs
[02/14 12:45:41     73s]  0.00    0.02    0.00      1       Buffering to fix DRVs
[02/14 12:45:41     73s]  0.00    0.04    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/14 12:45:41     73s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[02/14 12:45:41     73s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/14 12:45:41     73s]  0.00    0.01    0.00      1       Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late
[02/14 12:45:41     73s]  0.00    0.01    0.00      1     Post-balance tidy up or trial balance steps
[02/14 12:45:41     73s]  0.43    3.26    0.43      1     Tidy Up And Update Timing
[02/14 12:45:41     73s]  0.43    3.24    0.00      1       External - Set all clocks to propagated mode
[02/14 12:45:41     73s] --------------------------------------------------------------------------------------------------------------------------------
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:45:41     73s] (I)      Release Steiner core (key=)
[02/14 12:45:41     73s] Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:45:41     73s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2893.5M, EPOCH TIME: 1771091141.860580
[02/14 12:45:41     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[02/14 12:45:41     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:41     73s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2860.5M, EPOCH TIME: 1771091141.865255
[02/14 12:45:41     73s] Memory usage before memory release/compaction is 2860.5
[02/14 12:45:41     73s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:41     73s] Memory usage at end of DPlace-Cleanup is 2860.5M.
[02/14 12:45:41     73s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:45:41     73s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:10.0/0:00:12.6 (0.8), totSession cpu/real = 0:01:14.0/0:01:17.5 (1.0), mem = 2860.5M
[02/14 12:45:41     73s] 
[02/14 12:45:41     73s] =============================================================================================
[02/14 12:45:41     73s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 25.11-s102_1
[02/14 12:45:41     73s] =============================================================================================
[02/14 12:45:41     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:45:41     73s] ---------------------------------------------------------------------------------------------
[02/14 12:45:41     73s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:45:41     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[02/14 12:45:41     73s] [ IncrReplace            ]      1   0:00:04.2  (  33.4 % )     0:00:05.6 /  0:00:04.2    0.7
[02/14 12:45:41     73s] [ RefinePlace            ]      4   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.8
[02/14 12:45:41     73s] [ DetailPlaceInit        ]     11   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:45:41     73s] [ EarlyGlobalRoute       ]      9   0:00:03.4  (  27.2 % )     0:00:03.4 /  0:00:02.1    0.6
[02/14 12:45:41     73s] [ DetailRoute            ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:45:41     73s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:45:41     73s] [ FullDelayCalc          ]      2   0:00:00.4  (   3.4 % )     0:00:00.5 /  0:00:00.4    0.8
[02/14 12:45:41     73s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[02/14 12:45:41     73s] [ MISC                   ]          0:00:03.6  (  28.3 % )     0:00:03.6 /  0:00:03.5    1.0
[02/14 12:45:41     73s] ---------------------------------------------------------------------------------------------
[02/14 12:45:41     73s]  CTS #1 TOTAL                       0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:10.0    0.8
[02/14 12:45:41     73s] ---------------------------------------------------------------------------------------------
[02/14 12:45:41     73s] Synthesizing clock trees with CCOpt done.
[02/14 12:45:42     74s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:45:42     74s] UM:*                                                                   cts
[02/14 12:45:42     74s] Begin: Reorder Scan Chains
[02/14 12:45:42     74s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/14 12:45:42     74s] Type 'man IMPSP-9025' for more detail.
[02/14 12:45:42     74s] End: Reorder Scan Chains
[02/14 12:45:42     74s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2860.6M, totSessionCpu=0:01:14 **
[02/14 12:45:42     74s] 
[02/14 12:45:42     74s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:45:42     74s] GigaOpt running with 1 threads.
[02/14 12:45:42     74s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:14.1/0:01:17.6 (1.0), mem = 2860.6M
[02/14 12:45:42     74s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/14 12:45:42     74s] Need call spDPlaceInit before registerPrioInstLoc.
[02/14 12:45:42     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:45:42     74s] Memory usage before memory release/compaction is 2862.8
[02/14 12:45:42     74s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:45:42     74s] Memory usage at beginning of DPlace-Init is 2862.8M.
[02/14 12:45:42     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2862.8M, EPOCH TIME: 1771091142.029010
[02/14 12:45:42     74s] Processing tracks to init pin-track alignment.
[02/14 12:45:42     74s] z: 2, totalTracks: 1
[02/14 12:45:42     74s] z: 4, totalTracks: 1
[02/14 12:45:42     74s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:45:42     74s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2863.0M, EPOCH TIME: 1771091142.051679
[02/14 12:45:42     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:42     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:42     74s] 
[02/14 12:45:42     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:45:42     74s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:45:42     74s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2863.0M, EPOCH TIME: 1771091142.060311
[02/14 12:45:42     74s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2863.0M, EPOCH TIME: 1771091142.060380
[02/14 12:45:42     74s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2863.0M, EPOCH TIME: 1771091142.060511
[02/14 12:45:42     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2863.0MB).
[02/14 12:45:42     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2863.0M, EPOCH TIME: 1771091142.061318
[02/14 12:45:42     74s] [GPS] CheckCellPlaceLegality turned OFF
[02/14 12:45:42     74s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2863.0M, EPOCH TIME: 1771091142.061764
[02/14 12:45:42     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:42     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:42     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:42     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:45:42     74s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:2863.0M, EPOCH TIME: 1771091142.063581
[02/14 12:45:42     74s] Memory usage before memory release/compaction is 2863.0
[02/14 12:45:42     74s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:45:42     74s] Memory usage at end of DPlace-Cleanup is 2863.0M.
[02/14 12:45:42     74s] 
[02/14 12:45:42     74s] Creating Lib Analyzer ...
[02/14 12:45:42     74s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[02/14 12:45:42     74s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:45:42     74s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:45:42     74s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:45:42     74s] 
[02/14 12:45:42     74s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:45:42     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=2868.7M
[02/14 12:45:42     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=2868.7M
[02/14 12:45:42     74s] Creating Lib Analyzer, finished. 
[02/14 12:45:42     74s] ### Creating TopoMgr, started
[02/14 12:45:42     74s] ### Creating TopoMgr, finished
[02/14 12:45:42     74s] #optDebug: Start CG creation (mem=2868.8M)
[02/14 12:45:42     74s]  ...initializing CG [02/14 12:45:42     74s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:45:42     74s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[02/14 12:45:42     74s] (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgPrt (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgEgp (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgPbk (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgNrb(cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgObs (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgCon (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s]  ...processing cgPdm (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2916.6M)
[02/14 12:45:42     74s] Effort level <high> specified for reg2reg path_group
[02/14 12:45:42     74s] Info: IPO magic value 0x804BBEEF.
[02/14 12:45:42     74s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[02/14 12:45:42     74s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[02/14 12:45:42     74s]       SynthesisEngine workers will not check out additional licenses.
[02/14 12:46:10     74s] **opt_design ... cpu = 0:00:01, real = 0:00:28, mem = 2916.8M, totSessionCpu=0:01:15 **
[02/14 12:46:10     74s] #optDebug: { P: 130 W: 5195 FE: standard PE: none LDR: 0.5}
[02/14 12:46:10     74s] *** opt_design -post_cts ***
[02/14 12:46:10     74s] DRC Margin: user margin 0.0; extra margin 0.2
[02/14 12:46:10     74s] Hold Target Slack: user slack 0
[02/14 12:46:10     74s] Setup Target Slack: user slack 0; extra slack 0.0
[02/14 12:46:10     74s] set_db opt_skew_eco_route false
[02/14 12:46:10     74s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2916.9M, EPOCH TIME: 1771091170.802495
[02/14 12:46:10     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:10     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:10     74s] 
[02/14 12:46:10     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:10     74s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:10     74s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:2917.0M, EPOCH TIME: 1771091170.813153
[02/14 12:46:10     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:10     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:10     74s] Include MVT Delays for Hold Opt
[02/14 12:46:10     74s] 
[02/14 12:46:10     74s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:46:10     74s] Deleting Lib Analyzer.
[02/14 12:46:10     74s] 
[02/14 12:46:10     74s] TimeStamp Deleting Cell Server End ...
[02/14 12:46:10     74s] Multi-VT timing optimization disabled based on library information.
[02/14 12:46:10     74s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:46:10     74s] 
[02/14 12:46:10     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:46:10     74s] Summary for sequential cells identification: 
[02/14 12:46:10     74s]   Identified SBFF number: 16
[02/14 12:46:10     74s]   Identified MBFF number: 0
[02/14 12:46:10     74s]   Identified SB Latch number: 2
[02/14 12:46:10     74s]   Identified MB Latch number: 0
[02/14 12:46:10     74s]   Not identified SBFF number: 0
[02/14 12:46:10     74s]   Not identified MBFF number: 0
[02/14 12:46:10     74s]   Not identified SB Latch number: 0
[02/14 12:46:10     74s]   Not identified MB Latch number: 0
[02/14 12:46:10     74s]   Number of sequential cells which are not FFs: 1
[02/14 12:46:10     74s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:46:10     74s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:46:10     74s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:46:10     74s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:46:10     74s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:46:10     74s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:46:10     74s] TLC MultiMap info (StdDelay):
[02/14 12:46:10     74s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:46:10     74s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:46:10     74s]  Setting StdDelay to: 37.6ps
[02/14 12:46:10     74s] 
[02/14 12:46:10     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:46:10     75s] 
[02/14 12:46:10     75s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:46:10     75s] 
[02/14 12:46:10     75s] TimeStamp Deleting Cell Server End ...
[02/14 12:46:10     75s] **INFO: Using Advanced Metric Collection system.
[02/14 12:46:11     75s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2918.4M, EPOCH TIME: 1771091171.118431
[02/14 12:46:11     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] Cell counter_16bit LLGs are deleted
[02/14 12:46:11     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2913.8M, EPOCH TIME: 1771091171.118949
[02/14 12:46:11     75s] Memory usage before memory release/compaction is 2913.8
[02/14 12:46:11     75s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:11     75s] Memory usage at end of DPlace-Cleanup is 2913.8M.
[02/14 12:46:11     75s] Start to check current routing status for nets...
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] Creating Lib Analyzer ...
[02/14 12:46:11     75s] All nets are already routed correctly.
[02/14 12:46:11     75s] End to check current routing status for nets (mem=2913.9M)
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:46:11     75s] Summary for sequential cells identification: 
[02/14 12:46:11     75s]   Identified SBFF number: 16
[02/14 12:46:11     75s]   Identified MBFF number: 0
[02/14 12:46:11     75s]   Identified SB Latch number: 2
[02/14 12:46:11     75s]   Identified MB Latch number: 0
[02/14 12:46:11     75s]   Not identified SBFF number: 0
[02/14 12:46:11     75s]   Not identified MBFF number: 0
[02/14 12:46:11     75s]   Not identified SB Latch number: 0
[02/14 12:46:11     75s]   Not identified MB Latch number: 0
[02/14 12:46:11     75s]   Number of sequential cells which are not FFs: 1
[02/14 12:46:11     75s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:46:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:46:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:46:11     75s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:46:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:46:11     75s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:46:11     75s] TLC MultiMap info (StdDelay):
[02/14 12:46:11     75s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:46:11     75s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:46:11     75s]  Setting StdDelay to: 37.6ps
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:46:11     75s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:46:11     75s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:46:11     75s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:11     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:15 mem=2918.2M
[02/14 12:46:11     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:15 mem=2918.2M
[02/14 12:46:11     75s] Creating Lib Analyzer, finished. 
[02/14 12:46:11     75s] Compute RC Scale Done ...
[02/14 12:46:11     75s] Cell counter_16bit LLGs are deleted
[02/14 12:46:11     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2919.1M, EPOCH TIME: 1771091171.379278
[02/14 12:46:11     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2919.1M, EPOCH TIME: 1771091171.379449
[02/14 12:46:11     75s] Max number of tech site patterns supported in site array is 256.
[02/14 12:46:11     75s] Core basic site is CoreSite
[02/14 12:46:11     75s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:46:11     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:46:11     75s] Fast DP-INIT is on for default
[02/14 12:46:11     75s] Atter site array init, number of instance map data is 0.
[02/14 12:46:11     75s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.009, MEM:2919.1M, EPOCH TIME: 1771091171.388590
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:11     75s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:11     75s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.013, MEM:2919.1M, EPOCH TIME: 1771091171.391859
[02/14 12:46:11     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:11     75s] Starting delay calculation for Setup views
[02/14 12:46:11     75s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:46:11     75s] #################################################################################
[02/14 12:46:11     75s] # Design Stage: PreRoute
[02/14 12:46:11     75s] # Design Name: counter_16bit
[02/14 12:46:11     75s] # Design Mode: 130nm
[02/14 12:46:11     75s] # Analysis Mode: MMMC OCV 
[02/14 12:46:11     75s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:46:11     75s] # Signoff Settings: SI Off 
[02/14 12:46:11     75s] #################################################################################
[02/14 12:46:11     75s] Calculate early delays in OCV mode...
[02/14 12:46:11     75s] Calculate late delays in OCV mode...
[02/14 12:46:11     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2930.6M, InitMEM = 2930.6M)
[02/14 12:46:11     75s] Start delay calculation (fullDC) (1 T). (MEM=2930.61)
[02/14 12:46:11     75s] End AAE Lib Interpolated Model. (MEM=2948.507812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:46:11     75s] Total number of fetched objects 183
[02/14 12:46:11     75s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:46:11     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:46:11     75s] End delay calculation. (MEM=2954.31 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:46:11     75s] End delay calculation (fullDC). (MEM=2954.31 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:46:11     75s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2954.3M) ***
[02/14 12:46:11     75s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:16 mem=2970.9M)
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] OptSummary:
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] ------------------------------------------------------------------
[02/14 12:46:11     75s]              Initial Summary
[02/14 12:46:11     75s] ------------------------------------------------------------------
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] Setup views included:
[02/14 12:46:11     75s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] +--------------------+---------+---------+---------+
[02/14 12:46:11     75s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:46:11     75s] +--------------------+---------+---------+---------+
[02/14 12:46:11     75s] |           WNS (ns):| -0.153  | -0.153  |  0.068  |
[02/14 12:46:11     75s] |           TNS (ns):| -1.449  | -1.449  |  0.000  |
[02/14 12:46:11     75s] |    Violating Paths:[02/14 12:46:11     75s] 
|   15    |   15    |    0    |
[02/14 12:46:11     75s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:46:11     75s] +--------------------+---------+---------+---------+
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] +----------------+-------------------------------+------------------+
[02/14 12:46:11     75s] |                |              Real             |       Total      |
[02/14 12:46:11     75s] |    DRVs        +------------------+------------+------------------|
[02/14 12:46:11     75s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:46:11     75s] +----------------+------------------+------------+------------------+
[02/14 12:46:11     75s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:46:11     75s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:46:11     75s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:46:11     75s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:46:11     75s] +----------------+------------------+------------+------------------+
[02/14 12:46:11     75s] 
[02/14 12:46:11     75s] Density: 0.201%
[02/14 12:46:11     75s] ------------------------------------------------------------------
[02/14 12:46:11     75s] **opt_design ... cpu = 0:00:02, real = 0:00:29, mem = 2948.4M, totSessionCpu=0:01:16 **
[02/14 12:46:11     75s] Begin: Collecting metrics
[02/14 12:46:11     76s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.153 | -0.153 |  -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[02/14 12:46:11     76s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2974.9M, current mem=2947.4M)

[02/14 12:46:11     76s] End: Collecting metrics
[02/14 12:46:11     76s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.0/0:00:30.0 (0.1), totSession cpu/real = 0:01:16.1/0:01:47.6 (0.7), mem = 2947.4M
[02/14 12:46:11     76s] 
[02/14 12:46:11     76s] =============================================================================================
[02/14 12:46:11     76s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             25.11-s102_1
[02/14 12:46:11     76s] =============================================================================================
[02/14 12:46:11     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:11     76s] ---------------------------------------------------------------------------------------------
[02/14 12:46:11     76s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[02/14 12:46:11     76s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    0.9
[02/14 12:46:11     76s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:11     76s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:46:11     76s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.0
[02/14 12:46:11     76s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:46:11     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:46:11     76s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.0
[02/14 12:46:11     76s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[02/14 12:46:11     76s] [ MetricInit             ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:11     76s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:46:11     76s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[02/14 12:46:11     76s] [ FullDelayCalc          ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:46:11     76s] [ TimingUpdate           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:46:11     76s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/14 12:46:11     76s] [ MISC                   ]          0:00:28.4  (  94.7 % )     0:00:28.4 /  0:00:00.4    0.0
[02/14 12:46:11     76s] ---------------------------------------------------------------------------------------------
[02/14 12:46:11     76s]  InitOpt #1 TOTAL                   0:00:30.0  ( 100.0 % )     0:00:30.0 /  0:00:02.0    0.1
[02/14 12:46:11     76s] ---------------------------------------------------------------------------------------------
[02/14 12:46:11     76s] ** INFO : this run is activating low effort ccoptDesign flow
[02/14 12:46:11     76s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:46:11     76s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:16 mem=2947.4M
[02/14 12:46:11     76s] Memory usage before memory release/compaction is 2947.4
[02/14 12:46:11     76s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:11     76s] Memory usage at beginning of DPlace-Init is 2947.4M.
[02/14 12:46:11     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2947.4M, EPOCH TIME: 1771091171.990160
[02/14 12:46:11     76s] Processing tracks to init pin-track alignment.
[02/14 12:46:11     76s] z: 2, totalTracks: 1
[02/14 12:46:11     76s] z: 4, totalTracks: 1
[02/14 12:46:11     76s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:12     76s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2947.6M, EPOCH TIME: 1771091172.013867
[02/14 12:46:12     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:12     76s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:12     76s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2947.6M, EPOCH TIME: 1771091172.022475
[02/14 12:46:12     76s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2947.6M, EPOCH TIME: 1771091172.022545
[02/14 12:46:12     76s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2947.6M, EPOCH TIME: 1771091172.022683
[02/14 12:46:12     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2947.6MB).
[02/14 12:46:12     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:2947.6M, EPOCH TIME: 1771091172.023532
[02/14 12:46:12     76s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=2947.9M
[02/14 12:46:12     76s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2947.9M, EPOCH TIME: 1771091172.024641
[02/14 12:46:12     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     76s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:2948.0M, EPOCH TIME: 1771091172.026453
[02/14 12:46:12     76s] Memory usage before memory release/compaction is 2948.0
[02/14 12:46:12     76s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:12     76s] Memory usage at end of DPlace-Cleanup is 2948.0M.
[02/14 12:46:12     76s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[02/14 12:46:12     76s] OPTC: view 50.0 [ 0.0500 ]
[02/14 12:46:12     76s] #optDebug: fT-E <X 2 0 0 1>
[02/14 12:46:12     76s] #optDebug: fT-E <X 2 0 0 1>
[02/14 12:46:12     76s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[02/14 12:46:12     76s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
[02/14 12:46:12     76s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
[02/14 12:46:12     76s] Begin: GigaOpt Route Type Constraints Refinement
[02/14 12:46:12     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.1
[02/14 12:46:12     76s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:16.2/0:01:47.8 (0.7), mem = 2951.3M
[02/14 12:46:12     76s] ### Creating RouteCongInterface, started
[02/14 12:46:12     76s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] Footprint cell information for calculating maxBufDist
[02/14 12:46:12     76s] *info: There are 7 candidate Buffer cells
[02/14 12:46:12     76s] *info: There are 9 candidate Inverter cells
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] {MMLU 1 1 183}
[02/14 12:46:12     76s] [oiLAM] Zs 5, 6
[02/14 12:46:12     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2951.5M
[02/14 12:46:12     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2951.5M
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] #optDebug: {0, 1.000}
[02/14 12:46:12     76s] ### Creating RouteCongInterface, finished
[02/14 12:46:12     76s] CSM is empty.
[02/14 12:46:12     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.1
[02/14 12:46:12     76s] Updated routing constraints on 0 nets.
[02/14 12:46:12     76s] Bottom Preferred Layer:
[02/14 12:46:12     76s] +-------------+------------+----------+
[02/14 12:46:12     76s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:12     76s] +-------------+------------+----------+
[02/14 12:46:12     76s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:12     76s] +-------------+------------+----------+
[02/14 12:46:12     76s] Via Pillar Rule:
[02/14 12:46:12     76s]     None
[02/14 12:46:12     76s] Finished writing unified metrics of routing constraints.
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] =============================================================================================
[02/14 12:46:12     76s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 25.11-s102_1
[02/14 12:46:12     76s] =============================================================================================
[02/14 12:46:12     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:12     76s] ---------------------------------------------------------------------------------------------
[02/14 12:46:12     76s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  97.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:46:12     76s] [ MISC                   ]          0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:12     76s] ---------------------------------------------------------------------------------------------
[02/14 12:46:12     76s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:46:12     76s] ---------------------------------------------------------------------------------------------
[02/14 12:46:12     76s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:16.3/0:01:47.9 (0.7), mem = 2951.8M
[02/14 12:46:12     76s] End: GigaOpt Route Type Constraints Refinement
[02/14 12:46:12     76s] Begin: Collecting metrics
[02/14 12:46:12     76s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.153 | -0.153 |  -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement |           |        |     |             | 0:00:00  |        2950 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[02/14 12:46:12     76s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2949.9M, current mem=2949.9M)

[02/14 12:46:12     76s] End: Collecting metrics
[02/14 12:46:12     76s] Deleting Lib Analyzer.
[02/14 12:46:12     76s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:16.5/0:01:48.1 (0.7), mem = 2950.0M
[02/14 12:46:12     76s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:12     76s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:12     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2950.1M
[02/14 12:46:12     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2950.1M
[02/14 12:46:12     76s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/14 12:46:12     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.2
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] Creating Lib Analyzer ...
[02/14 12:46:12     76s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:46:12     76s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:46:12     76s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:12     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=2950.4M
[02/14 12:46:12     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=2950.4M
[02/14 12:46:12     76s] Creating Lib Analyzer, finished. 
[02/14 12:46:12     76s] 
[02/14 12:46:12     76s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:12     76s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:46:12     76s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:17 mem=2950.7M
[02/14 12:46:12     76s] Memory usage before memory release/compaction is 2950.7
[02/14 12:46:12     76s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:12     76s] Memory usage at beginning of DPlace-Init is 2950.6M.
[02/14 12:46:12     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2950.6M, EPOCH TIME: 1771091172.928382
[02/14 12:46:12     76s] Processing tracks to init pin-track alignment.
[02/14 12:46:12     76s] z: 2, totalTracks: 1
[02/14 12:46:12     76s] z: 4, totalTracks: 1
[02/14 12:46:12     76s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:12     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2950.6M, EPOCH TIME: 1771091172.949930
[02/14 12:46:12     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:12     77s] 
[02/14 12:46:12     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:12     77s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:12     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2950.6M, EPOCH TIME: 1771091172.958458
[02/14 12:46:12     77s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2950.6M, EPOCH TIME: 1771091172.958526
[02/14 12:46:12     77s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2950.6M, EPOCH TIME: 1771091172.958670
[02/14 12:46:12     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2950.6MB).
[02/14 12:46:12     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.031, MEM:2950.6M, EPOCH TIME: 1771091172.959455
[02/14 12:46:12     77s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:12     77s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=2950.7M
[02/14 12:46:12     77s] [oiPhyDebug] optDemand 2414779200.00, spDemand 2414779200.00.
[02/14 12:46:12     77s] [LDM::Info] TotalInstCnt at InitDesignMc1: 164
[02/14 12:46:12     77s] ### Creating RouteCongInterface, started
[02/14 12:46:12     77s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:12     77s] 
[02/14 12:46:12     77s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:46:12     77s] 
[02/14 12:46:12     77s] #optDebug: {0, 1.000}
[02/14 12:46:12     77s] ### Creating RouteCongInterface, finished
[02/14 12:46:12     77s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:12     77s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:12     77s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:12     77s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:12     77s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:12     77s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:12     77s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:12     77s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] Netlist preparation processing... 
[02/14 12:46:13     77s] Removed 0 instance
[02/14 12:46:13     77s] *info: Marking 0 isolation instances dont touch
[02/14 12:46:13     77s] *info: Marking 0 level shifter instances dont touch
[02/14 12:46:13     77s] CSM is empty.
[02/14 12:46:13     77s] CSM is empty.
[02/14 12:46:13     77s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 164
[02/14 12:46:13     77s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2952.3M, EPOCH TIME: 1771091173.008742
[02/14 12:46:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:46:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2951.5M, EPOCH TIME: 1771091173.011233
[02/14 12:46:13     77s] Memory usage before memory release/compaction is 2951.5
[02/14 12:46:13     77s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:13     77s] Memory usage at end of DPlace-Cleanup is 2951.5M.
[02/14 12:46:13     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.2
[02/14 12:46:13     77s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:17.1/0:01:48.6 (0.7), mem = 2951.5M
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     25.11-s102_1
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  41.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:13     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:13     77s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:13     77s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:46:13     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ DetailPlaceInit        ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:13     77s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ MISC                   ]          0:00:00.2  (  40.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] Begin: Collecting metrics
[02/14 12:46:13     77s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.153 | -0.153 |  -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement |           |        |     |             | 0:00:00  |        2950 |      |     |
| simplify_netlist      |           |        |     |             | 0:00:01  |        2947 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[02/14 12:46:13     77s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2949.9M, current mem=2946.8M)

[02/14 12:46:13     77s] End: Collecting metrics
[02/14 12:46:13     77s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:17.2/0:01:48.8 (0.7), mem = 2946.8M
[02/14 12:46:13     77s] *** Starting optimizing excluded clock nets MEM= 2946.8M) ***
[02/14 12:46:13     77s] *info: No excluded clock nets to be optimized.
[02/14 12:46:13     77s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2946.9M) ***
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 25.11-s102_1
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.2/0:01:48.8 (0.7), mem = 2946.9M
[02/14 12:46:13     77s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:17.3/0:01:48.8 (0.7), mem = 2946.9M
[02/14 12:46:13     77s] *** Starting optimizing excluded clock nets MEM= 2946.9M) ***
[02/14 12:46:13     77s] *info: No excluded clock nets to be optimized.
[02/14 12:46:13     77s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2946.9M) ***
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 25.11-s102_1
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] Begin: Collecting metrics
[02/14 12:46:13     77s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.3/0:01:48.8 (0.7), mem = 2946.9M
[02/14 12:46:13     77s] 
 -------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 | -0.153 |  -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |        |     |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |        |     |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |        |     |             | 0:00:00  |        2947 |      |     |
 -------------------------------------------------------------------------------------------------------- 
[02/14 12:46:13     77s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2946.9M, current mem=2946.9M)

[02/14 12:46:13     77s] End: Collecting metrics
[02/14 12:46:13     77s] Info: Done creating the CCOpt slew target map.
[02/14 12:46:13     77s] Begin: GigaOpt high fanout net optimization
[02/14 12:46:13     77s] GigaOpt HFN: use maxLocalDensity 1.2
[02/14 12:46:13     77s] GigaOpt HFN: use maxLocalDensity 1.2
[02/14 12:46:13     77s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/14 12:46:13     77s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/14 12:46:13     77s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:17.5/0:01:49.0 (0.7), mem = 2947.1M
[02/14 12:46:13     77s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:13     77s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:13     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.3
[02/14 12:46:13     77s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:13     77s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/14 12:46:13     77s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:18 mem=2947.1M
[02/14 12:46:13     77s] Memory usage before memory release/compaction is 2947.1
[02/14 12:46:13     77s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:13     77s] Memory usage at beginning of DPlace-Init is 2947.1M.
[02/14 12:46:13     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2947.1M, EPOCH TIME: 1771091173.596809
[02/14 12:46:13     77s] Processing tracks to init pin-track alignment.
[02/14 12:46:13     77s] z: 2, totalTracks: 1
[02/14 12:46:13     77s] z: 4, totalTracks: 1
[02/14 12:46:13     77s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:13     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2947.1M, EPOCH TIME: 1771091173.618649
[02/14 12:46:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:13     77s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:13     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2947.1M, EPOCH TIME: 1771091173.627098
[02/14 12:46:13     77s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2947.1M, EPOCH TIME: 1771091173.627165
[02/14 12:46:13     77s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2947.1M, EPOCH TIME: 1771091173.627292
[02/14 12:46:13     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2947.1MB).
[02/14 12:46:13     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.031, MEM:2947.1M, EPOCH TIME: 1771091173.628147
[02/14 12:46:13     77s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:13     77s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:18 mem=2947.1M
[02/14 12:46:13     77s] [oiPhyDebug] optDemand 2414779200.00, spDemand 2414779200.00.
[02/14 12:46:13     77s] [LDM::Info] TotalInstCnt at InitDesignMc1: 164
[02/14 12:46:13     77s] ### Creating RouteCongInterface, started
[02/14 12:46:13     77s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] #optDebug: {0, 1.000}
[02/14 12:46:13     77s] ### Creating RouteCongInterface, finished
[02/14 12:46:13     77s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:13     77s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:13     77s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:13     77s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:46:13     77s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:46:13     77s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:46:13     77s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:46:13     77s] AoF 3029.5830um
[02/14 12:46:13     77s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:46:13     77s] Total-nets :: 173, Stn-nets :: 0, ratio :: 0 %, Total-len 18805.7, Stn-len 0
[02/14 12:46:13     77s] CSM is empty.
[02/14 12:46:13     77s] CSM is empty.
[02/14 12:46:13     77s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 164
[02/14 12:46:13     77s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2947.9M, EPOCH TIME: 1771091173.881784
[02/14 12:46:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:13     77s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2947.9M, EPOCH TIME: 1771091173.883967
[02/14 12:46:13     77s] Memory usage before memory release/compaction is 2947.9
[02/14 12:46:13     77s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:13     77s] Memory usage at end of DPlace-Cleanup is 2947.9M.
[02/14 12:46:13     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.3
[02/14 12:46:13     77s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:17.9/0:01:49.5 (0.7), mem = 2947.9M
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              25.11-s102_1
[02/14 12:46:13     77s] =============================================================================================
[02/14 12:46:13     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:13     77s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/14 12:46:13     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:46:13     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ DetailPlaceInit        ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:13     77s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:13     77s] [ MISC                   ]          0:00:00.4  (  81.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:46:13     77s] ---------------------------------------------------------------------------------------------
[02/14 12:46:13     77s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/14 12:46:13     77s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/14 12:46:13     77s] End: GigaOpt high fanout net optimization
[02/14 12:46:13     77s] Number of setup views: 1
[02/14 12:46:13     77s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:46:13     77s] Deleting Lib Analyzer.
[02/14 12:46:13     77s] Begin: GigaOpt Global Optimization
[02/14 12:46:13     77s] *info: use new DP (enabled)
[02/14 12:46:13     77s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/14 12:46:13     77s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/14 12:46:13     77s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:13     77s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:13     77s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:18.0/0:01:49.5 (0.7), mem = 2948.0M
[02/14 12:46:13     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.4
[02/14 12:46:13     77s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] Creating Lib Analyzer ...
[02/14 12:46:13     77s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:46:13     77s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:46:13     77s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:46:13     77s] 
[02/14 12:46:13     77s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:14     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=2948.1M
[02/14 12:46:14     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=2948.1M
[02/14 12:46:14     78s] Creating Lib Analyzer, finished. 
[02/14 12:46:14     78s] 
[02/14 12:46:14     78s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:14     78s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/14 12:46:14     78s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:18 mem=2948.1M
[02/14 12:46:14     78s] Memory usage before memory release/compaction is 2948.1
[02/14 12:46:14     78s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:14     78s] Memory usage at beginning of DPlace-Init is 2948.0M.
[02/14 12:46:14     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:2948.0M, EPOCH TIME: 1771091174.385817
[02/14 12:46:14     78s] Processing tracks to init pin-track alignment.
[02/14 12:46:14     78s] z: 2, totalTracks: 1
[02/14 12:46:14     78s] z: 4, totalTracks: 1
[02/14 12:46:14     78s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:14     78s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2948.0M, EPOCH TIME: 1771091174.407206
[02/14 12:46:14     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:14     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:14     78s] 
[02/14 12:46:14     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:14     78s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:14     78s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2948.0M, EPOCH TIME: 1771091174.415704
[02/14 12:46:14     78s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2948.0M, EPOCH TIME: 1771091174.415771
[02/14 12:46:14     78s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2948.0M, EPOCH TIME: 1771091174.415880
[02/14 12:46:14     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2948.0MB).
[02/14 12:46:14     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.031, MEM:2948.0M, EPOCH TIME: 1771091174.416705
[02/14 12:46:14     78s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:14     78s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:18 mem=2948.0M
[02/14 12:46:14     78s] [oiPhyDebug] optDemand 2414779200.00, spDemand 2414779200.00.
[02/14 12:46:14     78s] [LDM::Info] TotalInstCnt at InitDesignMc1: 164
[02/14 12:46:14     78s] ### Creating RouteCongInterface, started
[02/14 12:46:14     78s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:14     78s] 
[02/14 12:46:14     78s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:46:14     78s] 
[02/14 12:46:14     78s] #optDebug: {0, 1.000}
[02/14 12:46:14     78s] ### Creating RouteCongInterface, finished
[02/14 12:46:14     78s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:14     78s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:14     78s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:14     78s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:14     78s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:14     78s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:14     78s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:14     78s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:14     78s] *info: 1 clock net excluded
[02/14 12:46:14     78s] *info: 1 net with fixed/cover wires excluded.
[02/14 12:46:14     78s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:46:14     78s] ** GigaOpt Global Opt WNS Slack -0.153  TNS Slack -1.449 
[02/14 12:46:14     78s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:14     78s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:46:14     78s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:14     78s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2956.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:14     78s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2963.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:14     78s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2963.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:14     78s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2963.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:01.0| 2963.5M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2964.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2964.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2964.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2965.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] |  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:15     79s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2966.2M) ***
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2966.2M) ***
[02/14 12:46:15     79s] Finished writing unified metrics of routing constraints.
[02/14 12:46:15     79s] Bottom Preferred Layer:
[02/14 12:46:15     79s] +-------------+------------+----------+
[02/14 12:46:15     79s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:15     79s] +-------------+------------+----------+
[02/14 12:46:15     79s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:15     79s] +-------------+------------+----------+
[02/14 12:46:15     79s] Via Pillar Rule:
[02/14 12:46:15     79s]     None
[02/14 12:46:15     79s] ** GigaOpt Global Opt End WNS Slack -0.153  TNS Slack -1.449 
[02/14 12:46:15     79s] Total-nets :: 173, Stn-nets :: 0, ratio :: 0 %, Total-len 18805.7, Stn-len 0
[02/14 12:46:15     79s] CSM is empty.
[02/14 12:46:15     79s] CSM is empty.
[02/14 12:46:15     79s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 164
[02/14 12:46:15     79s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2966.2M, EPOCH TIME: 1771091175.449033
[02/14 12:46:15     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:46:15     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.007, MEM:2957.9M, EPOCH TIME: 1771091175.455674
[02/14 12:46:15     79s] Memory usage before memory release/compaction is 2957.9
[02/14 12:46:15     79s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:15     79s] Memory usage at end of DPlace-Cleanup is 2957.9M.
[02/14 12:46:15     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.4
[02/14 12:46:15     79s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:19.5/0:01:51.1 (0.7), mem = 2957.9M
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] =============================================================================================
[02/14 12:46:15     79s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           25.11-s102_1
[02/14 12:46:15     79s] =============================================================================================
[02/14 12:46:15     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:15     79s] ---------------------------------------------------------------------------------------------
[02/14 12:46:15     79s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  17.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:46:15     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:46:15     79s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:15     79s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:46:15     79s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ BottleneckAnalyzerInit ]      5   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:46:15     79s] [ TransformInit          ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:46:15     79s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:46:15     79s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ OptEval                ]     17   0:00:00.5  (  30.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:46:15     79s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:46:15     79s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.0    0.6
[02/14 12:46:15     79s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.6
[02/14 12:46:15     79s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:46:15     79s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:15     79s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:15     79s] [ MISC                   ]          0:00:00.4  (  25.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:46:15     79s] ---------------------------------------------------------------------------------------------
[02/14 12:46:15     79s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[02/14 12:46:15     79s] ---------------------------------------------------------------------------------------------
[02/14 12:46:15     79s] End: GigaOpt Global Optimization
[02/14 12:46:15     79s] Begin: Collecting metrics
[02/14 12:46:15     79s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 | 0:00:02  |        2958 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:46:15     79s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2957.9M, current mem=2957.9M)

[02/14 12:46:15     79s] End: Collecting metrics
[02/14 12:46:15     79s] *** Timing NOT met, worst failing slack is -0.153
[02/14 12:46:15     79s] *** Check timing (0:00:00.0)
[02/14 12:46:15     79s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:46:15     79s] Deleting Lib Analyzer.
[02/14 12:46:15     79s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/14 12:46:15     79s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/14 12:46:15     79s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:15     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2957.9M
[02/14 12:46:15     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2957.9M
[02/14 12:46:15     79s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/14 12:46:15     79s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:15     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2957.9M, EPOCH TIME: 1771091175.690531
[02/14 12:46:15     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:15     79s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:15     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:2957.9M, EPOCH TIME: 1771091175.699010
[02/14 12:46:15     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:46:15     79s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:20 mem=2957.9M
[02/14 12:46:15     79s] Memory usage before memory release/compaction is 2957.9
[02/14 12:46:15     79s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:15     79s] Memory usage at beginning of DPlace-Init is 2956.0M.
[02/14 12:46:15     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2956.0M, EPOCH TIME: 1771091175.725608
[02/14 12:46:15     79s] Processing tracks to init pin-track alignment.
[02/14 12:46:15     79s] z: 2, totalTracks: 1
[02/14 12:46:15     79s] z: 4, totalTracks: 1
[02/14 12:46:15     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:15     79s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2956.0M, EPOCH TIME: 1771091175.746365
[02/14 12:46:15     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:15     79s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:15     79s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2956.0M, EPOCH TIME: 1771091175.754542
[02/14 12:46:15     79s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2956.0M, EPOCH TIME: 1771091175.754609
[02/14 12:46:15     79s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2956.0M, EPOCH TIME: 1771091175.754739
[02/14 12:46:15     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2956.0MB).
[02/14 12:46:15     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.030, MEM:2956.0M, EPOCH TIME: 1771091175.755592
[02/14 12:46:15     79s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:15     79s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=2956.0M
[02/14 12:46:15     79s] [oiPhyDebug] optDemand 2416683600.00, spDemand 2416683600.00.
[02/14 12:46:15     79s] [LDM::Info] TotalInstCnt at InitDesignMc1: 164
[02/14 12:46:15     79s] Begin: Area Reclaim Optimization
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] Creating Lib Analyzer ...
[02/14 12:46:15     79s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:46:15     79s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:19.8/0:01:51.4 (0.7), mem = 2956.0M
[02/14 12:46:15     79s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:46:15     79s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:46:15     79s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:46:15     79s] 
[02/14 12:46:15     79s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:16     80s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=2960.1M
[02/14 12:46:16     80s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=2960.1M
[02/14 12:46:16     80s] Creating Lib Analyzer, finished. 
[02/14 12:46:16     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.5
[02/14 12:46:16     80s] 
[02/14 12:46:16     80s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:16     80s] [LDM::Info] TotalInstCnt at InitDesignMc2: 164
[02/14 12:46:16     80s] ### Creating RouteCongInterface, started
[02/14 12:46:16     80s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:16     80s] 
[02/14 12:46:16     80s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:46:16     80s] 
[02/14 12:46:16     80s] #optDebug: {0, 1.000}
[02/14 12:46:16     80s] ### Creating RouteCongInterface, finished
[02/14 12:46:16     80s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:16     80s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:16     80s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:16     80s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:16     80s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:16     80s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:16     80s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:16     80s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:16     80s] Reclaim Optimization WNS Slack -0.153  TNS Slack -1.449 Density 0.20
[02/14 12:46:16     80s] +---------+---------+--------+--------+------------+--------+
[02/14 12:46:16     80s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/14 12:46:16     80s] +---------+---------+--------+--------+------------+--------+
[02/14 12:46:16     80s] |    0.20%|        -|  -0.153|  -1.449|   0:00:00.0| 2960.2M|
[02/14 12:46:16     80s] |    0.20%|        0|  -0.153|  -1.449|   0:00:00.0| 2961.2M|
[02/14 12:46:16     80s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:46:16     80s] |    0.20%|        0|  -0.153|  -1.449|   0:00:00.0| 2961.2M|
[02/14 12:46:16     80s] |    0.20%|        2|  -0.153|  -1.449|   0:00:00.0| 2962.6M|
[02/14 12:46:16     80s] |    0.20%|       12|  -0.136|  -1.418|   0:00:00.0| 2962.9M|
[02/14 12:46:16     80s] |    0.20%|        0|  -0.136|  -1.418|   0:00:00.0| 2962.9M|
[02/14 12:46:16     80s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:46:16     80s] |    0.20%|        0|  -0.136|  -1.418|   0:00:00.0| 2962.9M|
[02/14 12:46:16     80s] +---------+---------+--------+--------+------------+--------+
[02/14 12:46:16     80s] Reclaim Optimization End WNS Slack -0.136  TNS Slack -1.418 Density 0.20
[02/14 12:46:16     80s] 
[02/14 12:46:16     80s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 8 **
[02/14 12:46:16     80s] --------------------------------------------------------------
[02/14 12:46:16     80s] |                                   | Total     | Sequential |
[02/14 12:46:16     80s] --------------------------------------------------------------
[02/14 12:46:16     80s] | Num insts resized                 |       8  |       0    |
[02/14 12:46:16     80s] | Num insts undone                  |       4  |       0    |
[02/14 12:46:16     80s] | Num insts Downsized               |       8  |       0    |
[02/14 12:46:16     80s] | Num insts Samesized               |       0  |       0    |
[02/14 12:46:16     80s] | Num insts Upsized                 |       0  |       0    |
[02/14 12:46:16     80s] | Num multiple commits+uncommits    |       0  |       -    |
[02/14 12:46:16     80s] --------------------------------------------------------------
[02/14 12:46:16     80s] Finished writing unified metrics of routing constraints.
[02/14 12:46:16     80s] Bottom Preferred Layer:
[02/14 12:46:16     80s] +-------------+------------+----------+
[02/14 12:46:16     80s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:16     80s] +-------------+------------+----------+
[02/14 12:46:16     80s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:16     80s] +-------------+------------+----------+
[02/14 12:46:16     80s] Via Pillar Rule:
[02/14 12:46:16     80s]     None
[02/14 12:46:16     80s] 
[02/14 12:46:16     80s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/14 12:46:16     80s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[02/14 12:46:16     80s] CSM is empty.
[02/14 12:46:16     80s] CSM is empty.
[02/14 12:46:16     80s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 162
[02/14 12:46:16     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.5
[02/14 12:46:16     80s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:20.8/0:01:52.4 (0.7), mem = 2963.0M
[02/14 12:46:16     80s] 
[02/14 12:46:16     80s] =============================================================================================
[02/14 12:46:16     80s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             25.11-s102_1
[02/14 12:46:16     80s] =============================================================================================
[02/14 12:46:16     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:16     80s] ---------------------------------------------------------------------------------------------
[02/14 12:46:16     80s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  21.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:16     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:16     80s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[02/14 12:46:16     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:46:16     80s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:46:16     80s] [ OptGetWeight           ]     32   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ OptEval                ]     32   0:00:00.4  (  41.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:46:16     80s] [ OptCommit              ]     32   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:46:16     80s] [ IncrDelayCalc          ]     23   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:46:16     80s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:16     80s] [ MISC                   ]          0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:16     80s] ---------------------------------------------------------------------------------------------
[02/14 12:46:16     80s]  AreaOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/14 12:46:16     80s] ---------------------------------------------------------------------------------------------
[02/14 12:46:16     80s] Executing incremental physical updates
[02/14 12:46:16     80s] Executing incremental physical updates
[02/14 12:46:16     80s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 162
[02/14 12:46:16     80s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2963.0M, EPOCH TIME: 1771091176.822851
[02/14 12:46:16     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[02/14 12:46:16     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:16     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:16     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:16     80s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2961.6M, EPOCH TIME: 1771091176.825368
[02/14 12:46:16     80s] Memory usage before memory release/compaction is 2961.6
[02/14 12:46:16     80s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:16     80s] Memory usage at end of DPlace-Cleanup is 2961.6M.
[02/14 12:46:16     80s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2961.65M, totSessionCpu=0:01:21).
[02/14 12:46:16     80s] Begin: Collecting metrics
[02/14 12:46:16     80s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 | 0:00:01  |        2962 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:46:17     81s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2961.6M, current mem=2961.6M)

[02/14 12:46:17     81s] End: Collecting metrics
[02/14 12:46:17     81s] Deleting Lib Analyzer.
[02/14 12:46:17     81s] Begin: GigaOpt Optimization in WNS mode
[02/14 12:46:17     81s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/14 12:46:17     81s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/14 12:46:17     81s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:17     81s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:17     81s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:21.1/0:01:52.7 (0.7), mem = 2961.7M
[02/14 12:46:17     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.6
[02/14 12:46:17     81s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] Creating Lib Analyzer ...
[02/14 12:46:17     81s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:46:17     81s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:46:17     81s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:17     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=2961.7M
[02/14 12:46:17     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=2961.7M
[02/14 12:46:17     81s] Creating Lib Analyzer, finished. 
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:17     81s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:46:17     81s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:22 mem=2961.7M
[02/14 12:46:17     81s] Memory usage before memory release/compaction is 2961.7
[02/14 12:46:17     81s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:17     81s] Memory usage at beginning of DPlace-Init is 2961.6M.
[02/14 12:46:17     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2961.6M, EPOCH TIME: 1771091177.544916
[02/14 12:46:17     81s] Processing tracks to init pin-track alignment.
[02/14 12:46:17     81s] z: 2, totalTracks: 1
[02/14 12:46:17     81s] z: 4, totalTracks: 1
[02/14 12:46:17     81s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:17     81s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2961.6M, EPOCH TIME: 1771091177.566575
[02/14 12:46:17     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:17     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:17     81s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:17     81s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2961.6M, EPOCH TIME: 1771091177.575093
[02/14 12:46:17     81s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2961.6M, EPOCH TIME: 1771091177.575157
[02/14 12:46:17     81s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2961.6M, EPOCH TIME: 1771091177.575292
[02/14 12:46:17     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2961.6MB).
[02/14 12:46:17     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.031, MEM:2961.6M, EPOCH TIME: 1771091177.576183
[02/14 12:46:17     81s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:17     81s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=2961.6M
[02/14 12:46:17     81s] [oiPhyDebug] optDemand 2353838400.00, spDemand 2353838400.00.
[02/14 12:46:17     81s] [LDM::Info] TotalInstCnt at InitDesignMc1: 162
[02/14 12:46:17     81s] ### Creating RouteCongInterface, started
[02/14 12:46:17     81s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] #optDebug: {0, 1.000}
[02/14 12:46:17     81s] ### Creating RouteCongInterface, finished
[02/14 12:46:17     81s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:17     81s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:17     81s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:17     81s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:17     81s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:17     81s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:17     81s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:17     81s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:17     81s] *info: 1 clock net excluded
[02/14 12:46:17     81s] *info: 1 net with fixed/cover wires excluded.
[02/14 12:46:17     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.7Y9YDKORxi.1
[02/14 12:46:17     81s] PathGroup :  reg2reg  TargetSlack : 0.0376 
[02/14 12:46:17     81s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:46:17     81s] ** GigaOpt Optimizer WNS Slack -0.136 TNS Slack -1.418 Density 0.20
[02/14 12:46:17     81s] Optimizer WNS Pass 0
[02/14 12:46:17     81s] OptDebug: Start of Optimizer WNS Pass 0:
[02/14 12:46:17     81s] +----------+------+------+
[02/14 12:46:17     81s] |Path Group|   WNS|   TNS|
[02/14 12:46:17     81s] +----------+------+------+
[02/14 12:46:17     81s] |default   | 0.072| 0.000|
[02/14 12:46:17     81s] |reg2reg   |-0.136|-1.418|
[02/14 12:46:17     81s] |HEPG      |-0.136|-1.418|
[02/14 12:46:17     81s] |All Paths |-0.136|-1.418|
[02/14 12:46:17     81s] +----------+------+------+
[02/14 12:46:17     81s] 
[02/14 12:46:17     81s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.136ns TNS -1.418ns; HEPG WNS -0.136ns TNS -1.418ns; all paths WNS -0.136ns TNS -1.418ns; Real time 0:00:49.0
[02/14 12:46:18     81s] Active Path Group: reg2reg  
[02/14 12:46:18     82s] Info: pruned 4 cells for critical region restructuring (50% target).
[02/14 12:46:26     82s] Info: initial physical memory for 2 CRR processes is 1068.58MB.
[02/14 12:46:26     82s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:26     82s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:46:26     82s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:26     82s] |  -0.136|   -0.136|  -1.418|   -1.418|    0.20%|   0:00:00.0| 2962.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:46:35     91s] Starting generalSmallTnsOpt
[02/14 12:46:36     91s] |  -0.106|   -0.106|  -1.184|   -1.184|    0.20%|   0:00:10.0| 2983.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[4]/D   |
[02/14 12:46:36     91s] |  -0.106|   -0.106|  -1.183|   -1.183|    0.20%|   0:00:00.0| 2983.8M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[12]/Q  |
[02/14 12:46:36     91s] Ending generalSmallTnsOpt End
[02/14 12:46:36     91s] |  -0.106|   -0.106|  -1.183|   -1.183|    0.20%|   0:00:00.0| 2983.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:36     91s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:36     91s]  
[02/14 12:46:36     91s] **INFO: Starting Blocking QThread with 1 CPU
[02/14 12:46:36     91s]    ____________________________________________________________________
[02/14 12:46:36     91s] __/ message from Blocking QThread
[02/14 12:46:36     91s] *** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.1M
[02/14 12:46:36     91s] Starting hold timing update
[02/14 12:46:36     91s] OPTC: user 20.0 (reset)
[02/14 12:46:36     91s] Starting delay calculation for Hold views
[02/14 12:46:36     91s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:46:36     91s] #################################################################################
[02/14 12:46:36     91s] # Design Stage: PreRoute
[02/14 12:46:36     91s] # Design Name: counter_16bit
[02/14 12:46:36     91s] # Design Mode: 130nm
[02/14 12:46:36     91s] # Analysis Mode: MMMC OCV 
[02/14 12:46:36     91s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:46:36     91s] # Signoff Settings: SI Off 
[02/14 12:46:36     91s] #################################################################################
[02/14 12:46:36     91s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:46:36     91s] Start delay calculation (fullDC) (1 T). (MEM=2294.67)
[02/14 12:46:37     91s] Total number of fetched objects 188
[02/14 12:46:37     91s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:46:37     91s] End delay calculation. (MEM=2284.32 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:46:37     91s] End delay calculation (fullDC). (MEM=2284.32 CPU=0:00:00.1 REAL=0:00:01.0)
[02/14 12:46:37     91s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=22.4M)
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] OptSummary:
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] ------------------------------------------------------------------
[02/14 12:46:37     91s]      Design Initial Hold Timing
[02/14 12:46:37     91s] ------------------------------------------------------------------
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] Hold views included:
[02/14 12:46:37     91s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] +--------------------+---------+---------+---------+
[02/14 12:46:37     91s] |     Hold mode      |   all   | reg2reg | default |
[02/14 12:46:37     91s] +--------------------+---------+---------+---------+
[02/14 12:46:37     91s] |           WNS (ns):| -0.331  |  0.101  | -0.331  |
[02/14 12:46:37     91s] |           TNS (ns):| -5.263  |  0.000  | -5.263  |
[02/14 12:46:37     91s] |    Violating Paths:|   17    |    0    |   17    |
[02/14 12:46:37     91s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:46:37     91s] +--------------------+---------+---------+---------+
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] Density: 0.204%
[02/14 12:46:37     91s] Routing Overflow: 0.00% H and 0.00% V
[02/14 12:46:37     91s] ------------------------------------------------------------------
[02/14 12:46:37     91s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[02/14 12:46:37     91s] End of hold timing update
[02/14 12:46:37     91s] *** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), mem = 32.4M
[02/14 12:46:36      0s] *** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.1M
[02/14 12:46:36      0s] Starting hold timing update
[02/14 12:46:36      0s] 
[02/14 12:46:36      0s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:46:36      0s] Deleting Lib Analyzer.
[02/14 12:46:36      0s] 
[02/14 12:46:36      0s] TimeStamp Deleting Cell Server End ...
[02/14 12:46:36      0s] OPTC: user 20.0 (reset)
[02/14 12:46:36      0s] Starting delay calculation for Hold views
[02/14 12:46:36      0s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:46:36      0s] #################################################################################
[02/14 12:46:36      0s] # Design Stage: PreRoute
[02/14 12:46:36      0s] # Design Name: counter_16bit
[02/14 12:46:36      0s] # Design Mode: 130nm
[02/14 12:46:36      0s] # Analysis Mode: MMMC OCV 
[02/14 12:46:36      0s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:46:36      0s] # Signoff Settings: SI Off 
[02/14 12:46:36      0s] #################################################################################
[02/14 12:46:36      0s] Calculate late delays in OCV mode...
[02/14 12:46:36      0s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:46:36      0s] Calculate early delays in OCV mode...
[02/14 12:46:36      0s] Topological Sorting (REAL = 0:00:00.0, MEM = 28.7M, InitMEM = 26.8M)
[02/14 12:46:36      0s] Start delay calculation (fullDC) (1 T). (MEM=2294.67)
[02/14 12:46:37      0s] End AAE Lib Interpolated Model. (MEM=2316.996094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:46:37      0s] Total number of fetched objects 188
[02/14 12:46:37      0s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:46:37      0s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:46:37      0s] End delay calculation. (MEM=2284.32 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:46:37      0s] End delay calculation (fullDC). (MEM=2284.32 CPU=0:00:00.1 REAL=0:00:01.0)
[02/14 12:46:37      0s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 18.3M) ***
[02/14 12:46:37      0s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=22.4M)
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] OptSummary:
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] ------------------------------------------------------------------
[02/14 12:46:37      0s]      Design Initial Hold Timing
[02/14 12:46:37      0s] ------------------------------------------------------------------
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] Hold views included:
[02/14 12:46:37      0s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] +--------------------+---------+---------+---------+
[02/14 12:46:37      0s] |     Hold mode      |   all   | reg2reg | default |
[02/14 12:46:37      0s] +--------------------+---------+---------+---------+
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] |           WNS (ns):| -0.331  |  0.101  | -0.331  |
[02/14 12:46:37      0s] |           TNS (ns):| -5.263  |  0.000  | -5.263  |
[02/14 12:46:37      0s] |    Violating Paths:|   17    |    0    |   17    |
[02/14 12:46:37      0s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:46:37      0s] +--------------------+---------+---------+---------+
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] Density: 0.204%
[02/14 12:46:37      0s] Routing Overflow: 0.00% H and 0.00% V
[02/14 12:46:37      0s] ------------------------------------------------------------------
[02/14 12:46:37      0s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[02/14 12:46:37      0s] End of hold timing update
[02/14 12:46:37      0s] *** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), mem = 32.4M
[02/14 12:46:37      0s] 
[02/14 12:46:37      0s] =============================================================================================
[02/14 12:46:37      0s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / clock_opt_design #1
[02/14 12:46:37      0s]                                                                                 25.11-s102_1
[02/14 12:46:37      0s] =============================================================================================
[02/14 12:46:37      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:37      0s] ---------------------------------------------------------------------------------------------
[02/14 12:46:37      0s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:46:37      0s] [ UpdateTimingGraph      ]      1   0:00:00.2  (  19.5 % )     0:00:00.4 /  0:00:00.3    1.0
[02/14 12:46:37      0s] [ FullDelayCalc          ]      1   0:00:00.2  (  19.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:37      0s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:46:37      0s] [ TimingReport           ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:46:37      0s] [ MISC                   ]          0:00:00.5  (  55.9 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:46:37      0s] ---------------------------------------------------------------------------------------------
[02/14 12:46:37      0s]  QThreadWorker #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/14 12:46:37      0s] ---------------------------------------------------------------------------------------------

 
[02/14 12:46:37     91s] _______________________________________________________________________
[02/14 12:46:37     91s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:37     91s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:46:37     91s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:37     91s] |  -0.106|   -0.106|  -1.183|   -1.183|    0.20%|   0:00:01.0| 2985.5M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:37     91s] |  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:01.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:37     91s] |  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:00.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:37     91s] |  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:00.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:37     91s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] *** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:11.0 mem=2986.4M) ***
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] *** Finished Optimize Step Cumulative (cpu=0:00:09.7 real=0:00:20.0 mem=2986.4M) ***
[02/14 12:46:37     91s] OptDebug: End of Optimizer WNS Pass 0:
[02/14 12:46:37     91s] +----------+------+------+
[02/14 12:46:37     91s] |Path Group|   WNS|   TNS|
[02/14 12:46:37     91s] +----------+------+------+
[02/14 12:46:37     91s] |default   | 0.078| 0.000|
[02/14 12:46:37     91s] |reg2reg   |-0.106|-1.162|
[02/14 12:46:37     91s] |HEPG      |-0.106|-1.162|
[02/14 12:46:37     91s] |All Paths |-0.106|-1.162|
[02/14 12:46:37     91s] +----------+------+------+
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.106ns TNS -1.162ns; HEPG WNS -0.106ns TNS -1.162ns; all paths WNS -0.106ns TNS -1.162ns; Real time 0:01:09
[02/14 12:46:37     91s] ** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.162 Density 0.21
GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.7Y9YDKORxi.1
[02/14 12:46:37     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.7Y9YDKORxi.1
[02/14 12:46:37     91s] ** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.162 Density 0.21
[02/14 12:46:37     91s] Optimizer WNS Pass 1
[02/14 12:46:37     91s] OptDebug: Start of Optimizer WNS Pass 1:
[02/14 12:46:37     91s] +----------+------+------+
[02/14 12:46:37     91s] |Path Group|   WNS|   TNS|
[02/14 12:46:37     91s] +----------+------+------+
[02/14 12:46:37     91s] |default   | 0.078| 0.000|
[02/14 12:46:37     91s] |reg2reg   |-0.106|-1.162|
[02/14 12:46:37     91s] |HEPG      |-0.106|-1.162|
[02/14 12:46:37     91s] |All Paths |-0.106|-1.162|
[02/14 12:46:37     91s] +----------+------+------+
[02/14 12:46:37     91s] 
[02/14 12:46:37     91s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.106ns TNS -1.162ns; HEPG WNS -0.106ns TNS -1.162ns; all paths WNS -0.106ns TNS -1.162ns; Real time 0:01:09
[02/14 12:46:38     92s] Active Path Group: reg2reg  
[02/14 12:46:38     92s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:38     92s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:46:38     92s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:38     92s] |  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:00.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:44     98s] Starting generalSmallTnsOpt
[02/14 12:46:44     98s] Ending generalSmallTnsOpt End
[02/14 12:46:44     98s] |  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:06.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:44     98s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:44     98s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:44     98s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:46:44     98s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:44     98s] |  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:06.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:44     98s] |  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:06.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:44     98s] |  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:00.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:44     98s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:44     98s] 
[02/14 12:46:44     98s] *** Finish Core Optimize Step (cpu=0:00:06.8 real=0:00:06.0 mem=2987.2M) ***
[02/14 12:46:44     98s] 
[02/14 12:46:44     98s] *** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:06.0 mem=2987.2M) ***
[02/14 12:46:44     98s] OptDebug: End of Optimizer WNS Pass 1:
[02/14 12:46:44     98s] +----------+------+------+
[02/14 12:46:44     98s] |Path Group|   WNS|   TNS|
[02/14 12:46:44     98s] +----------+------+------+
[02/14 12:46:44     98s] |default   | 0.078| 0.000|
[02/14 12:46:44     98s] |reg2reg   |-0.103|-1.140|
[02/14 12:46:44     98s] |HEPG      |-0.103|-1.140|
[02/14 12:46:44     98s] |All Paths |-0.103|-1.140|
[02/14 12:46:44     98s] +----------+------+------+
[02/14 12:46:44     98s] 
[02/14 12:46:44     98s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.103ns TNS -1.140ns; HEPG WNS -0.103ns TNS -1.140ns; all paths WNS -0.103ns TNS -1.140ns; Real time 0:01:16
[02/14 12:46:44     99s] ** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.140 Density 0.21
[02/14 12:46:44     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.7Y9YDKORxi.2
[02/14 12:46:44     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.7Y9YDKORxi.2
[02/14 12:46:44     99s] ** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.140 Density 0.21
[02/14 12:46:45     99s] OptDebug: End of Setup Fixing:
[02/14 12:46:45     99s] +----------+------+------+
[02/14 12:46:45     99s] |Path Group|   WNS|   TNS|
[02/14 12:46:45     99s] +----------+------+------+
[02/14 12:46:45     99s] |default   | 0.078| 0.000|
[02/14 12:46:45     99s] |reg2reg   |-0.103|-1.140|
[02/14 12:46:45     99s] |HEPG      |-0.103|-1.140|
[02/14 12:46:45     99s] |All Paths |-0.103|-1.140|
[02/14 12:46:45     99s] +----------+------+------+
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] Finished writing unified metrics of routing constraints.
[02/14 12:46:45     99s] Bottom Preferred Layer:
[02/14 12:46:45     99s] +-------------+------------+----------+
[02/14 12:46:45     99s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:45     99s] +-------------+------------+----------+
[02/14 12:46:45     99s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:45     99s] +-------------+------------+----------+
[02/14 12:46:45     99s] Via Pillar Rule:
[02/14 12:46:45     99s]     None
[02/14 12:46:45     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.7Y9YDKORxi.1
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] *** Finish post-CTS Setup Fixing (cpu=0:00:17.6 real=0:00:28.0 mem=2987.2M) ***
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] Total-nets :: 186, Stn-nets :: 66, ratio :: 35.4839 %, Total-len 18747.6, Stn-len 2557.92
[02/14 12:46:45     99s] CSM is empty.
[02/14 12:46:45     99s] CSM is empty.
[02/14 12:46:45     99s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 177
[02/14 12:46:45     99s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2986.5M, EPOCH TIME: 1771091205.260411
[02/14 12:46:45     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:177).
[02/14 12:46:45     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:45     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:45     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:45     99s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.007, MEM:2975.4M, EPOCH TIME: 1771091205.267259
[02/14 12:46:45     99s] Memory usage before memory release/compaction is 2975.4
[02/14 12:46:45     99s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:45     99s] Memory usage at end of DPlace-Cleanup is 2975.4M.
[02/14 12:46:45     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.6
[02/14 12:46:45     99s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:18.3/0:00:28.2 (0.6), totSession cpu/real = 0:01:39.4/0:02:20.9 (0.7), mem = 2975.5M
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] =============================================================================================
[02/14 12:46:45     99s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              25.11-s102_1
[02/14 12:46:45     99s] =============================================================================================
[02/14 12:46:45     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:45     99s] ---------------------------------------------------------------------------------------------
[02/14 12:46:45     99s] [ SkewClock              ]      2   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:00.1    0.1
[02/14 12:46:45     99s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:45     99s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.0
[02/14 12:46:45     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:45     99s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[02/14 12:46:45     99s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:45     99s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:46:45     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:45     99s] [ BottleneckAnalyzerInit ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:46:45     99s] [ TransformInit          ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:46:45     99s] [ OptimizationStep       ]      2   0:00:08.6  (  30.5 % )     0:00:26.4 /  0:00:16.5    0.6
[02/14 12:46:45     99s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.3    0.5
[02/14 12:46:45     99s] [ OptSingleIteration     ]     29   0:00:00.0  (   0.1 % )     0:00:16.7 /  0:00:16.2    1.0
[02/14 12:46:45     99s] [ OptGetWeight           ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:45     99s] [ OptEval                ]     29   0:00:16.1  (  57.2 % )     0:00:16.1 /  0:00:15.7    1.0
[02/14 12:46:45     99s] [ OptCommit              ]     29   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:46:45     99s] [ PostCommitDelayUpdate  ]     29   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:45     99s] [ IncrDelayCalc          ]     61   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[02/14 12:46:45     99s] [ SetupOptGetWorkingSet  ]     66   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[02/14 12:46:45     99s] [ SetupOptGetActiveNode  ]     66   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:45     99s] [ SetupOptSlackGraph     ]     29   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:46:45     99s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:45     99s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:45     99s] [ IncrTimingUpdate       ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:45     99s] [ QThreadWait            ]      1   0:00:01.1  (   3.8 % )     0:00:01.1 /  0:00:00.1      *
[02/14 12:46:45     99s] [ MISC                   ]          0:00:01.3  (   4.7 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:46:45     99s] ---------------------------------------------------------------------------------------------
[02/14 12:46:45     99s]  WnsOpt #1 TOTAL                    0:00:28.2  ( 100.0 % )     0:00:28.2 /  0:00:18.3    0.6
[02/14 12:46:45     99s] ---------------------------------------------------------------------------------------------
[02/14 12:46:45     99s] Begin: Collecting metrics
[02/14 12:46:45     99s] 
	GigaOpt Setup Optimization summary:
[02/14 12:46:45     99s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 | 0:00:00  |        2962 |
	| wns_pass_0       |    -0.106 |   -0.106 |        -1 |       -1 |        0.21 | 0:00:20  |        2986 |
	| legalization_0   |    -0.106 |   -0.106 |        -1 |       -1 |        0.21 | 0:00:00  |        2986 |
	| init_wns_pass_1  |    -0.106 |   -0.106 |        -1 |       -1 |        0.21 | 0:00:01  |        2986 |
	| wns_pass_1       |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:06  |        2987 |
	| legalization_1   |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:01  |        2987 |
	| end_setup_fixing |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:00  |        2987 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:28  |        2987 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:46:45     99s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2987.3M, current mem=2974.9M)

[02/14 12:46:45     99s] End: Collecting metrics
[02/14 12:46:45     99s] End: GigaOpt Optimization in WNS mode
[02/14 12:46:45     99s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:46:45     99s] Deleting Lib Analyzer.
[02/14 12:46:45     99s] Begin: GigaOpt Optimization in TNS mode
[02/14 12:46:45     99s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[02/14 12:46:45     99s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[02/14 12:46:45     99s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:45     99s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:45     99s] *** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:39.7/0:02:21.2 (0.7), mem = 2974.9M
[02/14 12:46:45     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.7
[02/14 12:46:45     99s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] Creating Lib Analyzer ...
[02/14 12:46:45     99s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:46:45     99s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:46:45     99s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:46:45     99s] 
[02/14 12:46:45     99s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:45     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=2977.0M
[02/14 12:46:45     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=2977.0M
[02/14 12:46:45     99s] Creating Lib Analyzer, finished. 
[02/14 12:46:45    100s] 
[02/14 12:46:45    100s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:45    100s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[02/14 12:46:45    100s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2977.0M
[02/14 12:46:45    100s] Memory usage before memory release/compaction is 2977.0
[02/14 12:46:45    100s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:45    100s] Memory usage at beginning of DPlace-Init is 2976.9M.
[02/14 12:46:45    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2976.9M, EPOCH TIME: 1771091205.970131
[02/14 12:46:45    100s] Processing tracks to init pin-track alignment.
[02/14 12:46:45    100s] z: 2, totalTracks: 1
[02/14 12:46:45    100s] z: 4, totalTracks: 1
[02/14 12:46:45    100s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:45    100s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2976.9M, EPOCH TIME: 1771091205.991808
[02/14 12:46:45    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:45    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:45    100s] 
[02/14 12:46:45    100s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:45    100s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:46    100s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2976.9M, EPOCH TIME: 1771091206.000215
[02/14 12:46:46    100s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2976.9M, EPOCH TIME: 1771091206.000276
[02/14 12:46:46    100s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2976.9M, EPOCH TIME: 1771091206.000380
[02/14 12:46:46    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2976.9MB).
[02/14 12:46:46    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2976.9M, EPOCH TIME: 1771091206.001161
[02/14 12:46:46    100s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:46    100s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2976.9M
[02/14 12:46:46    100s] [oiPhyDebug] optDemand 2527138800.00, spDemand 2527138800.00.
[02/14 12:46:46    100s] [LDM::Info] TotalInstCnt at InitDesignMc1: 177
[02/14 12:46:46    100s] ### Creating RouteCongInterface, started
[02/14 12:46:46    100s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:46    100s] 
[02/14 12:46:46    100s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[02/14 12:46:46    100s] 
[02/14 12:46:46    100s] #optDebug: {0, 1.000}
[02/14 12:46:46    100s] ### Creating RouteCongInterface, finished
[02/14 12:46:46    100s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:46    100s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:46    100s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:46    100s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:46    100s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:46    100s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:46    100s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:46    100s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:46    100s] *info: 1 clock net excluded
[02/14 12:46:46    100s] *info: 1 net with fixed/cover wires excluded.
[02/14 12:46:46    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.7Y9YDKORxi.2
[02/14 12:46:46    100s] PathGroup :  reg2reg  TargetSlack : 0.0376 
[02/14 12:46:46    100s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:46:46    100s] ** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.140 Density 0.21
[02/14 12:46:46    100s] Optimizer TNS Opt
[02/14 12:46:46    100s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:46:46    100s] +----------+------+------+
[02/14 12:46:46    100s] |Path Group|   WNS|   TNS|
[02/14 12:46:46    100s] +----------+------+------+
[02/14 12:46:46    100s] |default   | 0.078| 0.000|
[02/14 12:46:46    100s] |reg2reg   |-0.103|-1.140|
[02/14 12:46:46    100s] |HEPG      |-0.103|-1.140|
[02/14 12:46:46    100s] |All Paths |-0.103|-1.140|
[02/14 12:46:46    100s] +----------+------+------+
[02/14 12:46:46    100s] 
[02/14 12:46:46    100s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.103ns TNS -1.140ns; HEPG WNS -0.103ns TNS -1.140ns; all paths WNS -0.103ns TNS -1.140ns; Real time 0:01:18
[02/14 12:46:46    100s] Active Path Group: reg2reg  
[02/14 12:46:46    100s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:46    100s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:46:46    100s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:46    100s] |  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:00.0| 2977.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:55    109s] |  -0.103|   -0.103|  -1.046|   -1.046|    0.21%|   0:00:09.0| 2984.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[1]/D   |
[02/14 12:46:55    109s] |  -0.103|   -0.103|  -1.046|   -1.046|    0.21%|   0:00:00.0| 2984.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:46:55    109s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] *** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=2984.3M) ***
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] *** Finished Optimize Step Cumulative (cpu=0:00:08.6 real=0:00:09.0 mem=2984.3M) ***
[02/14 12:46:55    109s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:46:55    109s] +----------+------+------+
[02/14 12:46:55    109s] |Path Group|   WNS|   TNS|
[02/14 12:46:55    109s] +----------+------+------+
[02/14 12:46:55    109s] |default   | 0.078| 0.000|
[02/14 12:46:55    109s] |reg2reg   |-0.103|-1.046|
[02/14 12:46:55    109s] |HEPG      |-0.103|-1.046|
[02/14 12:46:55    109s] |All Paths |-0.103|-1.046|
[02/14 12:46:55    109s] +----------+------+------+
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.103ns TNS -1.046ns; HEPG WNS -0.103ns TNS -1.046ns; all paths WNS -0.103ns TNS -1.046ns; Real time 0:01:27
[02/14 12:46:55    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.7Y9YDKORxi.3
[02/14 12:46:55    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.7Y9YDKORxi.3
[02/14 12:46:55    109s] ** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.046 Density 0.21
[02/14 12:46:55    109s] OptDebug: End of Setup Fixing:
[02/14 12:46:55    109s] +----------+------+------+
[02/14 12:46:55    109s] |Path Group|   WNS|   TNS|
[02/14 12:46:55    109s] +----------+------+------+
[02/14 12:46:55    109s] |default   | 0.078| 0.000|
[02/14 12:46:55    109s] |reg2reg   |-0.103|-1.046|
[02/14 12:46:55    109s] |HEPG      |-0.103|-1.046|
[02/14 12:46:55    109s] |All Paths |-0.103|-1.046|
[02/14 12:46:55    109s] +----------+------+------+
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] Finished writing unified metrics of routing constraints.
[02/14 12:46:55    109s] Bottom Preferred Layer:
[02/14 12:46:55    109s] +-------------+------------+----------+
[02/14 12:46:55    109s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:55    109s] +-------------+------------+----------+
[02/14 12:46:55    109s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:55    109s] +-------------+------------+----------+
[02/14 12:46:55    109s] Via Pillar Rule:
[02/14 12:46:55    109s]     None
[02/14 12:46:55    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.7Y9YDKORxi.2
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] *** Finish post-CTS Setup Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=2984.3M) ***
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] Total-nets :: 186, Stn-nets :: 72, ratio :: 38.7097 %, Total-len 18736.2, Stn-len 2734.1
[02/14 12:46:55    109s] CSM is empty.
[02/14 12:46:55    109s] CSM is empty.
[02/14 12:46:55    109s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 177
[02/14 12:46:55    109s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2984.3M, EPOCH TIME: 1771091215.691636
[02/14 12:46:55    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:177).
[02/14 12:46:55    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:55    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:55    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:55    109s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:2976.6M, EPOCH TIME: 1771091215.697841
[02/14 12:46:55    109s] Memory usage before memory release/compaction is 2976.6
[02/14 12:46:55    109s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:55    109s] Memory usage at end of DPlace-Cleanup is 2976.6M.
[02/14 12:46:55    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.7
[02/14 12:46:55    109s] *** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.7/0:00:10.1 (1.0), totSession cpu/real = 0:01:49.4/0:02:31.3 (0.7), mem = 2976.6M
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] =============================================================================================
[02/14 12:46:55    109s]  Step TAT Report : TnsOpt #1 / clock_opt_design #1                              25.11-s102_1
[02/14 12:46:55    109s] =============================================================================================
[02/14 12:46:55    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:55    109s] ---------------------------------------------------------------------------------------------
[02/14 12:46:55    109s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:55    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:55    109s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:46:55    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/14 12:46:55    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:46:55    109s] [ TransformInit          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:46:55    109s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:08.9 /  0:00:08.5    1.0
[02/14 12:46:55    109s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.1 % )     0:00:08.9 /  0:00:08.5    1.0
[02/14 12:46:55    109s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ OptEval                ]     11   0:00:08.8  (  86.6 % )     0:00:08.8 /  0:00:08.4    1.0
[02/14 12:46:55    109s] [ OptCommit              ]     11   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[02/14 12:46:55    109s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:46:55    109s] [ IncrDelayCalc          ]     15   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:46:55    109s] [ SetupOptGetWorkingSet  ]     33   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[02/14 12:46:55    109s] [ SetupOptGetActiveNode  ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ SetupOptSlackGraph     ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:46:55    109s] [ TnsPass                ]      1   0:00:00.4  (   3.5 % )     0:00:09.3 /  0:00:08.9    1.0
[02/14 12:46:55    109s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:55    109s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:55    109s] [ MISC                   ]          0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:46:55    109s] ---------------------------------------------------------------------------------------------
[02/14 12:46:55    109s]  TnsOpt #1 TOTAL                    0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:09.7    1.0
[02/14 12:46:55    109s] ---------------------------------------------------------------------------------------------
[02/14 12:46:55    109s] Begin: Collecting metrics
[02/14 12:46:55    109s] 
	GigaOpt Setup Optimization summary:
[02/14 12:46:55    109s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:01  |        2977 |
	| tns_pass_0       |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:09  |        2984 |
	| legalization_0   |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:00  |        2984 |
	| end_setup_fixing |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:00  |        2984 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:46:55    109s] 
[02/14 12:46:55    109s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:10  |        2984 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:46:55    109s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2984.3M, current mem=2976.6M)

[02/14 12:46:55    109s] End: Collecting metrics
[02/14 12:46:55    109s] End: GigaOpt Optimization in TNS mode
[02/14 12:46:56    109s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/14 12:46:56    109s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/14 12:46:56    109s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:46:56    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2976.6M
[02/14 12:46:56    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2976.6M
[02/14 12:46:56    109s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/14 12:46:56    109s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:46:56    109s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:46:56    109s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:50 mem=2976.6M
[02/14 12:46:56    109s] Memory usage before memory release/compaction is 2976.6
[02/14 12:46:56    109s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:56    109s] Memory usage at beginning of DPlace-Init is 2976.6M.
[02/14 12:46:56    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2976.6M, EPOCH TIME: 1771091216.030213
[02/14 12:46:56    109s] Processing tracks to init pin-track alignment.
[02/14 12:46:56    109s] z: 2, totalTracks: 1
[02/14 12:46:56    109s] z: 4, totalTracks: 1
[02/14 12:46:56    109s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:56    109s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2976.6M, EPOCH TIME: 1771091216.052164
[02/14 12:46:56    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    109s] 
[02/14 12:46:56    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:56    109s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:56    109s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2976.6M, EPOCH TIME: 1771091216.060946
[02/14 12:46:56    109s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2976.6M, EPOCH TIME: 1771091216.061013
[02/14 12:46:56    109s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2976.6M, EPOCH TIME: 1771091216.061152
[02/14 12:46:56    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2976.6MB).
[02/14 12:46:56    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2976.6M, EPOCH TIME: 1771091216.062088
[02/14 12:46:56    109s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:56    109s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2976.6M
[02/14 12:46:56    109s] [oiPhyDebug] optDemand 2536660800.00, spDemand 2536660800.00.
[02/14 12:46:56    109s] [LDM::Info] TotalInstCnt at InitDesignMc1: 177
[02/14 12:46:56    109s] Begin: Area Reclaim Optimization
[02/14 12:46:56    109s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:46:56    109s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:49.8/0:02:31.7 (0.7), mem = 2976.6M
[02/14 12:46:56    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.8
[02/14 12:46:56    109s] 
[02/14 12:46:56    109s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:46:56    109s] [LDM::Info] TotalInstCnt at InitDesignMc2: 177
[02/14 12:46:56    109s] ### Creating RouteCongInterface, started
[02/14 12:46:56    109s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:56    109s] 
[02/14 12:46:56    109s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:46:56    109s] 
[02/14 12:46:56    109s] #optDebug: {0, 1.000}
[02/14 12:46:56    109s] ### Creating RouteCongInterface, finished
[02/14 12:46:56    109s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:56    109s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:56    109s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:56    109s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:56    109s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:56    109s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:46:56    109s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:46:56    109s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:46:56    109s] Reclaim Optimization WNS Slack -0.103  TNS Slack -1.046 Density 0.21
[02/14 12:46:56    109s] +---------+---------+--------+--------+------------+--------+
[02/14 12:46:56    109s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/14 12:46:56    109s] +---------+---------+--------+--------+------------+--------+
[02/14 12:46:56    109s] |    0.21%|        -|  -0.103|  -1.046|   0:00:00.0| 2976.6M|
[02/14 12:46:56    110s] |    0.21%|        0|  -0.103|  -1.046|   0:00:00.0| 2977.3M|
[02/14 12:46:56    110s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:46:56    110s] |    0.21%|        0|  -0.103|  -1.046|   0:00:00.0| 2977.3M|
[02/14 12:46:56    110s] |    0.21%|        3|  -0.101|  -1.031|   0:00:00.0| 2977.8M|
[02/14 12:46:56    110s] |    0.21%|        4|  -0.101|  -1.031|   0:00:00.0| 2978.0M|
[02/14 12:46:56    110s] |    0.21%|        0|  -0.101|  -1.031|   0:00:00.0| 2978.0M|
[02/14 12:46:56    110s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:46:56    110s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[02/14 12:46:56    110s] |    0.21%|        0|  -0.101|  -1.031|   0:00:00.0| 2978.0M|
[02/14 12:46:56    110s] +---------+---------+--------+--------+------------+--------+
[02/14 12:46:56    110s] Reclaim Optimization End WNS Slack -0.101  TNS Slack -1.031 Density 0.21
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 1 Resize = 2 **
[02/14 12:46:56    110s] --------------------------------------------------------------
[02/14 12:46:56    110s] |                                   | Total     | Sequential |
[02/14 12:46:56    110s] --------------------------------------------------------------
[02/14 12:46:56    110s] | Num insts resized                 |       2  |       0    |
[02/14 12:46:56    110s] | Num insts undone                  |       2  |       0    |
[02/14 12:46:56    110s] | Num insts Downsized               |       2  |       0    |
[02/14 12:46:56    110s] | Num insts Samesized               |       0  |       0    |
[02/14 12:46:56    110s] | Num insts Upsized                 |       0  |       0    |
[02/14 12:46:56    110s] | Num multiple commits+uncommits    |       0  |       -    |
[02/14 12:46:56    110s] --------------------------------------------------------------
[02/14 12:46:56    110s] Finished writing unified metrics of routing constraints.
[02/14 12:46:56    110s] Bottom Preferred Layer:
[02/14 12:46:56    110s] +-------------+------------+----------+
[02/14 12:46:56    110s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:56    110s] +-------------+------------+----------+
[02/14 12:46:56    110s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:56    110s] +-------------+------------+----------+
[02/14 12:46:56    110s] Via Pillar Rule:
[02/14 12:46:56    110s]     None
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s] Number of times islegalLocAvaiable called = 15 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
[02/14 12:46:56    110s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
[02/14 12:46:56    110s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2978.0M, EPOCH TIME: 1771091216.879335
[02/14 12:46:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[02/14 12:46:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2978.0M, EPOCH TIME: 1771091216.882167
[02/14 12:46:56    110s] Memory usage before memory release/compaction is 2978.0
[02/14 12:46:56    110s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:56    110s] Memory usage at end of DPlace-Cleanup is 2978.0M.
[02/14 12:46:56    110s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2978.0M, EPOCH TIME: 1771091216.883978
[02/14 12:46:56    110s] Memory usage before memory release/compaction is 2978.0
[02/14 12:46:56    110s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:56    110s] Memory usage at beginning of DPlace-Init is 2978.0M.
[02/14 12:46:56    110s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2978.0M, EPOCH TIME: 1771091216.884571
[02/14 12:46:56    110s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2978.0M, EPOCH TIME: 1771091216.906298
[02/14 12:46:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:56    110s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:56    110s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:2978.0M, EPOCH TIME: 1771091216.914992
[02/14 12:46:56    110s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2978.0M, EPOCH TIME: 1771091216.915060
[02/14 12:46:56    110s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2978.0M, EPOCH TIME: 1771091216.915205
[02/14 12:46:56    110s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.031, MEM:2978.0M, EPOCH TIME: 1771091216.915689
[02/14 12:46:56    110s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.031, REAL:0.032, MEM:2978.0M, EPOCH TIME: 1771091216.916042
[02/14 12:46:56    110s] TDRefine: refinePlace mode is spiral
[02/14 12:46:56    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.6
[02/14 12:46:56    110s] OPERPROF: Starting Refine-Place at level 1, MEM:2978.0M, EPOCH TIME: 1771091216.916521
[02/14 12:46:56    110s] *** Starting place_detail (0:01:51 mem=2978.0M) ***
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:46:56    110s] Total net bbox length = 1.838e+04 (8.421e+03 9.959e+03) (ext = 1.306e+04)

[02/14 12:46:56    110s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:56    110s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:46:56    110s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2978.0M, EPOCH TIME: 1771091216.919100
[02/14 12:46:56    110s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2978.0M, EPOCH TIME: 1771091216.919550
[02/14 12:46:56    110s] Set min layer with design mode ( 1 )
[02/14 12:46:56    110s] Set max layer with design mode ( 5 )
[02/14 12:46:56    110s] Set min layer with design mode ( 1 )
[02/14 12:46:56    110s] Set max layer with design mode ( 5 )
[02/14 12:46:56    110s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2978.0M, EPOCH TIME: 1771091216.925448
[02/14 12:46:56    110s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2978.0M, EPOCH TIME: 1771091216.925839
[02/14 12:46:56    110s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2978.0M, EPOCH TIME: 1771091216.926275
[02/14 12:46:56    110s] Starting refinePlace ...
[02/14 12:46:56    110s] Set min layer with design mode ( 1 )
[02/14 12:46:56    110s] Set max layer with design mode ( 5 )
[02/14 12:46:56    110s] One DDP V2 for no tweak run.
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s]  === Spiral for Logical I: (movable: 174) ===
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s]  Info: 0 filler has been deleted!
[02/14 12:46:56    110s] Move report: legalization moved 22 insts, mean move: 2.66 um, max move: 7.36 um spiral
[02/14 12:46:56    110s] 	Max move on inst (count_reg[5]): (107.64, 63.02) --> (110.86, 67.16)
[02/14 12:46:56    110s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:46:56    110s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:46:56    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2982.1MB) @(0:01:51 - 0:01:51).
[02/14 12:46:56    110s] Move report: Detail placement moved 22 insts, mean move: 2.66 um, max move: 7.36 um 
[02/14 12:46:56    110s] 	Max move on inst (count_reg[5]): (107.64, 63.02) --> (110.86, 67.16)
[02/14 12:46:56    110s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2982.3MB
[02/14 12:46:56    110s] Statistics of distance of Instance movement in refine placement:
[02/14 12:46:56    110s]   maximum (X+Y) =         7.36 um
[02/14 12:46:56    110s]   inst (count_reg[5]) with max move: (107.64, 63.02) -> (110.86, 67.16)
[02/14 12:46:56    110s]   mean    (X+Y) =         2.66 um
[02/14 12:46:56    110s] 	Violation at original loc: Overlapping with other instance
[02/14 12:46:56    110s] Total instances moved : 22
[02/14 12:46:56    110s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.024, REAL:0.024, MEM:2982.3M, EPOCH TIME: 1771091216.950172
[02/14 12:46:56    110s] Summary Report:
[02/14 12:46:56    110s] Instances moved: 22 (out of 174 movable)
[02/14 12:46:56    110s] Instances flipped: 0
[02/14 12:46:56    110s] Mean displacement: 2.66 um
[02/14 12:46:56    110s] Max displacement: 7.36 um (Instance: count_reg[5]) (107.64, 63.02) -> (110.86, 67.16)
[02/14 12:46:56    110s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
[02/14 12:46:56    110s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:46:56    110s] Total net bbox length = 1.843e+04 (8.460e+03 9.972e+03) (ext = 1.305e+04)
[02/14 12:46:56    110s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2982.3MB
[02/14 12:46:56    110s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2982.3MB) @(0:01:51 - 0:01:51).
[02/14 12:46:56    110s] *** Finished place_detail (0:01:51 mem=2982.3M) ***
[02/14 12:46:56    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.6
[02/14 12:46:56    110s] OPERPROF: Finished Refine-Place at level 1, CPU:0.031, REAL:0.034, MEM:2982.3M, EPOCH TIME: 1771091216.950543
[02/14 12:46:56    110s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2982.3M, EPOCH TIME: 1771091216.951898
[02/14 12:46:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[02/14 12:46:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2977.7M, EPOCH TIME: 1771091216.954095
[02/14 12:46:56    110s] Memory usage before memory release/compaction is 2977.7
[02/14 12:46:56    110s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:56    110s] Memory usage at end of DPlace-Cleanup is 2977.7M.
[02/14 12:46:56    110s] *** maximum move = 7.36 um ***
[02/14 12:46:56    110s] *** Finished re-routing un-routed nets (2977.7M) ***
[02/14 12:46:56    110s] Memory usage before memory release/compaction is 2977.7
[02/14 12:46:56    110s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:56    110s] Memory usage at beginning of DPlace-Init is 2977.7M.
[02/14 12:46:56    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2977.7M, EPOCH TIME: 1771091216.959738
[02/14 12:46:56    110s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2977.7M, EPOCH TIME: 1771091216.981201
[02/14 12:46:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:56    110s] 
[02/14 12:46:56    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:56    110s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:56    110s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2977.7M, EPOCH TIME: 1771091216.989699
[02/14 12:46:56    110s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2977.7M, EPOCH TIME: 1771091216.989774
[02/14 12:46:56    110s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2977.7M, EPOCH TIME: 1771091216.990262
[02/14 12:46:56    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2977.7M, EPOCH TIME: 1771091216.990696
[02/14 12:46:56    110s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:46:57    110s] 
[02/14 12:46:57    110s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2977.7M) ***
[02/14 12:46:57    110s] CSM is empty.
[02/14 12:46:57    110s] CSM is empty.
[02/14 12:46:57    110s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 174
[02/14 12:46:57    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.8
[02/14 12:46:57    110s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:50.7/0:02:32.6 (0.7), mem = 2977.7M
[02/14 12:46:57    110s] 
[02/14 12:46:57    110s] =============================================================================================
[02/14 12:46:57    110s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             25.11-s102_1
[02/14 12:46:57    110s] =============================================================================================
[02/14 12:46:57    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:57    110s] ---------------------------------------------------------------------------------------------
[02/14 12:46:57    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:57    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:46:57    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:57    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:46:57    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:57    110s] [ OptimizationStep       ]      1   0:00:00.0  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:46:57    110s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:46:57    110s] [ OptGetWeight           ]     34   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:57    110s] [ OptEval                ]     34   0:00:00.5  (  48.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:46:57    110s] [ OptCommit              ]     34   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:57    110s] [ PostCommitDelayUpdate  ]     35   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:46:57    110s] [ IncrDelayCalc          ]     17   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:46:57    110s] [ RefinePlace            ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:46:57    110s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:57    110s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:57    110s] [ MISC                   ]          0:00:00.2  (  17.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:46:57    110s] ---------------------------------------------------------------------------------------------
[02/14 12:46:57    110s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/14 12:46:57    110s] ---------------------------------------------------------------------------------------------
[02/14 12:46:57    110s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 174
[02/14 12:46:57    110s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2977.7M, EPOCH TIME: 1771091217.016305
[02/14 12:46:57    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:57    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:57    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:57    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:57    110s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2976.3M, EPOCH TIME: 1771091217.018093
[02/14 12:46:57    110s] Memory usage before memory release/compaction is 2976.3
[02/14 12:46:57    110s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:57    110s] Memory usage at end of DPlace-Cleanup is 2976.3M.
[02/14 12:46:57    110s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2975.77M, totSessionCpu=0:01:51).
[02/14 12:46:57    110s] Begin: Collecting metrics
[02/14 12:46:57    110s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 | 0:00:02  |        2976 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:46:57    110s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2976.6M, current mem=2975.8M)

[02/14 12:46:57    110s] End: Collecting metrics
[02/14 12:46:57    110s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:51.0/0:02:32.9 (0.7), mem = 2975.8M
[02/14 12:46:57    111s] Starting local wire reclaim
[02/14 12:46:57    111s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2975.8M, EPOCH TIME: 1771091217.330050
[02/14 12:46:57    111s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2975.8M, EPOCH TIME: 1771091217.330124
[02/14 12:46:57    111s] Memory usage before memory release/compaction is 2975.8
[02/14 12:46:57    111s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:46:57    111s] Memory usage at beginning of DPlace-Init is 2975.8M.
[02/14 12:46:57    111s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2975.8M, EPOCH TIME: 1771091217.331007
[02/14 12:46:57    111s] Processing tracks to init pin-track alignment.
[02/14 12:46:57    111s] z: 2, totalTracks: 1
[02/14 12:46:57    111s] z: 4, totalTracks: 1
[02/14 12:46:57    111s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:46:57    111s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2975.8M, EPOCH TIME: 1771091217.353929
[02/14 12:46:57    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:57    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:57    111s] 
[02/14 12:46:57    111s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:57    111s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:57    111s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.009, REAL:0.009, MEM:2975.8M, EPOCH TIME: 1771091217.362687
[02/14 12:46:57    111s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2975.8M, EPOCH TIME: 1771091217.362755
[02/14 12:46:57    111s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2975.8M, EPOCH TIME: 1771091217.362889
[02/14 12:46:57    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2975.8MB).
[02/14 12:46:57    111s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.033, MEM:2975.8M, EPOCH TIME: 1771091217.363649
[02/14 12:46:57    111s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.031, REAL:0.034, MEM:2975.8M, EPOCH TIME: 1771091217.364033
[02/14 12:46:57    111s] TDRefine: refinePlace mode is spiral
[02/14 12:46:57    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.7
[02/14 12:46:57    111s] OPERPROF:   Starting Refine-Place at level 2, MEM:2975.8M, EPOCH TIME: 1771091217.364486
[02/14 12:46:57    111s] *** Starting place_detail (0:01:51 mem=2975.8M) ***
[02/14 12:46:57    111s] Total net bbox length = 1.843e+04 (8.460e+03 9.972e+03) (ext = 1.305e+04)
[02/14 12:46:57    111s] 
[02/14 12:46:57    111s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:46:57    111s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:46:57    111s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2975.8M, EPOCH TIME: 1771091217.366943
[02/14 12:46:57    111s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2975.8M, EPOCH TIME: 1771091217.367017
[02/14 12:46:57    111s] Set min layer with design mode ( 1 )
[02/14 12:46:57    111s] Set max layer with design mode ( 5 )
[02/14 12:46:57    111s] Set min layer with design mode ( 1 )
[02/14 12:46:57    111s] Set max layer with design mode ( 5 )
[02/14 12:46:57    111s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2975.8M, EPOCH TIME: 1771091217.372009
[02/14 12:46:57    111s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2975.8M, EPOCH TIME: 1771091217.372406
[02/14 12:46:57    111s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2975.8M, EPOCH TIME: 1771091217.372850
[02/14 12:46:57    111s] Starting refinePlace ...
[02/14 12:46:57    111s] Set min layer with design mode ( 1 )
[02/14 12:46:57    111s] Set max layer with design mode ( 5 )
[02/14 12:46:57    111s] One DDP V2 for no tweak run.
[02/14 12:46:57    111s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2975.8M, EPOCH TIME: 1771091217.375481
[02/14 12:46:57    111s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:2975.9M, EPOCH TIME: 1771091217.376651
[02/14 12:46:57    111s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:2975.9M, EPOCH TIME: 1771091217.376730
[02/14 12:46:57    111s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:2975.9M, EPOCH TIME: 1771091217.376775
[02/14 12:46:57    111s] MP Top (174): mp=1.050. U=0.002.
[02/14 12:46:57    111s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.001, REAL:0.001, MEM:2975.9M, EPOCH TIME: 1771091217.377941
[02/14 12:46:57    111s] [Pin padding] pin density ratio 0.45
[02/14 12:46:57    111s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:2975.9M, EPOCH TIME: 1771091217.378418
[02/14 12:46:57    111s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:2975.9M, EPOCH TIME: 1771091217.378465
[02/14 12:46:57    111s] OPERPROF:             Starting InitSKP at level 7, MEM:2975.9M, EPOCH TIME: 1771091217.379141
[02/14 12:46:57    111s] no activity file in design. spp won't run.
[02/14 12:46:57    111s] no activity file in design. spp won't run.
[02/14 12:46:57    111s] OPERPROF:             Finished InitSKP at level 7, CPU:0.016, REAL:0.016, MEM:2979.4M, EPOCH TIME: 1771091217.395565
[02/14 12:46:57    111s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[02/14 12:46:57    111s] Timing cost in AAE based: 18909.8106120594202366
[02/14 12:46:57    111s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.018, REAL:0.019, MEM:2979.4M, EPOCH TIME: 1771091217.397020
[02/14 12:46:57    111s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.018, REAL:0.019, MEM:2979.4M, EPOCH TIME: 1771091217.397088
[02/14 12:46:57    111s] SKP cleared!
[02/14 12:46:57    111s] AAE Timing clean up.
[02/14 12:46:57    111s] Tweakage: fix icg 1, fix clk 0.
[02/14 12:46:57    111s] Tweakage: density cost 1, scale 0.4.
[02/14 12:46:57    111s] Tweakage: activity cost 0, scale 1.0.
[02/14 12:46:57    111s] Tweakage: timing cost on, scale 1.0.
[02/14 12:46:57    111s] Tweakage: congestion cost on, scale 1.0.
[02/14 12:46:57    111s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2977.5M, EPOCH TIME: 1771091217.397864
[02/14 12:46:57    111s] Cut to 3 partitions.
[02/14 12:46:57    111s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:2977.5M, EPOCH TIME: 1771091217.401209
[02/14 12:46:57    111s] Tweakage swap 30 pairs.
[02/14 12:46:57    111s] Tweakage swap 8 pairs.
[02/14 12:46:57    111s] Tweakage swap 1 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 5 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:57    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:57    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:57    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:57    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:57    111s] Starting Early Global Route supply map. mem = 2983.5M
[02/14 12:46:57    111s] (I)      Initializing eGR engine (regular)
[02/14 12:46:57    111s] Set min layer with design mode ( 1 )
[02/14 12:46:57    111s] Set max layer with design mode ( 5 )
[02/14 12:46:57    111s] (I)      clean place blk overflow:
[02/14 12:46:57    111s] (I)      H : enabled 1.00 0
[02/14 12:46:57    111s] (I)      V : enabled 1.00 0
[02/14 12:46:57    111s] (I)      Initializing eGR engine (regular)
[02/14 12:46:57    111s] Set min layer with design mode ( 1 )
[02/14 12:46:57    111s] Set max layer with design mode ( 5 )
[02/14 12:46:57    111s] (I)      clean place blk overflow:
[02/14 12:46:57    111s] (I)      H : enabled 1.00 0
[02/14 12:46:57    111s] (I)      V : enabled 1.00 0
[02/14 12:46:57    111s] (I)      Started Early Global Route kernel ( Curr Mem: 2.77 MB )
[02/14 12:46:57    111s] (I)      Running eGR Regular flow
[02/14 12:46:57    111s] (I)      # wire layers (front) : 6
[02/14 12:46:57    111s] (I)      # wire layers (back)  : 0
[02/14 12:46:57    111s] (I)      min wire layer : 1
[02/14 12:46:57    111s] (I)      max wire layer : 5
[02/14 12:46:57    111s] (I)      # cut layers (front) : 5
[02/14 12:46:57    111s] (I)      # cut layers (back)  : 0
[02/14 12:46:57    111s] (I)      min cut layer : 1
[02/14 12:46:57    111s] (I)      max cut layer : 4
[02/14 12:46:57    111s] (I)      ================================ Layers ================================
[02/14 12:46:57    111s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:46:57    111s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:46:57    111s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:46:57    111s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:46:57    111s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:46:57    111s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:46:57    111s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:46:57    111s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:46:57    111s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:46:57    111s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:46:57    111s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:46:57    111s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:46:57    111s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:46:57    111s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:46:57    111s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:46:57    111s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:46:57    111s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:46:57    111s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:46:57    111s] Finished Early Global Route supply map. mem = 2988.2M
[02/14 12:46:57    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:57    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:57    111s] icdp demand smooth ratio : 0.913882
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:57    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:57    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:57    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:57    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:57    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:57    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:57    111s] icdp demand smooth ratio : 0.906836
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:57    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:57    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:57    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:57    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:57    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:57    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:57    111s] icdp demand smooth ratio : 0.905723
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:57    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:57    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:57    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:57    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:57    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:57    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:57    111s] icdp demand smooth ratio : 0.905675
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:57    111s] Tweakage swap 4 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Tweakage swap 0 pairs.
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:57    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:57    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:57    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:57    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:57    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:57    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:57    111s] icdp demand smooth ratio : 0.905879
[02/14 12:46:57    111s] Cleanup congestion map
[02/14 12:46:57    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905671
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905660
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905611
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Tweakage swap 0 pairs.
[02/14 12:46:58    111s] Tweakage swap 0 pairs.
[02/14 12:46:58    111s] Tweakage swap 0 pairs.
[02/14 12:46:58    111s] Tweakage swap 0 pairs.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905611
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905611
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905611
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/14 12:46:58    111s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/14 12:46:58    111s] LW ICDP INFO: long wire ICDP is disabled.
[02/14 12:46:58    111s] High layer or long wire ICDP is OFF.
[02/14 12:46:58    111s] icdpInitRowCol for counter_16bit: nrRow 75 -> 75, nrCol 58 -> 58
[02/14 12:46:58    111s] icdp deduct supply (H , V) = 20 , 20
[02/14 12:46:58    111s] ICDP grid 0 cost = 2.098 total cost = 2.098
[02/14 12:46:58    111s] icdp demand smooth ratio : 0.905611
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/14 12:46:58    111s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:0.829, REAL:0.857, MEM:2990.5M, EPOCH TIME: 1771091218.258553
[02/14 12:46:58    111s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.833, REAL:0.861, MEM:2990.5M, EPOCH TIME: 1771091218.258678
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] Call icdpEval cleanup ...
[02/14 12:46:58    111s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.854, REAL:0.884, MEM:2990.0M, EPOCH TIME: 1771091218.259343
[02/14 12:46:58    111s] Move report: Congestion aware Tweak moved 111 insts, mean move: 6.29 um, max move: 26.22 um 
[02/14 12:46:58    111s] 	Max move on inst (prects_FE_DBTC2_count_13__115): (31.74, 67.16) --> (30.36, 42.32)
[02/14 12:46:58    111s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:01.0, mem=2990.0mb) @(0:01:51 - 0:01:52).
[02/14 12:46:58    111s] Cleanup congestion map
[02/14 12:46:58    111s] 
[02/14 12:46:58    111s]  === Spiral for Logical I: (movable: 174) ===
[02/14 12:46:58    111s] 
[02/14 12:46:58    111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:46:58    111s] 
[02/14 12:46:58    111s]  Info: 0 filler has been deleted!
[02/14 12:46:58    111s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/14 12:46:58    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:46:58    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:46:58    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2988.5MB) @(0:01:52 - 0:01:52).
[02/14 12:46:58    111s] Move report: Detail placement moved 111 insts, mean move: 6.29 um, max move: 26.22 um 
[02/14 12:46:58    111s] 	Max move on inst (prects_FE_DBTC2_count_13__115): (31.74, 67.16) --> (30.36, 42.32)
[02/14 12:46:58    111s] Statistics of distance of Instance movement in refine placement:
[02/14 12:46:58    111s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2988.5MB
[02/14 12:46:58    111s]   maximum (X+Y) =        26.22 um
[02/14 12:46:58    111s]   inst (prects_FE_DBTC2_count_13__115) with max move: (31.74, 67.16) -> (30.36, 42.32)
[02/14 12:46:58    111s]   mean    (X+Y) =         6.29 um
[02/14 12:46:58    111s] Summary Report:
[02/14 12:46:58    111s] Instances moved: 111 (out of 174 movable)
[02/14 12:46:58    111s] Instances flipped: 0
[02/14 12:46:58    111s] Mean displacement: 6.29 um
[02/14 12:46:58    111s] Max displacement: 26.22 um [02/14 12:46:58    111s] Total instances moved : 111
(Instance: prects_FE_DBTC2_count_13__115) (31.74, 67.16) -> (30.36, 42.32)
[02/14 12:46:58    111s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[02/14 12:46:58    111s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:46:58    111s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.871, REAL:0.901, MEM:2988.5M, EPOCH TIME: 1771091218.273921
[02/14 12:46:58    111s] Total net bbox length = 1.803e+04 (8.227e+03 9.808e+03) (ext = 1.300e+04)
[02/14 12:46:58    111s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2988.5MB) @(0:01:51 - 0:01:52).
[02/14 12:46:58    111s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2988.5MB
[02/14 12:46:58    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.7
[02/14 12:46:58    111s] *** Finished place_detail (0:01:52 mem=2988.5M) ***
[02/14 12:46:58    111s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.878, REAL:0.910, MEM:2988.5M, EPOCH TIME: 1771091218.274322
[02/14 12:46:58    111s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2988.5M, EPOCH TIME: 1771091218.274405
[02/14 12:46:58    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[02/14 12:46:58    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:58    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:58    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:58    111s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2979.7M, EPOCH TIME: 1771091218.276978
[02/14 12:46:58    111s] Memory usage before memory release/compaction is 2979.7
[02/14 12:46:58    111s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:58    111s] Memory usage at end of DPlace-Cleanup is 2979.7M.
[02/14 12:46:58    111s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.912, REAL:0.947, MEM:2979.7M, EPOCH TIME: 1771091218.277126
[02/14 12:46:58    111s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:01:51.9/0:02:33.9 (0.7), mem = 2979.7M
[02/14 12:46:58    111s] 
[02/14 12:46:58    111s] =============================================================================================
[02/14 12:46:58    111s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    25.11-s102_1
[02/14 12:46:58    111s] =============================================================================================
[02/14 12:46:58    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:58    111s] ---------------------------------------------------------------------------------------------
[02/14 12:46:58    111s] [ RefinePlace            ]      1   0:00:00.7  (  77.5 % )     0:00:00.9 /  0:00:00.9    1.0
[02/14 12:46:58    111s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:46:58    111s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.1    0.9
[02/14 12:46:58    111s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:58    111s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:46:58    111s] ---------------------------------------------------------------------------------------------
[02/14 12:46:58    111s]  LocalWireReclaim #1 TOTAL          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    1.0
[02/14 12:46:58    111s] ---------------------------------------------------------------------------------------------
[02/14 12:46:58    111s] Begin: Collecting metrics
[02/14 12:46:58    112s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:01  |        2980 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/14 12:46:58    112s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2993.5M, current mem=2979.7M)

[02/14 12:46:58    112s] End: Collecting metrics
[02/14 12:46:58    112s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:46:58    112s] #################################################################################
[02/14 12:46:58    112s] # Design Stage: PreRoute
[02/14 12:46:58    112s] # Design Name: counter_16bit
[02/14 12:46:58    112s] # Design Mode: 130nm
[02/14 12:46:58    112s] # Analysis Mode: MMMC OCV 
[02/14 12:46:58    112s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:46:58    112s] # Signoff Settings: SI Off 
[02/14 12:46:58    112s] #################################################################################
[02/14 12:46:58    112s] Calculate early delays in OCV mode...
[02/14 12:46:58    112s] Calculate late delays in OCV mode...
[02/14 12:46:58    112s] Topological Sorting (REAL = 0:00:00.0, MEM = 2964.8M, InitMEM = 2964.8M)
[02/14 12:46:58    112s] Start delay calculation (fullDC) (1 T). (MEM=2964.8)
[02/14 12:46:58    112s] End AAE Lib Interpolated Model. (MEM=2982.703125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:46:58    112s] Total number of fetched objects 193
[02/14 12:46:58    112s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:46:58    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:46:58    112s] End delay calculation. (MEM=2986.51 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:46:58    112s] End delay calculation (fullDC). (MEM=2986.51 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:46:58    112s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2986.5M) ***
[02/14 12:46:59    112s] eGR doReRoute: optGuide
[02/14 12:46:59    112s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2987.2M, EPOCH TIME: 1771091219.012066
[02/14 12:46:59    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:59    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:59    112s] Cell counter_16bit LLGs are deleted
[02/14 12:46:59    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:59    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:46:59    112s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2975.3M, EPOCH TIME: 1771091219.013946
[02/14 12:46:59    112s] Memory usage before memory release/compaction is 2975.3
[02/14 12:46:59    112s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:46:59    112s] Memory usage at end of DPlace-Cleanup is 2975.3M.
[02/14 12:46:59    112s] {MMLU 0 1 193}
[02/14 12:46:59    112s] [oiLAM] Zs 5, 6
[02/14 12:46:59    112s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=2975.3M
[02/14 12:46:59    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=2975.3M
[02/14 12:46:59    112s] Running pre-eGR process
[02/14 12:46:59    112s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:46:59    112s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:46:59    112s] Set min layer with design mode ( 1 )
[02/14 12:46:59    112s] Set max layer with design mode ( 5 )
[02/14 12:46:59    112s] Set min layer with design mode ( 1 )
[02/14 12:46:59    112s] Set max layer with design mode ( 5 )
[02/14 12:46:59    112s] (I)      Started Import and model ( Curr Mem: 2.77 MB )
[02/14 12:46:59    112s] (I)      Default pattern map key = counter_16bit_default.
[02/14 12:46:59    112s] (I)      Valid row heights in the design: 4140.
[02/14 12:46:59    112s] (I)      == Non-default Options ==
[02/14 12:46:59    112s] (I)      Maximum routing layer                              : 5
[02/14 12:46:59    112s] (I)      Minimum routing layer                              : 1
[02/14 12:46:59    112s] (I)      Top routing layer                                  : 5
[02/14 12:46:59    112s] (I)      Bottom routing layer                               : 1
[02/14 12:46:59    112s] (I)      Number of threads                                  : 1
[02/14 12:46:59    112s] (I)      Route tie net to shape                             : auto
[02/14 12:46:59    112s] (I)      Method to set GCell size                           : row
[02/14 12:46:59    112s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:46:59    112s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:46:59    112s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:46:59    112s] (I)      ============== Pin Summary ==============
[02/14 12:46:59    112s] (I)      +-------+--------+---------+------------+
[02/14 12:46:59    112s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:46:59    112s] (I)      +-------+--------+---------+------------+
[02/14 12:46:59    112s] (I)      |     1 |    512 |  100.00 |        Pin |
[02/14 12:46:59    112s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:46:59    112s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:46:59    112s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:46:59    112s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:46:59    112s] (I)      +-------+--------+---------+------------+
[02/14 12:46:59    112s] (I)      Custom ignore net properties:
[02/14 12:46:59    112s] (I)      1 : NotLegal
[02/14 12:46:59    112s] (I)      Default ignore net properties:
[02/14 12:46:59    112s] (I)      1 : Special
[02/14 12:46:59    112s] (I)      2 : Analog
[02/14 12:46:59    112s] (I)      3 : Fixed
[02/14 12:46:59    112s] (I)      4 : Skipped
[02/14 12:46:59    112s] (I)      5 : MixedSignal
[02/14 12:46:59    112s] (I)      Prerouted net properties:
[02/14 12:46:59    112s] (I)      1 : NotLegal
[02/14 12:46:59    112s] (I)      2 : Special
[02/14 12:46:59    112s] (I)      3 : Analog
[02/14 12:46:59    112s] (I)      4 : Fixed
[02/14 12:46:59    112s] (I)      5 : Skipped
[02/14 12:46:59    112s] (I)      6 : MixedSignal
[02/14 12:46:59    112s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:46:59    112s] (I)      Use row-based GCell size
[02/14 12:46:59    112s] (I)      Use row-based GCell align
[02/14 12:46:59    112s] (I)      layer 0 area = 83000
[02/14 12:46:59    112s] (I)      layer 1 area = 67600
[02/14 12:46:59    112s] (I)      layer 2 area = 240000
[02/14 12:46:59    112s] (I)      layer 3 area = 240000
[02/14 12:46:59    112s] (I)      layer 4 area = 4000000
[02/14 12:46:59    112s] (I)      GCell unit size   : 4140
[02/14 12:46:59    112s] (I)      GCell multiplier  : 1
[02/14 12:46:59    112s] (I)      GCell row height  : 4140
[02/14 12:46:59    112s] (I)      Actual row height : 4140
[02/14 12:46:59    112s] (I)      GCell align ref   : 29900 29900
[02/14 12:46:59    112s] [NR-eGR] Track table information for default rule: 
[02/14 12:46:59    112s] [NR-eGR] met1 has single uniform track structure
[02/14 12:46:59    112s] [NR-eGR] met2 has single uniform track structure
[02/14 12:46:59    112s] [NR-eGR] met3 has single uniform track structure
[02/14 12:46:59    112s] [NR-eGR] met4 has single uniform track structure
[02/14 12:46:59    112s] [NR-eGR] met5 has single uniform track structure
[02/14 12:46:59    112s] (I)      ============== Default via ===============
[02/14 12:46:59    112s] (I)      +---+------------------+-----------------+
[02/14 12:46:59    112s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/14 12:46:59    112s] (I)      +---+------------------+-----------------+
[02/14 12:46:59    112s] (I)      | 1 |    1  M1M2_PR    |    1  M1M2_PR   |
[02/14 12:46:59    112s] (I)      | 2 |    6  M2M3_PR    |    6  M2M3_PR   |
[02/14 12:46:59    112s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[02/14 12:46:59    112s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[02/14 12:46:59    112s] (I)      +---+------------------+-----------------+
[02/14 12:46:59    112s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:46:59    112s] [NR-eGR] Read 42254 PG shapes
[02/14 12:46:59    112s] [NR-eGR] Read 0 clock shapes
[02/14 12:46:59    112s] [NR-eGR] Read 0 other shapes
[02/14 12:46:59    112s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:46:59    112s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:46:59    112s] [NR-eGR] #Instance Blockages : 2025
[02/14 12:46:59    112s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:46:59    112s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:46:59    112s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:46:59    112s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:46:59    112s] [NR-eGR] #Other Blockages    : 0
[02/14 12:46:59    112s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:46:59    112s] [NR-eGR] #prerouted nets         : 1
[02/14 12:46:59    112s] [NR-eGR] #prerouted special nets : 0
[02/14 12:46:59    112s] [NR-eGR] #prerouted wires        : 92
[02/14 12:46:59    112s] (I)        Front-side 183 ( ignored 1 )
[02/14 12:46:59    112s] [NR-eGR] Read 183 nets ( ignored 1 )
[02/14 12:46:59    112s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:46:59    112s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:46:59    112s] (I)      handle routing halo
[02/14 12:46:59    112s] (I)      Reading macro buffers
[02/14 12:46:59    112s] (I)      Number of macro buffers: 0
[02/14 12:46:59    112s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:46:59    112s] (I)      original grid = 248 x 315
[02/14 12:46:59    112s] (I)      merged grid = 248 x 315
[02/14 12:46:59    112s] (I)      Read Num Blocks=44279  Num Prerouted Wires=92  Num CS=0
[02/14 12:46:59    112s] (I)      Layer 0 (H) : #blockages 9410 : #preroutes 16
[02/14 12:46:59    112s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 39
[02/14 12:46:59    112s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 32
[02/14 12:46:59    112s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 5
[02/14 12:46:59    112s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:46:59    112s] (I)      Number of ignored nets                =      1
[02/14 12:46:59    112s] (I)      Number of connected nets              =      0
[02/14 12:46:59    112s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/14 12:46:59    112s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:46:59    112s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:46:59    112s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:46:59    112s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:46:59    112s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:46:59    112s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:46:59    112s] (I)      Ndr track 0 does not exist
[02/14 12:46:59    112s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:46:59    112s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:46:59    112s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:46:59    112s] (I)      Site width          :   460  (dbu)
[02/14 12:46:59    112s] (I)      Row height          :  4140  (dbu)
[02/14 12:46:59    112s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:46:59    112s] (I)      GCell width         :  4140  (dbu)
[02/14 12:46:59    112s] (I)      GCell height        :  4140  (dbu)
[02/14 12:46:59    112s] (I)      Grid                :   248   315     5
[02/14 12:46:59    112s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:46:59    112s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:46:59    112s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:46:59    112s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:46:59    112s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:46:59    112s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:46:59    112s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:46:59    112s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:46:59    112s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:46:59    112s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:46:59    112s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:46:59    112s] (I)      --------------------------------------------------------
[02/14 12:46:59    112s] 
[02/14 12:46:59    112s] [NR-eGR] == Routing rule table ==
[02/14 12:46:59    112s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:46:59    112s] [NR-eGR] ----------------------
[02/14 12:46:59    112s] [NR-eGR]   0  (Default)    182 
[02/14 12:46:59    112s] (I)      ==== NDR : (Default) ====
[02/14 12:46:59    112s] (I)      +--------------+--------+
[02/14 12:46:59    112s] (I)      |           ID |      0 |
[02/14 12:46:59    112s] (I)      |      Default |    yes |
[02/14 12:46:59    112s] (I)      |  Clk Special |     no |
[02/14 12:46:59    112s] (I)      | Hard spacing |     no |
[02/14 12:46:59    112s] (I)      |    NDR track | (none) |
[02/14 12:46:59    112s] (I)      |      NDR via | (none) |
[02/14 12:46:59    112s] (I)      |  Extra space |      0 |
[02/14 12:46:59    112s] (I)      |      Shields |      0 |
[02/14 12:46:59    112s] (I)      |   Demand (H) |      1 |
[02/14 12:46:59    112s] (I)      |   Demand (V) |      1 |
[02/14 12:46:59    112s] (I)      |        #Nets |    182 |
[02/14 12:46:59    112s] (I)      +--------------+--------+
[02/14 12:46:59    112s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:46:59    112s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:46:59    112s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:46:59    112s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:46:59    112s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:46:59    112s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:46:59    112s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:46:59    112s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:46:59    112s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:46:59    112s] (I)      =============== Blocked Tracks ===============
[02/14 12:46:59    112s] (I)      +-------+---------+----------+---------------+
[02/14 12:46:59    112s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:46:59    112s] (I)      +-------+---------+----------+---------------+
[02/14 12:46:59    112s] (I)      |     1 |  701592 |    74468 |        10.61% |
[02/14 12:46:59    112s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:46:59    112s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:46:59    112s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:46:59    112s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:46:59    112s] (I)      +-------+---------+----------+---------------+
[02/14 12:46:59    112s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 2.77 MB )
[02/14 12:46:59    112s] (I)      Reset routing kernel
[02/14 12:46:59    112s] (I)      Started Global Routing ( Curr Mem: 2.77 MB )
[02/14 12:46:59    112s] (I)      totalPins=504  totalGlobalPin=471 (93.45%)
[02/14 12:46:59    112s] (I)      ================= Net Group Info =================
[02/14 12:46:59    112s] (I)      +----+----------------+--------------+-----------+
[02/14 12:46:59    112s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:46:59    112s] (I)      +----+----------------+--------------+-----------+
[02/14 12:46:59    112s] (I)      |  1 |            182 |      met1(1) |   met5(5) |
[02/14 12:46:59    112s] (I)      +----+----------------+--------------+-----------+
[02/14 12:46:59    112s] (I)      total 2D Cap : 2294734 = (1188638 H, 1106096 V)
[02/14 12:46:59    112s] (I)      total 2D Demand : 275 = (173 H, 102 V)
[02/14 12:46:59    112s] (I)      init route region map
[02/14 12:46:59    112s] (I)      #blocked regions = 0
[02/14 12:46:59    112s] (I)      #non-blocked regions = 1
[02/14 12:46:59    112s] (I)      init safety region map
[02/14 12:46:59    112s] (I)      #blocked regions = 0
[02/14 12:46:59    112s] (I)      #non-blocked regions = 1
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] [NR-eGR] Layer group 1: route 182 net(s) in layer range [1, 5]
[02/14 12:46:59    112s] (I)      ============  Phase 1a Route ============
[02/14 12:46:59    112s] (I)      Usage: 4348 = (1975 H, 2373 V) = (0.17% H, 0.21% V) = (8.176e+03um H, 9.824e+03um V)
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] (I)      ============  Phase 1b Route ============
[02/14 12:46:59    112s] (I)      Usage: 4348 = (1975 H, 2373 V) = (0.17% H, 0.21% V) = (8.176e+03um H, 9.824e+03um V)
[02/14 12:46:59    112s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.800072e+04um
[02/14 12:46:59    112s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:46:59    112s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] (I)      ============  Phase 1c Route ============
[02/14 12:46:59    112s] (I)      Usage: 4348 = (1975 H, 2373 V) = (0.17% H, 0.21% V) = (8.176e+03um H, 9.824e+03um V)
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] (I)      ============  Phase 1d Route ============
[02/14 12:46:59    112s] (I)      Usage: 4348 = (1975 H, 2373 V) = (0.17% H, 0.21% V) = (8.176e+03um H, 9.824e+03um V)
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] (I)      ============  Phase 1e Route ============
[02/14 12:46:59    112s] (I)      Usage: 4348 = (1975 H, 2373 V) = (0.17% H, 0.21% V) = (8.176e+03um H, 9.824e+03um V)
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] (I)      ============  Phase 1l Route ============
[02/14 12:46:59    112s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.800072e+04um
[02/14 12:46:59    112s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:46:59    112s] (I)      Layer  1:     624667       182         6        1323      698922    ( 0.19%) 
[02/14 12:46:59    112s] (I)      Layer  2:     678510      2447         0           0      700848    ( 0.00%) 
[02/14 12:46:59    112s] (I)      Layer  3:     507221      2089         5           0      528054    ( 0.00%) 
[02/14 12:46:59    112s] (I)      Layer  4:     436699        74         2       14493      509718    ( 2.76%) 
[02/14 12:46:59    112s] (I)      Layer  5:      57884         0         0       28451       59558    (32.33%) 
[02/14 12:46:59    112s] (I)      Total:       2304981      4792        13       44266     2497099    ( 1.74%) 
[02/14 12:46:59    112s] (I)      
[02/14 12:46:59    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:46:59    112s] [NR-eGR]                        OverCon            
[02/14 12:46:59    112s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:46:59    112s] [NR-eGR]        Layer             (1-2)    OverCon
[02/14 12:46:59    112s] [NR-eGR] ----------------------------------------------
[02/14 12:46:59    112s] [NR-eGR]    met1 ( 1)         6( 0.01%)   ( 0.01%) 
[02/14 12:46:59    112s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:46:59    112s] [NR-eGR]    met3 ( 3)         4( 0.01%)   ( 0.01%) 
[02/14 12:46:59    112s] [NR-eGR]    met4 ( 4)         2( 0.00%)   ( 0.00%) 
[02/14 12:46:59    112s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:46:59    112s] [NR-eGR] ----------------------------------------------
[02/14 12:46:59    112s] [NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[02/14 12:46:59    112s] [NR-eGR] 
[02/14 12:46:59    112s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 2.77 MB )
[02/14 12:46:59    112s] (I)      Updating congestion map
[02/14 12:46:59    112s] (I)      total 2D Cap : 2317468 = (1195656 H, 1121812 V)
[02/14 12:46:59    112s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:46:59    112s] (I)      Running track assignment and export wires
[02/14 12:46:59    112s] (I)      Delete wires for 182 nets 
[02/14 12:46:59    112s] (I)      ============= Track Assignment ============
[02/14 12:46:59    112s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.76 MB )
[02/14 12:46:59    112s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:46:59    112s] (I)      Run Multi-thread track assignment
[02/14 12:46:59    112s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.77 MB )
[02/14 12:46:59    112s] (I)      Started Export ( Curr Mem: 2.77 MB )
[02/14 12:46:59    112s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:46:59    112s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/14 12:46:59    112s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:46:59    112s] [NR-eGR]               Length (um)  Vias 
[02/14 12:46:59    112s] [NR-eGR] --------------------------------
[02/14 12:46:59    112s] [NR-eGR]  met1  (1H)          1161   517 
[02/14 12:46:59    112s] [NR-eGR]  met2  (2V)          9901   262 
[02/14 12:46:59    112s] [NR-eGR]  met3  (3H)          7302    30 
[02/14 12:46:59    112s] [NR-eGR]  met4  (4V)            92     4 
[02/14 12:46:59    112s] [NR-eGR]  met5  (5H)             6     0 
[02/14 12:46:59    112s] [NR-eGR] --------------------------------
[02/14 12:46:59    112s] [NR-eGR]        Total        18463   813 
[02/14 12:46:59    112s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:46:59    112s] [NR-eGR] Total half perimeter of net bounding box: 18035um
[02/14 12:46:59    112s] [NR-eGR] Total length: 18463um, number of vias: 813
[02/14 12:46:59    112s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:46:59    112s] (I)      == Layer wire length by net rule ==
[02/14 12:46:59    112s] (I)                    Default 
[02/14 12:46:59    112s] (I)      ----------------------
[02/14 12:46:59    112s] (I)       met1  (1H)    1161um 
[02/14 12:46:59    112s] (I)       met2  (2V)    9901um 
[02/14 12:46:59    112s] (I)       met3  (3H)    7302um 
[02/14 12:46:59    112s] (I)       met4  (4V)      92um 
[02/14 12:46:59    112s] (I)       met5  (5H)       6um 
[02/14 12:46:59    112s] (I)      ----------------------
[02/14 12:46:59    112s] (I)             Total  18463um 
[02/14 12:46:59    112s] (I)      == Layer via count by net rule ==
[02/14 12:46:59    112s] (I)                    Default 
[02/14 12:46:59    112s] (I)      ----------------------
[02/14 12:46:59    112s] (I)       met1  (1H)       517 
[02/14 12:46:59    112s] (I)       met2  (2V)       262 
[02/14 12:46:59    112s] (I)       met3  (3H)        30 
[02/14 12:46:59    112s] (I)       met4  (4V)         4 
[02/14 12:46:59    112s] (I)       met5  (5H)         0 
[02/14 12:46:59    112s] (I)      ----------------------
[02/14 12:46:59    112s] (I)             Total      813 
[02/14 12:46:59    112s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.71 MB )
[02/14 12:46:59    112s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:46:59    112s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.35 sec, Curr Mem: 2.71 MB )
[02/14 12:46:59    112s] [NR-eGR] Finished Early Global Route ( CPU: 0.29 sec, Real: 0.35 sec, Curr Mem: 2.70 MB )
[02/14 12:46:59    112s] (I)      ======================================== Runtime Summary =========================================
[02/14 12:46:59    112s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[02/14 12:46:59    112s] (I)      --------------------------------------------------------------------------------------------------
[02/14 12:46:59    112s] (I)       Early Global Route                             100.00%  89.69 sec  90.05 sec  0.35 sec  0.29 sec 
[02/14 12:46:59    112s] (I)       +-Early Global Route kernel                     98.47%  89.70 sec  90.05 sec  0.35 sec  0.29 sec 
[02/14 12:46:59    112s] (I)       | +-Import and model                            27.28%  89.70 sec  89.80 sec  0.10 sec  0.06 sec 
[02/14 12:46:59    112s] (I)       | | +-Create place DB                            0.46%  89.70 sec  89.70 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Import place data                        0.44%  89.70 sec  89.70 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read instances and placement           0.12%  89.70 sec  89.70 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read nets                              0.16%  89.70 sec  89.70 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Create route DB                           19.31%  89.70 sec  89.77 sec  0.07 sec  0.05 sec 
[02/14 12:46:59    112s] (I)       | | | +-Import route data (1T)                  19.20%  89.70 sec  89.77 sec  0.07 sec  0.05 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.54%  89.71 sec  89.72 sec  0.01 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read routing blockages               0.00%  89.71 sec  89.71 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read bump blockages                  0.00%  89.71 sec  89.71 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read instance blockages              0.12%  89.71 sec  89.71 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read PG blockages                    0.08%  89.71 sec  89.71 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  89.71 sec  89.71 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read clock blockages                 0.13%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read other blockages                 0.11%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read halo blockages                  0.00%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Read boundary cut boxes              0.00%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read blackboxes                        0.07%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read prerouted                         0.84%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read nets                              0.13%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Set up via pillars                     0.02%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Read net priorities                    0.08%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Initialize 3D grid graph               0.64%  89.72 sec  89.73 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Model blockage capacity               10.59%  89.73 sec  89.76 sec  0.04 sec  0.04 sec 
[02/14 12:46:59    112s] (I)       | | | | | +-Initialize 3D capacity               9.93%  89.73 sec  89.76 sec  0.03 sec  0.03 sec 
[02/14 12:46:59    112s] (I)       | | +-Read aux data                              0.00%  89.77 sec  89.77 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Others data preparation                    0.00%  89.77 sec  89.77 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Create route kernel                        7.39%  89.77 sec  89.80 sec  0.03 sec  0.01 sec 
[02/14 12:46:59    112s] (I)       | +-Global Routing                              24.21%  89.80 sec  89.88 sec  0.09 sec  0.07 sec 
[02/14 12:46:59    112s] (I)       | | +-Initialization                             0.25%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Net group 1                               14.75%  89.80 sec  89.85 sec  0.05 sec  0.05 sec 
[02/14 12:46:59    112s] (I)       | | | +-Generate topology                        0.08%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Phase 1a                                 1.14%  89.83 sec  89.83 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Pattern routing (1T)                   0.39%  89.83 sec  89.83 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Add via demand to 2D                   0.68%  89.83 sec  89.83 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Phase 1b                                 0.40%  89.83 sec  89.84 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Phase 1c                                 0.01%  89.84 sec  89.84 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Phase 1d                                 0.10%  89.84 sec  89.84 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Phase 1e                                 0.32%  89.84 sec  89.84 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Route legalization                     0.00%  89.84 sec  89.84 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Phase 1l                                 3.66%  89.84 sec  89.85 sec  0.01 sec  0.01 sec 
[02/14 12:46:59    112s] (I)       | | | | +-Layer assignment (1T)                  1.91%  89.84 sec  89.85 sec  0.01 sec  0.01 sec 
[02/14 12:46:59    112s] (I)       | +-Export cong map                             23.91%  89.88 sec  89.96 sec  0.08 sec  0.08 sec 
[02/14 12:46:59    112s] (I)       | | +-Export 2D cong map                        11.40%  89.92 sec  89.96 sec  0.04 sec  0.04 sec 
[02/14 12:46:59    112s] (I)       | +-Extract Global 3D Wires                      0.05%  89.97 sec  89.97 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | +-Track Assignment (1T)                        4.81%  89.97 sec  89.98 sec  0.02 sec  0.02 sec 
[02/14 12:46:59    112s] (I)       | | +-Initialization                             0.10%  89.97 sec  89.97 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Track Assignment Kernel                    4.60%  89.97 sec  89.98 sec  0.02 sec  0.02 sec 
[02/14 12:46:59    112s] (I)       | | +-Free Memory                                0.00%  89.98 sec  89.98 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | +-Export                                      17.63%  89.98 sec  90.04 sec  0.06 sec  0.06 sec 
[02/14 12:46:59    112s] (I)       | | +-Export DB wires                            0.25%  89.98 sec  89.98 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Export all nets                          0.15%  89.98 sec  89.98 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | | +-Set wire vias                            0.04%  89.98 sec  89.98 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Report wirelength                          0.71%  89.98 sec  89.99 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Update net boxes                           0.07%  89.99 sec  89.99 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)       | | +-Update timing                             15.81%  89.99 sec  90.04 sec  0.06 sec  0.06 sec 
[02/14 12:46:59    112s] (I)       | +-Postprocess design                           0.18%  90.04 sec  90.05 sec  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)      ====================== Summary by functions ======================
[02/14 12:46:59    112s] (I)       Lv  Step                                   %      Real       CPU 
[02/14 12:46:59    112s] (I)      ------------------------------------------------------------------
[02/14 12:46:59    112s] (I)        0  Early Global Route               100.00%  0.35 sec  0.29 sec 
[02/14 12:46:59    112s] (I)        1  Early Global Route kernel         98.47%  0.35 sec  0.29 sec 
[02/14 12:46:59    112s] (I)        2  Import and model                  27.28%  0.10 sec  0.06 sec 
[02/14 12:46:59    112s] (I)        2  Global Routing                    24.21%  0.09 sec  0.07 sec 
[02/14 12:46:59    112s] (I)        2  Export cong map                   23.91%  0.08 sec  0.08 sec 
[02/14 12:46:59    112s] (I)        2  Export                            17.63%  0.06 sec  0.06 sec 
[02/14 12:46:59    112s] (I)        2  Track Assignment (1T)              4.81%  0.02 sec  0.02 sec 
[02/14 12:46:59    112s] (I)        2  Postprocess design                 0.18%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        2  Extract Global 3D Wires            0.05%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Create route DB                   19.31%  0.07 sec  0.05 sec 
[02/14 12:46:59    112s] (I)        3  Update timing                     15.81%  0.06 sec  0.06 sec 
[02/14 12:46:59    112s] (I)        3  Net group 1                       14.75%  0.05 sec  0.05 sec 
[02/14 12:46:59    112s] (I)        3  Export 2D cong map                11.40%  0.04 sec  0.04 sec 
[02/14 12:46:59    112s] (I)        3  Create route kernel                7.39%  0.03 sec  0.01 sec 
[02/14 12:46:59    112s] (I)        3  Track Assignment Kernel            4.60%  0.02 sec  0.02 sec 
[02/14 12:46:59    112s] (I)        3  Report wirelength                  0.71%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Create place DB                    0.46%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Initialization                     0.36%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Export DB wires                    0.25%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Update net boxes                   0.07%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Import route data (1T)            19.20%  0.07 sec  0.05 sec 
[02/14 12:46:59    112s] (I)        4  Phase 1l                           3.66%  0.01 sec  0.01 sec 
[02/14 12:46:59    112s] (I)        4  Phase 1a                           1.14%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Import place data                  0.44%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Phase 1b                           0.40%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Phase 1e                           0.32%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Export all nets                    0.15%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Phase 1d                           0.10%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Generate topology                  0.08%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Set wire vias                      0.04%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Model blockage capacity           10.59%  0.04 sec  0.04 sec 
[02/14 12:46:59    112s] (I)        5  Layer assignment (1T)              1.91%  0.01 sec  0.01 sec 
[02/14 12:46:59    112s] (I)        5  Read blockages ( Layer 1-5 )       1.54%  0.01 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Read prerouted                     0.84%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Add via demand to 2D               0.68%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Initialize 3D grid graph           0.64%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Pattern routing (1T)               0.39%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Read nets                          0.30%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Read instances and placement       0.12%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Read net priorities                0.08%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Read blackboxes                    0.07%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Initialize 3D capacity             9.93%  0.03 sec  0.03 sec 
[02/14 12:46:59    112s] (I)        6  Read clock blockages               0.13%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read instance blockages            0.12%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read other blockages               0.11%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read PG blockages                  0.08%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[02/14 12:46:59    112s] Running post-eGR process
[02/14 12:46:59    112s] Extraction called for design 'counter_16bit' of instances=174 and nets=195 using extraction engine 'pre_route' .
[02/14 12:46:59    112s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:46:59    112s] RC Extraction called in multi-corner(1) mode.
[02/14 12:46:59    112s] RCMode: PreRoute
[02/14 12:46:59    112s]       RC Corner Indexes            0   
[02/14 12:46:59    112s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:46:59    112s] Resistance Scaling Factor    : 1.00000 
[02/14 12:46:59    112s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:46:59    112s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:46:59    112s] Shrink Factor                : 1.00000
[02/14 12:46:59    112s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:46:59    112s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:46:59    112s] Using Quantus QRC technology file ...
[02/14 12:46:59    112s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:46:59    112s] eee: pegSigSF=1.070000
[02/14 12:46:59    112s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:46:59    112s] Initializing multi-corner resistance tables ...
[02/14 12:46:59    112s] eee: Grid unit RC data computation started
[02/14 12:46:59    112s] eee: Grid unit RC data computation completed
[02/14 12:46:59    112s] eee: l=1 avDens=0.103920 usedTrk=7248.411643 availTrk=69750.000000 sigTrk=7248.411643
[02/14 12:46:59    112s] eee: l=2 avDens=0.015305 usedTrk=241.055532 availTrk=15750.000000 sigTrk=241.055532
[02/14 12:46:59    112s] eee: l=3 avDens=0.024965 usedTrk=201.624106 availTrk=8076.393443 sigTrk=201.624106
[02/14 12:46:59    112s] eee: l=4 avDens=0.026071 usedTrk=1398.754808 availTrk=53651.707317 sigTrk=1398.754808
[02/14 12:46:59    112s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:46:59    112s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:46:59    112s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:46:59    112s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=1.000000 uaWlH=0.000500 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:46:59    112s] eee: NetCapCache creation started. (Current Mem: 2936.977M) 
[02/14 12:46:59    112s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2936.977M) 
[02/14 12:46:59    112s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:46:59    112s] eee: Metal Layers Info:
[02/14 12:46:59    112s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:46:59    112s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:46:59    112s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:46:59    112s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:46:59    112s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:46:59    112s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:46:59    112s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:46:59    112s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:46:59    112s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:46:59    112s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:46:59    112s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:46:59    112s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:46:59    112s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2936.977M)
[02/14 12:46:59    112s] Compute RC Scale Done ...
[02/14 12:46:59    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:2937.2M, EPOCH TIME: 1771091219.518820
[02/14 12:46:59    112s] [hotspot] +------------+---------------+---------------+
[02/14 12:46:59    112s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:46:59    112s] [hotspot] +------------+---------------+---------------+
[02/14 12:46:59    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:46:59    112s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:46:59    112s] [hotspot] +------------+---------------+---------------+
[02/14 12:46:59    112s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:46:59    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2937.4M, EPOCH TIME: 1771091219.521990
[02/14 12:46:59    112s] Begin: Collecting metrics
[02/14 12:46:59    113s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:46:59    113s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2979.7M, current mem=2937.5M)

[02/14 12:46:59    113s] End: Collecting metrics
[02/14 12:46:59    113s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/14 12:46:59    113s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/14 12:46:59    113s] Begin: GigaOpt Route Type Constraints Refinement
[02/14 12:46:59    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.9
[02/14 12:46:59    113s] ### Creating RouteCongInterface, started
[02/14 12:46:59    113s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:53.2/0:02:35.4 (0.7), mem = 2937.5M
[02/14 12:46:59    113s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:46:59    113s] 
[02/14 12:46:59    113s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:46:59    113s] 
[02/14 12:46:59    113s] #optDebug: {0, 1.000}
[02/14 12:46:59    113s] ### Creating RouteCongInterface, finished
[02/14 12:46:59    113s] CSM is empty.
[02/14 12:46:59    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.9
[02/14 12:46:59    113s] Updated routing constraints on 0 nets.
[02/14 12:46:59    113s] Bottom Preferred Layer:
[02/14 12:46:59    113s] +-------------+------------+----------+
[02/14 12:46:59    113s] |    Layer    |    CLK     |   Rule   |
[02/14 12:46:59    113s] +-------------+------------+----------+
[02/14 12:46:59    113s] | met3 (z=3)  |          1 | default  |
[02/14 12:46:59    113s] +-------------+------------+----------+
[02/14 12:46:59    113s] Via Pillar Rule:
[02/14 12:46:59    113s]     None
[02/14 12:46:59    113s] Finished writing unified metrics of routing constraints.
[02/14 12:46:59    113s] 
[02/14 12:46:59    113s] =============================================================================================
[02/14 12:46:59    113s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 25.11-s102_1
[02/14 12:46:59    113s] =============================================================================================
[02/14 12:46:59    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:46:59    113s] ---------------------------------------------------------------------------------------------
[02/14 12:46:59    113s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  85.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:46:59    113s] [ MISC                   ]          0:00:00.0  (  14.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:46:59    113s] ---------------------------------------------------------------------------------------------
[02/14 12:46:59    113s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:46:59    113s] ---------------------------------------------------------------------------------------------
[02/14 12:46:59    113s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:01:53.3/0:02:35.4 (0.7), mem = 2937.5M
[02/14 12:46:59    113s] Begin: Collecting metrics
[02/14 12:46:59    113s] End: GigaOpt Route Type Constraints Refinement
[02/14 12:47:00    113s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:47:00    113s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2937.5M, current mem=2937.5M)

[02/14 12:47:00    113s] End: Collecting metrics
[02/14 12:47:00    113s] skip EGR on cluster skew clock nets.
[02/14 12:47:00    113s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/14 12:47:00    113s]                                            # bool, default=false, private
[02/14 12:47:00    113s] Starting delay calculation for Setup views
[02/14 12:47:00    113s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:47:00    113s] #################################################################################
[02/14 12:47:00    113s] # Design Stage: PreRoute
[02/14 12:47:00    113s] # Design Name: counter_16bit
[02/14 12:47:00    113s] # Design Mode: 130nm
[02/14 12:47:00    113s] # Analysis Mode: MMMC OCV 
[02/14 12:47:00    113s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:47:00    113s] # Signoff Settings: SI Off 
[02/14 12:47:00    113s] #################################################################################
[02/14 12:47:00    113s] Calculate early delays in OCV mode...
[02/14 12:47:00    113s] Calculate late delays in OCV mode...
[02/14 12:47:00    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 2958.3M, InitMEM = 2958.3M)
[02/14 12:47:00    113s] Start delay calculation (fullDC) (1 T). (MEM=2958.34)
[02/14 12:47:00    113s] End AAE Lib Interpolated Model. (MEM=2976.246094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:47:00    113s] Total number of fetched objects 193
[02/14 12:47:00    113s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:47:00    113s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:47:00    113s] End delay calculation. (MEM=2982.89 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:47:00    113s] End delay calculation (fullDC). (MEM=2982.89 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:47:00    113s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2982.9M) ***
[02/14 12:47:00    113s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:54 mem=2982.9M)
[02/14 12:47:00    113s] Begin: GigaOpt postEco DRV Optimization
[02/14 12:47:00    113s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/14 12:47:00    113s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/14 12:47:00    113s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:53.8/0:02:35.9 (0.7), mem = 2982.9M
[02/14 12:47:00    113s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:47:00    113s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:47:00    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.10
[02/14 12:47:00    113s] 
[02/14 12:47:00    113s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:47:00    113s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:47:00    113s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:54 mem=2982.9M
[02/14 12:47:00    113s] Memory usage before memory release/compaction is 2982.9
[02/14 12:47:00    113s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:00    113s] Memory usage at beginning of DPlace-Init is 2971.8M.
[02/14 12:47:00    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2971.8M, EPOCH TIME: 1771091220.531741
[02/14 12:47:00    113s] Processing tracks to init pin-track alignment.
[02/14 12:47:00    113s] z: 2, totalTracks: 1
[02/14 12:47:00    113s] z: 4, totalTracks: 1
[02/14 12:47:00    113s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:47:00    113s] Cell counter_16bit LLGs are deleted
[02/14 12:47:00    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    113s] # Building counter_16bit llgBox search-tree.
[02/14 12:47:00    113s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2971.9M, EPOCH TIME: 1771091220.553970
[02/14 12:47:00    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    113s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2971.9M, EPOCH TIME: 1771091220.554150
[02/14 12:47:00    113s] Max number of tech site patterns supported in site array is 256.
[02/14 12:47:00    113s] Core basic site is CoreSite
[02/14 12:47:00    113s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:47:00    113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:47:00    113s] Fast DP-INIT is on for default
[02/14 12:47:00    113s] Keep-away cache is enable on metals: 1-5
[02/14 12:47:00    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:47:00    113s] Atter site array init, number of instance map data is 0.
[02/14 12:47:00    113s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.010, MEM:2972.0M, EPOCH TIME: 1771091220.564110
[02/14 12:47:00    114s] 
[02/14 12:47:00    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:00    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:00    114s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.014, MEM:2972.0M, EPOCH TIME: 1771091220.567910
[02/14 12:47:00    114s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2972.0M, EPOCH TIME: 1771091220.567969
[02/14 12:47:00    114s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2972.0M, EPOCH TIME: 1771091220.568095
[02/14 12:47:00    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2972.0MB).
[02/14 12:47:00    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.037, MEM:2972.0M, EPOCH TIME: 1771091220.569070
[02/14 12:47:00    114s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:47:00    114s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=2972.4M
[02/14 12:47:00    114s] [oiPhyDebug] optDemand 2496668400.00, spDemand 2496668400.00.
[02/14 12:47:00    114s] [LDM::Info] TotalInstCnt at InitDesignMc1: 174
[02/14 12:47:00    114s] ### Creating RouteCongInterface, started
[02/14 12:47:00    114s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:47:00    114s] 
[02/14 12:47:00    114s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[02/14 12:47:00    114s] 
[02/14 12:47:00    114s] #optDebug: {0, 1.000}
[02/14 12:47:00    114s] ### Creating RouteCongInterface, finished
[02/14 12:47:00    114s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:00    114s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:00    114s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:00    114s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:00    114s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:00    114s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:00    114s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:00    114s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:00    114s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:47:00    114s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:47:00    114s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:47:00    114s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:47:00    114s] AoF 3029.5830um
[02/14 12:47:00    114s] [GPS-DRV] Optimizer inputs ============================= 
[02/14 12:47:00    114s] [GPS-DRV] drvFixingStage: Small Scale
[02/14 12:47:00    114s] [GPS-DRV] costLowerBound: 0.1
[02/14 12:47:00    114s] [GPS-DRV] setupTNSCost  : 1
[02/14 12:47:00    114s] [GPS-DRV] maxIter       : 3
[02/14 12:47:00    114s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/14 12:47:00    114s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:47:00    114s] [GPS-DRV] Optimizer parameters ============================= 
[02/14 12:47:00    114s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/14 12:47:00    114s] [GPS-DRV] maxDensity (design): 0.95
[02/14 12:47:00    114s] [GPS-DRV] maxLocalDensity: 0.98
[02/14 12:47:00    114s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[02/14 12:47:00    114s] [GPS-DRV] Dflt RT Characteristic Length 1281.71um AoF 3029.58um x 1
[02/14 12:47:00    114s] [GPS-DRV] isCPECostingOn: false
[02/14 12:47:00    114s] [GPS-DRV] all active and enabled setup drv original views
[02/14 12:47:00    114s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:47:00    114s] [GPS-DRV] All active and enabled setup views
[02/14 12:47:00    114s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:47:00    114s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[02/14 12:47:00    114s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[02/14 12:47:00    114s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/14 12:47:00    114s] [GPS-DRV] inPostEcoStage
[02/14 12:47:00    114s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/14 12:47:00    114s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[02/14 12:47:00    114s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/14 12:47:00    114s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[02/14 12:47:00    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:47:00    114s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/14 12:47:00    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:47:00    114s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/14 12:47:00    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:47:00    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:47:00    114s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|[02/14 12:47:00    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
    -0.11|    -1.00|       0|       0|       0|  0.21%|          |         |
[02/14 12:47:00    114s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|[02/14 12:47:00    114s] Finished writing unified metrics of routing constraints.
    -0.11|    -1.00|       0|       0|       0|  0.21%| 0:00:00.0|  2973.3M|
[02/14 12:47:00    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:47:00    114s] Bottom Preferred Layer:
[02/14 12:47:00    114s] +-------------+------------+----------+
[02/14 12:47:00    114s] |    Layer    |    CLK     |   Rule   |
[02/14 12:47:00    114s] +-------------+------------+----------+
[02/14 12:47:00    114s] | met3 (z=3)  |          1 | default  |
[02/14 12:47:00    114s] +-------------+------------+----------+
[02/14 12:47:00    114s] Via Pillar Rule:
[02/14 12:47:00    114s]     None
[02/14 12:47:00    114s] 
[02/14 12:47:00    114s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2973.3M) ***
[02/14 12:47:00    114s] 
[02/14 12:47:00    114s] Total-nets :: 183, Stn-nets :: 0, ratio :: 0 %, Total-len 18462.9, Stn-len 0
[02/14 12:47:00    114s] CSM is empty.
[02/14 12:47:00    114s] CSM is empty.
[02/14 12:47:00    114s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 174
[02/14 12:47:00    114s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2973.3M, EPOCH TIME: 1771091220.816749
[02/14 12:47:00    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[02/14 12:47:00    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:00    114s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2969.3M, EPOCH TIME: 1771091220.819425
[02/14 12:47:00    114s] Memory usage before memory release/compaction is 2969.3
[02/14 12:47:00    114s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:00    114s] Memory usage at end of DPlace-Cleanup is 2969.3M.
[02/14 12:47:00    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.10
[02/14 12:47:00    114s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:54.3/0:02:36.4 (0.7), mem = 2969.3M
[02/14 12:47:00    114s] 
[02/14 12:47:00    114s] =============================================================================================
[02/14 12:47:00    114s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              25.11-s102_1
[02/14 12:47:00    114s] =============================================================================================
[02/14 12:47:00    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:47:00    114s] ---------------------------------------------------------------------------------------------
[02/14 12:47:00    114s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:00    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.0    0.9
[02/14 12:47:00    114s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:47:00    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ DetailPlaceInit        ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:47:00    114s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:00    114s] [ MISC                   ]          0:00:00.4  (  78.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:47:00    114s] ---------------------------------------------------------------------------------------------
[02/14 12:47:00    114s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:47:00    114s] ---------------------------------------------------------------------------------------------
[02/14 12:47:00    114s] Begin: Collecting metrics
[02/14 12:47:01    114s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
| drv_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:00  |        2969 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:47:01    114s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2969.3M, current mem=2969.3M)

[02/14 12:47:01    114s] End: Collecting metrics
[02/14 12:47:01    114s] End: GigaOpt postEco DRV Optimization
[02/14 12:47:01    114s] Design TNS changes after trial route: -1.024 -> -0.999
[02/14 12:47:01    114s] *** Timing NOT met, worst failing slack is -0.105
[02/14 12:47:01    114s] *** Check timing (0:00:00.0)
[02/14 12:47:01    114s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:47:01    114s] Deleting Lib Analyzer.
[02/14 12:47:01    114s] Begin: GigaOpt Optimization in TNS mode
[02/14 12:47:01    114s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 1.0 -numThreads 1 -postCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/14 12:47:01    114s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 1.0 -numThreads 1 -postCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/14 12:47:01    114s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:47:01    114s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:47:01    114s] *** TnsOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:54.6/0:02:36.7 (0.7), mem = 2969.3M
[02/14 12:47:01    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.11
[02/14 12:47:01    114s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:47:01    114s] 
[02/14 12:47:01    114s] Creating Lib Analyzer ...
[02/14 12:47:01    114s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:47:01    114s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:47:01    114s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:47:01    114s] 
[02/14 12:47:01    114s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:47:01    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=2971.4M
[02/14 12:47:01    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=2971.4M
[02/14 12:47:01    114s] Creating Lib Analyzer, finished. 
[02/14 12:47:01    114s] 
[02/14 12:47:01    114s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:47:01    114s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:47:01    114s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:55 mem=2971.4M
[02/14 12:47:01    114s] Memory usage before memory release/compaction is 2971.4
[02/14 12:47:01    114s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:01    114s] Memory usage at beginning of DPlace-Init is 2971.3M.
[02/14 12:47:01    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2971.3M, EPOCH TIME: 1771091221.541562
[02/14 12:47:01    114s] Processing tracks to init pin-track alignment.
[02/14 12:47:01    114s] z: 2, totalTracks: 1
[02/14 12:47:01    114s] z: 4, totalTracks: 1
[02/14 12:47:01    114s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:47:01    114s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2971.3M, EPOCH TIME: 1771091221.563611
[02/14 12:47:01    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:01    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:01    114s] 
[02/14 12:47:01    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:01    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:01    114s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2971.3M, EPOCH TIME: 1771091221.572437
[02/14 12:47:01    114s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2971.3M, EPOCH TIME: 1771091221.572503
[02/14 12:47:01    114s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2971.3M, EPOCH TIME: 1771091221.572646
[02/14 12:47:01    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2971.3MB).
[02/14 12:47:01    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2971.3M, EPOCH TIME: 1771091221.573517
[02/14 12:47:01    114s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:47:01    115s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=2971.3M
[02/14 12:47:01    115s] [oiPhyDebug] optDemand 2496668400.00, spDemand 2496668400.00.
[02/14 12:47:01    115s] [LDM::Info] TotalInstCnt at InitDesignMc1: 174
[02/14 12:47:01    115s] ### Creating RouteCongInterface, started
[02/14 12:47:01    115s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:47:01    115s] 
[02/14 12:47:01    115s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[02/14 12:47:01    115s] 
[02/14 12:47:01    115s] #optDebug: {0, 1.000}
[02/14 12:47:01    115s] ### Creating RouteCongInterface, finished
[02/14 12:47:01    115s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:01    115s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:01    115s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:01    115s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:01    115s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:01    115s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:01    115s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:01    115s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:01    115s] *info: 1 clock net excluded
[02/14 12:47:01    115s] *info: 1 net with fixed/cover wires excluded.
[02/14 12:47:01    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.7Y9YDKORxi.3
[02/14 12:47:01    115s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:47:01    115s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:47:01    115s] ** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -0.999 Density 0.21
[02/14 12:47:01    115s] Optimizer TNS Opt
[02/14 12:47:01    115s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:47:01    115s] +----------+------+------+
[02/14 12:47:01    115s] |Path Group|   WNS|   TNS|
[02/14 12:47:01    115s] +----------+------+------+
[02/14 12:47:01    115s] |default   | 0.073| 0.000|
[02/14 12:47:01    115s] |reg2reg   |-0.105|-0.999|
[02/14 12:47:01    115s] |HEPG      |-0.105|-0.999|
[02/14 12:47:01    115s] |All Paths |-0.105|-0.999|
[02/14 12:47:01    115s] +----------+------+------+
[02/14 12:47:01    115s] 
[02/14 12:47:01    115s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.105ns TNS -0.999ns; HEPG WNS -0.105ns TNS -0.999ns; all paths WNS -0.105ns TNS -0.999ns; Real time 0:01:33
[02/14 12:47:01    115s] Active Path Group: reg2reg  
[02/14 12:47:02    115s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:02    115s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:47:02    115s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:02    115s] |  -0.105|   -0.105|  -0.999|   -0.999|    0.21%|   0:00:00.0| 2974.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:47:02    116s] |  -0.105|   -0.105|  -0.959|   -0.959|    0.21%|   0:00:00.0| 2983.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:47:02    116s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2983.6M) ***
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=2983.6M) ***
[02/14 12:47:02    116s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:47:02    116s] +----------+------+------+
[02/14 12:47:02    116s] |Path Group|   WNS|   TNS|
[02/14 12:47:02    116s] +----------+------+------+
[02/14 12:47:02    116s] |default   | 0.073| 0.000|
[02/14 12:47:02    116s] |reg2reg   |-0.105|-0.959|
[02/14 12:47:02    116s] |HEPG      |-0.105|-0.959|
[02/14 12:47:02    116s] |All Paths |-0.105|-0.959|
[02/14 12:47:02    116s] +----------+------+------+
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.105ns TNS -0.959ns; HEPG WNS -0.105ns TNS -0.959ns; all paths WNS -0.105ns TNS -0.959ns; Real time 0:01:34
[02/14 12:47:02    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.7Y9YDKORxi.4
[02/14 12:47:02    116s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2984.1M, EPOCH TIME: 1771091222.834571
[02/14 12:47:02    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[02/14 12:47:02    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2983.2M, EPOCH TIME: 1771091222.837739
[02/14 12:47:02    116s] Memory usage before memory release/compaction is 2983.2
[02/14 12:47:02    116s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:02    116s] Memory usage at end of DPlace-Cleanup is 2983.2M.
[02/14 12:47:02    116s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2983.2M, EPOCH TIME: 1771091222.838038
[02/14 12:47:02    116s] Memory usage before memory release/compaction is 2983.2
[02/14 12:47:02    116s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:02    116s] Memory usage at beginning of DPlace-Init is 2983.2M.
[02/14 12:47:02    116s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2983.2M, EPOCH TIME: 1771091222.838776
[02/14 12:47:02    116s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2983.2M, EPOCH TIME: 1771091222.859710
[02/14 12:47:02    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:02    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:02    116s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:2983.2M, EPOCH TIME: 1771091222.868429
[02/14 12:47:02    116s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2983.2M, EPOCH TIME: 1771091222.868495
[02/14 12:47:02    116s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2983.2M, EPOCH TIME: 1771091222.868663
[02/14 12:47:02    116s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2983.2M, EPOCH TIME: 1771091222.869175
[02/14 12:47:02    116s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.030, REAL:0.031, MEM:2983.2M, EPOCH TIME: 1771091222.869513
[02/14 12:47:02    116s] TDRefine: refinePlace mode is spiral
[02/14 12:47:02    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.8
[02/14 12:47:02    116s] OPERPROF: Starting Refine-Place at level 1, MEM:2983.2M, EPOCH TIME: 1771091222.870029
[02/14 12:47:02    116s] *** Starting place_detail (0:01:56 mem=2983.2M) ***
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:47:02    116s] Total net bbox length = 1.802e+04 (8.227e+03 9.796e+03) (ext = 1.300e+04)

[02/14 12:47:02    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:02    116s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:47:02    116s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2983.2M, EPOCH TIME: 1771091222.872660
[02/14 12:47:02    116s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.002, MEM:2983.2M, EPOCH TIME: 1771091222.874655
[02/14 12:47:02    116s] Set min layer with design mode ( 1 )
[02/14 12:47:02    116s] Set max layer with design mode ( 5 )
[02/14 12:47:02    116s] Set min layer with design mode ( 1 )
[02/14 12:47:02    116s] Set max layer with design mode ( 5 )
[02/14 12:47:02    116s] User Input Parameters:
[02/14 12:47:02    116s] - Congestion Driven    : Off
[02/14 12:47:02    116s] - Timing Driven        : Off
[02/14 12:47:02    116s] - Area-Violation Based : Off
[02/14 12:47:02    116s] - Start Rollback Level : -5
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] Starting Small incrNP...
[02/14 12:47:02    116s] - Legalized            : On
[02/14 12:47:02    116s] - Window Based         : Off
[02/14 12:47:02    116s] - eDen incr mode       : Off
[02/14 12:47:02    116s] - Small incr mode      : On
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] default core: bins with density > 0.750 =  0.00 % ( 0 / 720 )
[02/14 12:47:02    116s] Density distribution unevenness ratio (U70) = 0.000%
[02/14 12:47:02    116s] Density distribution unevenness ratio (U80) = 0.000%
[02/14 12:47:02    116s] Density distribution unevenness ratio (U90) = 0.000%
[02/14 12:47:02    116s] Density distribution unevenness ratio = 98.857%
[02/14 12:47:02    116s] Density distribution unevenness ratio (U70R) = 0.000%
[02/14 12:47:02    116s] Density distribution unevenness ratio (U80R) = 0.000%
[02/14 12:47:02    116s] Density distribution unevenness ratio (U90R) = 0.000%
[02/14 12:47:02    116s] Density distribution weighted unevenness ratio = 0.000%
[02/14 12:47:02    116s] cost 0.543333, thresh 1.000000
[02/14 12:47:02    116s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2983.2M, EPOCH TIME: 1771091222.886505
[02/14 12:47:02    116s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2983.2M, EPOCH TIME: 1771091222.886568
[02/14 12:47:02    116s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2983.2M, EPOCH TIME: 1771091222.886623
[02/14 12:47:02    116s] Starting refinePlace ...
[02/14 12:47:02    116s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2983.2M)
[02/14 12:47:02    116s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:47:02    116s] Set min layer with design mode ( 1 )
[02/14 12:47:02    116s] Set max layer with design mode ( 5 )
[02/14 12:47:02    116s] One DDP V2 for no tweak run.
[02/14 12:47:02    116s] Set min layer with design mode ( 1 )
[02/14 12:47:02    116s] Set max layer with design mode ( 5 )
[02/14 12:47:02    116s]   Spread Effort: high, pre-route mode, useDDP on.
[02/14 12:47:02    116s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2983.2MB) @(0:01:56 - 0:01:56).
[02/14 12:47:02    116s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:47:02    116s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s]  === Spiral for Logical I: (movable: 173) ===
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s]  Info: 0 filler has been deleted!
[02/14 12:47:02    116s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/14 12:47:02    116s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:47:02    116s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:47:02    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2989.8MB) @(0:01:56 - 0:01:56).
[02/14 12:47:02    116s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:47:02    116s] Statistics of distance of Instance movement in refine placement:
[02/14 12:47:02    116s]   maximum (X+Y) =         0.00 um
[02/14 12:47:02    116s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2989.8MB
[02/14 12:47:02    116s]   mean    (X+Y) =         0.00 um
[02/14 12:47:02    116s] Total instances moved : 0
[02/14 12:47:02    116s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.028, REAL:0.027, MEM:2989.8M, EPOCH TIME: 1771091222.913925
[02/14 12:47:02    116s] Summary Report:
[02/14 12:47:02    116s] Instances moved: 0 (out of 173 movable)
[02/14 12:47:02    116s] Instances flipped: 0
[02/14 12:47:02    116s] Mean displacement: 0.00 um
[02/14 12:47:02    116s] Max displacement: 0.00 um 
[02/14 12:47:02    116s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:47:02    116s] Total net bbox length = 1.802e+04 (8.227e+03 9.796e+03) (ext = 1.300e+04)
[02/14 12:47:02    116s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2989.8MB
[02/14 12:47:02    116s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2989.8MB) @(0:01:56 - 0:01:56).
[02/14 12:47:02    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.8
[02/14 12:47:02    116s] *** Finished place_detail (0:01:56 mem=2989.8M) ***
[02/14 12:47:02    116s] OPERPROF: Finished Refine-Place at level 1, CPU:0.042, REAL:0.044, MEM:2989.8M, EPOCH TIME: 1771091222.914316
[02/14 12:47:02    116s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2989.9M, EPOCH TIME: 1771091222.915650
[02/14 12:47:02    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:173).
[02/14 12:47:02    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2989.9M, EPOCH TIME: 1771091222.917647
[02/14 12:47:02    116s] Memory usage before memory release/compaction is 2989.9
[02/14 12:47:02    116s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:02    116s] Memory usage at end of DPlace-Cleanup is 2989.9M.
[02/14 12:47:02    116s] *** maximum move = 0.00 um ***
[02/14 12:47:02    116s] *** Finished re-routing un-routed nets (2989.9M) ***
[02/14 12:47:02    116s] Memory usage before memory release/compaction is 2989.9
[02/14 12:47:02    116s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:02    116s] Memory usage at beginning of DPlace-Init is 2989.9M.
[02/14 12:47:02    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2989.9M, EPOCH TIME: 1771091222.920650
[02/14 12:47:02    116s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2989.9M, EPOCH TIME: 1771091222.943270
[02/14 12:47:02    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:02    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:02    116s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2989.9M, EPOCH TIME: 1771091222.952027
[02/14 12:47:02    116s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2989.9M, EPOCH TIME: 1771091222.952095
[02/14 12:47:02    116s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2989.9M, EPOCH TIME: 1771091222.952228
[02/14 12:47:02    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2989.9M, EPOCH TIME: 1771091222.952707
[02/14 12:47:02    116s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:47:02    116s] 
[02/14 12:47:02    116s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2989.9M) ***
[02/14 12:47:02    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.7Y9YDKORxi.4
[02/14 12:47:02    116s] ** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -0.959 Density 0.21
[02/14 12:47:03    116s] OptDebug: End of Setup Fixing:
[02/14 12:47:03    116s] +----------+------+------+
[02/14 12:47:03    116s] |Path Group|   WNS|   TNS|
[02/14 12:47:03    116s] +----------+------+------+
[02/14 12:47:03    116s] |default   | 0.073| 0.000|
[02/14 12:47:03    116s] |reg2reg   |-0.105|-0.959|
[02/14 12:47:03    116s] |HEPG      |-0.105|-0.959|
[02/14 12:47:03    116s] |All Paths |-0.105|-0.959|
[02/14 12:47:03    116s] +----------+------+------+
[02/14 12:47:03    116s] 
[02/14 12:47:03    116s] Bottom Preferred Layer:
[02/14 12:47:03    116s] +-------------+------------+----------+
[02/14 12:47:03    116s] |    Layer    |    CLK     |   Rule   |
[02/14 12:47:03    116s] +-------------+------------+----------+
[02/14 12:47:03    116s] | met3 (z=3)  |          1 | default  |
[02/14 12:47:03    116s] +-------------+------------+----------+
[02/14 12:47:03    116s] Via Pillar Rule:
[02/14 12:47:03    116s]     None
[02/14 12:47:03    116s] Finished writing unified metrics of routing constraints.
[02/14 12:47:03    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.7Y9YDKORxi.3
[02/14 12:47:03    116s] Total-nets :: 182, Stn-nets :: 1, ratio :: 0.549451 %, Total-len 18452, Stn-len 13.8
[02/14 12:47:03    116s] 
[02/14 12:47:03    116s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2989.9M) ***
[02/14 12:47:03    116s] 
[02/14 12:47:03    116s] CSM is empty.
[02/14 12:47:03    116s] CSM is empty.
[02/14 12:47:03    116s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 173
[02/14 12:47:03    116s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2989.8M, EPOCH TIME: 1771091223.246561
[02/14 12:47:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:03    116s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2978.8M, EPOCH TIME: 1771091223.250677
[02/14 12:47:03    116s] Memory usage before memory release/compaction is 2978.8
[02/14 12:47:03    116s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:03    116s] Memory usage at end of DPlace-Cleanup is 2978.8M.
[02/14 12:47:03    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.11
[02/14 12:47:03    116s] *** TnsOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:56.7/0:02:38.9 (0.7), mem = 2978.8M
[02/14 12:47:03    116s] 
[02/14 12:47:03    116s] =============================================================================================
[02/14 12:47:03    116s]  Step TAT Report : TnsOpt #2 / clock_opt_design #1                              25.11-s102_1
[02/14 12:47:03    116s] =============================================================================================
[02/14 12:47:03    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:47:03    116s] ---------------------------------------------------------------------------------------------
[02/14 12:47:03    116s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:47:03    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:03    116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:47:03    116s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:47:03    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ TransformInit          ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:47:03    116s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:47:03    116s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:47:03    116s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ OptEval                ]      8   0:00:00.6  (  29.2 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:47:03    116s] [ OptCommit              ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:47:03    116s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:47:03    116s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ TnsPass                ]      1   0:00:00.4  (  18.0 % )     0:00:01.3 /  0:00:01.2    1.0
[02/14 12:47:03    116s] [ RefinePlace            ]      1   0:00:00.1  (   7.0 % )     0:00:00.2 /  0:00:00.1    1.0
[02/14 12:47:03    116s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:03    116s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:03    116s] [ MISC                   ]          0:00:00.4  (  20.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:47:03    116s] ---------------------------------------------------------------------------------------------
[02/14 12:47:03    116s]  TnsOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[02/14 12:47:03    116s] ---------------------------------------------------------------------------------------------
[02/14 12:47:03    116s] Begin: Collecting metrics
[02/14 12:47:03    116s] 
	GigaOpt Setup Optimization summary:
[02/14 12:47:03    116s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:00  |        2974 |
	| tns_pass_0       |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:01  |        2984 |
	| legalization_0   |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:01  |        2990 |
	| end_setup_fixing |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:00  |        2990 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:47:03    116s] 
[02/14 12:47:03    116s] 
 --------------------------------------------------------------------------------------------------- 
| Snapshot     | WNS                  | TNS                  | Density (%) | Resource               |
|              | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
|--------------+-----------+----------+-----------+----------+-------------+----------+-------------|
| tns_fixing_2 |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:02  |        2990 |
 --------------------------------------------------------------------------------------------------- 
[02/14 12:47:03    116s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2989.9M, current mem=2978.8M)

[02/14 12:47:03    116s] End: Collecting metrics
[02/14 12:47:03    116s] End: GigaOpt Optimization in TNS mode
[02/14 12:47:03    116s] Begin: Collecting metrics
[02/14 12:47:03    116s] 
	GigaOpt Setup Optimization summary:
[02/14 12:47:03    116s] 
	 --------------------------------------------------------------------------------------------------- 
	| Snapshot     | WNS                  | TNS                  | Density (%) | Resource               |
	|              | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|--------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| tns_fixing_2 |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:02  |        2990 |
	 --------------------------------------------------------------------------------------------------- 
[02/14 12:47:03    116s] 
[02/14 12:47:03    117s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
| drv_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:00  |        2969 |    0 |   0 |
| tns_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2990 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:47:03    117s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2978.8M, current mem=2978.8M)

[02/14 12:47:03    117s] End: Collecting metrics
[02/14 12:47:03    117s] GigaOpt: WNS changes after postEco optimization: -0.100 -> -0.105 (bump = 0.005)
[02/14 12:47:03    117s] GigaOpt: Skipping nonLegal postEco optimization
[02/14 12:47:03    117s] Design TNS changes after trial route: -1.024 -> -0.959
[02/14 12:47:03    117s] Begin: GigaOpt TNS non-legal recovery
[02/14 12:47:03    117s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[02/14 12:47:03    117s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[02/14 12:47:03    117s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:47:03    117s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:47:03    117s] *** TnsOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:57.2/0:02:39.5 (0.7), mem = 2978.8M
[02/14 12:47:03    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.12
[02/14 12:47:04    117s] 
[02/14 12:47:04    117s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:47:04    117s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:47:04    117s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:57 mem=2978.8M
[02/14 12:47:04    117s] Memory usage before memory release/compaction is 2978.8
[02/14 12:47:04    117s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:04    117s] Memory usage at beginning of DPlace-Init is 2978.8M.
[02/14 12:47:04    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:2978.8M, EPOCH TIME: 1771091224.034129
[02/14 12:47:04    117s] Processing tracks to init pin-track alignment.
[02/14 12:47:04    117s] z: 2, totalTracks: 1
[02/14 12:47:04    117s] z: 4, totalTracks: 1
[02/14 12:47:04    117s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:47:04    117s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2978.8M, EPOCH TIME: 1771091224.055930
[02/14 12:47:04    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:04    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:04    117s] 
[02/14 12:47:04    117s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:04    117s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:04    117s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2978.8M, EPOCH TIME: 1771091224.064669
[02/14 12:47:04    117s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2978.8M, EPOCH TIME: 1771091224.064731
[02/14 12:47:04    117s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2978.8M, EPOCH TIME: 1771091224.064841
[02/14 12:47:04    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2978.8MB).
[02/14 12:47:04    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2978.8M, EPOCH TIME: 1771091224.065642
[02/14 12:47:04    117s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:47:04    117s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=2978.8M
[02/14 12:47:04    117s] [oiPhyDebug] optDemand 2504286000.00, spDemand 2504286000.00.
[02/14 12:47:04    117s] [LDM::Info] TotalInstCnt at InitDesignMc1: 173
[02/14 12:47:04    117s] ### Creating RouteCongInterface, started
[02/14 12:47:04    117s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:47:04    117s] 
[02/14 12:47:04    117s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[02/14 12:47:04    117s] 
[02/14 12:47:04    117s] #optDebug: {0, 1.000}
[02/14 12:47:04    117s] ### Creating RouteCongInterface, finished
[02/14 12:47:04    117s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:04    117s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:04    117s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:04    117s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:04    117s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:04    117s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:04    117s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:04    117s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:04    117s] *info: 1 clock net excluded
[02/14 12:47:04    117s] *info: 1 net with fixed/cover wires excluded.
[02/14 12:47:04    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.7Y9YDKORxi.4
[02/14 12:47:04    117s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:47:04    117s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:47:04    117s] ** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -0.959 Density 0.21
[02/14 12:47:04    117s] Optimizer TNS Opt
[02/14 12:47:04    117s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:47:04    117s] +----------+------+------+
[02/14 12:47:04    117s] |Path Group|   WNS|   TNS|
[02/14 12:47:04    117s] +----------+------+------+
[02/14 12:47:04    117s] |default   | 0.073| 0.000|
[02/14 12:47:04    117s] |reg2reg   |-0.105|-0.959|
[02/14 12:47:04    117s] |HEPG      |-0.105|-0.959|
[02/14 12:47:04    117s] |All Paths |-0.105|-0.959|
[02/14 12:47:04    117s] +----------+------+------+
[02/14 12:47:04    117s] 
[02/14 12:47:04    117s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.105ns TNS -0.959ns; HEPG WNS -0.105ns TNS -0.959ns; all paths WNS -0.105ns TNS -0.959ns; Real time 0:01:36
[02/14 12:47:04    117s] Active Path Group: reg2reg  
[02/14 12:47:04    117s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:04    117s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:47:04    117s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:04    117s] |  -0.105|   -0.105|  -0.959|   -0.959|    0.21%|   0:00:00.0| 2980.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:47:13    127s] |  -0.098|   -0.098|  -0.947|   -0.947|    0.21%|   0:00:09.0| 2998.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:47:13    127s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] *** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:09.0 mem=2998.3M) ***
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] *** Finished Optimize Step Cumulative (cpu=0:00:09.5 real=0:00:09.0 mem=2998.3M) ***
[02/14 12:47:13    127s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:47:13    127s] +----------+------+------+
[02/14 12:47:13    127s] |Path Group|   WNS|   TNS|
[02/14 12:47:13    127s] +----------+------+------+
[02/14 12:47:13    127s] |default   | 0.099| 0.000|
[02/14 12:47:13    127s] |reg2reg   |-0.098|-0.947|
[02/14 12:47:13    127s] |HEPG      |-0.098|-0.947|
[02/14 12:47:13    127s] |All Paths |-0.098|-0.947|
[02/14 12:47:13    127s] +----------+------+------+
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -0.947ns; HEPG WNS -0.098ns TNS -0.947ns; all paths WNS -0.098ns TNS -0.947ns; Real time 0:01:45
[02/14 12:47:13    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.7Y9YDKORxi.5
[02/14 12:47:13    127s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2998.7M, EPOCH TIME: 1771091233.719939
[02/14 12:47:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:179).
[02/14 12:47:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2997.9M, EPOCH TIME: 1771091233.722824
[02/14 12:47:13    127s] Memory usage before memory release/compaction is 2997.9
[02/14 12:47:13    127s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:13    127s] Memory usage at end of DPlace-Cleanup is 2997.9M.
[02/14 12:47:13    127s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2997.9M, EPOCH TIME: 1771091233.723504
[02/14 12:47:13    127s] Memory usage before memory release/compaction is 2997.9
[02/14 12:47:13    127s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:13    127s] Memory usage at beginning of DPlace-Init is 2997.9M.
[02/14 12:47:13    127s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2997.9M, EPOCH TIME: 1771091233.724261
[02/14 12:47:13    127s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2997.9M, EPOCH TIME: 1771091233.746493
[02/14 12:47:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:13    127s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:13    127s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:2997.9M, EPOCH TIME: 1771091233.754869
[02/14 12:47:13    127s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2997.9M, EPOCH TIME: 1771091233.754946
[02/14 12:47:13    127s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2997.9M, EPOCH TIME: 1771091233.755028
[02/14 12:47:13    127s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:2997.9M, EPOCH TIME: 1771091233.755527
[02/14 12:47:13    127s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.030, REAL:0.032, MEM:2997.9M, EPOCH TIME: 1771091233.755842
[02/14 12:47:13    127s] TDRefine: refinePlace mode is spiral
[02/14 12:47:13    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7Y9YDKORxi.9
[02/14 12:47:13    127s] OPERPROF: Starting Refine-Place at level 1, MEM:2997.9M, EPOCH TIME: 1771091233.756290
[02/14 12:47:13    127s] *** Starting place_detail (0:02:07 mem=2997.9M) ***
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:47:13    127s] Total net bbox length = 1.806e+04 (8.246e+03 9.817e+03) (ext = 1.300e+04)

[02/14 12:47:13    127s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:13    127s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:47:13    127s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2997.9M, EPOCH TIME: 1771091233.758787
[02/14 12:47:13    127s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2997.9M, EPOCH TIME: 1771091233.758853
[02/14 12:47:13    127s] Set min layer with design mode ( 1 )
[02/14 12:47:13    127s] Set max layer with design mode ( 5 )
[02/14 12:47:13    127s] Set min layer with design mode ( 1 )
[02/14 12:47:13    127s] Set max layer with design mode ( 5 )
[02/14 12:47:13    127s] User Input Parameters:
[02/14 12:47:13    127s] - Congestion Driven    : Off
[02/14 12:47:13    127s] - Timing Driven        : Off
[02/14 12:47:13    127s] - Area-Violation Based : Off
[02/14 12:47:13    127s] - Start Rollback Level : -5
[02/14 12:47:13    127s] - Legalized            : On
[02/14 12:47:13    127s] - Window Based         : Off
[02/14 12:47:13    127s] - eDen incr mode       : Off
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] Starting Small incrNP...
[02/14 12:47:13    127s] - Small incr mode      : On
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] default core: bins with density > 0.750 =  0.00 % ( 0 / 720 )
[02/14 12:47:13    127s] Density distribution unevenness ratio (U70) = 0.000%
[02/14 12:47:13    127s] Density distribution unevenness ratio (U80) = 0.000%
[02/14 12:47:13    127s] Density distribution unevenness ratio (U90) = 0.000%
[02/14 12:47:13    127s] Density distribution unevenness ratio = 98.857%
[02/14 12:47:13    127s] Density distribution unevenness ratio (U70R) = 0.000%
[02/14 12:47:13    127s] Density distribution unevenness ratio (U80R) = 0.000%
[02/14 12:47:13    127s] Density distribution unevenness ratio (U90R) = 0.000%
[02/14 12:47:13    127s] Density distribution weighted unevenness ratio = 0.000%
[02/14 12:47:13    127s] cost 0.558889, thresh 1.000000
[02/14 12:47:13    127s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2997.9M, EPOCH TIME: 1771091233.773872
[02/14 12:47:13    127s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2997.9M, EPOCH TIME: 1771091233.773936
[02/14 12:47:13    127s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2997.9M, EPOCH TIME: 1771091233.773985
[02/14 12:47:13    127s] Starting refinePlace ...
[02/14 12:47:13    127s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2997.9M)
[02/14 12:47:13    127s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:47:13    127s] Set min layer with design mode ( 1 )
[02/14 12:47:13    127s] Set max layer with design mode ( 5 )
[02/14 12:47:13    127s] One DDP V2 for no tweak run.
[02/14 12:47:13    127s] Set min layer with design mode ( 1 )
[02/14 12:47:13    127s] Set max layer with design mode ( 5 )
[02/14 12:47:13    127s]   Spread Effort: high, pre-route mode, useDDP on.
[02/14 12:47:13    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2998.0MB) @(0:02:08 - 0:02:08).
[02/14 12:47:13    127s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:47:13    127s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s]  === Spiral for Logical I: (movable: 179) ===
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s]  Info: 0 filler has been deleted!
[02/14 12:47:13    127s] Move report: legalization moved 8 insts, mean move: 3.10 um, max move: 5.52 um spiral
[02/14 12:47:13    127s] 	Max move on inst (cts_FE_OCPC10_n_481): (54.28, 50.60) --> (52.90, 46.46)
[02/14 12:47:13    127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:47:13    127s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:47:13    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3003.7MB) @(0:02:08 - 0:02:08).
[02/14 12:47:13    127s] Move report: Detail placement moved 8 insts, mean move: 3.10 um, max move: 5.52 um 
[02/14 12:47:13    127s] 	Max move on inst (cts_FE_OCPC10_n_481): (54.28, 50.60) --> (52.90, 46.46)
[02/14 12:47:13    127s] Statistics of distance of Instance movement in refine placement:
[02/14 12:47:13    127s]   maximum (X+Y) =         5.52 um
[02/14 12:47:13    127s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3003.7MB
[02/14 12:47:13    127s]   inst (cts_FE_OCPC10_n_481) with max move: (54.28, 50.6) -> (52.9, 46.46)
[02/14 12:47:13    127s]   mean    (X+Y) =         3.10 um
[02/14 12:47:13    127s] Summary Report:
[02/14 12:47:13    127s] Instances moved: 8 (out of 179 movable)
[02/14 12:47:13    127s] Instances flipped: 0
[02/14 12:47:13    127s] Mean displacement: 3.10 um
[02/14 12:47:13    127s] Max displacement: 5.52 um (Instance: cts_FE_OCPC10_n_481) (54.28, 50.6) -> (52.9, 46.46)
[02/14 12:47:13    127s] 	Violation at original loc: Overlapping with other instance
[02/14 12:47:13    127s] Total instances moved : 8
[02/14 12:47:13    127s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.029, REAL:0.028, MEM:3003.7M, EPOCH TIME: 1771091233.801903
[02/14 12:47:13    127s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[02/14 12:47:13    127s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:47:13    127s] Total net bbox length = 1.809e+04 (8.262e+03 9.825e+03) (ext = 1.300e+04)
[02/14 12:47:13    127s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3003.7MB
[02/14 12:47:13    127s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3003.7MB) @(0:02:07 - 0:02:08).
[02/14 12:47:13    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7Y9YDKORxi.9
[02/14 12:47:13    127s] *** Finished place_detail (0:02:08 mem=3003.7M) ***
[02/14 12:47:13    127s] OPERPROF: Finished Refine-Place at level 1, CPU:0.045, REAL:0.046, MEM:3003.7M, EPOCH TIME: 1771091233.802306
[02/14 12:47:13    127s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3003.7M, EPOCH TIME: 1771091233.803765
[02/14 12:47:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:179).
[02/14 12:47:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2999.1M, EPOCH TIME: 1771091233.805763
[02/14 12:47:13    127s] Memory usage before memory release/compaction is 2999.1
[02/14 12:47:13    127s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:13    127s] Memory usage at end of DPlace-Cleanup is 2999.1M.
[02/14 12:47:13    127s] *** maximum move = 5.52 um ***
[02/14 12:47:13    127s] *** Finished re-routing un-routed nets (2999.1M) ***
[02/14 12:47:13    127s] Memory usage before memory release/compaction is 2999.1
[02/14 12:47:13    127s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:13    127s] Memory usage at beginning of DPlace-Init is 2999.1M.
[02/14 12:47:13    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:2999.1M, EPOCH TIME: 1771091233.808028
[02/14 12:47:13    127s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2999.1M, EPOCH TIME: 1771091233.830306
[02/14 12:47:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:13    127s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:13    127s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2999.1M, EPOCH TIME: 1771091233.839008
[02/14 12:47:13    127s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2999.1M, EPOCH TIME: 1771091233.839080
[02/14 12:47:13    127s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2999.1M, EPOCH TIME: 1771091233.839220
[02/14 12:47:13    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2999.1M, EPOCH TIME: 1771091233.839683
[02/14 12:47:13    127s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:47:13    127s] 
[02/14 12:47:13    127s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2999.1M) ***
[02/14 12:47:13    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.7Y9YDKORxi.5
[02/14 12:47:13    127s] ** GigaOpt Optimizer WNS Slack -0.098 TNS Slack -0.947 Density 0.21
[02/14 12:47:13    127s] OptDebug: End of Setup Fixing:
[02/14 12:47:13    127s] +----------+------+------+
[02/14 12:47:13    127s] |Path Group|   WNS|   TNS|
[02/14 12:47:13    127s] +----------+------+------+
[02/14 12:47:13    127s] |default   | 0.099| 0.000|
[02/14 12:47:13    127s] |reg2reg   |-0.098|-0.947|
[02/14 12:47:13    127s] |HEPG      |-0.098|-0.947|
[02/14 12:47:13    127s] |All Paths |-0.098|-0.947|
[02/14 12:47:13    127s] +----------+------+------+
[02/14 12:47:13    127s] 
[02/14 12:47:14    127s] Finished writing unified metrics of routing constraints.
[02/14 12:47:14    127s] Bottom Preferred Layer:
[02/14 12:47:14    127s] +-------------+------------+----------+
[02/14 12:47:14    127s] |    Layer    |    CLK     |   Rule   |
[02/14 12:47:14    127s] +-------------+------------+----------+
[02/14 12:47:14    127s] | met3 (z=3)  |          1 | default  |
[02/14 12:47:14    127s] +-------------+------------+----------+
[02/14 12:47:14    127s] Via Pillar Rule:
[02/14 12:47:14    127s]     None
[02/14 12:47:14    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.7Y9YDKORxi.4
[02/14 12:47:14    127s] 
[02/14 12:47:14    127s] *** Finish post-CTS Setup Fixing (cpu=0:00:10.3 real=0:00:10.0 mem=2999.1M) ***
[02/14 12:47:14    127s] 
[02/14 12:47:14    127s] Total-nets :: 188, Stn-nets :: 17, ratio :: 9.04255 %, Total-len 18437.6, Stn-len 2149.1
[02/14 12:47:14    127s] CSM is empty.
[02/14 12:47:14    127s] CSM is empty.
[02/14 12:47:14    127s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 179
[02/14 12:47:14    127s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2999.1M, EPOCH TIME: 1771091234.125627
[02/14 12:47:14    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:14    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:14    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:14    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:14    127s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2988.4M, EPOCH TIME: 1771091234.128811
[02/14 12:47:14    127s] Memory usage before memory release/compaction is 2988.4
[02/14 12:47:14    127s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:14    127s] Memory usage at end of DPlace-Cleanup is 2988.4M.
[02/14 12:47:14    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.12
[02/14 12:47:14    127s] *** TnsOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:10.6/0:00:10.3 (1.0), totSession cpu/real = 0:02:07.9/0:02:49.7 (0.8), mem = 2988.4M
[02/14 12:47:14    127s] 
[02/14 12:47:14    127s] =============================================================================================
[02/14 12:47:14    127s]  Step TAT Report : TnsOpt #3 / clock_opt_design #1                              25.11-s102_1
[02/14 12:47:14    127s] =============================================================================================
[02/14 12:47:14    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:47:14    127s] ---------------------------------------------------------------------------------------------
[02/14 12:47:14    127s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:14    127s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[02/14 12:47:14    127s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:47:14    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:14    127s] [ TransformInit          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:47:14    127s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:09.1 /  0:00:09.4    1.0
[02/14 12:47:14    127s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.0 % )     0:00:09.1 /  0:00:09.4    1.0
[02/14 12:47:14    127s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ OptEval                ]      6   0:00:08.9  (  87.1 % )     0:00:08.9 /  0:00:09.3    1.0
[02/14 12:47:14    127s] [ OptCommit              ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:47:14    127s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[02/14 12:47:14    127s] [ IncrDelayCalc          ]     12   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:47:14    127s] [ SetupOptGetWorkingSet  ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[02/14 12:47:14    127s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ TnsPass                ]      1   0:00:00.4  (   3.7 % )     0:00:09.6 /  0:00:10.0    1.0
[02/14 12:47:14    127s] [ RefinePlace            ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.1    0.9
[02/14 12:47:14    127s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:14    127s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:14    127s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:14    127s] [ MISC                   ]          0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:47:14    127s] ---------------------------------------------------------------------------------------------
[02/14 12:47:14    127s]  TnsOpt #3 TOTAL                    0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:10.6    1.0
[02/14 12:47:14    127s] ---------------------------------------------------------------------------------------------
[02/14 12:47:14    127s] Begin: Collecting metrics
[02/14 12:47:14    127s] 
	GigaOpt Setup Optimization summary:
[02/14 12:47:14    127s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 | 0:00:01  |        2981 |
	| tns_pass_0       |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 | 0:00:09  |        2998 |
	| legalization_0   |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 | 0:00:00  |        2999 |
	| end_setup_fixing |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 | 0:00:01  |        2999 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:47:14    127s] 
[02/14 12:47:14    128s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
| drv_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:00  |        2969 |    0 |   0 |
| tns_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2990 |      |     |
| tns_eco_fixing_2        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:11  |        2999 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:47:14    128s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2999.1M, current mem=2988.4M)

[02/14 12:47:14    128s] End: Collecting metrics
[02/14 12:47:14    128s] End: GigaOpt TNS non-legal recovery
[02/14 12:47:14    128s] Begin: GigaOpt Optimization in post-eco TNS mode
[02/14 12:47:14    128s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[02/14 12:47:14    128s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[02/14 12:47:14    128s] Info: 1 net with fixed/cover wires excluded.
[02/14 12:47:14    128s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:47:14    128s] *** TnsOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:08.2/0:02:50.1 (0.8), mem = 2988.4M
[02/14 12:47:14    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7Y9YDKORxi.13
[02/14 12:47:14    128s] 
[02/14 12:47:14    128s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:47:14    128s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:47:14    128s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:08 mem=2988.4M
[02/14 12:47:14    128s] Memory usage before memory release/compaction is 2988.4
[02/14 12:47:14    128s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:14    128s] Memory usage at beginning of DPlace-Init is 2988.4M.
[02/14 12:47:14    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:2988.4M, EPOCH TIME: 1771091234.644258
[02/14 12:47:14    128s] Processing tracks to init pin-track alignment.
[02/14 12:47:14    128s] z: 2, totalTracks: 1
[02/14 12:47:14    128s] z: 4, totalTracks: 1
[02/14 12:47:14    128s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:47:14    128s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2988.4M, EPOCH TIME: 1771091234.665723
[02/14 12:47:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:14    128s] 
[02/14 12:47:14    128s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:14    128s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:14    128s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2988.4M, EPOCH TIME: 1771091234.674699
[02/14 12:47:14    128s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2988.4M, EPOCH TIME: 1771091234.674766
[02/14 12:47:14    128s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2988.4M, EPOCH TIME: 1771091234.674913
[02/14 12:47:14    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2988.4MB).
[02/14 12:47:14    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2988.4M, EPOCH TIME: 1771091234.675737
[02/14 12:47:14    128s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:47:14    128s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=2988.4M
[02/14 12:47:14    128s] [oiPhyDebug] optDemand 2567131200.00, spDemand 2567131200.00.
[02/14 12:47:14    128s] [LDM::Info] TotalInstCnt at InitDesignMc1: 179
[02/14 12:47:14    128s] ### Creating RouteCongInterface, started
[02/14 12:47:14    128s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:47:14    128s] 
[02/14 12:47:14    128s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[02/14 12:47:14    128s] 
[02/14 12:47:14    128s] #optDebug: {0, 1.000}
[02/14 12:47:14    128s] ### Creating RouteCongInterface, finished
[02/14 12:47:14    128s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:14    128s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:14    128s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:14    128s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:14    128s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:14    128s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:47:14    128s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:47:14    128s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:47:14    128s] *info: 1 clock net excluded
[02/14 12:47:14    128s] *info: 1 net with fixed/cover wires excluded.
[02/14 12:47:14    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.7Y9YDKORxi.5
[02/14 12:47:14    128s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:47:14    128s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:47:14    128s] ** GigaOpt Optimizer WNS Slack -0.098 TNS Slack -0.947 Density 0.21
[02/14 12:47:14    128s] Optimizer TNS Opt
[02/14 12:47:14    128s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:47:14    128s] +----------+------+------+
[02/14 12:47:14    128s] |Path Group|   WNS|   TNS|
[02/14 12:47:14    128s] +----------+------+------+
[02/14 12:47:14    128s] |default   | 0.099| 0.000|
[02/14 12:47:14    128s] |reg2reg   |-0.098|-0.947|
[02/14 12:47:14    128s] |HEPG      |-0.098|-0.947|
[02/14 12:47:14    128s] |All Paths |-0.098|-0.947|
[02/14 12:47:14    128s] +----------+------+------+
[02/14 12:47:14    128s] 
[02/14 12:47:14    128s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -0.947ns; HEPG WNS -0.098ns TNS -0.947ns; all paths WNS -0.098ns TNS -0.947ns; Real time 0:01:46
[02/14 12:47:15    128s] Active Path Group: reg2reg  
[02/14 12:47:15    128s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:15    128s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:47:15    128s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:15    128s] |  -0.098|   -0.098|  -0.947|   -0.947|    0.21%|   0:00:00.0| 2990.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:47:15    128s] |  -0.098|   -0.098|  -0.947|   -0.947|    0.21%|   0:00:00.0| 2991.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:47:15    128s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:47:15    128s] 
[02/14 12:47:15    128s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2991.0M) ***
[02/14 12:47:15    128s] 
[02/14 12:47:15    128s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2991.0M) ***
[02/14 12:47:15    128s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:47:15    128s] +----------+------+------+
[02/14 12:47:15    128s] |Path Group|   WNS|   TNS|
[02/14 12:47:15    128s] +----------+------+------+
[02/14 12:47:15    128s] |default   | 0.099| 0.000|
[02/14 12:47:15    128s] |reg2reg   |-0.098|-0.947|
[02/14 12:47:15    128s] |HEPG      |-0.098|-0.947|
[02/14 12:47:15    128s] |All Paths |-0.098|-0.947|
[02/14 12:47:15    128s] +----------+------+------+
[02/14 12:47:15    128s] 
[02/14 12:47:15    128s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -0.947ns; HEPG WNS -0.098ns TNS -0.947ns; all paths WNS -0.098ns TNS -0.947ns; Real time 0:01:47
[02/14 12:47:15    128s] OptDebug: End of Setup Fixing:
[02/14 12:47:15    128s] +----------+------+------+
[02/14 12:47:15    128s] |Path Group|   WNS|   TNS|
[02/14 12:47:15    128s] +----------+------+------+
[02/14 12:47:15    128s] |default   | 0.099| 0.000|
[02/14 12:47:15    128s] |reg2reg   |-0.098|-0.947|
[02/14 12:47:15    128s] |HEPG      |-0.098|-0.947|
[02/14 12:47:15    128s] |All Paths |-0.098|-0.947|
[02/14 12:47:15    128s] +----------+------+------+
[02/14 12:47:15    128s] 
[02/14 12:47:15    129s] Finished writing unified metrics of routing constraints.
[02/14 12:47:15    129s] Bottom Preferred Layer:
[02/14 12:47:15    129s] +-------------+------------+----------+
[02/14 12:47:15    129s] |    Layer    |    CLK     |   Rule   |
[02/14 12:47:15    129s] +-------------+------------+----------+
[02/14 12:47:15    129s] | met3 (z=3)  |          1 | default  |
[02/14 12:47:15    129s] +-------------+------------+----------+
[02/14 12:47:15    129s] Via Pillar Rule:
[02/14 12:47:15    129s]     None
[02/14 12:47:15    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.7Y9YDKORxi.5
[02/14 12:47:15    129s] 
[02/14 12:47:15    129s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2991.0M) ***
[02/14 12:47:15    129s] 
[02/14 12:47:15    129s] Total-nets :: 188, Stn-nets :: 17, ratio :: 9.04255 %, Total-len 18437.6, Stn-len 2149.1
[02/14 12:47:15    129s] CSM is empty.
[02/14 12:47:15    129s] CSM is empty.
[02/14 12:47:15    129s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 179
[02/14 12:47:15    129s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2991.2M, EPOCH TIME: 1771091235.305570
[02/14 12:47:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:179).
[02/14 12:47:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:15    129s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2988.3M, EPOCH TIME: 1771091235.308755
[02/14 12:47:15    129s] Memory usage before memory release/compaction is 2988.3
[02/14 12:47:15    129s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:15    129s] Memory usage at end of DPlace-Cleanup is 2988.3M.
[02/14 12:47:15    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7Y9YDKORxi.13
[02/14 12:47:15    129s] *** TnsOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:09.0/0:02:50.9 (0.8), mem = 2988.3M
[02/14 12:47:15    129s] 
[02/14 12:47:15    129s] =============================================================================================
[02/14 12:47:15    129s]  Step TAT Report : TnsOpt #4 / clock_opt_design #1                              25.11-s102_1
[02/14 12:47:15    129s] =============================================================================================
[02/14 12:47:15    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:47:15    129s] ---------------------------------------------------------------------------------------------
[02/14 12:47:15    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:15    129s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:47:15    129s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:47:15    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:15    129s] [ TransformInit          ]      1   0:00:00.1  (  13.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:47:15    129s] [ OptimizationStep       ]      1   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:47:15    129s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:15    129s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ OptEval                ]      3   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:15    129s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ TnsPass                ]      1   0:00:00.2  (  17.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:47:15    129s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:15    129s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:15    129s] [ MISC                   ]          0:00:00.4  (  48.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:47:15    129s] ---------------------------------------------------------------------------------------------
[02/14 12:47:15    129s]  TnsOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/14 12:47:15    129s] ---------------------------------------------------------------------------------------------
[02/14 12:47:15    129s] Begin: Collecting metrics
[02/14 12:47:15    129s] 
	GigaOpt Setup Optimization summary:
[02/14 12:47:15    129s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 | 0:00:00  |        2990 |
	| end_setup_fixing |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 | 0:00:01  |        2991 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:47:15    129s] 
[02/14 12:47:15    129s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
| drv_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:00  |        2969 |    0 |   0 |
| tns_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2990 |      |     |
| tns_eco_fixing_2        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:11  |        2999 |      |     |
| tns_eco_fixing_3        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:01  |        2991 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:47:15    129s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2991.0M, current mem=2988.3M)

[02/14 12:47:15    129s] End: Collecting metrics
[02/14 12:47:15    129s] End: GigaOpt Optimization in post-eco TNS mode
[02/14 12:47:15    129s] #optDebug: fT-D <X 1 0 0 0>
[02/14 12:47:15    129s] #optDebug: fT-D <X 1 0 0 0>
[02/14 12:47:15    129s] Register exp ratio and priority group on 0 nets on 198 nets : 
[02/14 12:47:15    129s] 
[02/14 12:47:15    129s] Active setup views:
[02/14 12:47:15    129s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:47:15    129s]   Dominating endpoints: 0
[02/14 12:47:15    129s]   Dominating TNS: -0.000
[02/14 12:47:15    129s] 
[02/14 12:47:16    129s] Extraction called for design 'counter_16bit' of instances=179 and nets=200 using extraction engine 'pre_route' .
[02/14 12:47:16    129s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:47:16    129s] RC Extraction called in multi-corner(1) mode.
[02/14 12:47:16    129s] RCMode: PreRoute
[02/14 12:47:16    129s]       RC Corner Indexes            0   
[02/14 12:47:16    129s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:47:16    129s] Resistance Scaling Factor    : 1.00000 
[02/14 12:47:16    129s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:47:16    129s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:47:16    129s] Shrink Factor                : 1.00000
[02/14 12:47:16    129s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:47:16    129s] Using Quantus QRC technology file ...
[02/14 12:47:16    129s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/14 12:47:16    129s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:47:16    129s] eee: pegSigSF=1.070000
[02/14 12:47:16    129s] Grid density data update skipped
[02/14 12:47:16    129s] Initializing multi-corner resistance tables ...
[02/14 12:47:16    129s] eee: Grid unit RC data computation started
[02/14 12:47:16    129s] eee: Grid unit RC data computation completed
[02/14 12:47:16    129s] eee: l=1 avDens=0.103920 usedTrk=7248.411643 availTrk=69750.000000 sigTrk=7248.411643
[02/14 12:47:16    129s] eee: l=2 avDens=0.015305 usedTrk=241.055532 availTrk=15750.000000 sigTrk=241.055532
[02/14 12:47:16    129s] eee: l=3 avDens=0.024965 usedTrk=201.624106 availTrk=8076.393443 sigTrk=201.624106
[02/14 12:47:16    129s] eee: l=4 avDens=0.026071 usedTrk=1398.754808 availTrk=53651.707317 sigTrk=1398.754808
[02/14 12:47:16    129s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:47:16    129s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:47:16    129s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:47:16    129s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=0.000000 uaWlH=0.000500 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:47:16    129s] eee: NetCapCache creation started. (Current Mem: 2940.832M) 
[02/14 12:47:16    129s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2940.832M) 
[02/14 12:47:16    129s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:47:16    129s] eee: Metal Layers Info:
[02/14 12:47:16    129s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:47:16    129s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:47:16    129s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:47:16    129s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:47:16    129s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:47:16    129s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:47:16    129s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:47:16    129s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:47:16    129s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:47:16    129s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:47:16    129s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:47:16    129s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:47:16    129s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2940.832M)
[02/14 12:47:16    129s] Starting delay calculation for Setup views
[02/14 12:47:16    129s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:47:16    129s] #################################################################################
[02/14 12:47:16    129s] # Design Stage: PreRoute
[02/14 12:47:16    129s] # Design Name: counter_16bit
[02/14 12:47:16    129s] # Design Mode: 130nm
[02/14 12:47:16    129s] # Analysis Mode: MMMC OCV 
[02/14 12:47:16    129s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:47:16    129s] # Signoff Settings: SI Off 
[02/14 12:47:16    129s] #################################################################################
[02/14 12:47:16    129s] Calculate early delays in OCV mode...
[02/14 12:47:16    129s] Calculate late delays in OCV mode...
[02/14 12:47:16    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 2965.1M, InitMEM = 2965.1M)
[02/14 12:47:16    129s] Start delay calculation (fullDC) (1 T). (MEM=2965.13)
[02/14 12:47:16    129s] End AAE Lib Interpolated Model. (MEM=2983.027344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:47:16    129s] Total number of fetched objects 198
[02/14 12:47:16    129s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:47:16    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:47:16    130s] End delay calculation. (MEM=2992.02 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:47:16    130s] End delay calculation (fullDC). (MEM=2992.02 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:47:16    130s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2992.0M) ***
[02/14 12:47:16    130s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:10 mem=2992.0M)
[02/14 12:47:16    130s] OPTC: user 20.0 (reset)
[02/14 12:47:16    130s] (I)      Running eGR regular flow
[02/14 12:47:16    130s] Running assign ptn pin
[02/14 12:47:16    130s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:47:16    130s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:47:16    130s] Running config msv constraints
[02/14 12:47:16    130s] Running pre-eGR process
[02/14 12:47:16    130s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:47:16    130s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:47:16    130s] (I)      Started Early Global Route ( Curr Mem: 2.78 MB )
[02/14 12:47:16    130s] (I)      Initializing eGR engine (regular)
[02/14 12:47:16    130s] Set min layer with design mode ( 1 )
[02/14 12:47:16    130s] Set max layer with design mode ( 5 )
[02/14 12:47:16    130s] (I)      clean place blk overflow:
[02/14 12:47:16    130s] (I)      H : enabled 1.00 0
[02/14 12:47:16    130s] (I)      V : enabled 1.00 0
[02/14 12:47:16    130s] (I)      Initializing eGR engine (regular)
[02/14 12:47:16    130s] Set min layer with design mode ( 1 )
[02/14 12:47:16    130s] Set max layer with design mode ( 5 )
[02/14 12:47:16    130s] (I)      clean place blk overflow:
[02/14 12:47:16    130s] (I)      H : enabled 1.00 0
[02/14 12:47:16    130s] (I)      V : enabled 1.00 0
[02/14 12:47:16    130s] (I)      Started Early Global Route kernel ( Curr Mem: 2.78 MB )
[02/14 12:47:16    130s] (I)      Running eGR Regular flow
[02/14 12:47:16    130s] (I)      # wire layers (front) : 6
[02/14 12:47:16    130s] (I)      # wire layers (back)  : 0
[02/14 12:47:16    130s] (I)      min wire layer : 1
[02/14 12:47:16    130s] (I)      max wire layer : 5
[02/14 12:47:16    130s] (I)      # cut layers (front) : 5
[02/14 12:47:16    130s] (I)      # cut layers (back)  : 0
[02/14 12:47:16    130s] (I)      min cut layer : 1
[02/14 12:47:16    130s] (I)      max cut layer : 4
[02/14 12:47:16    130s] (I)      ================================ Layers ================================
[02/14 12:47:16    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:47:16    130s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:47:16    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:47:16    130s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:47:16    130s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:47:16    130s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:47:16    130s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:47:16    130s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:47:16    130s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:47:16    130s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:47:16    130s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:47:16    130s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:47:16    130s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:47:16    130s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:47:16    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:47:16    130s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:47:16    130s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:47:16    130s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:47:16    130s] (I)      Started Import and model ( Curr Mem: 2.78 MB )
[02/14 12:47:16    130s] (I)      == Non-default Options ==
[02/14 12:47:16    130s] (I)      Build term to term wires                           : false
[02/14 12:47:16    130s] (I)      Maximum routing layer                              : 5
[02/14 12:47:16    130s] (I)      Minimum routing layer                              : 1
[02/14 12:47:16    130s] (I)      Top routing layer                                  : 5
[02/14 12:47:16    130s] (I)      Bottom routing layer                               : 1
[02/14 12:47:16    130s] (I)      Number of threads                                  : 1
[02/14 12:47:16    130s] (I)      Route tie net to shape                             : auto
[02/14 12:47:16    130s] (I)      Method to set GCell size                           : row
[02/14 12:47:16    130s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:47:16    130s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:47:16    130s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:47:16    130s] (I)      ============== Pin Summary ==============
[02/14 12:47:16    130s] (I)      +-------+--------+---------+------------+
[02/14 12:47:16    130s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:47:16    130s] (I)      +-------+--------+---------+------------+
[02/14 12:47:16    130s] (I)      |     1 |    522 |  100.00 |        Pin |
[02/14 12:47:16    130s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:47:16    130s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:47:16    130s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:47:16    130s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:47:16    130s] (I)      +-------+--------+---------+------------+
[02/14 12:47:16    130s] (I)      Custom ignore net properties:
[02/14 12:47:16    130s] (I)      1 : NotLegal
[02/14 12:47:16    130s] (I)      Default ignore net properties:
[02/14 12:47:16    130s] (I)      1 : Special
[02/14 12:47:16    130s] (I)      2 : Analog
[02/14 12:47:16    130s] (I)      3 : Fixed
[02/14 12:47:16    130s] (I)      4 : Skipped
[02/14 12:47:16    130s] (I)      5 : MixedSignal
[02/14 12:47:16    130s] (I)      Prerouted net properties:
[02/14 12:47:16    130s] (I)      1 : NotLegal
[02/14 12:47:16    130s] (I)      2 : Special
[02/14 12:47:16    130s] (I)      3 : Analog
[02/14 12:47:16    130s] (I)      4 : Fixed
[02/14 12:47:16    130s] (I)      5 : Skipped
[02/14 12:47:16    130s] (I)      6 : MixedSignal
[02/14 12:47:16    130s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:47:16    130s] (I)      Use row-based GCell size
[02/14 12:47:16    130s] (I)      Use row-based GCell align
[02/14 12:47:16    130s] (I)      layer 0 area = 83000
[02/14 12:47:16    130s] (I)      layer 1 area = 67600
[02/14 12:47:16    130s] (I)      layer 2 area = 240000
[02/14 12:47:16    130s] (I)      layer 3 area = 240000
[02/14 12:47:16    130s] (I)      layer 4 area = 4000000
[02/14 12:47:16    130s] (I)      GCell unit size   : 4140
[02/14 12:47:16    130s] (I)      GCell multiplier  : 1
[02/14 12:47:16    130s] (I)      GCell row height  : 4140
[02/14 12:47:16    130s] (I)      Actual row height : 4140
[02/14 12:47:16    130s] (I)      GCell align ref   : 29900 29900
[02/14 12:47:16    130s] [NR-eGR] Track table information for default rule: 
[02/14 12:47:16    130s] [NR-eGR] met1 has single uniform track structure
[02/14 12:47:16    130s] [NR-eGR] met2 has single uniform track structure
[02/14 12:47:16    130s] [NR-eGR] met3 has single uniform track structure
[02/14 12:47:16    130s] [NR-eGR] met4 has single uniform track structure
[02/14 12:47:16    130s] [NR-eGR] met5 has single uniform track structure
[02/14 12:47:16    130s] (I)      ============== Default via ===============
[02/14 12:47:16    130s] (I)      +---+------------------+-----------------+
[02/14 12:47:16    130s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/14 12:47:16    130s] (I)      +---+------------------+-----------------+
[02/14 12:47:16    130s] (I)      | 1 |    1  M1M2_PR    |    1  M1M2_PR   |
[02/14 12:47:16    130s] (I)      | 2 |    6  M2M3_PR    |    6  M2M3_PR   |
[02/14 12:47:16    130s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[02/14 12:47:16    130s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[02/14 12:47:16    130s] (I)      +---+------------------+-----------------+
[02/14 12:47:16    130s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:47:16    130s] [NR-eGR] Read 42254 PG shapes
[02/14 12:47:16    130s] [NR-eGR] Read 0 clock shapes
[02/14 12:47:16    130s] [NR-eGR] Read 0 other shapes
[02/14 12:47:16    130s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:47:16    130s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:47:16    130s] [NR-eGR] #Instance Blockages : 2053
[02/14 12:47:16    130s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:47:16    130s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:47:16    130s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:47:16    130s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:47:16    130s] [NR-eGR] #Other Blockages    : 0
[02/14 12:47:16    130s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:47:16    130s] [NR-eGR] #prerouted nets         : 1
[02/14 12:47:16    130s] [NR-eGR] #prerouted special nets : 0
[02/14 12:47:16    130s] [NR-eGR] #prerouted wires        : 92
[02/14 12:47:16    130s] (I)        Front-side 188 ( ignored 1 )
[02/14 12:47:16    130s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:47:16    130s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:47:16    130s] [NR-eGR] Read 188 nets ( ignored 1 )
[02/14 12:47:16    130s] (I)      handle routing halo
[02/14 12:47:16    130s] (I)      Reading macro buffers
[02/14 12:47:16    130s] (I)      Number of macro buffers: 0
[02/14 12:47:16    130s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:47:16    130s] (I)      original grid = 248 x 315
[02/14 12:47:16    130s] (I)      merged grid = 248 x 315
[02/14 12:47:16    130s] (I)      Read Num Blocks=44307  Num Prerouted Wires=92  Num CS=0
[02/14 12:47:16    130s] (I)      Layer 0 (H) : #blockages 9438 : #preroutes 16
[02/14 12:47:16    130s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 39
[02/14 12:47:16    130s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 32
[02/14 12:47:16    130s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 5
[02/14 12:47:16    130s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:47:16    130s] (I)      Number of ignored nets                =      1
[02/14 12:47:16    130s] (I)      Number of connected nets              =      0
[02/14 12:47:16    130s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/14 12:47:16    130s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:47:16    130s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:47:16    130s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:47:16    130s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:47:16    130s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:47:16    130s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:47:16    130s] (I)      Ndr track 0 does not exist
[02/14 12:47:16    130s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:47:16    130s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:47:16    130s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:47:16    130s] (I)      Site width          :   460  (dbu)
[02/14 12:47:16    130s] (I)      Row height          :  4140  (dbu)
[02/14 12:47:16    130s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:47:16    130s] (I)      GCell width         :  4140  (dbu)
[02/14 12:47:16    130s] (I)      GCell height        :  4140  (dbu)
[02/14 12:47:16    130s] (I)      Grid                :   248   315     5
[02/14 12:47:16    130s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:47:16    130s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:47:16    130s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:47:16    130s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:47:16    130s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:47:16    130s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:47:16    130s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:47:16    130s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:47:16    130s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:47:16    130s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:47:16    130s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:47:16    130s] (I)      --------------------------------------------------------
[02/14 12:47:16    130s] 
[02/14 12:47:16    130s] [NR-eGR] == Routing rule table ==
[02/14 12:47:16    130s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:47:16    130s] [NR-eGR] ----------------------
[02/14 12:47:16    130s] [NR-eGR]   0  (Default)    187 
[02/14 12:47:16    130s] (I)      ==== NDR : (Default) ====
[02/14 12:47:16    130s] (I)      +--------------+--------+
[02/14 12:47:16    130s] (I)      |           ID |      0 |
[02/14 12:47:16    130s] (I)      |      Default |    yes |
[02/14 12:47:16    130s] (I)      |  Clk Special |     no |
[02/14 12:47:16    130s] (I)      | Hard spacing |     no |
[02/14 12:47:16    130s] (I)      |    NDR track | (none) |
[02/14 12:47:16    130s] (I)      |      NDR via | (none) |
[02/14 12:47:16    130s] (I)      |  Extra space |      0 |
[02/14 12:47:16    130s] (I)      |      Shields |      0 |
[02/14 12:47:16    130s] (I)      |   Demand (H) |      1 |
[02/14 12:47:16    130s] (I)      |   Demand (V) |      1 |
[02/14 12:47:16    130s] (I)      |        #Nets |    187 |
[02/14 12:47:16    130s] (I)      +--------------+--------+
[02/14 12:47:16    130s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:47:16    130s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:47:16    130s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:47:16    130s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:47:16    130s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:47:16    130s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:47:16    130s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:47:16    130s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:47:16    130s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:47:16    130s] (I)      =============== Blocked Tracks ===============
[02/14 12:47:16    130s] (I)      +-------+---------+----------+---------------+
[02/14 12:47:16    130s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:47:16    130s] (I)      +-------+---------+----------+---------------+
[02/14 12:47:16    130s] (I)      |     1 |  701592 |    74475 |        10.62% |
[02/14 12:47:16    130s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:47:16    130s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:47:16    130s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:47:16    130s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:47:16    130s] (I)      +-------+---------+----------+---------------+
[02/14 12:47:16    130s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 2.79 MB )
[02/14 12:47:16    130s] (I)      Reset routing kernel
[02/14 12:47:16    130s] (I)      Started Global Routing ( Curr Mem: 2.79 MB )
[02/14 12:47:16    130s] (I)      totalPins=514  totalGlobalPin=477 (92.80%)
[02/14 12:47:16    130s] (I)      ================= Net Group Info =================
[02/14 12:47:16    130s] (I)      +----+----------------+--------------+-----------+
[02/14 12:47:16    130s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:47:16    130s] (I)      +----+----------------+--------------+-----------+
[02/14 12:47:16    130s] (I)      |  1 |            187 |      met1(1) |   met5(5) |
[02/14 12:47:16    130s] (I)      +----+----------------+--------------+-----------+
[02/14 12:47:16    130s] (I)      total 2D Cap : 2294728 = (1188632 H, 1106096 V)
[02/14 12:47:16    130s] (I)      total 2D Demand : 279 = (177 H, 102 V)
[02/14 12:47:16    130s] (I)      init route region map
[02/14 12:47:16    130s] (I)      #blocked regions = 0
[02/14 12:47:16    130s] (I)      #non-blocked regions = 1
[02/14 12:47:16    130s] (I)      init safety region map
[02/14 12:47:16    130s] (I)      #blocked regions = 0
[02/14 12:47:16    130s] (I)      #non-blocked regions = 1
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] [NR-eGR] Layer group 1: route 187 net(s) in layer range [1, 5]
[02/14 12:47:16    130s] (I)      ============  Phase 1a Route ============
[02/14 12:47:16    130s] (I)      Usage: 4357 = (1981 H, 2376 V) = (0.17% H, 0.21% V) = (8.201e+03um H, 9.837e+03um V)
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] (I)      ============  Phase 1b Route ============
[02/14 12:47:16    130s] (I)      Usage: 4357 = (1981 H, 2376 V) = (0.17% H, 0.21% V) = (8.201e+03um H, 9.837e+03um V)
[02/14 12:47:16    130s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.803798e+04um
[02/14 12:47:16    130s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:47:16    130s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] (I)      ============  Phase 1c Route ============
[02/14 12:47:16    130s] (I)      Usage: 4357 = (1981 H, 2376 V) = (0.17% H, 0.21% V) = (8.201e+03um H, 9.837e+03um V)
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] (I)      ============  Phase 1d Route ============
[02/14 12:47:16    130s] (I)      Usage: 4357 = (1981 H, 2376 V) = (0.17% H, 0.21% V) = (8.201e+03um H, 9.837e+03um V)
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] (I)      ============  Phase 1e Route ============
[02/14 12:47:16    130s] (I)      Usage: 4357 = (1981 H, 2376 V) = (0.17% H, 0.21% V) = (8.201e+03um H, 9.837e+03um V)
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] (I)      ============  Phase 1l Route ============
[02/14 12:47:16    130s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.803798e+04um
[02/14 12:47:16    130s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:47:16    130s] (I)      Layer  1:     624659       185         7        1368      698877    ( 0.20%) 
[02/14 12:47:16    130s] (I)      Layer  2:     678510      2454         0           0      700848    ( 0.00%) 
[02/14 12:47:16    130s] (I)      Layer  3:     507221      2104         6           0      528054    ( 0.00%) 
[02/14 12:47:16    130s] (I)      Layer  4:     436699        74         2       14493      509718    ( 2.76%) 
[02/14 12:47:16    130s] (I)      Layer  5:      57884         0         0       28451       59558    (32.33%) 
[02/14 12:47:16    130s] (I)      Total:       2304973      4817        15       44311     2497054    ( 1.74%) 
[02/14 12:47:16    130s] (I)      
[02/14 12:47:16    130s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:47:16    130s] [NR-eGR]                        OverCon            
[02/14 12:47:16    130s] [NR-eGR]                         #Gcell     %Gcell
[02/14 12:47:16    130s] [NR-eGR]        Layer             (1-2)    OverCon
[02/14 12:47:16    130s] [NR-eGR] ----------------------------------------------
[02/14 12:47:16    130s] [NR-eGR]    met1 ( 1)         7( 0.01%)   ( 0.01%) 
[02/14 12:47:16    130s] [NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/14 12:47:16    130s] [NR-eGR]    met3 ( 3)         5( 0.01%)   ( 0.01%) 
[02/14 12:47:16    130s] [NR-eGR]    met4 ( 4)         2( 0.00%)   ( 0.00%) 
[02/14 12:47:16    130s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/14 12:47:16    130s] [NR-eGR] ----------------------------------------------
[02/14 12:47:16    130s] [NR-eGR]        Total        14( 0.00%)   ( 0.00%) 
[02/14 12:47:16    130s] [NR-eGR] 
[02/14 12:47:16    130s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 2.79 MB )
[02/14 12:47:16    130s] (I)      Updating congestion map
[02/14 12:47:16    130s] (I)      total 2D Cap : 2317460 = (1195648 H, 1121812 V)
[02/14 12:47:16    130s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:47:16    130s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.33 sec, Curr Mem: 2.78 MB )
[02/14 12:47:16    130s] (I)      ========================================= Runtime Summary ==========================================
[02/14 12:47:16    130s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/14 12:47:16    130s] (I)      ----------------------------------------------------------------------------------------------------
[02/14 12:47:16    130s] (I)       Early Global Route                             100.00%  107.17 sec  107.50 sec  0.33 sec [02/14 12:47:16    130s] [NR-eGR] Finished Early Global Route ( CPU: 0.22 sec, Real: 0.33 sec, Curr Mem: 2.78 MB )
 0.22 sec 
[02/14 12:47:16    130s] (I)       +-Early Global Route kernel                     97.76%  107.18 sec  107.50 sec  0.33 sec  0.21 sec 
[02/14 12:47:16    130s] (I)       | +-Import and model                            35.17%  107.21 sec  107.33 sec  0.12 sec  0.06 sec 
[02/14 12:47:16    130s] (I)       | | +-Create place DB                            0.37%  107.22 sec  107.22 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Import place data                        0.35%  107.22 sec  107.22 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read instances and placement           0.11%  107.22 sec  107.22 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read nets                              0.20%  107.22 sec  107.22 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | +-Create route DB                           21.10%  107.22 sec  107.29 sec  0.07 sec  0.05 sec 
[02/14 12:47:16    130s] (I)       | | | +-Import route data (1T)                  20.74%  107.22 sec  107.29 sec  0.07 sec  0.05 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read blockages ( Layer 1-5 )           1.62%  107.23 sec  107.24 sec  0.01 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read routing blockages               0.00%  107.23 sec  107.23 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read bump blockages                  0.00%  107.23 sec  107.23 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read instance blockages              0.14%  107.23 sec  107.23 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read PG blockages                    0.09%  107.23 sec  107.23 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  107.23 sec  107.23 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read clock blockages                 0.14%  107.23 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read other blockages                 0.14%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read halo blockages                  0.00%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Read boundary cut boxes              0.00%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read blackboxes                        0.13%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read prerouted                         0.37%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read nets                              0.17%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Set up via pillars                     0.02%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Read net priorities                    0.11%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Initialize 3D grid graph               0.56%  107.24 sec  107.24 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Model blockage capacity               11.22%  107.24 sec  107.28 sec  0.04 sec  0.04 sec 
[02/14 12:47:16    130s] (I)       | | | | | +-Initialize 3D capacity              10.55%  107.24 sec  107.28 sec  0.04 sec  0.04 sec 
[02/14 12:47:16    130s] (I)       | | +-Read aux data                              0.00%  107.29 sec  107.29 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | +-Others data preparation                    0.00%  107.29 sec  107.29 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | +-Create route kernel                       13.47%  107.29 sec  107.33 sec  0.04 sec  0.01 sec 
[02/14 12:47:16    130s] (I)       | +-Global Routing                              26.02%  107.33 sec  107.42 sec  0.09 sec  0.06 sec 
[02/14 12:47:16    130s] (I)       | | +-Initialization                             0.27%  107.33 sec  107.33 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | +-Net group 1                               15.55%  107.34 sec  107.39 sec  0.05 sec  0.05 sec 
[02/14 12:47:16    130s] (I)       | | | +-Generate topology                        0.08%  107.34 sec  107.34 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Phase 1a                                 1.22%  107.37 sec  107.37 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Pattern routing (1T)                   0.42%  107.37 sec  107.37 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Add via demand to 2D                   0.73%  107.37 sec  107.37 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Phase 1b                                 0.45%  107.37 sec  107.38 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Phase 1c                                 0.15%  107.38 sec  107.38 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Phase 1d                                 0.14%  107.38 sec  107.38 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Phase 1e                                 0.34%  107.38 sec  107.38 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Route legalization                     0.00%  107.38 sec  107.38 sec  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)       | | | +-Phase 1l                                 3.59%  107.38 sec  107.39 sec  0.01 sec  0.01 sec 
[02/14 12:47:16    130s] (I)       | | | | +-Layer assignment (1T)                  2.06%  107.38 sec  107.39 sec  0.01 sec  0.01 sec 
[02/14 12:47:16    130s] (I)       | +-Export cong map                             24.70%  107.42 sec  107.50 sec  0.08 sec  0.08 sec 
[02/14 12:47:16    130s] (I)       | | +-Export 2D cong map                        11.60%  107.46 sec  107.50 sec  0.04 sec  0.04 sec 
[02/14 12:47:16    130s] (I)      ====================== Summary by functions ======================
[02/14 12:47:16    130s] (I)       Lv  Step                                   %      Real       CPU 
[02/14 12:47:16    130s] (I)      ------------------------------------------------------------------
[02/14 12:47:16    130s] (I)        0  Early Global Route               100.00%  0.33 sec  0.22 sec 
[02/14 12:47:16    130s] (I)        1  Early Global Route kernel         97.76%  0.33 sec  0.21 sec 
[02/14 12:47:16    130s] (I)        2  Import and model                  35.17%  0.12 sec  0.06 sec 
[02/14 12:47:16    130s] (I)        2  Global Routing                    26.02%  0.09 sec  0.06 sec 
[02/14 12:47:16    130s] (I)        2  Export cong map                   24.70%  0.08 sec  0.08 sec 
[02/14 12:47:16    130s] (I)        3  Create route DB                   21.10%  0.07 sec  0.05 sec 
[02/14 12:47:16    130s] (I)        3  Net group 1                       15.55%  0.05 sec  0.05 sec 
[02/14 12:47:16    130s] (I)        3  Create route kernel               13.47%  0.04 sec  0.01 sec 
[02/14 12:47:16    130s] (I)        3  Export 2D cong map                11.60%  0.04 sec  0.04 sec 
[02/14 12:47:16    130s] (I)        3  Create place DB                    0.37%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        3  Initialization                     0.27%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Import route data (1T)            20.74%  0.07 sec  0.05 sec 
[02/14 12:47:16    130s] (I)        4  Phase 1l                           3.59%  0.01 sec  0.01 sec 
[02/14 12:47:16    130s] (I)        4  Phase 1a                           1.22%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Phase 1b                           0.45%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Import place data                  0.35%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Phase 1e                           0.34%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Phase 1c                           0.15%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Phase 1d                           0.14%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        4  Generate topology                  0.08%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Model blockage capacity           11.22%  0.04 sec  0.04 sec 
[02/14 12:47:16    130s] (I)        5  Layer assignment (1T)              2.06%  0.01 sec  0.01 sec 
[02/14 12:47:16    130s] (I)        5  Read blockages ( Layer 1-5 )       1.62%  0.01 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Add via demand to 2D               0.73%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Initialize 3D grid graph           0.56%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Pattern routing (1T)               0.42%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Read prerouted                     0.37%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Read nets                          0.36%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Read blackboxes                    0.13%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Read net priorities                0.11%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Read instances and placement       0.11%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Initialize 3D capacity            10.55%  0.04 sec  0.04 sec 
[02/14 12:47:16    130s] (I)        6  Read clock blockages               0.14%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read other blockages               0.14%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read instance blockages            0.14%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read PG blockages                  0.09%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] (I)        7  Allocate memory for PG via list    0.04%  0.00 sec  0.00 sec 
[02/14 12:47:16    130s] Running post-eGR process
[02/14 12:47:16    130s] OPERPROF: Starting HotSpotCal at level 1, MEM:2983.4M, EPOCH TIME: 1771091236.929075
[02/14 12:47:16    130s] [hotspot] +------------+---------------+---------------+
[02/14 12:47:16    130s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:47:16    130s] [hotspot] +------------+---------------+---------------+
[02/14 12:47:16    130s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:47:16    130s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:47:16    130s] [hotspot] +------------+---------------+---------------+
[02/14 12:47:16    130s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:47:16    130s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2984.4M, EPOCH TIME: 1771091236.932626
[02/14 12:47:16    130s] OPERPROF: Starting HotSpotCal at level 1, MEM:2984.4M, EPOCH TIME: 1771091236.933225
[02/14 12:47:16    130s] [hotspot] Hotspot report including placement blocked areas
[02/14 12:47:16    130s] [hotspot] +------------+---------------+---------------+
[02/14 12:47:16    130s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:47:16    130s] [hotspot] +------------+---------------+---------------+
[02/14 12:47:16    130s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:47:16    130s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:47:16    130s] [hotspot] +------------+---------------+---------------+
[02/14 12:47:16    130s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:47:16    130s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2984.4M, EPOCH TIME: 1771091236.936050
[02/14 12:47:16    130s] Effort level <high> specified for reg2reg path_group
[02/14 12:47:16    130s] Reported timing to dir debug
[02/14 12:47:16    130s] **opt_design ... cpu = 0:00:56, real = 0:01:34, mem = 2984.9M, totSessionCpu=0:02:10 **
[02/14 12:47:16    130s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2985.0M, EPOCH TIME: 1771091236.994771
[02/14 12:47:16    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:16    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:17    130s] 
[02/14 12:47:17    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:17    130s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:17    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:2985.0M, EPOCH TIME: 1771091237.003521
[02/14 12:47:17    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:17    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] OptSummary:
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] ------------------------------------------------------------------
[02/14 12:47:18    130s]      opt_design Final Summary
[02/14 12:47:18    130s] ------------------------------------------------------------------
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] Setup views included:
[02/14 12:47:18    130s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] +--------------------+---------+---------+---------+
[02/14 12:47:18    130s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:47:18    130s] +--------------------+---------+---------+---------+
[02/14 12:47:18    130s] |           WNS (ns):| -0.098  | -0.098  |  0.099  |
[02/14 12:47:18    130s] |           TNS (ns):| -0.945  | -0.945  |  0.000  |
[02/14 12:47:18    130s] |    Violating Paths:|   15    |   15    |    0    |
[02/14 12:47:18    130s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:47:18    130s] +--------------------+---------+---------+---------+
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] +----------------+-------------------------------+------------------+
[02/14 12:47:18    130s] |                |              Real             |       Total      |
[02/14 12:47:18    130s] |    DRVs        +------------------+------------+------------------|
[02/14 12:47:18    130s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:47:18    130s] +----------------+------------------+------------+------------------+
[02/14 12:47:18    130s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:47:18    130s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:47:18    130s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:47:18    130s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:47:18    130s] +----------------+------------------+------------+------------------+
[02/14 12:47:18    130s] 
[02/14 12:47:18    130s] Density: 0.214%
[02/14 12:47:18    130s] Routing Overflow: 0.00% H and 0.00% V
[02/14 12:47:18    130s] ------------------------------------------------------------------
[02/14 12:47:18    130s] Begin: Collecting metrics
[02/14 12:47:18    130s]  
[02/14 12:47:19      0s] 
[02/14 12:47:19      0s] =============================================================================================
[02/14 12:47:19      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       25.11-s102_1
[02/14 12:47:19      0s] =============================================================================================
[02/14 12:47:19      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:47:19      0s] ---------------------------------------------------------------------------------------------
[02/14 12:47:19      0s] [ MISC                   ]          0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/14 12:47:19      0s] ---------------------------------------------------------------------------------------------
[02/14 12:47:19      0s]  QThreadWorker #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/14 12:47:19      0s] ---------------------------------------------------------------------------------------------

 
[02/14 12:47:19    130s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:47:19    130s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
[02/14 12:47:19    130s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
[02/14 12:47:19    130s] |-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
[02/14 12:47:19    130s] | initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
[02/14 12:47:19    130s] | route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
[02/14 12:47:19    130s] | simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
[02/14 12:47:19    130s] | excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
[02/14 12:47:19    130s] | global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
[02/14 12:47:19    130s] | area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
[02/14 12:47:19    130s] | wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
[02/14 12:47:19    130s] | tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
[02/14 12:47:19    130s] | area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
[02/14 12:47:19    130s] | local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
[02/14 12:47:19    130s] | global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
[02/14 12:47:19    130s] | route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
[02/14 12:47:19    130s] | drv_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:00  |        2969 |    0 |   0 |
[02/14 12:47:19    130s] | tns_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2990 |      |     |
[02/14 12:47:19    130s] | tns_eco_fixing_2        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:11  |        2999 |      |     |
[02/14 12:47:19    130s] | tns_eco_fixing_3        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:01  |        2991 |      |     |
[02/14 12:47:19    130s] | final_summary           |    -0.098 |   -0.098 |           |       -1 |        0.21 | 0.00 |  0.00 | 0:00:03  |        2989 |    0 |   0 |
[02/14 12:47:19    130s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=2989.0M, current mem=2989.0M)

[02/14 12:47:19    130s] End: Collecting metrics
[02/14 12:47:19    130s] **opt_design ... cpu = 0:00:57, real = 0:01:37, mem = 2989.0M, totSessionCpu=0:02:11 **
[02/14 12:47:19    130s] *** Finished opt_design ***
[02/14 12:47:19    131s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:19    131s] UM:*                                                                   final
[02/14 12:47:19    131s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:19    131s] UM:*                                                                   opt_design_postcts
[02/14 12:47:19    131s] Info: final physical memory for 2 CRR processes is 1096.98MB.
[02/14 12:47:21    131s] Info: Summary of CRR changes:
[02/14 12:47:21    131s]       - Timing transform commits:       1
[02/14 12:47:21    131s] 
[02/14 12:47:21    131s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:00 real=  0:02:11)
[02/14 12:47:21    131s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[02/14 12:47:21    131s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.1 real=0:00:02.2)
[02/14 12:47:21    131s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:18.5 real=0:00:28.4)
[02/14 12:47:21    131s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:12.4 real=0:00:12.8)
[02/14 12:47:21    131s] 	OPT_RUNTIME:          postGROpt (count =  2): (cpu=0:00:16.8 real=0:00:16.6)
[02/14 12:47:21    131s] Deleting Lib Analyzer.
[02/14 12:47:21    131s] Info: Destroy the CCOpt slew target map.
[02/14 12:47:21    131s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:47:21    131s] clean pInstBBox. size 0
[02/14 12:47:21    131s] 
[02/14 12:47:21    131s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:47:21    131s] 
[02/14 12:47:21    131s] TimeStamp Deleting Cell Server End ...
[02/14 12:47:21    131s] Set place::cacheFPlanSiteMark to 0
[02/14 12:47:21    131s] Cell counter_16bit LLGs are deleted
[02/14 12:47:21    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] Info: pop threads available for lower-level modules during optimization.
[02/14 12:47:21    131s] (clock_opt_design): dumping clock statistics to metric
[02/14 12:47:21    131s] Updating ideal nets and annotations...
[02/14 12:47:21    131s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/14 12:47:21    131s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:47:21    131s] No differences between SDC and CTS ideal net status found.
[02/14 12:47:21    131s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
[02/14 12:47:21    131s] End AAE Lib Interpolated Model. (MEM=2989.406250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:47:21    131s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:47:21    131s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:47:21    131s] Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:47:21    131s] Clock DAG hash : ecca75651919966a ce8932f99a6711d8
[02/14 12:47:21    131s] CTS services accumulated run-time stats :
[02/14 12:47:21    131s]   delay calculator: calls=3347, total_wall_time=0.333s, mean_wall_time=0.099ms
[02/14 12:47:21    131s]   legalizer: calls=3, total_wall_time=0.003s, mean_wall_time=1.011ms
[02/14 12:47:21    131s]   steiner router: calls=3344, total_wall_time=0.049s, mean_wall_time=0.015ms
[02/14 12:47:21    131s] UM: Running design category ...
[02/14 12:47:21    131s] Cell counter_16bit LLGs are deleted
[02/14 12:47:21    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2990.0M, EPOCH TIME: 1771091241.531720
[02/14 12:47:21    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2990.0M, EPOCH TIME: 1771091241.531922
[02/14 12:47:21    131s] Max number of tech site patterns supported in site array is 256.
[02/14 12:47:21    131s] Core basic site is CoreSite
[02/14 12:47:21    131s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:47:21    131s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:47:21    131s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:47:21    131s] SiteArray: use 3,457,024 bytes
[02/14 12:47:21    131s] SiteArray: current memory after site array memory allocation 2989.9M
[02/14 12:47:21    131s] SiteArray: FP blocked sites are writable
[02/14 12:47:21    131s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2989.9M, EPOCH TIME: 1771091241.544348
[02/14 12:47:21    131s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:47:21    131s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:2989.9M, EPOCH TIME: 1771091241.552339
[02/14 12:47:21    131s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:47:21    131s] Atter site array init, number of instance map data is 0.
[02/14 12:47:21    131s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.021, REAL:0.022, MEM:2989.9M, EPOCH TIME: 1771091241.553921
[02/14 12:47:21    131s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.024, MEM:2989.9M, EPOCH TIME: 1771091241.556168
[02/14 12:47:21    131s] Cell counter_16bit LLGs are deleted
[02/14 12:47:21    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] # Resetting pin-track-align track data.
[02/14 12:47:21    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:21    131s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:21    131s] UM:          68.43            113         -0.945 ns         -0.098 ns  clock_opt_design
[02/14 12:47:21    131s] 
[02/14 12:47:21    131s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:47:21    131s] Severity  ID               Count  Summary                                  
[02/14 12:47:21    131s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[02/14 12:47:21    131s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/14 12:47:21    131s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[02/14 12:47:21    131s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[02/14 12:47:21    131s] *** Message Summary: 16 warning(s), 0 error(s)
[02/14 12:47:21    131s] 
[02/14 12:47:21    131s] *** clock_opt_design #1 [finish] () : cpu/real = 0:01:08.5/0:01:53.5 (0.6), totSession cpu/real = 0:02:11.7/0:02:57.5 (0.7), mem = 2990.4M
[02/14 12:47:21    131s] 
[02/14 12:47:21    131s] =============================================================================================
[02/14 12:47:21    131s]  Final TAT Report : clock_opt_design #1                                         25.11-s102_1
[02/14 12:47:21    131s] =============================================================================================
[02/14 12:47:21    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:47:21    131s] ---------------------------------------------------------------------------------------------
[02/14 12:47:21    131s] [ InitOpt                ]      1   0:00:29.4  (  25.9 % )     0:00:30.0 /  0:00:02.0    0.1
[02/14 12:47:21    131s] [ WnsOpt                 ]      1   0:00:27.1  (  23.9 % )     0:00:28.2 /  0:00:18.3    0.6
[02/14 12:47:21    131s] [ TnsOpt                 ]      4   0:00:23.1  (  20.3 % )     0:00:23.4 /  0:00:23.3    1.0
[02/14 12:47:21    131s] [ GlobalOpt              ]      1   0:00:01.5  (   1.3 % )     0:00:01.5 /  0:00:01.5    1.0
[02/14 12:47:21    131s] [ DrvOpt                 ]      2   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[02/14 12:47:21    131s] [ SimplifyNetlist        ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:47:21    131s] [ SkewClock              ]      2   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:00.1    0.1
[02/14 12:47:21    131s] [ AreaOpt                ]      2   0:00:01.8  (   1.6 % )     0:00:02.0 /  0:00:02.0    1.0
[02/14 12:47:21    131s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:21    131s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[02/14 12:47:21    131s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:01.7 /  0:00:00.6    0.3
[02/14 12:47:21    131s] [ MetricReport           ]     18   0:00:05.6  (   5.0 % )     0:00:05.6 /  0:00:04.6    0.8
[02/14 12:47:21    131s] [ DrvReport              ]      2   0:00:01.1  (   1.0 % )     0:00:01.1 /  0:00:00.1    0.0
[02/14 12:47:21    131s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:47:21    131s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:00.9    1.0
[02/14 12:47:21    131s] [ SlackTraversorInit     ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[02/14 12:47:21    131s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:21    131s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:47:21    131s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:47:21    131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:47:21    131s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:21    131s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:47:21    131s] [ IncrReplace            ]      1   0:00:04.2  (   3.7 % )     0:00:05.6 /  0:00:04.2    0.7
[02/14 12:47:21    131s] [ RefinePlace            ]     10   0:00:01.4  (   1.2 % )     0:00:01.5 /  0:00:01.4    0.9
[02/14 12:47:21    131s] [ DetailPlaceInit        ]      4   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.9
[02/14 12:47:21    131s] [ CTS                    ]      1   0:00:04.2  (   3.7 % )     0:00:12.6 /  0:00:10.0    0.8
[02/14 12:47:21    131s] [ EarlyGlobalRoute       ]     12   0:00:04.5  (   3.9 % )     0:00:04.5 /  0:00:02.8    0.6
[02/14 12:47:21    131s] [ ExtractRC              ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[02/14 12:47:21    131s] [ UpdateTimingGraph      ]      6   0:00:00.4  (   0.3 % )     0:00:01.0 /  0:00:00.9    0.9
[02/14 12:47:21    131s] [ FullDelayCalc          ]      6   0:00:01.0  (   0.9 % )     0:00:01.1 /  0:00:00.9    0.8
[02/14 12:47:21    131s] [ TimingUpdate           ]     76   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.7
[02/14 12:47:21    131s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[02/14 12:47:21    131s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:47:21    131s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:47:21    131s] [ QThreadWait            ]      1   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:00.1      *
[02/14 12:47:21    131s] [ MISC                   ]          0:00:04.4  (   3.9 % )     0:00:04.4 /  0:00:02.8    0.6
[02/14 12:47:21    131s] ---------------------------------------------------------------------------------------------
[02/14 12:47:21    131s]  clock_opt_design #1 TOTAL          0:01:53.5  ( 100.0 % )     0:01:53.5 /  0:01:08.5    0.6
[02/14 12:47:21    131s] ---------------------------------------------------------------------------------------------
[02/14 12:47:21    131s] Ending "clock_opt_design" (total cpu=0:01:09, real=0:01:53, peak res=3003.7M, current mem=2940.0M)
[02/14 12:47:21    131s] @flow 5: }
[02/14 12:47:21    131s] #@ End verbose flow_step implementation.cts.add_clock_tree
[02/14 12:47:23    133s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:23    133s] UM:          74.99            119         -0.945 ns         -0.098 ns  add_clock_tree
[02/14 12:47:34    144s] #@ Begin verbose flow_step implementation.cts.add_tieoffs
[02/14 12:47:34    144s] @flow 2: #- insert dedicated tieoff models
[02/14 12:47:34    144s] @flow 3: if {[get_db add_tieoffs_cells] ne "" } {
[02/14 12:47:34    144s] @@flow 4: delete_tieoffs
[02/14 12:47:34    144s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3054.7M, EPOCH TIME: 1771091254.612775
[02/14 12:47:34    144s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3054.7M, EPOCH TIME: 1771091254.612953
[02/14 12:47:34    144s]   Deleted 0 logical insts of cell TIEHI
[02/14 12:47:34    144s]   Deleted 0 logical insts of cell TIELO
[02/14 12:47:34    144s] @@flow 5: add_tieoffs -matching_power_domains true
[02/14 12:47:34    144s] Memory usage before memory release/compaction is 3055.0
[02/14 12:47:34    144s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:47:34    144s] Memory usage at beginning of DPlace-Init is 3027.0M.
[02/14 12:47:34    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:3027.0M, EPOCH TIME: 1771091254.617050
[02/14 12:47:34    144s] Processing tracks to init pin-track alignment.
[02/14 12:47:34    144s] z: 2, totalTracks: 1
[02/14 12:47:34    144s] z: 4, totalTracks: 1
[02/14 12:47:34    144s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:47:34    144s] Cell counter_16bit LLGs are deleted
[02/14 12:47:34    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] # Building counter_16bit llgBox search-tree.
[02/14 12:47:34    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3027.2M, EPOCH TIME: 1771091254.640654
[02/14 12:47:34    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3027.2M, EPOCH TIME: 1771091254.640849
[02/14 12:47:34    144s] Max number of tech site patterns supported in site array is 256.
[02/14 12:47:34    144s] Core basic site is CoreSite
[02/14 12:47:34    144s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:47:34    144s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:47:34    144s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:47:34    144s] SiteArray: use 3,457,024 bytes
[02/14 12:47:34    144s] SiteArray: current memory after site array memory allocation 3027.0M
[02/14 12:47:34    144s] SiteArray: FP blocked sites are writable
[02/14 12:47:34    144s] Keep-away cache is enable on metals: 1-5
[02/14 12:47:34    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:47:34    144s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3027.0M, EPOCH TIME: 1771091254.653938
[02/14 12:47:34    144s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:47:34    144s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:3027.0M, EPOCH TIME: 1771091254.662301
[02/14 12:47:34    144s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:47:34    144s] Atter site array init, number of instance map data is 0.
[02/14 12:47:34    144s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.023, MEM:3027.0M, EPOCH TIME: 1771091254.663901
[02/14 12:47:34    144s] 
[02/14 12:47:34    144s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:47:34    144s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:47:34    144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.028, MEM:3027.2M, EPOCH TIME: 1771091254.668460
[02/14 12:47:34    144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3027.2M, EPOCH TIME: 1771091254.668751
[02/14 12:47:34    144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3027.2M, EPOCH TIME: 1771091254.670145
[02/14 12:47:34    144s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3027.2MB).
[02/14 12:47:34    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.061, MEM:3027.2M, EPOCH TIME: 1771091254.678505
[02/14 12:47:34    144s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3027.2M, EPOCH TIME: 1771091254.678608
[02/14 12:47:34    144s] Options: No distance constraint, No Fan-out constraint.
[02/14 12:47:34    144s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3027.2M, EPOCH TIME: 1771091254.678959
[02/14 12:47:34    144s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3027.4M, EPOCH TIME: 1771091254.680402
[02/14 12:47:34    144s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[02/14 12:47:34    144s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3027.4M, EPOCH TIME: 1771091254.680535
[02/14 12:47:34    144s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[02/14 12:47:34    144s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3027.4M, EPOCH TIME: 1771091254.681044
[02/14 12:47:34    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:179).
[02/14 12:47:34    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] Cell counter_16bit LLGs are deleted
[02/14 12:47:34    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:47:34    144s] # Resetting pin-track-align track data.
[02/14 12:47:34    144s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:3027.6M, EPOCH TIME: 1771091254.683488
[02/14 12:47:34    144s] Memory usage before memory release/compaction is 3027.6
[02/14 12:47:34    144s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:47:34    144s] Memory usage at end of DPlace-Cleanup is 3027.6M.
[02/14 12:47:34    144s] @flow 6: }
[02/14 12:47:34    144s] #@ End verbose flow_step implementation.cts.add_tieoffs
[02/14 12:47:36    145s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:36    145s] UM:          12.69             12                                      add_tieoffs
[02/14 12:47:41    151s] #@ Begin verbose flow_step implementation.cts.block_finish
[02/14 12:47:41    151s] @flow 2: apply {{} {
[02/14 12:47:41    151s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[02/14 12:47:41    151s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[02/14 12:47:41    151s]     #- Set DB for handoff to Innovus
[02/14 12:47:41    151s]     if {[is_flow -inside flow:syn_opt]} {
[02/14 12:47:41    151s]       set_db flow_write_db_common true
[02/14 12:47:41    151s]     }
[02/14 12:47:41    151s]   
[02/14 12:47:41    151s]     #- Set value for SPEF output file generation
[02/14 12:47:41    151s]     if {[get_db flow_branch] ne ""} {
[02/14 12:47:41    151s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[02/14 12:47:41    151s]     } else {
[02/14 12:47:41    151s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[02/14 12:47:41    151s]     }
[02/14 12:47:41    151s]     set_db flow_spef_directory $out_dir
[02/14 12:47:41    151s]   
[02/14 12:47:41    151s]     #- Store non-default root attributes to metrics
[02/14 12:47:41    151s]     catch {report_obj -tcl} flow_root_config
[02/14 12:47:41    151s]     if {[dict exists $flow_root_config root:/]} {
[02/14 12:47:41    151s]       set flow_root_config [dict get $flow_root_config root:/]
[02/14 12:47:41    151s]     } elseif {[dict exists $flow_root_config root:]} {
[02/14 12:47:41    151s]       set flow_root_config [dict get $flow_root_config root:]
[02/14 12:47:41    151s]     } else {
[02/14 12:47:41    151s]     }
[02/14 12:47:41    151s]     foreach key [dict keys $flow_root_config] {
[02/14 12:47:41    151s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[02/14 12:47:41    151s]         dict set flow_root_config $key "\[long value truncated\]"
[02/14 12:47:41    151s]       }
[02/14 12:47:41    151s]     }
[02/14 12:47:41    151s]     set_metric -name flow.root_config -value $flow_root_config
[02/14 12:47:41    151s]   }}
[02/14 12:47:41    151s] #@ End verbose flow_step implementation.cts.block_finish
[02/14 12:47:43    153s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:43    153s] UM:           7.07              6                                      block_finish
[02/14 12:47:43    153s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:47:43    153s] #% Begin save design ... (date=02/14 12:47:43, mem=3043.3M)
[02/14 12:47:43    153s] % Begin Save ccopt configuration ... (date=02/14 12:47:43, mem=3043.3M)
[02/14 12:47:43    153s] % End Save ccopt configuration ... (date=02/14 12:47:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=3043.8M, current mem=3043.8M)
[02/14 12:47:43    153s] % Begin Save netlist data ... (date=02/14 12:47:43, mem=3043.8M)
[02/14 12:47:43    153s] Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.v.bin in single-threaded mode...
[02/14 12:47:43    153s] % End Save netlist data ... (date=02/14 12:47:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3043.8M, current mem=3043.8M)
[02/14 12:47:43    153s] Saving symbol-table file ...
[02/14 12:47:44    153s] Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:47:44    153s] % Begin Save AAE data ... (date=02/14 12:47:44, mem=3044.3M)
[02/14 12:47:44    153s] Saving AAE Data ...
[02/14 12:47:44    153s] % End Save AAE data ... (date=02/14 12:47:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3104.9M, current mem=3046.9M)
[02/14 12:47:44    153s] Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3.dat/scheduling_file.cts
[02/14 12:47:44    153s] Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/gui.pref.tcl ...
[02/14 12:47:44    153s] Saving mode setting ...
[02/14 12:47:44    153s] Saving root attributes to be loaded post write_db ...
[02/14 12:47:45    154s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/14 12:47:45    154s] Saving global file ...
[02/14 12:47:45    154s] Saving root attributes to be loaded previous write_db ...
[02/14 12:47:46    155s] % Begin Save floorplan data ... (date=02/14 12:47:46, mem=3046.3M)
[02/14 12:47:46    155s] Saving floorplan file ...
[02/14 12:47:46    155s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:47:46    155s] % End Save floorplan data ... (date=02/14 12:47:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=3046.9M, current mem=3046.9M)
[02/14 12:47:46    155s] Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026)
[02/14 12:47:46    155s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3046.9M) ***
[02/14 12:47:46    155s] *info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.bbox.lef
[02/14 12:47:46    155s] Saving Drc markers ...
[02/14 12:47:46    155s] ... No Drc file written since there is no markers found.
[02/14 12:47:46    155s] % Begin Save placement data ... (date=02/14 12:47:46, mem=3047.1M)
[02/14 12:47:46    155s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/14 12:47:46    155s] Save Adaptive View Pruning View Names to Binary file
[02/14 12:47:46    155s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3047.1M) ***
[02/14 12:47:46    155s] % End Save placement data ... (date=02/14 12:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=3047.2M, current mem=3047.2M)
[02/14 12:47:46    155s] % Begin Save routing data ... (date=02/14 12:47:46, mem=3047.2M)
[02/14 12:47:46    155s] Saving route file ...
[02/14 12:47:46    155s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3048.3M) ***
[02/14 12:47:46    155s] % End Save routing data ... (date=02/14 12:47:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=3047.4M, current mem=3047.4M)
[02/14 12:47:47    155s] Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.prop
[02/14 12:47:47    155s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3050.5M) ***
[02/14 12:47:47    155s] #Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.apa ...
[02/14 12:47:47    155s] #
[02/14 12:47:47    155s] Saving rc congestion map /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.congmap.gz ...
[02/14 12:47:47    155s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.techData.gz' ...
[02/14 12:47:47    155s] Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/extraction/' ...
[02/14 12:47:47    155s] eee: Checksum of RC Grid density data=60
[02/14 12:47:47    156s] % Begin Save power constraints data ... (date=02/14 12:47:47, mem=3050.5M)
[02/14 12:47:47    156s] % End Save power constraints data ... (date=02/14 12:47:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3050.5M, current mem=3050.5M)
[02/14 12:47:48    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:47:48    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:47:48    156s] Generated self-contained design cts.enc_3
[02/14 12:47:48    156s] #% End save design ... (date=02/14 12:47:48, total cpu=0:00:03.3, real=0:00:05.0, peak res=3104.9M, current mem=3048.5M)
[02/14 12:47:48    156s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:47:48    156s] 
[02/14 12:47:48    156s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:47:48    156s] Severity  ID               Count  Summary                                  
[02/14 12:47:48    156s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:47:48    156s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:47:48    156s] *** Message Summary: 3 warning(s), 0 error(s)
[02/14 12:47:48    156s] 
[02/14 12:47:49    157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:49    157s] UM:*                                                                   write_db
[02/14 12:47:54    162s] #@ Begin verbose flow_step implementation.cts.write_output_screenshot
[02/14 12:47:54    162s] @flow 2: set inputstring [get_db flow_starting_db]
[02/14 12:47:54    162s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[02/14 12:47:54    162s] @flow 4: set filename [file tail $stepname]
[02/14 12:47:54    162s] @flow 5: set rootname [file rootname $filename]
[02/14 12:47:54    162s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[02/14 12:47:54    162s] @flow 7: # Define the directory name
[02/14 12:47:54    162s] @flow 8: set dirName "output/screenshots"
[02/14 12:47:54    162s] @flow 10: # Check if the directory exists
[02/14 12:47:54    162s] @flow 11: if {![file exists $dirName]} {...
[02/14 12:47:54    162s] @flow 15: } else {
[02/14 12:47:54    162s] @flow 16: puts "Directory '$dirName' already exists."
[02/14 12:47:54    162s] Directory 'output/screenshots' already exists.
[02/14 12:47:54    162s] @flow 17: }
[02/14 12:47:54    162s] @@flow 18: write_to_gif $outfile
[02/14 12:47:54    162s] #@ End verbose flow_step implementation.cts.write_output_screenshot
[02/14 12:47:56    164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:47:56    164s] UM:            6.8              7                                      write_output_screenshot
[02/14 12:48:02    170s] #@ Begin verbose flow_step implementation.cts.schedule_cts_report_postcts
[02/14 12:48:02    170s] @@flow 2: schedule_flow -flow report_postcts -include_in_metrics
[02/14 12:48:02    170s] #@ End verbose flow_step implementation.cts.schedule_cts_report_postcts
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] Program version = 25.11-s102_1
[02/14 12:48:08    176s] Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:48:08    176s] Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
[02/14 12:48:08    176s] Starting time = Feb 14, 2026 12:45:08
[02/14 12:48:08    176s] Ending time = Feb 14, 2026 12:48:08
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] Run Flow Summary
[02/14 12:48:08    176s] ---------------------
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] Steps run:  implementation.cts.block_start implementation.cts.init_innovus.init_innovus_yaml implementation.cts.init_innovus.init_innovus_user implementation.cts.add_clock_tree implementation.cts.add_tieoffs implementation.cts.block_finish implementation.cts.write_output_screenshot implementation.cts.schedule_cts_report_postcts
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] Step status:
[02/14 12:48:08    176s]      implementation.cts.block_start                            success
[02/14 12:48:08    176s]      implementation.cts.init_innovus.init_innovus_yaml         success
[02/14 12:48:08    176s]      implementation.cts.init_innovus.init_innovus_user         success
[02/14 12:48:08    176s]      implementation.cts.add_clock_tree                         success
[02/14 12:48:08    176s]      implementation.cts.add_tieoffs                            success
[02/14 12:48:08    176s]      implementation.cts.block_finish                           success
[02/14 12:48:08    176s]      implementation.cts.write_output_screenshot                success
[02/14 12:48:08    176s]      implementation.cts.schedule_cts_report_postcts            success
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:48:08    176s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[02/14 12:48:08    176s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[02/14 12:48:08    176s] | syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
[02/14 12:48:08    176s] | syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
[02/14 12:48:08    176s] | syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
[02/14 12:48:08    176s] | floorplan   | 0:02:25          | 0:02:31           |                       |                       |
[02/14 12:48:08    176s] | prects      | 0:02:50          | 0:03:37           |                    -1 |                -0.086 |
[02/14 12:48:08    176s] | cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
[02/14 12:48:08    176s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:48:08    176s] Severity  ID               Count  Summary                                  
[02/14 12:48:08    176s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:48:08    176s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:48:08    176s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:48:08    176s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:48:08    176s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[02/14 12:48:08    176s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[02/14 12:48:08    176s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:48:08    176s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:48:08    176s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/14 12:48:08    176s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:48:08    176s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[02/14 12:48:08    176s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[02/14 12:48:08    176s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:48:08    176s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:48:08    176s] *** Message Summary: 168 warning(s), 0 error(s)
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] 
[02/14 12:48:08    176s] *** Memory Usage v#1 (Current mem = 3241.570M, initial mem = 944.770M) ***
[02/14 12:48:08    176s] --- Ending "Innovus" (totcpu=0:02:57, real=0:03:46, mem=3241.6M) ---
