<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2121" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2121{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_2121{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2121{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2121{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2121{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2121{left:360px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2121{left:70px;bottom:671px;letter-spacing:-0.12px;}
#t8_2121{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t9_2121{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_2121{left:70px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_2121{left:70px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_2121{left:70px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#td_2121{left:70px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_2121{left:70px;bottom:534px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tf_2121{left:232px;bottom:541px;}
#tg_2121{left:241px;bottom:534px;letter-spacing:-0.15px;}
#th_2121{left:300px;bottom:541px;letter-spacing:-0.05px;}
#ti_2121{left:314px;bottom:534px;}
#tj_2121{left:70px;bottom:510px;letter-spacing:-0.14px;word-spacing:0.4px;}
#tk_2121{left:295px;bottom:517px;}
#tl_2121{left:305px;bottom:510px;letter-spacing:-0.14px;word-spacing:0.4px;}
#tm_2121{left:70px;bottom:494px;letter-spacing:-0.15px;word-spacing:0.04px;}
#tn_2121{left:70px;bottom:470px;letter-spacing:-0.14px;word-spacing:0.02px;}
#to_2121{left:603px;bottom:477px;}
#tp_2121{left:610px;bottom:470px;letter-spacing:-0.18px;}
#tq_2121{left:70px;bottom:450px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tr_2121{left:70px;bottom:427px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ts_2121{left:383px;bottom:433px;letter-spacing:-0.02px;}
#tt_2121{left:70px;bottom:403px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tu_2121{left:146px;bottom:403px;}
#tv_2121{left:163px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#tw_2121{left:372px;bottom:410px;letter-spacing:-0.01px;}
#tx_2121{left:70px;bottom:380px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ty_2121{left:70px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_2121{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_2121{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t11_2121{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t12_2121{left:282px;bottom:1065px;letter-spacing:-0.07px;word-spacing:-1.71px;}
#t13_2121{left:282px;bottom:1050px;letter-spacing:-0.18px;}
#t14_2121{left:326px;bottom:1065px;letter-spacing:-0.12px;}
#t15_2121{left:326px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.51px;}
#t16_2121{left:326px;bottom:1034px;letter-spacing:-0.15px;}
#t17_2121{left:399px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2121{left:399px;bottom:1050px;letter-spacing:-0.12px;}
#t19_2121{left:399px;bottom:1034px;letter-spacing:-0.12px;}
#t1a_2121{left:487px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_2121{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1c_2121{left:79px;bottom:995px;letter-spacing:-0.13px;}
#t1d_2121{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1e_2121{left:282px;bottom:1011px;}
#t1f_2121{left:326px;bottom:1011px;letter-spacing:-0.13px;}
#t1g_2121{left:399px;bottom:1011px;letter-spacing:-0.17px;}
#t1h_2121{left:399px;bottom:995px;letter-spacing:-0.17px;}
#t1i_2121{left:487px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1j_2121{left:487px;bottom:995px;letter-spacing:-0.12px;}
#t1k_2121{left:487px;bottom:978px;letter-spacing:-0.11px;}
#t1l_2121{left:487px;bottom:961px;letter-spacing:-0.12px;}
#t1m_2121{left:79px;bottom:938px;letter-spacing:-0.12px;}
#t1n_2121{left:79px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_2121{left:79px;bottom:904px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_2121{left:282px;bottom:938px;}
#t1q_2121{left:326px;bottom:938px;letter-spacing:-0.13px;}
#t1r_2121{left:399px;bottom:938px;letter-spacing:-0.17px;}
#t1s_2121{left:399px;bottom:921px;letter-spacing:-0.17px;}
#t1t_2121{left:487px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1u_2121{left:487px;bottom:921px;letter-spacing:-0.12px;}
#t1v_2121{left:487px;bottom:904px;letter-spacing:-0.11px;}
#t1w_2121{left:487px;bottom:888px;letter-spacing:-0.12px;}
#t1x_2121{left:79px;bottom:865px;letter-spacing:-0.12px;}
#t1y_2121{left:79px;bottom:848px;letter-spacing:-0.13px;}
#t1z_2121{left:79px;bottom:831px;letter-spacing:-0.13px;}
#t20_2121{left:79px;bottom:814px;letter-spacing:-0.14px;}
#t21_2121{left:282px;bottom:865px;}
#t22_2121{left:326px;bottom:865px;letter-spacing:-0.14px;}
#t23_2121{left:399px;bottom:865px;letter-spacing:-0.17px;}
#t24_2121{left:487px;bottom:865px;letter-spacing:-0.11px;}
#t25_2121{left:487px;bottom:848px;letter-spacing:-0.12px;}
#t26_2121{left:487px;bottom:831px;letter-spacing:-0.11px;}
#t27_2121{left:487px;bottom:814px;letter-spacing:-0.11px;}
#t28_2121{left:87px;bottom:733px;letter-spacing:-0.14px;}
#t29_2121{left:165px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2a_2121{left:299px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2b_2121{left:451px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2c_2121{left:605px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2d_2121{left:749px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2e_2121{left:102px;bottom:709px;}
#t2f_2121{left:189px;bottom:709px;letter-spacing:-0.12px;}
#t2g_2121{left:288px;bottom:709px;letter-spacing:-0.12px;}
#t2h_2121{left:442px;bottom:709px;letter-spacing:-0.12px;}
#t2i_2121{left:621px;bottom:709px;letter-spacing:-0.17px;}
#t2j_2121{left:770px;bottom:709px;letter-spacing:-0.15px;}
#t2k_2121{left:274px;bottom:126px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2l_2121{left:366px;bottom:126px;letter-spacing:0.14px;word-spacing:0.02px;}
#t2m_2121{left:178px;bottom:278px;}
#t2n_2121{left:674px;bottom:278px;}
#t2o_2121{left:532px;bottom:278px;}
#t2p_2121{left:391px;bottom:278px;}
#t2q_2121{left:249px;bottom:278px;}
#t2r_2121{left:320px;bottom:278px;}
#t2s_2121{left:462px;bottom:278px;}
#t2t_2121{left:603px;bottom:278px;}
#t2u_2121{left:597px;bottom:257px;letter-spacing:0.08px;word-spacing:0.03px;}
#t2v_2121{left:251px;bottom:257px;letter-spacing:0.07px;word-spacing:0.03px;}
#t2w_2121{left:125px;bottom:200px;letter-spacing:0.07px;}
#t2x_2121{left:527px;bottom:258px;letter-spacing:0.07px;}
#t2y_2121{left:671px;bottom:215px;letter-spacing:0.07px;word-spacing:0.02px;}
#t2z_2121{left:671px;bottom:200px;letter-spacing:0.08px;word-spacing:0.01px;}
#t30_2121{left:671px;bottom:185px;letter-spacing:0.08px;word-spacing:0.01px;}
#t31_2121{left:671px;bottom:170px;letter-spacing:0.07px;}
#t32_2121{left:96px;bottom:259px;letter-spacing:0.1px;}
#t33_2121{left:455px;bottom:258px;letter-spacing:0.09px;}
#t34_2121{left:523px;bottom:205px;letter-spacing:0.08px;word-spacing:-0.02px;}
#t35_2121{left:523px;bottom:190px;letter-spacing:0.07px;word-spacing:0.01px;}
#t36_2121{left:523px;bottom:175px;letter-spacing:0.07px;word-spacing:0.01px;}
#t37_2121{left:342px;bottom:219px;letter-spacing:0.07px;word-spacing:0.03px;}
#t38_2121{left:342px;bottom:204px;letter-spacing:0.07px;word-spacing:0.02px;}
#t39_2121{left:342px;bottom:189px;letter-spacing:0.07px;word-spacing:0.03px;}

.s1_2121{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2121{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2121{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2121{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2121{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2121{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2121{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_2121{font-size:14px;font-family:Verdana_5kr;color:#000;}
.s9_2121{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_2121{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.sb_2121{font-size:9px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2121" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

@font-face {
	font-family: Verdana_5kr;
	src: url("fonts/Verdana_5kr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2121Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2121" style="-webkit-user-select: none;"><object width="935" height="1210" data="2121/2121.svg" type="image/svg+xml" id="pdf2121" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2121" class="t s1_2121">VREDUCEPD—Perform Reduction Transformation on Packed Float64 Values </span>
<span id="t2_2121" class="t s2_2121">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2121" class="t s1_2121">Vol. 2C </span><span id="t4_2121" class="t s1_2121">5-645 </span>
<span id="t5_2121" class="t s3_2121">VREDUCEPD—Perform Reduction Transformation on Packed Float64 Values </span>
<span id="t6_2121" class="t s4_2121">Instruction Operand Encoding </span>
<span id="t7_2121" class="t s5_2121">Description </span>
<span id="t8_2121" class="t s6_2121">Perform reduction transformation of the packed binary encoded double precision floating-point values in the source </span>
<span id="t9_2121" class="t s6_2121">operand (the second operand) and store the reduced results in binary floating-point format to the destination </span>
<span id="ta_2121" class="t s6_2121">operand (the first operand) under the writemask k1. </span>
<span id="tb_2121" class="t s6_2121">The reduction transformation subtracts the integer part and the leading M fractional bits from the binary floating- </span>
<span id="tc_2121" class="t s6_2121">point source value, where M is a unsigned integer specified by imm8[7:4], see Figure 5-28. Specifically, the reduc- </span>
<span id="td_2121" class="t s6_2121">tion transformation can be expressed as: </span>
<span id="te_2121" class="t s6_2121">dest = src – (ROUND(2 </span>
<span id="tf_2121" class="t s7_2121">M </span>
<span id="tg_2121" class="t s6_2121">*src))*2 </span>
<span id="th_2121" class="t s7_2121">-M </span>
<span id="ti_2121" class="t s6_2121">; </span>
<span id="tj_2121" class="t s6_2121">where “Round()” treats “src”, “2 </span>
<span id="tk_2121" class="t s7_2121">M </span>
<span id="tl_2121" class="t s6_2121">”, and their product as binary floating-point numbers with normalized signifi- </span>
<span id="tm_2121" class="t s6_2121">cand and biased exponents. </span>
<span id="tn_2121" class="t s6_2121">The magnitude of the reduced result can be expressed by considering src= 2 </span>
<span id="to_2121" class="t s7_2121">p </span>
<span id="tp_2121" class="t s6_2121">*man2, </span>
<span id="tq_2121" class="t s6_2121">where ‘man2’ is the normalized significand and ‘p’ is the unbiased exponent </span>
<span id="tr_2121" class="t s6_2121">Then if RC = RNE: 0&lt;=|Reduced Result|&lt;=2 </span>
<span id="ts_2121" class="t s7_2121">p-M-1 </span>
<span id="tt_2121" class="t s6_2121">Then if RC </span><span id="tu_2121" class="t s8_2121">≠ </span><span id="tv_2121" class="t s6_2121">RNE: 0&lt;=|Reduced Result|&lt;2 </span>
<span id="tw_2121" class="t s7_2121">p-M </span>
<span id="tx_2121" class="t s6_2121">This instruction might end up with a precision exception set. However, in case of SPE set (i.e., Suppress Precision </span>
<span id="ty_2121" class="t s6_2121">Exception, which is imm8[3]=1), no precision exception is reported. </span>
<span id="tz_2121" class="t s6_2121">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="t10_2121" class="t s9_2121">Opcode/ </span>
<span id="t11_2121" class="t s9_2121">Instruction </span>
<span id="t12_2121" class="t s9_2121">Op / </span>
<span id="t13_2121" class="t s9_2121">En </span>
<span id="t14_2121" class="t s9_2121">64/32 </span>
<span id="t15_2121" class="t s9_2121">bit Mode </span>
<span id="t16_2121" class="t s9_2121">Support </span>
<span id="t17_2121" class="t s9_2121">CPUID </span>
<span id="t18_2121" class="t s9_2121">Feature </span>
<span id="t19_2121" class="t s9_2121">Flag </span>
<span id="t1a_2121" class="t s9_2121">Description </span>
<span id="t1b_2121" class="t sa_2121">EVEX.128.66.0F3A.W1 56 /r ib </span>
<span id="t1c_2121" class="t sa_2121">VREDUCEPD xmm1 {k1}{z}, </span>
<span id="t1d_2121" class="t sa_2121">xmm2/m128/m64bcst, imm8 </span>
<span id="t1e_2121" class="t sa_2121">A </span><span id="t1f_2121" class="t sa_2121">V/V </span><span id="t1g_2121" class="t sa_2121">AVX512VL </span>
<span id="t1h_2121" class="t sa_2121">AVX512DQ </span>
<span id="t1i_2121" class="t sa_2121">Perform reduction transformation on packed double precision </span>
<span id="t1j_2121" class="t sa_2121">floating-point values in xmm2/m128/m32bcst by subtracting </span>
<span id="t1k_2121" class="t sa_2121">a number of fraction bits specified by the imm8 field. Stores </span>
<span id="t1l_2121" class="t sa_2121">the result in xmm1 register under writemask k1. </span>
<span id="t1m_2121" class="t sa_2121">EVEX.256.66.0F3A.W1 56 /r ib </span>
<span id="t1n_2121" class="t sa_2121">VREDUCEPD ymm1 {k1}{z}, </span>
<span id="t1o_2121" class="t sa_2121">ymm2/m256/m64bcst, imm8 </span>
<span id="t1p_2121" class="t sa_2121">A </span><span id="t1q_2121" class="t sa_2121">V/V </span><span id="t1r_2121" class="t sa_2121">AVX512VL </span>
<span id="t1s_2121" class="t sa_2121">AVX512DQ </span>
<span id="t1t_2121" class="t sa_2121">Perform reduction transformation on packed double precision </span>
<span id="t1u_2121" class="t sa_2121">floating-point values in ymm2/m256/m32bcst by subtracting </span>
<span id="t1v_2121" class="t sa_2121">a number of fraction bits specified by the imm8 field. Stores </span>
<span id="t1w_2121" class="t sa_2121">the result in ymm1 register under writemask k1. </span>
<span id="t1x_2121" class="t sa_2121">EVEX.512.66.0F3A.W1 56 /r ib </span>
<span id="t1y_2121" class="t sa_2121">VREDUCEPD zmm1 {k1}{z}, </span>
<span id="t1z_2121" class="t sa_2121">zmm2/m512/m64bcst{sae}, </span>
<span id="t20_2121" class="t sa_2121">imm8 </span>
<span id="t21_2121" class="t sa_2121">A </span><span id="t22_2121" class="t sa_2121">V/V </span><span id="t23_2121" class="t sa_2121">AVX512DQ </span><span id="t24_2121" class="t sa_2121">Perform reduction transformation on double precision </span>
<span id="t25_2121" class="t sa_2121">floating-point values in zmm2/m512/m32bcst by subtracting </span>
<span id="t26_2121" class="t sa_2121">a number of fraction bits specified by the imm8 field. Stores </span>
<span id="t27_2121" class="t sa_2121">the result in zmm1 register under writemask k1. </span>
<span id="t28_2121" class="t s9_2121">Op/En </span><span id="t29_2121" class="t s9_2121">Tuple Type </span><span id="t2a_2121" class="t s9_2121">Operand 1 </span><span id="t2b_2121" class="t s9_2121">Operand 2 </span><span id="t2c_2121" class="t s9_2121">Operand 3 </span><span id="t2d_2121" class="t s9_2121">Operand 4 </span>
<span id="t2e_2121" class="t sa_2121">A </span><span id="t2f_2121" class="t sa_2121">Full </span><span id="t2g_2121" class="t sa_2121">ModRM:reg (w) </span><span id="t2h_2121" class="t sa_2121">ModRM:r/m (r) </span><span id="t2i_2121" class="t sa_2121">imm8 </span><span id="t2j_2121" class="t sa_2121">N/A </span>
<span id="t2k_2121" class="t s4_2121">Figure 5-28. </span><span id="t2l_2121" class="t s4_2121">Imm8 Controls for VREDUCEPD/SD/PS/SS </span>
<span id="t2m_2121" class="t sb_2121">7 </span><span id="t2n_2121" class="t sb_2121">0 </span><span id="t2o_2121" class="t sb_2121">2 </span><span id="t2p_2121" class="t sb_2121">4 </span><span id="t2q_2121" class="t sb_2121">6 </span><span id="t2r_2121" class="t sb_2121">5 </span><span id="t2s_2121" class="t sb_2121">3 </span><span id="t2t_2121" class="t sb_2121">1 </span>
<span id="t2u_2121" class="t sb_2121">Round Control Override </span><span id="t2v_2121" class="t sb_2121">Fixed point length </span>
<span id="t2w_2121" class="t sb_2121">Imm8[7:4] : Number of fixed points to subtract </span>
<span id="t2x_2121" class="t sb_2121">RS </span>
<span id="t2y_2121" class="t sb_2121">Imm8[1:0] = 00b : Round nearest even </span>
<span id="t2z_2121" class="t sb_2121">Imm8[1:0] = 01b : Round down </span>
<span id="t30_2121" class="t sb_2121">Imm8[1:0] = 10b : Round up </span>
<span id="t31_2121" class="t sb_2121">Imm8[1:0] = 11b : Truncate </span>
<span id="t32_2121" class="t sb_2121">imm8 </span>
<span id="t33_2121" class="t sb_2121">SPE </span>
<span id="t34_2121" class="t sb_2121">Round Select: Imm8[2] </span>
<span id="t35_2121" class="t sb_2121">Imm8[2] = 0b : Use Imm8[1:0] </span>
<span id="t36_2121" class="t sb_2121">Imm8[2] = 1b : Use MXCSR </span>
<span id="t37_2121" class="t sb_2121">Suppress Precision Exception: Imm8[3] </span>
<span id="t38_2121" class="t sb_2121">Imm8[3] = 0b : Use MXCSR exception mask </span>
<span id="t39_2121" class="t sb_2121">Imm8[3] = 1b : Suppress </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
