============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 13:03:30 2024

   Run on =     CHOCODESKTOP
============================================================
HDL-1007 : analyze verilog file src/soc_top.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.437360s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (0.8%)

RUN-1004 : used memory is 262 MB, reserved memory is 193 MB, peak memory is 296 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.664771s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.0%)

RUN-1004 : used memory is 262 MB, reserved memory is 193 MB, peak memory is 296 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(438)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.420109s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 266 MB, reserved memory is 195 MB, peak memory is 300 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.638622s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (2.3%)

RUN-1004 : used memory is 266 MB, reserved memory is 195 MB, peak memory is 300 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(438)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.431218s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.8%)

RUN-1004 : used memory is 272 MB, reserved memory is 201 MB, peak memory is 304 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.653756s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.0%)

RUN-1004 : used memory is 272 MB, reserved memory is 201 MB, peak memory is 304 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 144 feed throughs used by 82 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  7.210493s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (28.2%)

RUN-1004 : used memory is 763 MB, reserved memory is 707 MB, peak memory is 806 MB
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-5007 WARNING: literal value 'h1000_0010_0100 truncated to fit in 10 bits in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.410345s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 793 MB, reserved memory is 746 MB, peak memory is 811 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.630712s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (2.9%)

RUN-1004 : used memory is 793 MB, reserved memory is 746 MB, peak memory is 811 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.402286s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (0.6%)

RUN-1004 : used memory is 809 MB, reserved memory is 758 MB, peak memory is 827 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.622113s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (1.0%)

RUN-1004 : used memory is 809 MB, reserved memory is 758 MB, peak memory is 827 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 147 feed throughs used by 95 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  4.215987s wall, 1.375000s user + 0.078125s system = 1.453125s CPU (34.5%)

RUN-1004 : used memory is 817 MB, reserved memory is 763 MB, peak memory is 827 MB
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 99 feed throughs used by 73 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  3.923552s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (55.4%)

RUN-1004 : used memory is 838 MB, reserved memory is 785 MB, peak memory is 840 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.399135s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (1.5%)

RUN-1004 : used memory is 856 MB, reserved memory is 803 MB, peak memory is 876 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.618417s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.5%)

RUN-1004 : used memory is 856 MB, reserved memory is 803 MB, peak memory is 876 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 147 feed throughs used by 95 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  3.873935s wall, 2.734375s user + 0.140625s system = 2.875000s CPU (74.2%)

RUN-1004 : used memory is 837 MB, reserved memory is 786 MB, peak memory is 876 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.403824s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (1.3%)

RUN-1004 : used memory is 855 MB, reserved memory is 803 MB, peak memory is 876 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.618271s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (2.5%)

RUN-1004 : used memory is 855 MB, reserved memory is 803 MB, peak memory is 876 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-8007 ERROR: syntax error near ')' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(14)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 96 feed throughs used by 73 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  3.900746s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (66.9%)

RUN-1004 : used memory is 848 MB, reserved memory is 797 MB, peak memory is 876 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.412955s wall, 0.062500s user + 0.234375s system = 0.296875s CPU (4.0%)

RUN-1004 : used memory is 866 MB, reserved memory is 814 MB, peak memory is 885 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.637840s wall, 0.109375s user + 0.234375s system = 0.343750s CPU (4.5%)

RUN-1004 : used memory is 866 MB, reserved memory is 814 MB, peak memory is 885 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 104 feed throughs used by 73 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  3.957726s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (65.9%)

RUN-1004 : used memory is 857 MB, reserved memory is 808 MB, peak memory is 885 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.463804s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.3%)

RUN-1004 : used memory is 875 MB, reserved memory is 825 MB, peak memory is 895 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.682322s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.2%)

RUN-1004 : used memory is 875 MB, reserved memory is 825 MB, peak memory is 895 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-8007 ERROR: procedural assignment to a non-register 'read_enable' is not permitted in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(114)
HDL-8007 ERROR: procedural assignment to a non-register 'read_enable' is not permitted in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(116)
HDL-8007 ERROR: ignore module module due to previous errors in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(14)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-8007 ERROR: syntax error near 'assign' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(119)
HDL-8007 ERROR: Verilog 2000 keyword 'assign' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(119)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-8007 ERROR: syntax error near 'begin' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(117)
HDL-8007 ERROR: Verilog 2000 keyword 'begin' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(117)
HDL-8007 ERROR: syntax error near 'end' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(120)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(120)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-8007 ERROR: syntax error near 'assign' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(119)
HDL-8007 ERROR: Verilog 2000 keyword 'assign' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(119)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-8007 ERROR: syntax error near 'assign' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(120)
HDL-8007 ERROR: Verilog 2000 keyword 'assign' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(120)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step opt_place.
RUN-1001 : phy_1: run complete.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.395627s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 877 MB, reserved memory is 826 MB, peak memory is 896 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.622043s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (2.0%)

RUN-1004 : used memory is 877 MB, reserved memory is 826 MB, peak memory is 896 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(114)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(116)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(118)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(118)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(128)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(114)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(116)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(118)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(118)
HDL-5007 WARNING: 'TO_BE_USED_REG' is not declared in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(128)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 96 feed throughs used by 59 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  4.147915s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (34.7%)

RUN-1004 : used memory is 873 MB, reserved memory is 824 MB, peak memory is 896 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.498360s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (0.8%)

RUN-1004 : used memory is 890 MB, reserved memory is 840 MB, peak memory is 909 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.735562s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.4%)

RUN-1004 : used memory is 890 MB, reserved memory is 840 MB, peak memory is 909 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.402816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 891 MB, reserved memory is 841 MB, peak memory is 911 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.625335s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (0.4%)

RUN-1004 : used memory is 891 MB, reserved memory is 841 MB, peak memory is 911 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  68
PRG-2019 : Erase flash successfully.
RUN-1003 : finish command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0" in  6.686805s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (28.5%)

RUN-1004 : used memory is 891 MB, reserved memory is 842 MB, peak memory is 911 MB
GUI-1001 : Erase flash success!
