package global_features;
@ISA = qw(Exporter);
@EXPORT = qw(%GLOBAL_FEATURES);
use Exporter;
%GLOBAL_FEATURES = (
# reference features

# imported features

# local features
"chiputils.hosttrans_variant" => "dgpu",
"chiputils.chipinfo_variant" => "gcip",
"debug_dbus.DEBUG_DBUS_WIDTH" => 24,
"sdp_comp.num_rdrsp_chan" => 1,
"sdp_uvc.num_rdrsp_chan" => 1,
"axi_uvc.variant" => "axi4",
"axi_uvc.enable_axi4_uvc" => 1,
"gpu.chip.edcmem1" => 1,
"chip.edcmem1" => 1,
"gpu.chip.edcmem2" => 1,
"chip.edcmem2" => 1,
"rtllib.tech" => "c20",
"rtllib.flavor" => "dgpu",
"address.variant" => "vega20c",
"address.addrlib_assert_unsupported_features_disabled" => 1,
"address.addrlib_swizzle_bits_non_zero_disable" => 1,
"address.addrlib_addr_config_non_zero_disable" => 1,
"address.addrlib_replay_debug" => 0,
"address.swizzle_update_disable" => 0,
"address.swizzle_meta_update_disable" => 0,
"address.swizzle_calc_update_disable" => 0,
"address.var_macro_blk_calc_disable" => 1,
"address.lsb_plus_phase2_phase3_bias_change" => 1,
"address.lpitch_disable" => 1,
"address.se_affinity_disable" => 1,
"address.dcc_for_tc__gfx9__disable" => 0,
"address.meta_addr_calc_rev_c_disable" => 1,
"address.meta_base_align_fix_gfx9_1056_disabled" => 0,
"address.alias_fix_gfx9_684" => 1,
"address.baseaddr_align_bug_fix" => 0,
"address.addr_rtl_dbg" => 0,
"address.log2_var_macro_blk_size" => 18,
"address.log2_total_rb_max" => 4,
"address.log2_total_pipe_max" => 4,
"address.addrlib_has_dcc_next" => 1,
"address.has_non_legacy_gfx9_meta_addressing" => 1,
"address.dcc_constant_compression_enable" => 0,
"address.addrlib_assert_base_address_alignment_disabled" => 0,
"env.variant" => "vega20c",
"gpu.tools.variant" => "vega20c",
"tools.variant" => "vega20c",
"gpu.tools.bia_ifrit_verilog_ctnr.default" => "1",
"tools.bia_ifrit_verilog_ctnr.default" => "1",
"gpu.tools.bia_ifrit_cpp_ctnr.default" => "1",
"tools.bia_ifrit_cpp_ctnr.default" => "1",
"gpu.tools.autoreg_headers.gen_golden_value" => "1",
"tools.autoreg_headers.gen_golden_value" => "1",
"gpu.tools.techproj" => "tagg",
"tools.techproj" => "tagg",
"gpu.tool.techproj" => "tagg",
"gpu.tools.rep_info.enabled" => 1,
"tools.rep_info.enabled" => 1,
"gpu.tools.lint.swan_url" => "http://svdcweb02.amd.com/ledawaive/index.php",
"tools.lint.swan_url" => "http://svdcweb02.amd.com/ledawaive/index.php",
"gpu.tools.auto_rep.enabled" => 0,
"tools.auto_rep.enabled" => 0,
"gpu.tools.auto_rep.back_annotate" => 0,
"tools.auto_rep.back_annotate" => 0,
"gpu.tech.variant" => "vega20c",
"tech.variant" => "vega20c",
"gpu.tech.tech" => "c20",
"tech.tech" => "c20",
"gpu.chip.tech" => "c20",
"gpu.tech.techver" => "A.0.1.BW",
"tech.techver" => "A.0.1.BW",
"gpu.chip.techver" => "A.0.1.BW",
"gpu.tech.techopcon" => "ssg0p9v100c",
"tech.techopcon" => "ssg0p9v100c",
"gpu.chip.techopcon" => "ssg0p9v100c",
"gpu.tech.designkit.version" => "DKE.8",
"tech.designkit.version" => "DKE.8",
"gpu.tech.designkit.project" => "bowen_b0",
"tech.designkit.project" => "bowen_b0",
"gpu.tech.designkit.config" => "dkinhouse",
"tech.designkit.config" => "dkinhouse",
"gpu.mem.use_new_path" => "true",
"mem.use_new_path" => "true",
"gpu.mem.vega20c_mem_ale_path" => "/proj/dgpu-genip/memories/vega20c/c20/0.2/memview/lib/memview_top.ale.ref",
"mem.vega20c_mem_ale_path" => "/proj/dgpu-genip/memories/vega20c/c20/0.2/memview/lib/memview_top.ale.ref",
"gpu.mem.mem" => "virage",
"mem.mem" => "virage",
"gpu.chip.mem" => "virage",
"gpu.mem.memvendor" => "hygon",
"mem.memvendor" => "hygon",
"gpu.chip.memvendor" => "hygon",
"gpu.mem.memtech" => "c20",
"mem.memtech" => "c20",
"gpu.chip.memtech" => "c20",
"gpu.mem.larrvendor" => "AMD",
"mem.larrvendor" => "AMD",
"gpu.chip.larrvendor" => "AMD",
"gpu.mem.larr_memfabtech" => "tsmc7",
"mem.larr_memfabtech" => "tsmc7",
"gpu.chip.larr_memfabtech" => "tsmc7",
"gpu.mem.sram_memfabtech" => "tsmc7",
"mem.sram_memfabtech" => "tsmc7",
"gpu.chip.sram_memfabtech" => "tsmc7",
"gpu.mem.memver" => "0.2",
"mem.memver" => "0.2",
"gpu.chip.memver" => "0.2",
"gpu.mem.memviewver" => "0.2",
"mem.memviewver" => "0.2",
"gpu.chip.memviewver" => "0.2",
"gpu.mem.memtechvendor" => "c20",
"mem.memtechvendor" => "c20",
"gpu.chip.memtechvendor" => "c20",
"gpu.mem.variant" => "vega20c",
"mem.variant" => "vega20c",
"gpu.mem.memtype" => "default",
"mem.memtype" => "default",
"gpu.chip.memtype" => "default",
"gpu.mem.sram_memtype" => "default",
"mem.sram_memtype" => "default",
"gpu.chip.sram_memtype" => "default",
"gpu.mem.sram_timing" => "default",
"mem.sram_timing" => "default",
"gpu.chip.sram_timing" => "default",
"gpu.mem.sram_memver" => "0.2",
"mem.sram_memver" => "0.2",
"gpu.chip.sram_memver" => "0.2",
"gpu.mem.sram_memwrapperver" => "0.2",
"mem.sram_memwrapperver" => "0.2",
"gpu.chip.sram_memwrapperver" => "0.2",
"gpu.mem.larr_memtype" => "default",
"mem.larr_memtype" => "default",
"gpu.chip.larr_memtype" => "default",
"gpu.mem.larr_timing" => "default",
"mem.larr_timing" => "default",
"gpu.chip.larr_timing" => "default",
"gpu.mem.larr_memver" => "0.2",
"mem.larr_memver" => "0.2",
"gpu.chip.larr_memver" => "0.2",
"gpu.mem.larr_memwrapperver" => "0.2",
"mem.larr_memwrapperver" => "0.2",
"gpu.chip.larr_memwrapperver" => "0.2",
"gpu.mem.ecc_memwrapperver" => "0.2",
"mem.ecc_memwrapperver" => "0.2",
"gpu.chip.ecc_memwrapperver" => "0.2",
"gpu.mem.mem_power_ctrl" => 92,
"mem.mem_power_ctrl" => 92,
"chip.mem_power_ctrl" => 92,
"gpu.mem.mem_power_ctrl_ls" => 0,
"mem.mem_power_ctrl_ls" => 0,
"chip.mem_power_ctrl_ls" => 0,
"gpu.mem.mem_power_ctrl_ds" => 1,
"mem.mem_power_ctrl_ds" => 1,
"chip.mem_power_ctrl_ds" => 1,
"gpu.mem.mem_power_ctrl_sd" => 2,
"mem.mem_power_ctrl_sd" => 2,
"chip.mem_power_ctrl_sd" => 2,
"gpu.mem.mem_power_ctrl_ip_ds" => 3,
"mem.mem_power_ctrl_ip_ds" => 3,
"chip.mem_power_ctrl_ip_ds" => 3,
"gpu.mem.mem_power_ctrl_ip_sd" => 4,
"mem.mem_power_ctrl_ip_sd" => 4,
"chip.mem_power_ctrl_ip_sd" => 4,
"gpu.mem.mem_power_ctrl_tdr_en" => 5,
"mem.mem_power_ctrl_tdr_en" => 5,
"chip.mem_power_ctrl_tdr_en" => 5,
"gpu.mem.mem_power_ctrl_tdr_ds" => 6,
"mem.mem_power_ctrl_tdr_ds" => 6,
"chip.mem_power_ctrl_tdr_ds" => 6,
"gpu.mem.mem_power_ctrl_tdr_sd" => 7,
"mem.mem_power_ctrl_tdr_sd" => 7,
"chip.mem_power_ctrl_tdr_sd" => 7,
"gpu.mem.mem_power_ctrl_rm_rf_rme" => 8,
"mem.mem_power_ctrl_rm_rf_rme" => 8,
"chip.mem_power_ctrl_rm_rf_rme" => 8,
"gpu.mem.mem_power_ctrl_rm_rf_rm_start" => 9,
"mem.mem_power_ctrl_rm_rf_rm_start" => 9,
"chip.mem_power_ctrl_rm_rf_rm_start" => 9,
"gpu.mem.mem_power_ctrl_rm_rf_rm_end" => 12,
"mem.mem_power_ctrl_rm_rf_rm_end" => 12,
"chip.mem_power_ctrl_rm_rf_rm_end" => 12,
"gpu.mem.mem_power_ctrl_rm_rf_rmeb" => 13,
"mem.mem_power_ctrl_rm_rf_rmeb" => 13,
"chip.mem_power_ctrl_rm_rf_rmeb" => 13,
"gpu.mem.mem_power_ctrl_rm_rf_rmb_start" => 14,
"mem.mem_power_ctrl_rm_rf_rmb_start" => 14,
"chip.mem_power_ctrl_rm_rf_rmb_start" => 14,
"gpu.mem.mem_power_ctrl_rm_rf_rmb_end" => 17,
"mem.mem_power_ctrl_rm_rf_rmb_end" => 17,
"chip.mem_power_ctrl_rm_rf_rmb_end" => 17,
"gpu.mem.mem_power_ctrl_rm_mux2_rme" => 20,
"mem.mem_power_ctrl_rm_mux2_rme" => 20,
"chip.mem_power_ctrl_rm_mux2_rme" => 20,
"gpu.mem.mem_power_ctrl_rm_mux2_rm_start" => 21,
"mem.mem_power_ctrl_rm_mux2_rm_start" => 21,
"chip.mem_power_ctrl_rm_mux2_rm_start" => 21,
"gpu.mem.mem_power_ctrl_rm_mux2_rm_end" => 26,
"mem.mem_power_ctrl_rm_mux2_rm_end" => 26,
"chip.mem_power_ctrl_rm_mux2_rm_end" => 26,
"gpu.mem.mem_power_ctrl_rm_mux4_rme" => 27,
"mem.mem_power_ctrl_rm_mux4_rme" => 27,
"chip.mem_power_ctrl_rm_mux4_rme" => 27,
"gpu.mem.mem_power_ctrl_rm_mux4_rm_start" => 28,
"mem.mem_power_ctrl_rm_mux4_rm_start" => 28,
"chip.mem_power_ctrl_rm_mux4_rm_start" => 28,
"gpu.mem.mem_power_ctrl_rm_mux4_rm_end" => 33,
"mem.mem_power_ctrl_rm_mux4_rm_end" => 33,
"chip.mem_power_ctrl_rm_mux4_rm_end" => 33,
"gpu.mem.mem_power_ctrl_rm_start" => 8,
"mem.mem_power_ctrl_rm_start" => 8,
"chip.mem_power_ctrl_rm_start" => 8,
"gpu.mem.mem_power_ctrl_rm_end" => 55,
"mem.mem_power_ctrl_rm_end" => 55,
"chip.mem_power_ctrl_rm_end" => 55,
"gpu.mem.mem_power_ctrl_rm_pdp_rme" => 34,
"mem.mem_power_ctrl_rm_pdp_rme" => 34,
"chip.mem_power_ctrl_rm_pdp_rme" => 34,
"gpu.mem.mem_power_ctrl_rm_pdp_rm_start" => 35,
"mem.mem_power_ctrl_rm_pdp_rm_start" => 35,
"chip.mem_power_ctrl_rm_pdp_rm_start" => 35,
"gpu.mem.mem_power_ctrl_rm_pdp_rm_end" => 40,
"mem.mem_power_ctrl_rm_pdp_rm_end" => 40,
"chip.mem_power_ctrl_rm_pdp_rm_end" => 40,
"gpu.mem.mem_power_ctrl_rm_pdp_rmeb" => 41,
"mem.mem_power_ctrl_rm_pdp_rmeb" => 41,
"chip.mem_power_ctrl_rm_pdp_rmeb" => 41,
"gpu.mem.mem_power_ctrl_rm_pdp_rmb_start" => 42,
"mem.mem_power_ctrl_rm_pdp_rmb_start" => 42,
"chip.mem_power_ctrl_rm_pdp_rmb_start" => 42,
"gpu.mem.mem_power_ctrl_rm_pdp_rmb_end" => 45,
"mem.mem_power_ctrl_rm_pdp_rmb_end" => 45,
"chip.mem_power_ctrl_rm_pdp_rmb_end" => 45,
"gpu.mem.mem_power_ctrl_rm_hd_rme" => 46,
"mem.mem_power_ctrl_rm_hd_rme" => 46,
"chip.mem_power_ctrl_rm_hd_rme" => 46,
"gpu.mem.mem_power_ctrl_rm_hd_rm_start" => 47,
"mem.mem_power_ctrl_rm_hd_rm_start" => 47,
"chip.mem_power_ctrl_rm_hd_rm_start" => 47,
"gpu.mem.mem_power_ctrl_rm_hd_rm_end" => 50,
"mem.mem_power_ctrl_rm_hd_rm_end" => 50,
"chip.mem_power_ctrl_rm_hd_rm_end" => 50,
"gpu.mem.mem_power_ctrl_rm_hda_rme" => 51,
"mem.mem_power_ctrl_rm_hda_rme" => 51,
"chip.mem_power_ctrl_rm_hda_rme" => 51,
"gpu.mem.mem_power_ctrl_rm_hda_rm_start" => 52,
"mem.mem_power_ctrl_rm_hda_rm_start" => 52,
"chip.mem_power_ctrl_rm_hda_rm_start" => 52,
"gpu.mem.mem_power_ctrl_rm_hda_rm_end" => 55,
"mem.mem_power_ctrl_rm_hda_rm_end" => 55,
"chip.mem_power_ctrl_rm_hda_rm_end" => 55,
"gpu.mem.mem_power_ctrl_livmin_dis_sram" => 56,
"mem.mem_power_ctrl_livmin_dis_sram" => 56,
"chip.mem_power_ctrl_livmin_dis_sram" => 56,
"gpu.mem.mem_power_ctrl_pdp_bc1" => 57,
"mem.mem_power_ctrl_pdp_bc1" => 57,
"chip.mem_power_ctrl_pdp_bc1" => 57,
"gpu.mem.mem_power_ctrl_pdp_bc2" => 58,
"mem.mem_power_ctrl_pdp_bc2" => 58,
"chip.mem_power_ctrl_pdp_bc2" => 58,
"gpu.mem.mem_power_ctrl_hd_bc1" => 59,
"mem.mem_power_ctrl_hd_bc1" => 59,
"chip.mem_power_ctrl_hd_bc1" => 59,
"gpu.mem.mem_power_ctrl_hd_bc2" => 60,
"mem.mem_power_ctrl_hd_bc2" => 60,
"chip.mem_power_ctrl_hd_bc2" => 60,
"gpu.mem.mem_power_ctrl_poff_start" => 61,
"mem.mem_power_ctrl_poff_start" => 61,
"chip.mem_power_ctrl_poff_start" => 61,
"gpu.mem.mem_power_ctrl_poff_end" => 62,
"mem.mem_power_ctrl_poff_end" => 62,
"chip.mem_power_ctrl_poff_end" => 62,
"gpu.mem.mem_power_ctrl_fiso" => 63,
"mem.mem_power_ctrl_fiso" => 63,
"chip.mem_power_ctrl_fiso" => 63,
"gpu.mem.mem_power_ctrl_ra_rf_ra_start" => 64,
"mem.mem_power_ctrl_ra_rf_ra_start" => 64,
"chip.mem_power_ctrl_ra_rf_ra_start" => 64,
"gpu.mem.mem_power_ctrl_ra_rf_ra_end" => 65,
"mem.mem_power_ctrl_ra_rf_ra_end" => 65,
"chip.mem_power_ctrl_ra_rf_ra_end" => 65,
"gpu.mem.mem_power_ctrl_wa_rf_wa_start" => 66,
"mem.mem_power_ctrl_wa_rf_wa_start" => 66,
"chip.mem_power_ctrl_wa_rf_wa_start" => 66,
"gpu.mem.mem_power_ctrl_wa_rf_wa_end" => 67,
"mem.mem_power_ctrl_wa_rf_wa_end" => 67,
"chip.mem_power_ctrl_wa_rf_wa_end" => 67,
"gpu.mem.mem_power_ctrl_wa_rf_pw_start" => 68,
"mem.mem_power_ctrl_wa_rf_pw_start" => 68,
"chip.mem_power_ctrl_wa_rf_pw_start" => 68,
"gpu.mem.mem_power_ctrl_wa_rf_pw_end" => 69,
"mem.mem_power_ctrl_wa_rf_pw_end" => 69,
"chip.mem_power_ctrl_wa_rf_pw_end" => 69,
"gpu.mem.mem_power_ctrl_wa_rf_wae" => 70,
"mem.mem_power_ctrl_wa_rf_wae" => 70,
"chip.mem_power_ctrl_wa_rf_wae" => 70,
"gpu.mem.mem_power_ctrl_ra_pdp_ra_start" => 71,
"mem.mem_power_ctrl_ra_pdp_ra_start" => 71,
"chip.mem_power_ctrl_ra_pdp_ra_start" => 71,
"gpu.mem.mem_power_ctrl_ra_pdp_ra_end" => 72,
"mem.mem_power_ctrl_ra_pdp_ra_end" => 72,
"chip.mem_power_ctrl_ra_pdp_ra_end" => 72,
"gpu.mem.mem_power_ctrl_wa_pdp_wa_start" => 73,
"mem.mem_power_ctrl_wa_pdp_wa_start" => 73,
"chip.mem_power_ctrl_wa_pdp_wa_start" => 73,
"gpu.mem.mem_power_ctrl_wa_pdp_wa_end" => 74,
"mem.mem_power_ctrl_wa_pdp_wa_end" => 74,
"chip.mem_power_ctrl_wa_pdp_wa_end" => 74,
"gpu.mem.mem_power_ctrl_wa_pdp_pw_start" => 75,
"mem.mem_power_ctrl_wa_pdp_pw_start" => 75,
"chip.mem_power_ctrl_wa_pdp_pw_start" => 75,
"gpu.mem.mem_power_ctrl_wa_pdp_pw_end" => 76,
"mem.mem_power_ctrl_wa_pdp_pw_end" => 76,
"chip.mem_power_ctrl_wa_pdp_pw_end" => 76,
"gpu.mem.mem_power_ctrl_wa_pdp_wae" => 77,
"mem.mem_power_ctrl_wa_pdp_wae" => 77,
"chip.mem_power_ctrl_wa_pdp_wae" => 77,
"gpu.mem.mem_power_ctrl_ra_hd_ra_start" => 78,
"mem.mem_power_ctrl_ra_hd_ra_start" => 78,
"chip.mem_power_ctrl_ra_hd_ra_start" => 78,
"gpu.mem.mem_power_ctrl_ra_hd_ra_end" => 79,
"mem.mem_power_ctrl_ra_hd_ra_end" => 79,
"chip.mem_power_ctrl_ra_hd_ra_end" => 79,
"gpu.mem.mem_power_ctrl_wa_hd_wa_start" => 80,
"mem.mem_power_ctrl_wa_hd_wa_start" => 80,
"chip.mem_power_ctrl_wa_hd_wa_start" => 80,
"gpu.mem.mem_power_ctrl_wa_hd_wa_end" => 81,
"mem.mem_power_ctrl_wa_hd_wa_end" => 81,
"chip.mem_power_ctrl_wa_hd_wa_end" => 81,
"gpu.mem.mem_power_ctrl_wa_hd_pw_start" => 82,
"mem.mem_power_ctrl_wa_hd_pw_start" => 82,
"chip.mem_power_ctrl_wa_hd_pw_start" => 82,
"gpu.mem.mem_power_ctrl_wa_hd_pw_end" => 83,
"mem.mem_power_ctrl_wa_hd_pw_end" => 83,
"chip.mem_power_ctrl_wa_hd_pw_end" => 83,
"gpu.mem.mem_power_ctrl_wa_hd_wae" => 84,
"mem.mem_power_ctrl_wa_hd_wae" => 84,
"chip.mem_power_ctrl_wa_hd_wae" => 84,
"gpu.mem.mem_power_ctrl_ra_hda_ra_start" => 85,
"mem.mem_power_ctrl_ra_hda_ra_start" => 85,
"chip.mem_power_ctrl_ra_hda_ra_start" => 85,
"gpu.mem.mem_power_ctrl_ra_hda_ra_end" => 86,
"mem.mem_power_ctrl_ra_hda_ra_end" => 86,
"chip.mem_power_ctrl_ra_hda_ra_end" => 86,
"gpu.mem.mem_power_ctrl_wa_hda_wa_start" => 87,
"mem.mem_power_ctrl_wa_hda_wa_start" => 87,
"chip.mem_power_ctrl_wa_hda_wa_start" => 87,
"gpu.mem.mem_power_ctrl_wa_hda_wa_end" => 88,
"mem.mem_power_ctrl_wa_hda_wa_end" => 88,
"chip.mem_power_ctrl_wa_hda_wa_end" => 88,
"gpu.mem.mem_power_ctrl_wa_hda_pw_start" => 89,
"mem.mem_power_ctrl_wa_hda_pw_start" => 89,
"chip.mem_power_ctrl_wa_hda_pw_start" => 89,
"gpu.mem.mem_power_ctrl_wa_hda_pw_end" => 90,
"mem.mem_power_ctrl_wa_hda_pw_end" => 90,
"chip.mem_power_ctrl_wa_hda_pw_end" => 90,
"gpu.mem.mem_power_ctrl_wa_hda_wae" => 91,
"mem.mem_power_ctrl_wa_hda_wae" => 91,
"chip.mem_power_ctrl_wa_hda_wae" => 91,
"gpu.chip.mem_power_ctrl" => 92,
"gpu.chip.mem_power_ctrl_ls" => 0,
"gpu.chip.mem_power_ctrl_ds" => 1,
"gpu.chip.mem_power_ctrl_sd" => 2,
"gpu.chip.mem_power_ctrl_ip_ds" => 3,
"gpu.chip.mem_power_ctrl_ip_sd" => 4,
"gpu.chip.mem_power_ctrl_tdr_en" => 5,
"gpu.chip.mem_power_ctrl_tdr_ds" => 6,
"gpu.chip.mem_power_ctrl_tdr_sd" => 7,
"gpu.chip.mem_power_ctrl_rm_rf_rme" => 8,
"gpu.chip.mem_power_ctrl_rm_rf_rm_start" => 9,
"gpu.chip.mem_power_ctrl_rm_rf_rm_end" => 12,
"gpu.chip.mem_power_ctrl_rm_rf_rmeb" => 13,
"gpu.chip.mem_power_ctrl_rm_rf_rmb_start" => 14,
"gpu.chip.mem_power_ctrl_rm_rf_rmb_end" => 17,
"gpu.chip.mem_power_ctrl_rm_mux2_rme" => 20,
"gpu.chip.mem_power_ctrl_rm_mux2_rm_start" => 21,
"gpu.chip.mem_power_ctrl_rm_mux2_rm_end" => 26,
"gpu.chip.mem_power_ctrl_rm_mux4_rme" => 27,
"gpu.chip.mem_power_ctrl_rm_mux4_rm_start" => 28,
"gpu.chip.mem_power_ctrl_rm_mux4_rm_end" => 33,
"gpu.chip.mem_power_ctrl_rm_start" => 8,
"gpu.chip.mem_power_ctrl_rm_end" => 55,
"gpu.chip.mem_power_ctrl_rm_pdp_rme" => 34,
"gpu.chip.mem_power_ctrl_rm_pdp_rm_start" => 35,
"gpu.chip.mem_power_ctrl_rm_pdp_rm_end" => 40,
"gpu.chip.mem_power_ctrl_rm_pdp_rmeb" => 41,
"gpu.chip.mem_power_ctrl_rm_pdp_rmb_start" => 42,
"gpu.chip.mem_power_ctrl_rm_pdp_rmb_end" => 45,
"gpu.chip.mem_power_ctrl_rm_hd_rme" => 46,
"gpu.chip.mem_power_ctrl_rm_hd_rm_start" => 47,
"gpu.chip.mem_power_ctrl_rm_hd_rm_end" => 50,
"gpu.chip.mem_power_ctrl_rm_hda_rme" => 51,
"gpu.chip.mem_power_ctrl_rm_hda_rm_start" => 52,
"gpu.chip.mem_power_ctrl_rm_hda_rm_end" => 55,
"gpu.chip.mem_power_ctrl_livmin_dis_sram" => 56,
"gpu.chip.mem_power_ctrl_pdp_bc1" => 57,
"gpu.chip.mem_power_ctrl_pdp_bc2" => 58,
"gpu.chip.mem_power_ctrl_hd_bc1" => 59,
"gpu.chip.mem_power_ctrl_hd_bc2" => 60,
"gpu.chip.mem_power_ctrl_poff_start" => 61,
"gpu.chip.mem_power_ctrl_poff_end" => 62,
"gpu.chip.mem_power_ctrl_fiso" => 63,
"gpu.chip.mem_power_ctrl_ra_rf_ra_start" => 64,
"gpu.chip.mem_power_ctrl_ra_rf_ra_end" => 65,
"gpu.chip.mem_power_ctrl_wa_rf_wa_start" => 66,
"gpu.chip.mem_power_ctrl_wa_rf_wa_end" => 67,
"gpu.chip.mem_power_ctrl_wa_rf_pw_start" => 68,
"gpu.chip.mem_power_ctrl_wa_rf_pw_end" => 69,
"gpu.chip.mem_power_ctrl_wa_rf_wae" => 70,
"gpu.chip.mem_power_ctrl_ra_pdp_ra_start" => 71,
"gpu.chip.mem_power_ctrl_ra_pdp_ra_end" => 72,
"gpu.chip.mem_power_ctrl_wa_pdp_wa_start" => 73,
"gpu.chip.mem_power_ctrl_wa_pdp_wa_end" => 74,
"gpu.chip.mem_power_ctrl_wa_pdp_pw_start" => 75,
"gpu.chip.mem_power_ctrl_wa_pdp_pw_end" => 76,
"gpu.chip.mem_power_ctrl_wa_pdp_wae" => 77,
"gpu.chip.mem_power_ctrl_ra_hd_ra_start" => 78,
"gpu.chip.mem_power_ctrl_ra_hd_ra_end" => 79,
"gpu.chip.mem_power_ctrl_wa_hd_wa_start" => 80,
"gpu.chip.mem_power_ctrl_wa_hd_wa_end" => 81,
"gpu.chip.mem_power_ctrl_wa_hd_pw_start" => 82,
"gpu.chip.mem_power_ctrl_wa_hd_pw_end" => 83,
"gpu.chip.mem_power_ctrl_wa_hd_wae" => 84,
"gpu.chip.mem_power_ctrl_ra_hda_ra_start" => 85,
"gpu.chip.mem_power_ctrl_ra_hda_ra_end" => 86,
"gpu.chip.mem_power_ctrl_wa_hda_wa_start" => 87,
"gpu.chip.mem_power_ctrl_wa_hda_wa_end" => 88,
"gpu.chip.mem_power_ctrl_wa_hda_pw_start" => 89,
"gpu.chip.mem_power_ctrl_wa_hda_pw_end" => 90,
"gpu.chip.mem_power_ctrl_wa_hda_wae" => 91,
"atcl2.variant" => "bowen_b0",
"atcl2.atc.gcatcl2_present" => 1,
"gpu.atc.gcatcl2_present" => 1,
"atcl2.atc.mmatcl2_present" => 1,
"gpu.atc.mmatcl2_present" => 1,
"atcl2.atc.atcl2_ififo_depth" => 8,
"gpu.atc.atcl2_ififo_depth" => 8,
"atcl2.atc.atcl1_atcl2_creditdebit_fifo_depth" => 8,
"gpu.atc.atcl1_atcl2_creditdebit_fifo_depth" => 8,
"atcl2.atc.generic_creditdebit_fifo_depth" => 8,
"gpu.atc.generic_creditdebit_fifo_depth" => 8,
"atcl2.atc.l2_ats_request_credit_default_minus1" => 63,
"gpu.atc.l2_ats_request_credit_default_minus1" => 63,
"atcl2.atc.l2_cache_block_size" => 128,
"gpu.atc.l2_cache_block_size" => 128,
"atcl2.atc.l2_cache_deep_shift" => 0,
"gpu.atc.l2_cache_deep_shift" => 0,
"atcl2.atc.expanded_l2_cache_size" => 128,
"gpu.atc.expanded_l2_cache_size" => 128,
"atcl2.atc.l2_cache_2m_block_size" => 128,
"gpu.atc.l2_cache_2m_block_size" => 128,
"atcl2.atc.l2_cache_2m_deep_shift" => 0,
"gpu.atc.l2_cache_2m_deep_shift" => 0,
"atcl2.atc.expanded_l2_cache_2m_size" => 128,
"gpu.atc.expanded_l2_cache_2m_size" => 128,
"atcl2.atc.l2_cache_id_size" => 1,
"gpu.atc.l2_cache_id_size" => 1,
"atcl2.atc.l2_caches" => 2,
"gpu.atc.l2_caches" => 2,
"atcl2.atc.l2_id_width" => 2,
"gpu.atc.l2_id_width" => 2,
"atcl2.atc.l2_prefetch_default" => 1,
"gpu.atc.l2_prefetch_default" => 1,
"atcl2.atc.l2_workqueue_depth" => 32,
"gpu.atc.l2_workqueue_depth" => 32,
"atcl2.atc.gcl2_cache_cam_addr_size" => 12,
"gpu.atc.gcl2_cache_cam_addr_size" => 7,
"atcl2.atc.gcl2_cache_2m_cam_addr_size" => 7,
"atcl2.atc.mml2_cache_cam_addr_size" => 7,
"gpu.atc.mml2_cache_cam_addr_size" => 7,
"atcl2.atc.mml2_cache_2m_cam_addr_size" => 7,
"gpu.atc.mml2_cache_2m_cam_addr_size" => 7,
"atcl2.atc.num_atcl2_blocks" => 2,
"gpu.atc.num_atcl2_blocks" => 2,
"atcl2.atc.atcl2_inv_max_num" => 18,
"gpu.atc.atcl2_inv_max_num" => 18,
"atcl2.atc.mcbsipatc_mem2p8x83qs.mem_pg" => 0,
"mcbsipatc_mem2p8x83qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x102qs.mem_pg" => 0,
"mcbsipatc_mem2p8x102qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p512x91qs.mem_pg" => 0,
"mcbsipatc_mem2p512x91qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x86qs.mem_pg" => 0,
"mcbsipatc_mem2p8x86qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p128x82qs.mem_pg" => 0,
"mcbsipatc_mem2p128x82qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x100qs.mem_pg" => 0,
"mcbsipatc_mem2p8x100qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x82qs.mem_pg" => 0,
"mcbsipatc_mem2p8x82qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p128x91qs.mem_pg" => 0,
"mcbsipatc_mem2p128x91qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x130zs.mem_pg" => 0,
"mcbsipatc_mem2p8x130zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x126zs.mem_pg" => 0,
"mcbsipatc_mem2p8x126zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x81qs.mem_pg" => 0,
"mcbsipatc_mem2p8x81qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p4096x91qs.mem_pg" => 0,
"mcbsipatc_mem2p4096x91qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x127zs.mem_pg" => 0,
"mcbsipatc_mem2p8x127zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p2x1qs.mem_pg" => 0,
"mcbsipatc_mem2p2x1qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x84qs.mem_pg" => 0,
"mcbsipatc_mem2p8x84qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x99qs.mem_pg" => 0,
"mcbsipatc_mem2p8x99qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x128zs.mem_pg" => 0,
"mcbsipatc_mem2p8x128zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p8x98qs.mem_pg" => 0,
"mcbsipatc_mem2p8x98qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p16x55qs.mem_pg" => 0,
"mcbsipatc_mem2p16x55qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p385x55qs.mem_pg" => 0,
"mcbsipatc_mem2p385x55qs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p128x40zs.mem_pg" => 0,
"mcbsipatc_mem2p128x40zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p32x40zs.mem_pg" => 0,
"mcbsipatc_mem2p32x40zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p4x40zs.mem_pg" => 0,
"mcbsipatc_mem2p4x40zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p2x40zs.mem_pg" => 0,
"mcbsipatc_mem2p2x40zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p32x9zs.mem_pg" => 0,
"mcbsipatc_mem2p32x9zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p4x9zs.mem_pg" => 0,
"mcbsipatc_mem2p4x9zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p2x9zs.mem_pg" => 0,
"mcbsipatc_mem2p2x9zs.mem_pg" => 0,
"atcl2.atc.mcbsipatc_mem2p64x45qs.mem_pg" => 0,
"mcbsipatc_mem2p64x45qs.mem_pg" => 0,
"atcl2.atc.gcl2_cache_block_size" => 128,
"gpu.atc.gcl2_cache_block_size" => 128,
"atcl2.atc.gcl2_cache_deep_shift" => 5,
"gpu.atc.gcl2_cache_deep_shift" => 5,
"atcl2.atc.expanded_gcl2_cache_size" => 4096,
"gpu.atc.expanded_gcl2_cache_size" => 4096,
"atcl2.atc.gcl2_cache_2m_block_size" => 128,
"gpu.atc.gcl2_cache_2m_block_size" => 128,
"atcl2.atc.gcl2_cache_2m_deep_shift" => 0,
"gpu.atc.gcl2_cache_2m_deep_shift" => 0,
"atcl2.atc.expanded_gcl2_cache_2m_size" => 128,
"gpu.atc.expanded_gcl2_cache_2m_size" => 128,
"atcl2.atc.gcl2_num_dbg_mux_ports" => 63,
"gpu.atc.gcl2_num_dbg_mux_ports" => 63,
"atcl2.gc_use_edc_mem" => 1,
"gpu.gcatcl2_use_edc_mem" => 1,
"atcl2.atc.mml2_cache_block_size" => 128,
"gpu.atc.mml2_cache_block_size" => 128,
"atcl2.atc.mml2_cache_deep_shift" => 0,
"gpu.atc.mml2_cache_deep_shift" => 0,
"atcl2.atc.expanded_mml2_cache_size" => 128,
"gpu.atc.expanded_mml2_cache_size" => 128,
"atcl2.atc.mml2_cache_2m_block_size" => 128,
"gpu.atc.mml2_cache_2m_block_size" => 128,
"atcl2.atc.mml2_cache_2m_deep_shift" => 0,
"gpu.atc.mml2_cache_2m_deep_shift" => 0,
"atcl2.atc.expanded_mml2_cache_2m_size" => 128,
"gpu.atc.expanded_mml2_cache_2m_size" => 128,
"atcl2.atc.mml2_num_dbg_mux_ports" => 63,
"gpu.atc.mml2_num_dbg_mux_ports" => 63,
"atcl2.atc.mml2_dbg_muxnxt_ports_exist" => 1,
"gpu.atc.mml2_dbg_muxnxt_ports_exist" => 1,
"vmlib.variant" => "bowen_b0",
"vml2.variant" => "bowen_b0",
"gpu.athub.variant" => "vega20c",
"athub.variant" => "vega20c",
"gpu.athub.atc.l2_num" => 2,
"athub.atc.l2_num" => 2,
"gpu.atc.l2_num" => 2,
"gpu.athub.atc.pasid_width" => 16,
"athub.atc.pasid_width" => 16,
"gpu.atc.pasid_width" => 16,
"gpu.athub.atc.invalidate_queue_depth" => 32,
"athub.atc.invalidate_queue_depth" => 32,
"gpu.atc.invalidate_queue_depth" => 32,
"gpu.athub.atc.itag_width" => 5,
"athub.atc.itag_width" => 5,
"gpu.atc.itag_width" => 5,
"gpu.athub.atc.page_aligned_request" => 1,
"athub.atc.page_aligned_request" => 1,
"gpu.atc.page_aligned_request" => 1,
"gpu.athub.atc.rereq_protection_fault" => 1,
"athub.atc.rereq_protection_fault" => 1,
"gpu.atc.rereq_protection_fault" => 1,
"gpu.athub.atc.pasid_tlp_prefix_supported" => 1,
"athub.atc.pasid_tlp_prefix_supported" => 1,
"gpu.atc.pasid_tlp_prefix_supported" => 1,
"gpu.athub.atc.pasid_tlp_pasid_supported" => 1,
"athub.atc.pasid_tlp_pasid_supported" => 1,
"gpu.atc.pasid_tlp_pasid_supported" => 1,
"gpu.athub.atc.pasid_tlp_exe_supported" => 0,
"athub.atc.pasid_tlp_exe_supported" => 0,
"gpu.atc.pasid_tlp_exe_supported" => 0,
"gpu.athub.atc.pasid_tlp_priv_supported" => 0,
"athub.atc.pasid_tlp_priv_supported" => 0,
"gpu.atc.pasid_tlp_priv_supported" => 0,
"gpu.athub.atc.max_pasid_width" => 16,
"athub.atc.max_pasid_width" => 16,
"gpu.atc.max_pasid_width" => 16,
"gpu.athub.atc.max_pasid_width_for_pcr" => 0,
"athub.atc.max_pasid_width_for_pcr" => 0,
"gpu.atc.max_pasid_width_for_pcr" => 0,
"gpu.athub.atc.pri_present" => 1,
"athub.atc.pri_present" => 1,
"gpu.atc.pri_present" => 1,
"gpu.athub.atc.pri_outstanding_pages_bits" => 8,
"athub.atc.pri_outstanding_pages_bits" => 8,
"gpu.atc.pri_outstanding_pages_bits" => 8,
"gpu.athub.atc.pri_outstanding_pages" => 256,
"athub.atc.pri_outstanding_pages" => 256,
"gpu.atc.pri_outstanding_pages" => 256,
"gpu.athub.atc.pri_max_prgs" => 256,
"athub.atc.pri_max_prgs" => 256,
"gpu.atc.pri_max_prgs" => 256,
"gpu.athub.atc.ats_workqueue_depth" => 64,
"athub.atc.ats_workqueue_depth" => 64,
"gpu.atc.ats_workqueue_depth" => 64,
"gpu.athub.atc.generic_creditdebit_fifo_depth" => 8,
"athub.atc.generic_creditdebit_fifo_depth" => 8,
"gpu.athub.atc.atstag_width" => 6,
"athub.atc.atstag_width" => 6,
"gpu.atc.atstag_width" => 6,
"gpu.athub.atc.rpbtag_width" => 6,
"athub.atc.rpbtag_width" => 6,
"gpu.atc.rpbtag_width" => 6,
"gpu.athub.atc.rpbdata_width" => 512,
"athub.atc.rpbdata_width" => 512,
"gpu.atc.rpbdata_width" => 512,
"gpu.athub.atc.aggr_ififo_depth" => 64,
"athub.atc.aggr_ififo_depth" => 64,
"gpu.atc.aggr_ififo_depth" => 64,
"gpu.athub.atc.vmid_type_present" => 1,
"athub.atc.vmid_type_present" => 1,
"gpu.atc.vmid_type_present" => 1,
"gpu.athub.atc.pr_workqueue_depth" => 256,
"athub.atc.pr_workqueue_depth" => 256,
"gpu.atc.pr_workqueue_depth" => 256,
"gpu.athub.atc.athub_sdp_at_tmz_present" => 1,
"athub.atc.athub_sdp_at_tmz_present" => 1,
"gpu.atc.athub_sdp_at_tmz_present" => 1,
"gpu.athub.atc.athub_sdp_ncs_tmz_present" => 0,
"athub.atc.athub_sdp_ncs_tmz_present" => 0,
"gpu.atc.athub_sdp_ncs_tmz_present" => 0,
"gpu.athub.atc.athub_sdp_at_dbgmsk_present" => 0,
"athub.atc.athub_sdp_at_dbgmsk_present" => 0,
"gpu.atc.athub_sdp_at_dbgmsk_present" => 0,
"gpu.athub.atc.athub_ats_pg_present" => 0,
"athub.atc.athub_ats_pg_present" => 0,
"gpu.atc.athub_ats_pg_present" => 0,
"gpu.athub.atc.gfx_physical_address_width" => 44,
"athub.atc.gfx_physical_address_width" => 44,
"gpu.atc.gfx_physical_address_width" => 44,
"gpu.athub.atc.mmhub_physical_address_width" => 44,
"athub.atc.mmhub_physical_address_width" => 44,
"gpu.atc.mmhub_physical_address_width" => 44,
"gpu.athub.atc.ats_log_function" => 1,
"athub.atc.ats_log_function" => 1,
"gpu.atc.ats_log_function" => 1,
"gpu.athub.atc.athub_master_reg_tran_error_type_present" => 1,
"athub.atc.athub_master_reg_tran_error_type_present" => 1,
"gpu.atc.athub_master_reg_tran_error_type_present" => 1,
"gpu.athub.atc.ip_athub_sdp_at_vdci2_present" => 0,
"athub.atc.ip_athub_sdp_at_vdci2_present" => 0,
"gpu.atc.ip_athub_sdp_at_vdci2_present" => 0,
"gpu.athub.atc.ip_athub_sdp_ncs_vdci2_present" => 0,
"athub.atc.ip_athub_sdp_ncs_vdci2_present" => 0,
"gpu.atc.ip_athub_sdp_ncs_vdci2_present" => 0,
"gpu.athub.num_rpb_eff_queues" => 4,
"athub.num_rpb_eff_queues" => 4,
"gpu.athub.vfid_sz" => 4,
"athub.vfid_sz" => 4,
"gpu.athub.rpb" => "rpb_1_3",
"athub.rpb" => "rpb_1_3",
"gpu.athub.athub_rpb_pg_present" => 0,
"athub.athub_rpb_pg_present" => 0,
"gpu.athub_rpb_pg_present" => 0,
"gpu.athub.athub_xpb_pg_present" => 0,
"athub.athub_xpb_pg_present" => 0,
"gpu.athub_xpb_pg_present" => 0,
"gpu.athub.athub_num_rpb_de_queues" => 35,
"athub.athub_num_rpb_de_queues" => 35,
"gpu.athub_num_rpb_de_queues" => 35,
"gpu.athub.athub_df_sdpvdci_sideband" => 1,
"athub.athub_df_sdpvdci_sideband" => 1,
"gpu.athub_df_sdpvdci_sideband" => 1,
"gpu.athub.athub_dma_sdpvdci_sideband" => 0,
"athub.athub_dma_sdpvdci_sideband" => 0,
"gpu.athub_dma_sdpvdci_sideband" => 0,
"gpu.athub.athub_hst_sdpvdci_sideband" => 0,
"athub.athub_hst_sdpvdci_sideband" => 0,
"gpu.athub_hst_sdpvdci_sideband" => 0,
"gpu.athub.athub_df_sdp_staging_dbgmsk" => 0,
"athub.athub_df_sdp_staging_dbgmsk" => 0,
"gpu.athub_df_sdp_staging_dbgmsk" => 0,
"gpu.athub.athub_bif_sdp_staging_dbgmsk" => 0,
"athub.athub_bif_sdp_staging_dbgmsk" => 0,
"gpu.athub_bif_sdp_staging_dbgmsk" => 0,
"gpu.athub.athub_df_data_512b" => 1,
"athub.athub_df_data_512b" => 1,
"gpu.athub_df_data_512b" => 1,
"gpu.athub.athub_nbif_dma_data_512b" => 1,
"athub.athub_nbif_dma_data_512b" => 1,
"gpu.athub_nbif_dma_data_512b" => 1,
"gpu.athub.athub_nbif_hst_data_512b" => 1,
"athub.athub_nbif_hst_data_512b" => 1,
"gpu.athub_nbif_hst_data_512b" => 1,
"gpu.athub.athub_df_data_128b" => 0,
"athub.athub_df_data_128b" => 0,
"gpu.athub_df_data_128b" => 0,
"gpu.athub.athub_df_sdptag_width" => 8,
"athub.athub_df_sdptag_width" => 8,
"gpu.athub_df_sdptag_width" => 8,
"ats.variant" => "ats_1_1",
"xpb.variant" => "xpb_1_3",
"rpb.variant" => "rpb_1_3",
"rpb.num_rpb_eff_queues" => 4,
"gpu.gmhubslib.num_mcd_blocks" => 6,
"gpu.gmhubslib.num_mcd_blocks.0_present" => 1,
"gpu.gmhubslib.num_mcd_blocks.1_present" => 1,
"gpu.gmhubslib.num_mcd_blocks.2_present" => 1,
"gpu.gmhubslib.num_mcd_blocks.3_present" => 1,
"gpu.gmhubslib.num_mcd_blocks.4_present" => 1,
"gpu.gmhubslib.num_mcd_blocks.5_present" => 1,
"gmhubslib.num_mcd_blocks" => 6,
"gmhubslib.num_mcd_blocks.0_present" => 1,
"gmhubslib.num_mcd_blocks.1_present" => 1,
"gmhubslib.num_mcd_blocks.2_present" => 1,
"gmhubslib.num_mcd_blocks.3_present" => 1,
"gmhubslib.num_mcd_blocks.4_present" => 1,
"gmhubslib.num_mcd_blocks.5_present" => 1,
"gpu.gmhubslib.num_mcd_blocks.max" => 8,
"gmhubslib.num_mcd_blocks.max" => 8,
"gpu.gmhubslib.num_mcd_tiles" => 6,
"gmhubslib.num_mcd_tiles" => 6,
"gpu.gmhubslib.num_io_chnls" => 12,
"gpu.gmhubslib.num_io_chnls.0_present" => 1,
"gpu.gmhubslib.num_io_chnls.1_present" => 1,
"gpu.gmhubslib.num_io_chnls.2_present" => 1,
"gpu.gmhubslib.num_io_chnls.3_present" => 1,
"gpu.gmhubslib.num_io_chnls.4_present" => 1,
"gpu.gmhubslib.num_io_chnls.5_present" => 1,
"gpu.gmhubslib.num_io_chnls.6_present" => 1,
"gpu.gmhubslib.num_io_chnls.7_present" => 1,
"gpu.gmhubslib.num_io_chnls.8_present" => 1,
"gpu.gmhubslib.num_io_chnls.9_present" => 1,
"gpu.gmhubslib.num_io_chnls.10_present" => 1,
"gpu.gmhubslib.num_io_chnls.11_present" => 1,
"gmhubslib.num_io_chnls" => 12,
"gmhubslib.num_io_chnls.0_present" => 1,
"gmhubslib.num_io_chnls.1_present" => 1,
"gmhubslib.num_io_chnls.2_present" => 1,
"gmhubslib.num_io_chnls.3_present" => 1,
"gmhubslib.num_io_chnls.4_present" => 1,
"gmhubslib.num_io_chnls.5_present" => 1,
"gmhubslib.num_io_chnls.6_present" => 1,
"gmhubslib.num_io_chnls.7_present" => 1,
"gmhubslib.num_io_chnls.8_present" => 1,
"gmhubslib.num_io_chnls.9_present" => 1,
"gmhubslib.num_io_chnls.10_present" => 1,
"gmhubslib.num_io_chnls.11_present" => 1,
"gpu.gmhubslib.num_io_chnls.max" => 16,
"gmhubslib.num_io_chnls.max" => 16,
"gpu.gmhubslib.rb_redundancy" => 1,
"gmhubslib.rb_redundancy" => 1,
"gpu.gmhubslib.mrc_1to4_present" => 0,
"gmhubslib.mrc_1to4_present" => 0,
"gpu.gmhubslib.num_rbhs" => 2,
"gmhubslib.num_rbhs" => 2,
"gpu.gmhubslib.two_rb_per_mcd" => 1,
"gmhubslib.two_rb_per_mcd" => 1,
"gpu.gmhubslib.write_priority_present" => 0,
"gmhubslib.write_priority_present" => 0,
"gpu.gmhubslib.usingname_sammsp" => 1,
"gmhubslib.usingname_sammsp" => 1,
"gpu.gmhubslib.mc_no_cp_client" => 1,
"gmhubslib.mc_no_cp_client" => 1,
"gpu.gmhubslib.tap_mrc_mcc0_mcc1_pair" => 1,
"gmhubslib.tap_mrc_mcc0_mcc1_pair" => 1,
"gpu.gmhubslib.tap_mrc_mcc2_mcc3_pair_reverse" => 1,
"gmhubslib.tap_mrc_mcc2_mcc3_pair_reverse" => 1,
"gpu.gmhubslib.atc.l1_bus_id_width" => 2,
"gmhubslib.atc.l1_bus_id_width" => 2,
"gpu.atc.l1_bus_id_width" => 2,
"gpu.gmhubslib.atc.l1_fragment_size_width" => 6,
"gmhubslib.atc.l1_fragment_size_width" => 6,
"gpu.atc.l1_fragment_size_width" => 6,
"gpu.gmhubslib.atc.l1_id_width" => 6,
"gmhubslib.atc.l1_id_width" => 6,
"gpu.atc.l1_id_width" => 6,
"gpu.gmhubslib.atc.l1_req_data_width" => 16,
"gmhubslib.atc.l1_req_data_width" => 16,
"gpu.atc.l1_req_data_width" => 16,
"gpu.gmhubslib.atc.l1_req_tag_width" => 7,
"gmhubslib.atc.l1_req_tag_width" => 7,
"gpu.atc.l1_req_tag_width" => 7,
"gpu.gmhubslib.atc.l1_req_unfolded_data_width" => 64,
"gmhubslib.atc.l1_req_unfolded_data_width" => 64,
"gpu.atc.l1_req_unfolded_data_width" => 64,
"gpu.gmhubslib.atc.num_mcl1_reqs" => 2,
"gmhubslib.atc.num_mcl1_reqs" => 2,
"gpu.atc.num_mcl1_reqs" => 2,
"gpu.gmhubslib.atc.num_vfid" => 16,
"gmhubslib.atc.num_vfid" => 16,
"gpu.atc.num_vfid" => 16,
"gpu.gmhubslib.atc.num_vmid" => 16,
"gmhubslib.atc.num_vmid" => 16,
"gpu.atc.num_vmid" => 16,
"gpu.gmhubslib.atc.vmid_width" => 4,
"gmhubslib.atc.vmid_width" => 4,
"gpu.atc.vmid_width" => 4,
"gpu.gmhubslib.atc.vfid_width" => 4,
"gmhubslib.atc.vfid_width" => 4,
"gpu.atc.vfid_width" => 4,
"gpu.gmhubslib.atc.physical_address_width" => 44,
"gmhubslib.atc.physical_address_width" => 44,
"gpu.atc.physical_address_width" => 44,
"gpu.gmhubslib.atc.virtual_address_width" => 48,
"gmhubslib.atc.virtual_address_width" => 48,
"gpu.atc.virtual_address_width" => 48,
"gpu.gmhubslib.atc.xnack_width" => 2,
"gmhubslib.atc.xnack_width" => 2,
"gpu.atc.xnack_width" => 2,
"gpu.gmhubslib.atc.l2tag_width" => 6,
"gmhubslib.atc.l2tag_width" => 6,
"gpu.atc.l2tag_width" => 6,
"gpu.gmhubslib.arb_vm_credits" => 48,
"gmhubslib.arb_vm_credits" => 48,
"gpu.gmhubslib.mc_vmc_l2req_credits" => 32,
"gmhubslib.mc_vmc_l2req_credits" => 32,
"gpu.gmhubslib.mcd_tlbs" => 4,
"gmhubslib.mcd_tlbs" => 4,
"gpu.gmhubslib.mcb_tlbs" => 4,
"gmhubslib.mcb_tlbs" => 4,
"gpu.gmhubslib.no_stall_on_fault" => 1,
"gmhubslib.no_stall_on_fault" => 1,
"gpu.gmhubslib.bigk_cache_size" => 8,
"gmhubslib.bigk_cache_size" => 8,
"gpu.gmhubslib.expanded_bigk_cache_size" => 4096,
"gmhubslib.expanded_bigk_cache_size" => 4096,
"gpu.gmhubslib.mcb_tlb0_cam" => 5,
"gmhubslib.mcb_tlb0_cam" => 5,
"gpu.gmhubslib.mcb_tlb1_cam" => 0,
"gmhubslib.mcb_tlb1_cam" => 0,
"gpu.gmhubslib.mcb_tlb2_cam" => 4,
"gmhubslib.mcb_tlb2_cam" => 4,
"gpu.gmhubslib.mcb_tlb3_cam" => 4,
"gmhubslib.mcb_tlb3_cam" => 4,
"gpu.gmhubslib.mcd_tlb0_cam" => 4,
"gmhubslib.mcd_tlb0_cam" => 4,
"gpu.gmhubslib.mcd_tlb1_cam" => 4,
"gmhubslib.mcd_tlb1_cam" => 4,
"gpu.gmhubslib.mcd_tlb2_cam" => 4,
"gmhubslib.mcd_tlb2_cam" => 4,
"gpu.gmhubslib.mcd_tlb3_cam" => 4,
"gmhubslib.mcd_tlb3_cam" => 4,
"gpu.gmhubslib.mcd_tlb4_cam" => 0,
"gmhubslib.mcd_tlb4_cam" => 0,
"gpu.gmhubslib.mcd_tlb5_cam" => 0,
"gmhubslib.mcd_tlb5_cam" => 0,
"gpu.gmhubslib.vmc_mc_id_size" => 5,
"gmhubslib.vmc_mc_id_size" => 5,
"gpu.gmhubslib.vmc_pipe_size" => 4,
"gmhubslib.vmc_pipe_size" => 4,
"gpu.gmhubslib.vmc_pipe_count" => 16,
"gmhubslib.vmc_pipe_count" => 16,
"gpu.gmhubslib.send_free_at_rtn" => 1,
"gmhubslib.send_free_at_rtn" => 1,
"gpu.gmhubslib.context_width" => 4,
"gmhubslib.context_width" => 4,
"gpu.gmhubslib.pt_start_end_addr_regs_num" => 2,
"gmhubslib.pt_start_end_addr_regs_num" => 2,
"gpu.gmhubslib.vmc_l1_id_size" => 19,
"gmhubslib.vmc_l1_id_size" => 19,
"gpu.gmhubslib.cg_min_busy_ready_delay" => 4,
"gmhubslib.cg_min_busy_ready_delay" => 4,
"gpu.gmhubslib.gpuvm_pde0_cache_log_depth" => 7,
"gmhubslib.gpuvm_pde0_cache_log_depth" => 7,
"gpu.gmhubslib.gpuvm_pde0_cache_log_assoc" => 1,
"gmhubslib.gpuvm_pde0_cache_log_assoc" => 1,
"gpu.gmhubslib.gpuvm_pde1_cache_log_depth" => 6,
"gmhubslib.gpuvm_pde1_cache_log_depth" => 6,
"gpu.gmhubslib.gpuvm_pde1_cache_log_assoc" => 1,
"gmhubslib.gpuvm_pde1_cache_log_assoc" => 1,
"gpu.gmhubslib.gpuvm_pde2_cache_log_depth" => 5,
"gmhubslib.gpuvm_pde2_cache_log_depth" => 5,
"gpu.gmhubslib.gpuvm_pde2_cache_log_assoc" => 1,
"gmhubslib.gpuvm_pde2_cache_log_assoc" => 1,
"gpu.gmhubslib.gpuvm_inval_engine_count" => 18,
"gmhubslib.gpuvm_inval_engine_count" => 18,
"gpu.gmhubslib.gpuvm_inval_engine_max" => 17,
"gmhubslib.gpuvm_inval_engine_max" => 17,
"gpu.gmhubslib.gpuvm_vml2_pte_cache_read_pipeline_delay" => 7,
"gmhubslib.gpuvm_vml2_pte_cache_read_pipeline_delay" => 7,
"gpu.gmhubslib.gpuvm_vml2_pde_cache_read_pipeline_delay" => 6,
"gmhubslib.gpuvm_vml2_pde_cache_read_pipeline_delay" => 6,
"gpu.gmhubslib.gpuvm_use_marc" => 1,
"gmhubslib.gpuvm_use_marc" => 1,
"gpu.gmhubslib.gpuvm_vml1_tlb_ififo_on_delay_max" => 4,
"gmhubslib.gpuvm_vml1_tlb_ififo_on_delay_max" => 4,
"gpu.gmhubslib.gpuvm_vml2_idle_counter_width" => 10,
"gmhubslib.gpuvm_vml2_idle_counter_width" => 10,
"gpu.gmhubslib.utcl2_group_client_in_dbgbus_size" => 3,
"gmhubslib.utcl2_group_client_in_dbgbus_size" => 3,
"gpu.gmhubslib.utcl2_group_clients_out_dbgbus_size" => 1,
"gmhubslib.utcl2_group_clients_out_dbgbus_size" => 1,
"gpu.gmhubslib.utcl2_group_vml2_req_dbgbus_size" => 3,
"gmhubslib.utcl2_group_vml2_req_dbgbus_size" => 3,
"gpu.gmhubslib.utcl2_group_ret_dbgbus_size" => 7,
"gmhubslib.utcl2_group_ret_dbgbus_size" => 7,
"gpu.gmhubslib.gpuvm_parity_error_invalidate_cache" => 0,
"gmhubslib.gpuvm_parity_error_invalidate_cache" => 0,
"gpu.gmhubslib.utcl2_extn_logi_addr_size" => 48,
"gmhubslib.utcl2_extn_logi_addr_size" => 48,
"gpu.gmhubslib.utcl2_extn_phys_addr_size" => 48,
"gmhubslib.utcl2_extn_phys_addr_size" => 48,
"gpu.gmhubslib.gpuvm_virtualization" => 1,
"gmhubslib.gpuvm_virtualization" => 1,
"gpu.gmhubslib.gc_utcl2_gpuvm_walker_levels" => 4,
"gmhubslib.gc_utcl2_gpuvm_walker_levels" => 4,
"gpu.gmhubslib.mm_utcl2_gpuvm_walker_levels" => 4,
"gmhubslib.mm_utcl2_gpuvm_walker_levels" => 4,
"gpu.gmhubslib.utcl2_group_vml2_req_log_fifo_depth" => 5,
"gmhubslib.utcl2_group_vml2_req_log_fifo_depth" => 5,
"gpu.gmhubslib.utcl2_group_ret_log_fifo_depth" => 5,
"gmhubslib.utcl2_group_ret_log_fifo_depth" => 5,
"gpu.gmhubslib.gpuvm_logi_addr_size" => 48,
"gmhubslib.gpuvm_logi_addr_size" => 48,
"gpu.gmhubslib.gpuvm_phys_addr_size" => 44,
"gmhubslib.gpuvm_phys_addr_size" => 44,
"gpu.gmhubslib.gpuvm_gc_vml2_grbm_logging_fifo_log_depth" => 6,
"gmhubslib.gpuvm_gc_vml2_grbm_logging_fifo_log_depth" => 6,
"gpu.gmhubslib.gpuvm_mm_vml2_grbm_logging_fifo_log_depth" => 0,
"gmhubslib.gpuvm_mm_vml2_grbm_logging_fifo_log_depth" => 0,
"gpu.gmhubslib.gpuvm_max_num_banks" => 8,
"gmhubslib.gpuvm_max_num_banks" => 8,
"gpu.gmhubslib.gpuvm_gc_log_banks" => 3,
"gmhubslib.gpuvm_gc_log_banks" => 3,
"gpu.gmhubslib.gpuvm_gc_num_banks" => 8,
"gmhubslib.gpuvm_gc_num_banks" => 8,
"gpu.gmhubslib.gpuvm_mm_log_banks" => 0,
"gmhubslib.gpuvm_mm_log_banks" => 0,
"gpu.gmhubslib.gpuvm_mm_num_banks" => 1,
"gmhubslib.gpuvm_mm_num_banks" => 1,
"gpu.gmhubslib.gpuvm_uniquify_vml2_pde_caches" => 1,
"gmhubslib.gpuvm_uniquify_vml2_pde_caches" => 1,
"gpu.gmhubslib.gpuvm_gc_gen_edc_mem" => 1,
"gmhubslib.gpuvm_gc_gen_edc_mem" => 1,
"gpu.gmhubslib.gpuvm_gc_use_edc_mem" => 1,
"gmhubslib.gpuvm_gc_use_edc_mem" => 1,
"gpu.gmhubslib.gpuvm_gc_vml2_walker_queue_size" => 128,
"gmhubslib.gpuvm_gc_vml2_walker_queue_size" => 128,
"gpu.gmhubslib.gpuvm_mm_vml2_walker_queue_size" => 128,
"gmhubslib.gpuvm_mm_vml2_walker_queue_size" => 128,
"gpu.gmhubslib.gpuvm_gc_vml2_walker_use_qos_cam" => 1,
"gmhubslib.gpuvm_gc_vml2_walker_use_qos_cam" => 1,
"gpu.gmhubslib.gpuvm_mm_vml2_walker_use_qos_cam" => 1,
"gmhubslib.gpuvm_mm_vml2_walker_use_qos_cam" => 1,
"gpu.gmhubslib.mm_utcl2_num_softrt_groups" => 12,
"gmhubslib.mm_utcl2_num_softrt_groups" => 12,
"gpu.gmhubslib.mm_utcl2_num_nonrt_groups" => 3,
"gmhubslib.mm_utcl2_num_nonrt_groups" => 3,
"gpu.gmhubslib.mm_utcl2_num_groups" => 15,
"gmhubslib.mm_utcl2_num_groups" => 15,
"gpu.gmhubslib.mm_utcl2_pctl" => 0,
"gmhubslib.mm_utcl2_pctl" => 0,
"gpu.gmhubslib.utcl2_atcl2_present" => 1,
"gmhubslib.utcl2_atcl2_present" => 1,
"gpu.gmhubslib.utcl2_use_xgmi" => 1,
"gmhubslib.utcl2_use_xgmi" => 1,
"gpu.gmhubslib.top_mm_utcl2_support_ats" => 0,
"gmhubslib.top_mm_utcl2_support_ats" => 0,
"gpu.gmhubslib.gpuvm_gc_num_4k_caches" => 1,
"gmhubslib.gpuvm_gc_num_4k_caches" => 1,
"gpu.gmhubslib.gpuvm_gc_4k_cache0_assoc" => 2,
"gmhubslib.gpuvm_gc_4k_cache0_assoc" => 2,
"gpu.gmhubslib.gpuvm_gc_4k_cache0_log_depth" => 6,
"gmhubslib.gpuvm_gc_4k_cache0_log_depth" => 6,
"gpu.gmhubslib.gpuvm_gc_4k_cache0_inval_addr_range" => 1,
"gmhubslib.gpuvm_gc_4k_cache0_inval_addr_range" => 1,
"gpu.gmhubslib.gpuvm_gc_4k_cache0_inval_addr_range_pte" => 0,
"gmhubslib.gpuvm_gc_4k_cache0_inval_addr_range_pte" => 0,
"gpu.gmhubslib.gpuvm_gc_4k_cache0_read_write_lru_update" => 0,
"gmhubslib.gpuvm_gc_4k_cache0_read_write_lru_update" => 0,
"gpu.gmhubslib.gpuvm_gc_4k_cache0_read_prehit_testing" => 0,
"gmhubslib.gpuvm_gc_4k_cache0_read_prehit_testing" => 0,
"gpu.gmhubslib.gpuvm_gc_num_bigk_caches" => 1,
"gmhubslib.gpuvm_gc_num_bigk_caches" => 1,
"gpu.gmhubslib.gpuvm_gc_bigk_cache0_assoc" => 2,
"gmhubslib.gpuvm_gc_bigk_cache0_assoc" => 2,
"gpu.gmhubslib.gpuvm_gc_bigk_cache0_log_depth" => 9,
"gmhubslib.gpuvm_gc_bigk_cache0_log_depth" => 9,
"gpu.gmhubslib.gpuvm_gc_bigk_cache0_inval_addr_range" => 1,
"gmhubslib.gpuvm_gc_bigk_cache0_inval_addr_range" => 1,
"gpu.gmhubslib.gpuvm_gc_bigk_cache0_inval_addr_range_pte" => 0,
"gmhubslib.gpuvm_gc_bigk_cache0_inval_addr_range_pte" => 0,
"gpu.gmhubslib.gpuvm_gc_bigk_cache0_read_write_lru_update" => 0,
"gmhubslib.gpuvm_gc_bigk_cache0_read_write_lru_update" => 0,
"gpu.gmhubslib.gpuvm_gc_bigk_cache0_read_prehit_testing" => 0,
"gmhubslib.gpuvm_gc_bigk_cache0_read_prehit_testing" => 0,
"gpu.gmhubslib.gpuvm_mm_num_4k_caches" => 1,
"gmhubslib.gpuvm_mm_num_4k_caches" => 1,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_nonrt" => 1,
"gmhubslib.gpuvm_mm_4k_cache0_nonrt" => 1,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_softrt" => 1,
"gmhubslib.gpuvm_mm_4k_cache0_softrt" => 1,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_reserved" => 0,
"gmhubslib.gpuvm_mm_4k_cache0_reserved" => 0,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_assoc" => 2,
"gmhubslib.gpuvm_mm_4k_cache0_assoc" => 2,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_log_depth" => 6,
"gmhubslib.gpuvm_mm_4k_cache0_log_depth" => 6,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_inval_addr_range" => 1,
"gmhubslib.gpuvm_mm_4k_cache0_inval_addr_range" => 1,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_inval_addr_range_pte" => 0,
"gmhubslib.gpuvm_mm_4k_cache0_inval_addr_range_pte" => 0,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_read_write_lru_update" => 0,
"gmhubslib.gpuvm_mm_4k_cache0_read_write_lru_update" => 0,
"gpu.gmhubslib.gpuvm_mm_4k_cache0_read_prehit_testing" => 0,
"gmhubslib.gpuvm_mm_4k_cache0_read_prehit_testing" => 0,
"gpu.gmhubslib.gpuvm_mm_num_bigk_caches" => 2,
"gpu.gmhubslib.gpuvm_mm_num_bigk_caches.0_present" => 1,
"gpu.gmhubslib.gpuvm_mm_num_bigk_caches.1_present" => 1,
"gmhubslib.gpuvm_mm_num_bigk_caches" => 2,
"gmhubslib.gpuvm_mm_num_bigk_caches.0_present" => 1,
"gmhubslib.gpuvm_mm_num_bigk_caches.1_present" => 1,
"gpu.gmhubslib.gpuvm_mm_num_bigk_caches.max" => 2,
"gmhubslib.gpuvm_mm_num_bigk_caches.max" => 2,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_nonrt" => 1,
"gmhubslib.gpuvm_mm_bigk_cache0_nonrt" => 1,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_softrt" => 0,
"gmhubslib.gpuvm_mm_bigk_cache0_softrt" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_reserved" => 0,
"gmhubslib.gpuvm_mm_bigk_cache0_reserved" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_min_group" => 8,
"gmhubslib.gpuvm_mm_bigk_cache0_min_group" => 8,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_max_group" => 10,
"gmhubslib.gpuvm_mm_bigk_cache0_max_group" => 10,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_assoc" => 2,
"gmhubslib.gpuvm_mm_bigk_cache0_assoc" => 2,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_log_depth" => 2,
"gmhubslib.gpuvm_mm_bigk_cache0_log_depth" => 2,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_inval_addr_range" => 1,
"gmhubslib.gpuvm_mm_bigk_cache0_inval_addr_range" => 1,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_inval_addr_range_pte" => 0,
"gmhubslib.gpuvm_mm_bigk_cache0_inval_addr_range_pte" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_read_write_lru_update" => 0,
"gmhubslib.gpuvm_mm_bigk_cache0_read_write_lru_update" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache0_read_prehit_testing" => 0,
"gmhubslib.gpuvm_mm_bigk_cache0_read_prehit_testing" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_nonrt" => 0,
"gmhubslib.gpuvm_mm_bigk_cache1_nonrt" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_softrt" => 1,
"gmhubslib.gpuvm_mm_bigk_cache1_softrt" => 1,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_reserved" => 0,
"gmhubslib.gpuvm_mm_bigk_cache1_reserved" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_assoc" => 8,
"gmhubslib.gpuvm_mm_bigk_cache1_assoc" => 8,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_log_depth" => 6,
"gmhubslib.gpuvm_mm_bigk_cache1_log_depth" => 6,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_inval_addr_range" => 1,
"gmhubslib.gpuvm_mm_bigk_cache1_inval_addr_range" => 1,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_inval_addr_range_pte" => 0,
"gmhubslib.gpuvm_mm_bigk_cache1_inval_addr_range_pte" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_read_write_lru_update" => 0,
"gmhubslib.gpuvm_mm_bigk_cache1_read_write_lru_update" => 0,
"gpu.gmhubslib.gpuvm_mm_bigk_cache1_read_prehit_testing" => 0,
"gmhubslib.gpuvm_mm_bigk_cache1_read_prehit_testing" => 0,
"gpu.gmhubslib.vm.mcvmcdfifo4cd.mem_pg" => 0,
"gmhubslib.vm.mcvmcdfifo4cd.mem_pg" => 0,
"mcvmcdfifo4cd.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvmcdfifo2cd.mem_pg" => 0,
"gmhubslib.vm.mcvmcdfifo2cd.mem_pg" => 0,
"mcvmcdfifo2cd.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml2araddrs.mem_pg" => 0,
"gmhubslib.vm.mcvml2araddrs.mem_pg" => 0,
"mcvml2araddrs.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml2cache.mem_pg" => 0,
"gmhubslib.vm.mcvml2cache.mem_pg" => 0,
"mcvml2cache.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml2pdecache.mem_pg" => 0,
"gmhubslib.vm.mcvml2pdecache.mem_pg" => 0,
"mcvml2pdecache.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml2queue.mem_pg" => 0,
"gmhubslib.vm.mcvml2queue.mem_pg" => 0,
"mcvml2queue.mem_pg" => 0,
"gpu.gmhubslib.vm.utcl2gvreqfifo.mem_pg" => 0,
"gmhubslib.vm.utcl2gvreqfifo.mem_pg" => 0,
"utcl2gvreqfifo.mem_pg" => 0,
"gpu.gmhubslib.vm.utcl2grpretfifo.mem_pg" => 0,
"gmhubslib.vm.utcl2grpretfifo.mem_pg" => 0,
"utcl2grpretfifo.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml1cam.mem_pg" => 0,
"gmhubslib.vm.mcvml1cam.mem_pg" => 0,
"mcvml1cam.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml2addrlpas.mem_pg" => 0,
"gmhubslib.vm.mcvml2addrlpas.mem_pg" => 0,
"mcvml2addrlpas.mem_pg" => 0,
"gpu.gmhubslib.vm.mcvml2addrptes.mem_pg" => 0,
"gmhubslib.vm.mcvml2addrptes.mem_pg" => 0,
"mcvml2addrptes.mem_pg" => 0,
"gpu.gmhubslib.mmhub_vml1_max_tlb_regs" => 7,
"gmhubslib.mmhub_vml1_max_tlb_regs" => 7,
"gpu.gmhubslib.mmhub_vml1_num_tlb_perf_events" => 14,
"gmhubslib.mmhub_vml1_num_tlb_perf_events" => 14,
"gpu.gmhubslib.fusion_feature_only" => 0,
"gmhubslib.fusion_feature_only" => 0,
"gpu.gmhubslib.vml1_present" => 1,
"gmhubslib.vml1_present" => 1,
"gpu.gmhubslib.mmhub_vml1_num_tlbs" => 6,
"gmhubslib.mmhub_vml1_num_tlbs" => 6,
"gpu.gmhubslib.mmhub_vml1_num_l2ifs" => 4,
"gmhubslib.mmhub_vml1_num_l2ifs" => 4,
"gpu.gmhubslib.mmhub_vml1_tls_support" => 0,
"gmhubslib.mmhub_vml1_tls_support" => 0,
"gpu.gmhubslib.mmhub_use_xgmi" => 1,
"gmhubslib.mmhub_use_xgmi" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb0_type" => 0,
"gmhubslib.mmhub_vml1_tlb0_type" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb0_has_l2if" => 1,
"gmhubslib.mmhub_vml1_tlb0_has_l2if" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb0_log_cam_depth" => 6,
"gmhubslib.mmhub_vml1_tlb0_log_cam_depth" => 6,
"gpu.gmhubslib.mmhub_vml1_tlb0_log_queue_size" => 5,
"gmhubslib.mmhub_vml1_tlb0_log_queue_size" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb1_type" => 0,
"gmhubslib.mmhub_vml1_tlb1_type" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb1_has_l2if" => 1,
"gmhubslib.mmhub_vml1_tlb1_has_l2if" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb1_log_cam_depth" => 5,
"gmhubslib.mmhub_vml1_tlb1_log_cam_depth" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb1_log_queue_size" => 5,
"gmhubslib.mmhub_vml1_tlb1_log_queue_size" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb2_type" => 1,
"gmhubslib.mmhub_vml1_tlb2_type" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb2_has_l2if" => 1,
"gmhubslib.mmhub_vml1_tlb2_has_l2if" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb2_log_cam_depth" => 5,
"gmhubslib.mmhub_vml1_tlb2_log_cam_depth" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb2_log_queue_size" => 5,
"gmhubslib.mmhub_vml1_tlb2_log_queue_size" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb3_type" => 1,
"gmhubslib.mmhub_vml1_tlb3_type" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb3_has_l2if" => 1,
"gmhubslib.mmhub_vml1_tlb3_has_l2if" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb3_log_cam_depth" => 5,
"gmhubslib.mmhub_vml1_tlb3_log_cam_depth" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb3_log_queue_size" => 5,
"gmhubslib.mmhub_vml1_tlb3_log_queue_size" => 5,
"gpu.gmhubslib.mmhub_vml1_tlb4_type" => 0,
"gmhubslib.mmhub_vml1_tlb4_type" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb4_has_l2if" => 0,
"gmhubslib.mmhub_vml1_tlb4_has_l2if" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb4_log_cam_depth" => 0,
"gmhubslib.mmhub_vml1_tlb4_log_cam_depth" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb4_log_queue_size" => 0,
"gmhubslib.mmhub_vml1_tlb4_log_queue_size" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb5_type" => 1,
"gmhubslib.mmhub_vml1_tlb5_type" => 1,
"gpu.gmhubslib.mmhub_vml1_tlb5_has_l2if" => 0,
"gmhubslib.mmhub_vml1_tlb5_has_l2if" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb5_log_cam_depth" => 0,
"gmhubslib.mmhub_vml1_tlb5_log_cam_depth" => 0,
"gpu.gmhubslib.mmhub_vml1_tlb5_log_queue_size" => 0,
"gmhubslib.mmhub_vml1_tlb5_log_queue_size" => 0,
"gpu.gmhubslib.mmhub_vml1_dbg_muxnxt_present" => 1,
"gmhubslib.mmhub_vml1_dbg_muxnxt_present" => 1,
"gpu.gmhubslib.variant" => "vega20c",
"gmhubslib.variant" => "vega20c",
"gpu.gmhubslib.gmc_mode_export" => 1,
"gmhubslib.gmc_mode_export" => 1,
"dj_gmc_mode_export" => 1,
"gpu.gmhubslib.sdp_ver" => 19,
"gmhubslib.sdp_ver" => 19,
"gpu.gmhubslib.delayed_return_nack" => 1,
"gmhubslib.delayed_return_nack" => 1,
"gpu.gmhubslib.tsv_dram_present" => 0,
"gmhubslib.tsv_dram_present" => 0,
"gpu.gmhubslib.num_chnl_per_mcd" => 2,
"gpu.gmhubslib.num_chnl_per_mcd.0_present" => 1,
"gpu.gmhubslib.num_chnl_per_mcd.1_present" => 1,
"gmhubslib.num_chnl_per_mcd" => 2,
"gmhubslib.num_chnl_per_mcd.0_present" => 1,
"gmhubslib.num_chnl_per_mcd.1_present" => 1,
"gpu.gmhubslib.num_chnl_per_mcd.max" => 2,
"gmhubslib.num_chnl_per_mcd.max" => 2,
"gpu.gmhubslib.mcd_srbm_present" => 1,
"gmhubslib.mcd_srbm_present" => 1,
"gpu.gmhubslib.vfid_sz" => 4,
"gmhubslib.vfid_sz" => 4,
"gpu.gmhubslib.two_gbl0_rdret" => 1,
"gmhubslib.two_gbl0_rdret" => 1,
"gpu.gmhubslib.num_tc_per_mcd" => 3,
"gmhubslib.num_tc_per_mcd" => 3,
"gpu.gmhubslib.pcie_virtual_address_width" => 48,
"gmhubslib.pcie_virtual_address_width" => 48,
"gpu.gmhubslib.pcie_physical_address_width" => 48,
"gmhubslib.pcie_physical_address_width" => 48,
"gpu.gmhubslib.num_rpb_eff_queues" => 4,
"gmhubslib.num_rpb_eff_queues" => 4,
"gpu.gmhubslib.cli_cid_width" => 9,
"gmhubslib.cli_cid_width" => 9,
"gpu.gmhubslib.gnb_mc_busy" => 0,
"gmhubslib.gnb_mc_busy" => 0,
"gpu.gmhubslib.rpb_tci_present" => 1,
"gmhubslib.rpb_tci_present" => 1,
"gpu.gmhubslib.power_gating" => 0,
"gmhubslib.power_gating" => 0,
"gpu.gmhubslib.atc.vf_width" => 1,
"gmhubslib.atc.vf_width" => 1,
"gpu.atc.vf_width" => 1,
"gpu.gmhubslib.num_mcc_blocks" => 4,
"gpu.gmhubslib.num_mcc_blocks.0_present" => 1,
"gpu.gmhubslib.num_mcc_blocks.1_present" => 1,
"gpu.gmhubslib.num_mcc_blocks.2_present" => 1,
"gpu.gmhubslib.num_mcc_blocks.3_present" => 1,
"gmhubslib.num_mcc_blocks" => 4,
"gmhubslib.num_mcc_blocks.0_present" => 1,
"gmhubslib.num_mcc_blocks.1_present" => 1,
"gmhubslib.num_mcc_blocks.2_present" => 1,
"gmhubslib.num_mcc_blocks.3_present" => 1,
"gpu.gmhubslib.num_mcc_blocks.max" => 8,
"gmhubslib.num_mcc_blocks.max" => 8,
"gpu.gmhubslib.tap_addr_width" => 40,
"gmhubslib.tap_addr_width" => 40,
"gpu.gmhubslib.interface_virt" => 1,
"gmhubslib.interface_virt" => 1,
"gpu.gmhubslib.tc_addr_width" => 40,
"gmhubslib.tc_addr_width" => 40,
"gpu.gmhubslib.tap_atc_bit_present" => 0,
"gmhubslib.tap_atc_bit_present" => 0,
"gpu.gmhubslib.xgmi_region_size" => 2,
"gmhubslib.xgmi_region_size" => 2,
"umclib.variant" => "umc6_2a",
"rsmu.variant" => "bowen_b0",
"rsmu.rsmu_inst_num" => 256,
"rsmu.rsmu_gpureg_core_size" => 128,
"rsmu.rsmu_gpureg_core_addr_bits" => 7,
"rsmu.rsmu_gpureg_size" => 32768,
"rsmu.rsmu_gpureg_start_address_h" => "00048000",
"rsmu.rsmu_gpureg_start_address" => "0x00048000",
"rsmu.rsmu_gpureg_end_address_h" => "0004FFFF",
"rsmu.rsmu_gpureg_end_address" => "0x0004FFFF",
"rsmu.rsmu_gpureg_aperture_id_h" => "000",
"rsmu.rsmu_gpureg_aperture_id" => "0x000",
"rsmu.rsmu_mmiopub_core_size" => 2048,
"rsmu.rsmu_mmiopub_core_addr_bits" => 11,
"rsmu.rsmu_mmio_core_size" => 4096,
"rsmu.rsmu_mmio_core_addr_bits" => 12,
"rsmu.rsmu_mmio_size" => 1048576,
"rsmu.rsmu_mmio_start_address_h" => "01000000",
"rsmu.rsmu_mmio_start_address" => "0x01000000",
"rsmu.rsmu_mmio_end_address_h" => "010FFFFF",
"rsmu.rsmu_mmio_end_address" => "0x010FFFFF",
"rsmu.rsmu_mmio_aperture_id_h" => "010",
"rsmu.rsmu_mmio_aperture_id" => "0x010",
"rsmu.rsmu_mmiosec_core_size" => 2048,
"rsmu.rsmu_mmiosec_core_addr_bits" => 11,
"rsmu.niu_list" => ["generic", "gc"
],
"rsmu.niu_list.max" => 2,
"rsmu.rsmu_inst_list" => ["Generic__generic", "gc__gc"
],
"rsmu.rsmu_inst_list.max" => 2,
"rsmu.rsmu_inst_generic_hw_id" => 0,
"rsmu.rsmu_inst_generic_sw_id" => 0,
"rsmu.rsmu_inst_generic_hcid" => 0,
"rsmu.rsmu_inst_generic_siid" => 0,
"rsmu.rsmu_inst_generic_unit_id_list" => ["generic"
],
"rsmu.rsmu_inst_generic_unit_id_list.max" => 1,
"rsmu.rsmu_inst_generic_unit_id_generic" => 0,
"rsmu.rsmu_inst_thm_hw_id" => 3,
"rsmu.rsmu_inst_thm_sw_id" => 3,
"rsmu.rsmu_inst_thm_hcid" => 3219456,
"rsmu.rsmu_inst_thm_siid" => 3153920,
"rsmu.rsmu_inst_thm_unit_id_list" => ["thm"
],
"rsmu.rsmu_inst_thm_unit_id_list.max" => 1,
"rsmu.rsmu_inst_thm_unit_id_thm" => 0,
"rsmu.rsmu_inst_smuio_hw_id" => 4,
"rsmu.rsmu_inst_smuio_sw_id" => 4,
"rsmu.rsmu_inst_smuio_hcid" => 4268032,
"rsmu.rsmu_inst_smuio_siid" => 4202496,
"rsmu.rsmu_inst_smuio_unit_id_list" => ["smuio"
],
"rsmu.rsmu_inst_smuio_unit_id_list.max" => 1,
"rsmu.rsmu_inst_smuio_unit_id_smuio" => 0,
"rsmu.rsmu_inst_fuse_hw_id" => 5,
"rsmu.rsmu_inst_fuse_sw_id" => 5,
"rsmu.rsmu_inst_fuse_hcid" => 5316608,
"rsmu.rsmu_inst_fuse_siid" => 5251072,
"rsmu.rsmu_inst_fuse_unit_id_list" => ["fuse"
],
"rsmu.rsmu_inst_fuse_unit_id_list.max" => 1,
"rsmu.rsmu_inst_fuse_unit_id_fuse" => 0,
"rsmu.rsmu_inst_clka_hw_id" => 6,
"rsmu.rsmu_inst_clka_sw_id" => 6,
"rsmu.rsmu_inst_clka_hcid" => 6299648,
"rsmu.rsmu_inst_clka_siid" => 6299648,
"rsmu.rsmu_inst_clka_unit_id_list" => ["clka"
],
"rsmu.rsmu_inst_clka_unit_id_list.max" => 1,
"rsmu.rsmu_inst_clka_unit_id_clka" => 0,
"rsmu.rsmu_inst_clkb_hw_id" => 47,
"rsmu.rsmu_inst_clkb_sw_id" => 47,
"rsmu.rsmu_inst_clkb_hcid" => 49356800,
"rsmu.rsmu_inst_clkb_siid" => 49291264,
"rsmu.rsmu_inst_clkb_unit_id_list" => ["clkb"
],
"rsmu.rsmu_inst_clkb_unit_id_list.max" => 1,
"rsmu.rsmu_inst_clkb_unit_id_clkb" => 0,
"rsmu.rsmu_inst_codec_dec_hw_id" => 73,
"rsmu.rsmu_inst_codec_dec_sw_id" => 73,
"rsmu.rsmu_inst_codec_dec_hcid" => 76554240,
"rsmu.rsmu_inst_codec_dec_siid" => 76546048,
"rsmu.rsmu_inst_codec_dec_unit_id_list" => ["codec_dec"
],
"rsmu.rsmu_inst_codec_dec_unit_id_list.max" => 1,
"rsmu.rsmu_inst_codec_dec_unit_id_codec_dec" => 0,
"rsmu.rsmu_inst_codec_enc_hw_id" => 79,
"rsmu.rsmu_inst_codec_enc_sw_id" => 79,
"rsmu.rsmu_inst_codec_enc_hcid" => 82845696,
"rsmu.rsmu_inst_codec_enc_siid" => 82837504,
"rsmu.rsmu_inst_codec_enc_unit_id_list" => ["codec_enc"
],
"rsmu.rsmu_inst_codec_enc_unit_id_list.max" => 1,
"rsmu.rsmu_inst_codec_enc_unit_id_codec_enc" => 0,
"rsmu.rsmu_inst_gc_hw_id" => 11,
"rsmu.rsmu_inst_gc_sw_id" => 11,
"rsmu.rsmu_inst_gc_hcid" => 11608065,
"rsmu.rsmu_inst_gc_siid" => 11542529,
"rsmu.rsmu_inst_gc_unit_id_list" => ["_rlc", "cp", "cpf", "grbm", "utcl2", "rlc_v"
],
"rsmu.rsmu_inst_gc_unit_id_list.max" => 6,
"rsmu.rsmu_inst_gc_unit_id__rlc" => 0,
"rsmu.rsmu_inst_gc_unit_id_cp" => 1,
"rsmu.rsmu_inst_gc_unit_id_cpf" => 2,
"rsmu.rsmu_inst_gc_unit_id_grbm" => 3,
"rsmu.rsmu_inst_gc_unit_id_utcl2" => 5,
"rsmu.rsmu_inst_gc_unit_id_rlc_v" => 6,
"rsmu.rsmu_inst_mmhub_hw_id" => 34,
"rsmu.rsmu_inst_mmhub_sw_id" => 34,
"rsmu.rsmu_inst_mmhub_hcid" => 35725312,
"rsmu.rsmu_inst_mmhub_siid" => 35725312,
"rsmu.rsmu_inst_mmhub_unit_id_list" => ["mmhub"
],
"rsmu.rsmu_inst_mmhub_unit_id_list.max" => 1,
"rsmu.rsmu_inst_mmhub_unit_id_mmhub" => 0,
"rsmu.rsmu_inst_mmhub1_hw_id" => 191,
"rsmu.rsmu_inst_mmhub1_sw_id" => 191,
"rsmu.rsmu_inst_mmhub1_hcid" => 200286208,
"rsmu.rsmu_inst_mmhub1_siid" => 200351744,
"rsmu.rsmu_inst_mmhub1_unit_id_list" => ["mmhub1"
],
"rsmu.rsmu_inst_mmhub1_unit_id_list.max" => 1,
"rsmu.rsmu_inst_mmhub1_unit_id_mmhub1" => 0,
"rsmu.rsmu_inst_waflc_hw_id" => 66,
"rsmu.rsmu_inst_waflc_sw_id" => 66,
"rsmu.rsmu_inst_waflc_hcid" => 69279744,
"rsmu.rsmu_inst_waflc_siid" => 69214208,
"rsmu.rsmu_inst_waflc_unit_id_list" => ["miscdie00", "miscdie01", "miscdie02", "miscdie03", "miscdie04", "miscdie05", "miscdie06", "miscdie07", "miscdie08", "miscdie09", "miscdie10", "miscdie11", "miscdie12", "miscdie13", "miscdie14", "miscdie15", "mp1die00", "mp1die01", "mp1die02", "mp1die03", "mp1die04", "mp1die05", "mp1die06", "mp1die07", "mp1die08", "mp1die09", "mp1die10", "mp1die11", "mp1die12", "mp1die13", "mp1die14", "mp1die15", "mp0die00", "mp0die01", "mp0die02", "mp0die03", "mp0die04", "mp0die05", "mp0die06", "mp0die07", "mp0die08", "mp0die09", "mp0die10", "mp0die11", "mp0die12", "mp0die13", "mp0die14", "mp0die15"
],
"rsmu.rsmu_inst_waflc_unit_id_list.max" => 48,
"rsmu.rsmu_inst_waflc_unit_id_miscdie00" => 0,
"rsmu.rsmu_inst_waflc_unit_id_miscdie01" => 1,
"rsmu.rsmu_inst_waflc_unit_id_miscdie02" => 2,
"rsmu.rsmu_inst_waflc_unit_id_miscdie03" => 3,
"rsmu.rsmu_inst_waflc_unit_id_miscdie04" => 4,
"rsmu.rsmu_inst_waflc_unit_id_miscdie05" => 5,
"rsmu.rsmu_inst_waflc_unit_id_miscdie06" => 6,
"rsmu.rsmu_inst_waflc_unit_id_miscdie07" => 7,
"rsmu.rsmu_inst_waflc_unit_id_miscdie08" => 8,
"rsmu.rsmu_inst_waflc_unit_id_miscdie09" => 9,
"rsmu.rsmu_inst_waflc_unit_id_miscdie10" => 10,
"rsmu.rsmu_inst_waflc_unit_id_miscdie11" => 11,
"rsmu.rsmu_inst_waflc_unit_id_miscdie12" => 12,
"rsmu.rsmu_inst_waflc_unit_id_miscdie13" => 13,
"rsmu.rsmu_inst_waflc_unit_id_miscdie14" => 14,
"rsmu.rsmu_inst_waflc_unit_id_miscdie15" => 15,
"rsmu.rsmu_inst_waflc_unit_id_mp1die00" => 16,
"rsmu.rsmu_inst_waflc_unit_id_mp1die01" => 17,
"rsmu.rsmu_inst_waflc_unit_id_mp1die02" => 18,
"rsmu.rsmu_inst_waflc_unit_id_mp1die03" => 19,
"rsmu.rsmu_inst_waflc_unit_id_mp1die04" => 20,
"rsmu.rsmu_inst_waflc_unit_id_mp1die05" => 21,
"rsmu.rsmu_inst_waflc_unit_id_mp1die06" => 22,
"rsmu.rsmu_inst_waflc_unit_id_mp1die07" => 23,
"rsmu.rsmu_inst_waflc_unit_id_mp1die08" => 24,
"rsmu.rsmu_inst_waflc_unit_id_mp1die09" => 25,
"rsmu.rsmu_inst_waflc_unit_id_mp1die10" => 26,
"rsmu.rsmu_inst_waflc_unit_id_mp1die11" => 27,
"rsmu.rsmu_inst_waflc_unit_id_mp1die12" => 28,
"rsmu.rsmu_inst_waflc_unit_id_mp1die13" => 29,
"rsmu.rsmu_inst_waflc_unit_id_mp1die14" => 30,
"rsmu.rsmu_inst_waflc_unit_id_mp1die15" => 31,
"rsmu.rsmu_inst_waflc_unit_id_mp0die00" => 32,
"rsmu.rsmu_inst_waflc_unit_id_mp0die01" => 33,
"rsmu.rsmu_inst_waflc_unit_id_mp0die02" => 34,
"rsmu.rsmu_inst_waflc_unit_id_mp0die03" => 35,
"rsmu.rsmu_inst_waflc_unit_id_mp0die04" => 36,
"rsmu.rsmu_inst_waflc_unit_id_mp0die05" => 37,
"rsmu.rsmu_inst_waflc_unit_id_mp0die06" => 38,
"rsmu.rsmu_inst_waflc_unit_id_mp0die07" => 39,
"rsmu.rsmu_inst_waflc_unit_id_mp0die08" => 40,
"rsmu.rsmu_inst_waflc_unit_id_mp0die09" => 41,
"rsmu.rsmu_inst_waflc_unit_id_mp0die10" => 42,
"rsmu.rsmu_inst_waflc_unit_id_mp0die11" => 43,
"rsmu.rsmu_inst_waflc_unit_id_mp0die12" => 44,
"rsmu.rsmu_inst_waflc_unit_id_mp0die13" => 45,
"rsmu.rsmu_inst_waflc_unit_id_mp0die14" => 46,
"rsmu.rsmu_inst_waflc_unit_id_mp0die15" => 47,
"rsmu.rsmu_inst_athub_hw_id" => 35,
"rsmu.rsmu_inst_athub_sw_id" => 35,
"rsmu.rsmu_inst_athub_hcid" => 36773888,
"rsmu.rsmu_inst_athub_siid" => 36773888,
"rsmu.rsmu_inst_athub_unit_id_list" => ["athub"
],
"rsmu.rsmu_inst_athub_unit_id_list.max" => 1,
"rsmu.rsmu_inst_athub_unit_id_athub" => 0,
"rsmu.rsmu_inst_dbgu_nbio_hw_id" => 36,
"rsmu.rsmu_inst_dbgu_nbio_sw_id" => 36,
"rsmu.rsmu_inst_dbgu_nbio_hcid" => 37765120,
"rsmu.rsmu_inst_dbgu_nbio_siid" => 37756928,
"rsmu.rsmu_inst_dbgu_nbio_unit_id_list" => ["dbgu_nbio"
],
"rsmu.rsmu_inst_dbgu_nbio_unit_id_list.max" => 1,
"rsmu.rsmu_inst_dbgu_nbio_unit_id_dbgu_nbio" => 0,
"rsmu.rsmu_inst_dbgu_io_hw_id" => 45,
"rsmu.rsmu_inst_dbgu_io_sw_id" => 45,
"rsmu.rsmu_inst_dbgu_io_hcid" => 47194112,
"rsmu.rsmu_inst_dbgu_io_siid" => 47194112,
"rsmu.rsmu_inst_dbgu_io_unit_id_list" => ["dbgu_io"
],
"rsmu.rsmu_inst_dbgu_io_unit_id_list.max" => 1,
"rsmu.rsmu_inst_dbgu_io_unit_id_dbgu_io" => 0,
"rsmu.rsmu_inst_dfx_hw_id" => 37,
"rsmu.rsmu_inst_dfx_sw_id" => 37,
"rsmu.rsmu_inst_dfx_hcid" => 38813696,
"rsmu.rsmu_inst_dfx_siid" => 38805504,
"rsmu.rsmu_inst_dfx_unit_id_list" => ["amd", "ati_jtag", "tst_jtag"
],
"rsmu.rsmu_inst_dfx_unit_id_list.max" => 3,
"rsmu.rsmu_inst_dfx_unit_id_amd" => 2,
"rsmu.rsmu_inst_dfx_unit_id_ati_jtag" => 3,
"rsmu.rsmu_inst_dfx_unit_id_tst_jtag" => 4,
"rsmu.rsmu_inst_dbgu0_hw_id" => 38,
"rsmu.rsmu_inst_dbgu0_sw_id" => 38,
"rsmu.rsmu_inst_dbgu0_hcid" => 39862272,
"rsmu.rsmu_inst_dbgu0_siid" => 39854080,
"rsmu.rsmu_inst_dbgu0_unit_id_list" => ["dbgu0"
],
"rsmu.rsmu_inst_dbgu0_unit_id_list.max" => 1,
"rsmu.rsmu_inst_dbgu0_unit_id_dbgu0" => 0,
"rsmu.rsmu_inst_dbgu1_hw_id" => 39,
"rsmu.rsmu_inst_dbgu1_sw_id" => 39,
"rsmu.rsmu_inst_dbgu1_hcid" => 40910848,
"rsmu.rsmu_inst_dbgu1_siid" => 40902656,
"rsmu.rsmu_inst_dbgu1_unit_id_list" => ["dbgu1"
],
"rsmu.rsmu_inst_dbgu1_unit_id_list.max" => 1,
"rsmu.rsmu_inst_dbgu1_unit_id_dbgu1" => 0,
"rsmu.rsmu_inst_osssys_hw_id" => 40,
"rsmu.rsmu_inst_osssys_sw_id" => 40,
"rsmu.rsmu_inst_osssys_hcid" => 41975808,
"rsmu.rsmu_inst_osssys_siid" => 41975808,
"rsmu.rsmu_inst_osssys_unit_id_list" => ["sem", "ih"
],
"rsmu.rsmu_inst_osssys_unit_id_list.max" => 2,
"rsmu.rsmu_inst_osssys_unit_id_sem" => 0,
"rsmu.rsmu_inst_osssys_unit_id_ih" => 1,
"rsmu.rsmu_inst_hdp_hw_id" => 41,
"rsmu.rsmu_inst_hdp_sw_id" => 41,
"rsmu.rsmu_inst_hdp_hcid" => 43024384,
"rsmu.rsmu_inst_hdp_siid" => 43024384,
"rsmu.rsmu_inst_hdp_unit_id_list" => ["hdp"
],
"rsmu.rsmu_inst_hdp_unit_id_list.max" => 1,
"rsmu.rsmu_inst_hdp_unit_id_hdp" => 0,
"rsmu.rsmu_inst_sdma0_hw_id" => 42,
"rsmu.rsmu_inst_sdma0_sw_id" => 42,
"rsmu.rsmu_inst_sdma0_hcid" => 44072960,
"rsmu.rsmu_inst_sdma0_siid" => 44072960,
"rsmu.rsmu_inst_sdma0_unit_id_list" => ["sdma0"
],
"rsmu.rsmu_inst_sdma0_unit_id_list.max" => 1,
"rsmu.rsmu_inst_sdma0_unit_id_sdma0" => 0,
"rsmu.rsmu_inst_sdma1_hw_id" => 43,
"rsmu.rsmu_inst_sdma1_sw_id" => 43,
"rsmu.rsmu_inst_sdma1_hcid" => 45121536,
"rsmu.rsmu_inst_sdma1_siid" => 45121536,
"rsmu.rsmu_inst_sdma1_unit_id_list" => ["sdma_h6"
],
"rsmu.rsmu_inst_sdma1_unit_id_list.max" => 1,
"rsmu.rsmu_inst_sdma1_unit_id_sdma_h6" => 0,
"rsmu.rsmu_inst_df_hw_id" => 46,
"rsmu.rsmu_inst_df_sw_id" => 46,
"rsmu.rsmu_inst_df_hcid" => 48243136,
"rsmu.rsmu_inst_df_siid" => 48242688,
"rsmu.rsmu_inst_df_unit_id_list" => ["prq0", "prq1", "pwrmgt0", "pwrmgt1", "pint0", "pint1"
],
"rsmu.rsmu_inst_df_unit_id_list.max" => 6,
"rsmu.rsmu_inst_df_unit_id_prq0" => 2,
"rsmu.rsmu_inst_df_unit_id_prq1" => 3,
"rsmu.rsmu_inst_df_unit_id_pwrmgt0" => 4,
"rsmu.rsmu_inst_df_unit_id_pwrmgt1" => 5,
"rsmu.rsmu_inst_df_unit_id_pint0" => 6,
"rsmu.rsmu_inst_df_unit_id_pint1" => 7,
"rsmu.rsmu_inst_pcie0_hw_id" => 70,
"rsmu.rsmu_inst_pcie0_sw_id" => 71,
"rsmu.rsmu_inst_pcie0_hcid" => 73433088,
"rsmu.rsmu_inst_pcie0_siid" => 74481664,
"rsmu.rsmu_inst_pcie0_unit_id_list" => ["pcie0"
],
"rsmu.rsmu_inst_pcie0_unit_id_list.max" => 1,
"rsmu.rsmu_inst_pcie0_unit_id_pcie0" => 0,
"rsmu.rsmu_inst_pcie_pcs_hw_id" => 80,
"rsmu.rsmu_inst_pcie_pcs_sw_id" => 80,
"rsmu.rsmu_inst_pcie_pcs_hcid" => 83910720,
"rsmu.rsmu_inst_pcie_pcs_siid" => 83886080,
"rsmu.rsmu_inst_pcie_pcs_unit_id_list" => ["pcie_pcs"
],
"rsmu.rsmu_inst_pcie_pcs_unit_id_list.max" => 1,
"rsmu.rsmu_inst_pcie_pcs_unit_id_pcie_pcs" => 0,
"rsmu.rsmu_inst_xgmi_pcs_hw_id" => 80,
"rsmu.rsmu_inst_xgmi_pcs_sw_id" => 80,
"rsmu.rsmu_inst_xgmi_pcs_hcid" => 83910720,
"rsmu.rsmu_inst_xgmi_pcs_siid" => 83886080,
"rsmu.rsmu_inst_xgmi_pcs_unit_id_list" => ["xgmi_pcs"
],
"rsmu.rsmu_inst_xgmi_pcs_unit_id_list.max" => 1,
"rsmu.rsmu_inst_xgmi_pcs_unit_id_xgmi_pcs" => 0,
"rsmu.rsmu_inst_wafl_pcs_hw_id" => 80,
"rsmu.rsmu_inst_wafl_pcs_sw_id" => 80,
"rsmu.rsmu_inst_wafl_pcs_hcid" => 83910720,
"rsmu.rsmu_inst_wafl_pcs_siid" => 83886080,
"rsmu.rsmu_inst_wafl_pcs_unit_id_list" => ["wafl_pcs"
],
"rsmu.rsmu_inst_wafl_pcs_unit_id_list.max" => 1,
"rsmu.rsmu_inst_wafl_pcs_unit_id_wafl_pcs" => 0,
"rsmu.rsmu_inst_dfx_dap_hw_id" => 49,
"rsmu.rsmu_inst_dfx_dap_sw_id" => 49,
"rsmu.rsmu_inst_dfx_dap_hcid" => 51396608,
"rsmu.rsmu_inst_dfx_dap_siid" => 51388416,
"rsmu.rsmu_inst_dfx_dap_unit_id_list" => ["dfx_dap"
],
"rsmu.rsmu_inst_dfx_dap_unit_id_list.max" => 1,
"rsmu.rsmu_inst_dfx_dap_unit_id_dfx_dap" => 0,
"rsmu.rsmu_inst_nbif_vega20c_gpu_hw_id" => 108,
"rsmu.rsmu_inst_nbif_vega20c_gpu_sw_id" => 108,
"rsmu.rsmu_inst_nbif_vega20c_gpu_hcid" => 113295424,
"rsmu.rsmu_inst_nbif_vega20c_gpu_siid" => 113295424,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_list" => ["nbif00", "nbif01", "nbif02", "nbif03", "nbif04", "nbif05", "nbif06", "nbif07", "nbif08", "nbif09", "nbif10", "nbif11", "nbif12", "nbif13", "nbif14", "nbif15", "nbif16", "nbif17", "nbif18", "nbif19", "nbif20", "nbif21", "nbif22", "nbif23", "nbif24", "nbif25", "nbif26", "nbif27", "nbif28", "nbif29", "nbif30", "nbif31", "nbif32", "nbif33", "nbif34", "nbif35", "nbif36", "nbif37", "nbif38", "nbif39", "nbif40", "nbif41", "nbif42", "nbif43", "nbif44", "nbif45", "nbif46", "nbif47", "nbif48", "nbif49", "nbif50", "nbif51", "nbif52", "nbif53", "nbif54", "nbif55"
],
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_list.max" => 56,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif00" => 0,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif01" => 1,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif02" => 2,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif03" => 3,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif04" => 4,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif05" => 5,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif06" => 6,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif07" => 7,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif08" => 8,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif09" => 9,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif10" => 10,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif11" => 11,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif12" => 12,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif13" => 13,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif14" => 14,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif15" => 15,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif16" => 16,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif17" => 17,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif18" => 18,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif19" => 19,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif20" => 20,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif21" => 21,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif22" => 22,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif23" => 23,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif24" => 24,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif25" => 25,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif26" => 26,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif27" => 27,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif28" => 28,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif29" => 29,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif30" => 30,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif31" => 31,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif32" => 32,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif33" => 33,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif34" => 34,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif35" => 35,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif36" => 36,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif37" => 37,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif38" => 38,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif39" => 39,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif40" => 40,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif41" => 41,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif42" => 42,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif43" => 43,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif44" => 44,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif45" => 45,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif46" => 46,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif47" => 47,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif48" => 48,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif49" => 49,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif50" => 50,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif51" => 51,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif52" => 52,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif53" => 53,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif54" => 54,
"rsmu.rsmu_inst_nbif_vega20c_gpu_unit_id_nbif55" => 55,
"rsmu.rsmu_inst_ras_hw_id" => 184,
"rsmu.rsmu_inst_ras_sw_id" => 184,
"rsmu.rsmu_inst_ras_hcid" => 192946176,
"rsmu.rsmu_inst_ras_siid" => 192946176,
"rsmu.rsmu_inst_ras_unit_id_list" => ["ras"
],
"rsmu.rsmu_inst_ras_unit_id_list.max" => 1,
"rsmu.rsmu_inst_ras_unit_id_ras" => 0,
"rsmu.rsmu_inst_systemhub_vega20c_gpu_hw_id" => 128,
"rsmu.rsmu_inst_systemhub_vega20c_gpu_sw_id" => 128,
"rsmu.rsmu_inst_systemhub_vega20c_gpu_hcid" => 134266944,
"rsmu.rsmu_inst_systemhub_vega20c_gpu_siid" => 134266944,
"rsmu.rsmu_inst_systemhub_vega20c_gpu_unit_id_list" => ["systemhub_vega20c_gpu"
],
"rsmu.rsmu_inst_systemhub_vega20c_gpu_unit_id_list.max" => 1,
"rsmu.rsmu_inst_systemhub_vega20c_gpu_unit_id_systemhub_vega20c_gpu" => 0,
"rsmu.rsmu_inst_umc_hw_id" => 150,
"rsmu.rsmu_inst_umc_sw_id" => 150,
"rsmu.rsmu_inst_umc_hcid" => 157294592,
"rsmu.rsmu_inst_umc_siid" => 157294592,
"rsmu.rsmu_inst_umc_unit_id_list" => ["umc"
],
"rsmu.rsmu_inst_umc_unit_id_list.max" => 1,
"rsmu.rsmu_inst_umc_unit_id_umc" => 0,
"rsmu.rsmu_inst_generic_initiator_id" => 0,
"rsmu.rsmu_ih_cid_acp" => 1,
"rsmu.rsmu_inst_generic_rsmugpuregdec_start_address_h" => "00048000",
"rsmu.rsmu_inst_generic_rsmugpuregdec_start_address" => "0x00048000",
"rsmu.rsmu_inst_generic_rsmugpuregdec_end_address_h" => "0004807F",
"rsmu.rsmu_inst_generic_rsmugpuregdec_end_address" => "0x0004807F",
"rsmu.rsmu_inst_generic_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_generic_rsmummiodec_start_address_h" => "01000000",
"rsmu.rsmu_inst_generic_rsmummiodec_start_address" => "0x01000000",
"rsmu.rsmu_inst_generic_rsmummiodec_end_address_h" => "01000FFF",
"rsmu.rsmu_inst_generic_rsmummiodec_end_address" => "0x01000FFF",
"rsmu.rsmu_inst_generic_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_thm_initiator_id" => 3,
"rsmu.rsmu_ih_cid_thm" => 15,
"rsmu.rsmu_inst_thm_rsmugpuregdec_start_address_h" => "00048180",
"rsmu.rsmu_inst_thm_rsmugpuregdec_start_address" => "0x00048180",
"rsmu.rsmu_inst_thm_rsmugpuregdec_end_address_h" => "000481FF",
"rsmu.rsmu_inst_thm_rsmugpuregdec_end_address" => "0x000481FF",
"rsmu.rsmu_inst_thm_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_thm_smuthmdec_start_address_h" => "00059800",
"rsmu.rsmu_inst_thm_smuthmdec_start_address" => "0x00059800",
"rsmu.rsmu_inst_thm_smuthmdec_end_address_h" => "00059FFF",
"rsmu.rsmu_inst_thm_smuthmdec_end_address" => "0x00059FFF",
"rsmu.rsmu_inst_thm_smuthmdec_addr_bits" => 11,
"rsmu.rsmu_inst_thm_rsmummiodec_start_address_h" => "01003000",
"rsmu.rsmu_inst_thm_rsmummiodec_start_address" => "0x01003000",
"rsmu.rsmu_inst_thm_rsmummiodec_end_address_h" => "01003FFF",
"rsmu.rsmu_inst_thm_rsmummiodec_end_address" => "0x01003FFF",
"rsmu.rsmu_inst_thm_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_smuio_initiator_id" => 4,
"rsmu.rsmu_ih_cid_rom" => 22,
"rsmu.rsmu_ih_cid_pwr" => 25,
"rsmu.rsmu_inst_smuio_rsmugpuregdec_start_address_h" => "00048200",
"rsmu.rsmu_inst_smuio_rsmugpuregdec_start_address" => "0x00048200",
"rsmu.rsmu_inst_smuio_rsmugpuregdec_end_address_h" => "0004827F",
"rsmu.rsmu_inst_smuio_rsmugpuregdec_end_address" => "0x0004827F",
"rsmu.rsmu_inst_smuio_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_smuio_smusmuiodec_start_address_h" => "0005A000",
"rsmu.rsmu_inst_smuio_smusmuiodec_start_address" => "0x0005A000",
"rsmu.rsmu_inst_smuio_smusmuiodec_end_address_h" => "0005ABFF",
"rsmu.rsmu_inst_smuio_smusmuiodec_end_address" => "0x0005ABFF",
"rsmu.rsmu_inst_smuio_smusmuiodec_addr_bits" => 12,
"rsmu.rsmu_inst_smuio_smupwrdec_start_address_h" => "0005AC00",
"rsmu.rsmu_inst_smuio_smupwrdec_start_address" => "0x0005AC00",
"rsmu.rsmu_inst_smuio_smupwrdec_end_address_h" => "0005B7FF",
"rsmu.rsmu_inst_smuio_smupwrdec_end_address" => "0x0005B7FF",
"rsmu.rsmu_inst_smuio_smupwrdec_addr_bits" => 12,
"rsmu.rsmu_inst_smuio_rsmummiodec_start_address_h" => "01004000",
"rsmu.rsmu_inst_smuio_rsmummiodec_start_address" => "0x01004000",
"rsmu.rsmu_inst_smuio_rsmummiodec_end_address_h" => "01004FFF",
"rsmu.rsmu_inst_smuio_rsmummiodec_end_address" => "0x01004FFF",
"rsmu.rsmu_inst_smuio_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_smuio_gpurommmio_start_address_h" => "01100000",
"rsmu.rsmu_inst_smuio_gpurommmio_start_address" => "0x01100000",
"rsmu.rsmu_inst_smuio_gpurommmio_end_address_h" => "013FFFFF",
"rsmu.rsmu_inst_smuio_gpurommmio_end_address" => "0x013FFFFF",
"rsmu.rsmu_inst_smuio_gpurommmio_addr_bits" => 22,
"rsmu.rsmu_inst_fuse_initiator_id" => 5,
"rsmu.rsmu_inst_fuse_rsmugpuregdec_start_address_h" => "00048280",
"rsmu.rsmu_inst_fuse_rsmugpuregdec_start_address" => "0x00048280",
"rsmu.rsmu_inst_fuse_rsmugpuregdec_end_address_h" => "000482FF",
"rsmu.rsmu_inst_fuse_rsmugpuregdec_end_address" => "0x000482FF",
"rsmu.rsmu_inst_fuse_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_fuse_smufusedec_start_address_h" => "0005D000",
"rsmu.rsmu_inst_fuse_smufusedec_start_address" => "0x0005D000",
"rsmu.rsmu_inst_fuse_smufusedec_end_address_h" => "0005E7FF",
"rsmu.rsmu_inst_fuse_smufusedec_end_address" => "0x0005E7FF",
"rsmu.rsmu_inst_fuse_smufusedec_addr_bits" => 13,
"rsmu.rsmu_inst_fuse_rsmummiodec_start_address_h" => "01005000",
"rsmu.rsmu_inst_fuse_rsmummiodec_start_address" => "0x01005000",
"rsmu.rsmu_inst_fuse_rsmummiodec_end_address_h" => "01005FFF",
"rsmu.rsmu_inst_fuse_rsmummiodec_end_address" => "0x01005FFF",
"rsmu.rsmu_inst_fuse_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clka0_initiator_id" => 6,
"rsmu.rsmu_inst_clka0_rsmugpuregdec_start_address_h" => "00048300",
"rsmu.rsmu_inst_clka0_rsmugpuregdec_start_address" => "0x00048300",
"rsmu.rsmu_inst_clka0_rsmugpuregdec_end_address_h" => "0004837F",
"rsmu.rsmu_inst_clka0_rsmugpuregdec_end_address" => "0x0004837F",
"rsmu.rsmu_inst_clka0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clka0_smuclkdec_start_address_h" => "0005C000",
"rsmu.rsmu_inst_clka0_smuclkdec_start_address" => "0x0005C000",
"rsmu.rsmu_inst_clka0_smuclkdec_end_address_h" => "0005C3FF",
"rsmu.rsmu_inst_clka0_smuclkdec_end_address" => "0x0005C3FF",
"rsmu.rsmu_inst_clka0_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clka0_rsmummiodec_start_address_h" => "01006000",
"rsmu.rsmu_inst_clka0_rsmummiodec_start_address" => "0x01006000",
"rsmu.rsmu_inst_clka0_rsmummiodec_end_address_h" => "01006FFF",
"rsmu.rsmu_inst_clka0_rsmummiodec_end_address" => "0x01006FFF",
"rsmu.rsmu_inst_clka0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clka1_initiator_id" => 7,
"rsmu.rsmu_inst_clka1_rsmugpuregdec_start_address_h" => "00048380",
"rsmu.rsmu_inst_clka1_rsmugpuregdec_start_address" => "0x00048380",
"rsmu.rsmu_inst_clka1_rsmugpuregdec_end_address_h" => "000483FF",
"rsmu.rsmu_inst_clka1_rsmugpuregdec_end_address" => "0x000483FF",
"rsmu.rsmu_inst_clka1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clka1_smuclkdec_start_address_h" => "0005C400",
"rsmu.rsmu_inst_clka1_smuclkdec_start_address" => "0x0005C400",
"rsmu.rsmu_inst_clka1_smuclkdec_end_address_h" => "0005C7FF",
"rsmu.rsmu_inst_clka1_smuclkdec_end_address" => "0x0005C7FF",
"rsmu.rsmu_inst_clka1_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clka1_rsmummiodec_start_address_h" => "01007000",
"rsmu.rsmu_inst_clka1_rsmummiodec_start_address" => "0x01007000",
"rsmu.rsmu_inst_clka1_rsmummiodec_end_address_h" => "01007FFF",
"rsmu.rsmu_inst_clka1_rsmummiodec_end_address" => "0x01007FFF",
"rsmu.rsmu_inst_clka1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clka2_initiator_id" => 8,
"rsmu.rsmu_inst_clka2_rsmugpuregdec_start_address_h" => "00048400",
"rsmu.rsmu_inst_clka2_rsmugpuregdec_start_address" => "0x00048400",
"rsmu.rsmu_inst_clka2_rsmugpuregdec_end_address_h" => "0004847F",
"rsmu.rsmu_inst_clka2_rsmugpuregdec_end_address" => "0x0004847F",
"rsmu.rsmu_inst_clka2_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clka2_smuclkdec_start_address_h" => "0005C800",
"rsmu.rsmu_inst_clka2_smuclkdec_start_address" => "0x0005C800",
"rsmu.rsmu_inst_clka2_smuclkdec_end_address_h" => "0005CBFF",
"rsmu.rsmu_inst_clka2_smuclkdec_end_address" => "0x0005CBFF",
"rsmu.rsmu_inst_clka2_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clka2_rsmummiodec_start_address_h" => "01008000",
"rsmu.rsmu_inst_clka2_rsmummiodec_start_address" => "0x01008000",
"rsmu.rsmu_inst_clka2_rsmummiodec_end_address_h" => "01008FFF",
"rsmu.rsmu_inst_clka2_rsmummiodec_end_address" => "0x01008FFF",
"rsmu.rsmu_inst_clka2_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clka3_initiator_id" => 9,
"rsmu.rsmu_inst_clka3_rsmugpuregdec_start_address_h" => "00048480",
"rsmu.rsmu_inst_clka3_rsmugpuregdec_start_address" => "0x00048480",
"rsmu.rsmu_inst_clka3_rsmugpuregdec_end_address_h" => "000484FF",
"rsmu.rsmu_inst_clka3_rsmugpuregdec_end_address" => "0x000484FF",
"rsmu.rsmu_inst_clka3_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clka3_smuclkdec_start_address_h" => "0005CC00",
"rsmu.rsmu_inst_clka3_smuclkdec_start_address" => "0x0005CC00",
"rsmu.rsmu_inst_clka3_smuclkdec_end_address_h" => "0005CFFF",
"rsmu.rsmu_inst_clka3_smuclkdec_end_address" => "0x0005CFFF",
"rsmu.rsmu_inst_clka3_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clka3_rsmummiodec_start_address_h" => "01009000",
"rsmu.rsmu_inst_clka3_rsmummiodec_start_address" => "0x01009000",
"rsmu.rsmu_inst_clka3_rsmummiodec_end_address_h" => "01009FFF",
"rsmu.rsmu_inst_clka3_rsmummiodec_end_address" => "0x01009FFF",
"rsmu.rsmu_inst_clka3_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clka4_initiator_id" => 182,
"rsmu.rsmu_inst_clka4_rsmugpuregdec_start_address_h" => "0004DB00",
"rsmu.rsmu_inst_clka4_rsmugpuregdec_start_address" => "0x0004DB00",
"rsmu.rsmu_inst_clka4_rsmugpuregdec_end_address_h" => "0004DB7F",
"rsmu.rsmu_inst_clka4_rsmugpuregdec_end_address" => "0x0004DB7F",
"rsmu.rsmu_inst_clka4_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clka4_smuclkdec_start_address_h" => "0006C000",
"rsmu.rsmu_inst_clka4_smuclkdec_start_address" => "0x0006C000",
"rsmu.rsmu_inst_clka4_smuclkdec_end_address_h" => "0006C3FF",
"rsmu.rsmu_inst_clka4_smuclkdec_end_address" => "0x0006C3FF",
"rsmu.rsmu_inst_clka4_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clka4_rsmummiodec_start_address_h" => "010B6000",
"rsmu.rsmu_inst_clka4_rsmummiodec_start_address" => "0x010B6000",
"rsmu.rsmu_inst_clka4_rsmummiodec_end_address_h" => "010B6FFF",
"rsmu.rsmu_inst_clka4_rsmummiodec_end_address" => "0x010B6FFF",
"rsmu.rsmu_inst_clka4_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clka5_initiator_id" => 185,
"rsmu.rsmu_inst_clka5_rsmugpuregdec_start_address_h" => "0004DC80",
"rsmu.rsmu_inst_clka5_rsmugpuregdec_start_address" => "0x0004DC80",
"rsmu.rsmu_inst_clka5_rsmugpuregdec_end_address_h" => "0004DCFF",
"rsmu.rsmu_inst_clka5_rsmugpuregdec_end_address" => "0x0004DCFF",
"rsmu.rsmu_inst_clka5_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clka5_smuclkdec_start_address_h" => "0006C400",
"rsmu.rsmu_inst_clka5_smuclkdec_start_address" => "0x0006C400",
"rsmu.rsmu_inst_clka5_smuclkdec_end_address_h" => "0006C7FF",
"rsmu.rsmu_inst_clka5_smuclkdec_end_address" => "0x0006C7FF",
"rsmu.rsmu_inst_clka5_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clka5_rsmummiodec_start_address_h" => "010B9000",
"rsmu.rsmu_inst_clka5_rsmummiodec_start_address" => "0x010B9000",
"rsmu.rsmu_inst_clka5_rsmummiodec_end_address_h" => "010B9FFF",
"rsmu.rsmu_inst_clka5_rsmummiodec_end_address" => "0x010B9FFF",
"rsmu.rsmu_inst_clka5_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_clkb0_initiator_id" => 47,
"rsmu.rsmu_inst_clkb0_rsmugpuregdec_start_address_h" => "00049780",
"rsmu.rsmu_inst_clkb0_rsmugpuregdec_start_address" => "0x00049780",
"rsmu.rsmu_inst_clkb0_rsmugpuregdec_end_address_h" => "000497FF",
"rsmu.rsmu_inst_clkb0_rsmugpuregdec_end_address" => "0x000497FF",
"rsmu.rsmu_inst_clkb0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_clkb0_smuclkdec_start_address_h" => "00060000",
"rsmu.rsmu_inst_clkb0_smuclkdec_start_address" => "0x00060000",
"rsmu.rsmu_inst_clkb0_smuclkdec_end_address_h" => "000603FF",
"rsmu.rsmu_inst_clkb0_smuclkdec_end_address" => "0x000603FF",
"rsmu.rsmu_inst_clkb0_smuclkdec_addr_bits" => 10,
"rsmu.rsmu_inst_clkb0_rsmummiodec_start_address_h" => "0102F000",
"rsmu.rsmu_inst_clkb0_rsmummiodec_start_address" => "0x0102F000",
"rsmu.rsmu_inst_clkb0_rsmummiodec_end_address_h" => "0102FFFF",
"rsmu.rsmu_inst_clkb0_rsmummiodec_end_address" => "0x0102FFFF",
"rsmu.rsmu_inst_clkb0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_codec_dec_0_initiator_id" => 73,
"rsmu.rsmu_ih_cid_codec_dec" => 40,
"rsmu.rsmu_inst_codec_dec_0_rsmugpuregdec_start_address_h" => "0004A480",
"rsmu.rsmu_inst_codec_dec_0_rsmugpuregdec_start_address" => "0x0004A480",
"rsmu.rsmu_inst_codec_dec_0_rsmugpuregdec_end_address_h" => "0004A4FF",
"rsmu.rsmu_inst_codec_dec_0_rsmugpuregdec_end_address" => "0x0004A4FF",
"rsmu.rsmu_inst_codec_dec_0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_codec_dec_0_rsmummiodec_start_address_h" => "01049000",
"rsmu.rsmu_inst_codec_dec_0_rsmummiodec_start_address" => "0x01049000",
"rsmu.rsmu_inst_codec_dec_0_rsmummiodec_end_address_h" => "01049FFF",
"rsmu.rsmu_inst_codec_dec_0_rsmummiodec_end_address" => "0x01049FFF",
"rsmu.rsmu_inst_codec_dec_0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_codec_dec_0_codeccfg_start_address_h" => "119C8000",
"rsmu.rsmu_inst_codec_dec_0_codeccfg_start_address" => "0x119C8000",
"rsmu.rsmu_inst_codec_dec_0_codeccfg_end_address_h" => "119CFFFF",
"rsmu.rsmu_inst_codec_dec_0_codeccfg_end_address" => "0x119CFFFF",
"rsmu.rsmu_inst_codec_dec_0_codeccfg_addr_bits" => 15,
"rsmu.rsmu_inst_codec_dec_1_initiator_id" => 74,
"rsmu.rsmu_inst_codec_dec_1_rsmugpuregdec_start_address_h" => "0004A500",
"rsmu.rsmu_inst_codec_dec_1_rsmugpuregdec_start_address" => "0x0004A500",
"rsmu.rsmu_inst_codec_dec_1_rsmugpuregdec_end_address_h" => "0004A57F",
"rsmu.rsmu_inst_codec_dec_1_rsmugpuregdec_end_address" => "0x0004A57F",
"rsmu.rsmu_inst_codec_dec_1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_codec_dec_1_rsmummiodec_start_address_h" => "0104A000",
"rsmu.rsmu_inst_codec_dec_1_rsmummiodec_start_address" => "0x0104A000",
"rsmu.rsmu_inst_codec_dec_1_rsmummiodec_end_address_h" => "0104AFFF",
"rsmu.rsmu_inst_codec_dec_1_rsmummiodec_end_address" => "0x0104AFFF",
"rsmu.rsmu_inst_codec_dec_1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_codec_dec_1_codeccfg_start_address_h" => "119D0000",
"rsmu.rsmu_inst_codec_dec_1_codeccfg_start_address" => "0x119D0000",
"rsmu.rsmu_inst_codec_dec_1_codeccfg_end_address_h" => "119D7FFF",
"rsmu.rsmu_inst_codec_dec_1_codeccfg_end_address" => "0x119D7FFF",
"rsmu.rsmu_inst_codec_dec_1_codeccfg_addr_bits" => 15,
"rsmu.rsmu_inst_codec_enc_initiator_id" => 79,
"rsmu.rsmu_ih_cid_codec_enc" => 46,
"rsmu.rsmu_inst_codec_enc_rsmugpuregdec_start_address_h" => "0004A780",
"rsmu.rsmu_inst_codec_enc_rsmugpuregdec_start_address" => "0x0004A780",
"rsmu.rsmu_inst_codec_enc_rsmugpuregdec_end_address_h" => "0004A7FF",
"rsmu.rsmu_inst_codec_enc_rsmugpuregdec_end_address" => "0x0004A7FF",
"rsmu.rsmu_inst_codec_enc_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_codec_enc_rsmummiodec_start_address_h" => "0104F000",
"rsmu.rsmu_inst_codec_enc_rsmummiodec_start_address" => "0x0104F000",
"rsmu.rsmu_inst_codec_enc_rsmummiodec_end_address_h" => "0104FFFF",
"rsmu.rsmu_inst_codec_enc_rsmummiodec_end_address" => "0x0104FFFF",
"rsmu.rsmu_inst_codec_enc_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_codec_enc_codeccfg_start_address_h" => "119F8000",
"rsmu.rsmu_inst_codec_enc_codeccfg_start_address" => "0x119F8000",
"rsmu.rsmu_inst_codec_enc_codeccfg_end_address_h" => "119FFFFF",
"rsmu.rsmu_inst_codec_enc_codeccfg_end_address" => "0x119FFFFF",
"rsmu.rsmu_inst_codec_enc_codeccfg_addr_bits" => 15,
"rsmu.rsmu_inst_gc_initiator_id" => 11,
"rsmu.rsmu_ih_cid_rlc" => 7,
"rsmu.rsmu_ih_cid_se0sh" => 10,
"rsmu.rsmu_ih_cid_se1sh" => 11,
"rsmu.rsmu_ih_cid_se2sh" => 12,
"rsmu.rsmu_ih_cid_se3sh" => 13,
"rsmu.rsmu_ih_cid_grbm" => 20,
"rsmu.rsmu_ih_cid_utcl2" => 27,
"rsmu.rsmu_ih_cid_ea" => 28,
"rsmu.rsmu_ih_cid_utcl2log" => 29,
"rsmu.rsmu_ih_cid_se4sh" => 32,
"rsmu.rsmu_ih_cid_se5sh" => 33,
"rsmu.rsmu_ih_cid_se6sh" => 34,
"rsmu.rsmu_ih_cid_se7sh" => 35,
"rsmu.rsmu_inst_gc_gfxdec0_start_address_h" => "00008000",
"rsmu.rsmu_inst_gc_gfxdec0_start_address" => "0x00008000",
"rsmu.rsmu_inst_gc_gfxdec0_end_address_h" => "0000CFFF",
"rsmu.rsmu_inst_gc_gfxdec0_end_address" => "0x0000CFFF",
"rsmu.rsmu_inst_gc_gfxdec0_addr_bits" => 15,
"rsmu.rsmu_inst_gc_gfxdec1_start_address_h" => "00028000",
"rsmu.rsmu_inst_gc_gfxdec1_start_address" => "0x00028000",
"rsmu.rsmu_inst_gc_gfxdec1_end_address_h" => "0003FFFF",
"rsmu.rsmu_inst_gc_gfxdec1_end_address" => "0x0003FFFF",
"rsmu.rsmu_inst_gc_gfxdec1_addr_bits" => 17,
"rsmu.rsmu_inst_gc_rsmugpuregdec_start_address_h" => "00048580",
"rsmu.rsmu_inst_gc_rsmugpuregdec_start_address" => "0x00048580",
"rsmu.rsmu_inst_gc_rsmugpuregdec_end_address_h" => "000485FF",
"rsmu.rsmu_inst_gc_rsmugpuregdec_end_address" => "0x000485FF",
"rsmu.rsmu_inst_gc_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_gc_rsmummiodec_start_address_h" => "0100B000",
"rsmu.rsmu_inst_gc_rsmummiodec_start_address" => "0x0100B000",
"rsmu.rsmu_inst_gc_rsmummiodec_end_address_h" => "0100BFFF",
"rsmu.rsmu_inst_gc_rsmummiodec_end_address" => "0x0100BFFF",
"rsmu.rsmu_inst_gc_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_mmhub_initiator_id" => 34,
"rsmu.rsmu_ih_cid_vmc" => 18,
"rsmu.rsmu_inst_mmhub_rsmugpuregdec_start_address_h" => "00049100",
"rsmu.rsmu_inst_mmhub_rsmugpuregdec_start_address" => "0x00049100",
"rsmu.rsmu_inst_mmhub_rsmugpuregdec_end_address_h" => "0004917F",
"rsmu.rsmu_inst_mmhub_rsmugpuregdec_end_address" => "0x0004917F",
"rsmu.rsmu_inst_mmhub_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_mmhub_mmhubdec_start_address_h" => "00064000",
"rsmu.rsmu_inst_mmhub_mmhubdec_start_address" => "0x00064000",
"rsmu.rsmu_inst_mmhub_mmhubdec_end_address_h" => "0006BFFF",
"rsmu.rsmu_inst_mmhub_mmhubdec_end_address" => "0x0006BFFF",
"rsmu.rsmu_inst_mmhub_mmhubdec_addr_bits" => 15,
"rsmu.rsmu_inst_mmhub_rsmummiodec_start_address_h" => "01022000",
"rsmu.rsmu_inst_mmhub_rsmummiodec_start_address" => "0x01022000",
"rsmu.rsmu_inst_mmhub_rsmummiodec_end_address_h" => "01022FFF",
"rsmu.rsmu_inst_mmhub_rsmummiodec_end_address" => "0x01022FFF",
"rsmu.rsmu_inst_mmhub_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_mmhub1_initiator_id" => 191,
"rsmu.rsmu_ih_cid_vmc1" => 6,
"rsmu.rsmu_inst_mmhub1_rsmugpuregdec_start_address_h" => "0004DF80",
"rsmu.rsmu_inst_mmhub1_rsmugpuregdec_start_address" => "0x0004DF80",
"rsmu.rsmu_inst_mmhub1_rsmugpuregdec_end_address_h" => "0004DFFF",
"rsmu.rsmu_inst_mmhub1_rsmugpuregdec_end_address" => "0x0004DFFF",
"rsmu.rsmu_inst_mmhub1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_mmhub1_mmhub1dec_start_address_h" => "00070000",
"rsmu.rsmu_inst_mmhub1_mmhub1dec_start_address" => "0x00070000",
"rsmu.rsmu_inst_mmhub1_mmhub1dec_end_address_h" => "00077FFF",
"rsmu.rsmu_inst_mmhub1_mmhub1dec_end_address" => "0x00077FFF",
"rsmu.rsmu_inst_mmhub1_mmhub1dec_addr_bits" => 15,
"rsmu.rsmu_inst_mmhub1_rsmummiodec_start_address_h" => "010BF000",
"rsmu.rsmu_inst_mmhub1_rsmummiodec_start_address" => "0x010BF000",
"rsmu.rsmu_inst_mmhub1_rsmummiodec_end_address_h" => "010BFFFF",
"rsmu.rsmu_inst_mmhub1_rsmummiodec_end_address" => "0x010BFFFF",
"rsmu.rsmu_inst_mmhub1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_waflc_initiator_id" => 66,
"rsmu.rsmu_inst_waflc_rsmugpuregdec_start_address_h" => "0004A100",
"rsmu.rsmu_inst_waflc_rsmugpuregdec_start_address" => "0x0004A100",
"rsmu.rsmu_inst_waflc_rsmugpuregdec_end_address_h" => "0004A17F",
"rsmu.rsmu_inst_waflc_rsmugpuregdec_end_address" => "0x0004A17F",
"rsmu.rsmu_inst_waflc_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_waflc_rsmummiodec_start_address_h" => "01042000",
"rsmu.rsmu_inst_waflc_rsmummiodec_start_address" => "0x01042000",
"rsmu.rsmu_inst_waflc_rsmummiodec_end_address_h" => "01042FFF",
"rsmu.rsmu_inst_waflc_rsmummiodec_end_address" => "0x01042FFF",
"rsmu.rsmu_inst_waflc_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_waflc_waflcmmio_start_address_h" => "04C00000",
"rsmu.rsmu_inst_waflc_waflcmmio_start_address" => "0x04C00000",
"rsmu.rsmu_inst_waflc_waflcmmio_end_address_h" => "04DFFFFF",
"rsmu.rsmu_inst_waflc_waflcmmio_end_address" => "0x04DFFFFF",
"rsmu.rsmu_inst_waflc_waflcmmio_addr_bits" => 21,
"rsmu.rsmu_inst_waflc_wafllink_start_address_h" => "100000000",
"rsmu.rsmu_inst_waflc_wafllink_start_address" => "0x100000000",
"rsmu.rsmu_inst_waflc_wafllink_end_address_h" => "FFFFFFFFF",
"rsmu.rsmu_inst_waflc_wafllink_end_address" => "0xFFFFFFFFF",
"rsmu.rsmu_inst_waflc_wafllink_addr_bits" => 36,
"rsmu.rsmu_inst_athub_initiator_id" => 35,
"rsmu.rsmu_ih_cid_athub" => 2,
"rsmu.rsmu_ih_cid_ats" => 21,
"rsmu.rsmu_inst_athub_atcdec_start_address_h" => "00003080",
"rsmu.rsmu_inst_athub_atcdec_start_address" => "0x00003080",
"rsmu.rsmu_inst_athub_atcdec_end_address_h" => "0000347F",
"rsmu.rsmu_inst_athub_atcdec_end_address" => "0x0000347F",
"rsmu.rsmu_inst_athub_atcdec_addr_bits" => 10,
"rsmu.rsmu_inst_athub_rsmugpuregdec_start_address_h" => "00049180",
"rsmu.rsmu_inst_athub_rsmugpuregdec_start_address" => "0x00049180",
"rsmu.rsmu_inst_athub_rsmugpuregdec_end_address_h" => "000491FF",
"rsmu.rsmu_inst_athub_rsmugpuregdec_end_address" => "0x000491FF",
"rsmu.rsmu_inst_athub_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_athub_rsmummiodec_start_address_h" => "01023000",
"rsmu.rsmu_inst_athub_rsmummiodec_start_address" => "0x01023000",
"rsmu.rsmu_inst_athub_rsmummiodec_end_address_h" => "01023FFF",
"rsmu.rsmu_inst_athub_rsmummiodec_end_address" => "0x01023FFF",
"rsmu.rsmu_inst_athub_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_dbgu_nbio_initiator_id" => 36,
"rsmu.rsmu_inst_dbgu_nbio_dbgudec_start_address_h" => "00000700",
"rsmu.rsmu_inst_dbgu_nbio_dbgudec_start_address" => "0x00000700",
"rsmu.rsmu_inst_dbgu_nbio_dbgudec_end_address_h" => "0000077F",
"rsmu.rsmu_inst_dbgu_nbio_dbgudec_end_address" => "0x0000077F",
"rsmu.rsmu_inst_dbgu_nbio_dbgudec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu_nbio_rsmugpuregdec_start_address_h" => "00049200",
"rsmu.rsmu_inst_dbgu_nbio_rsmugpuregdec_start_address" => "0x00049200",
"rsmu.rsmu_inst_dbgu_nbio_rsmugpuregdec_end_address_h" => "0004927F",
"rsmu.rsmu_inst_dbgu_nbio_rsmugpuregdec_end_address" => "0x0004927F",
"rsmu.rsmu_inst_dbgu_nbio_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu_nbio_rsmummiodec_start_address_h" => "01024000",
"rsmu.rsmu_inst_dbgu_nbio_rsmummiodec_start_address" => "0x01024000",
"rsmu.rsmu_inst_dbgu_nbio_rsmummiodec_end_address_h" => "01024FFF",
"rsmu.rsmu_inst_dbgu_nbio_rsmummiodec_end_address" => "0x01024FFF",
"rsmu.rsmu_inst_dbgu_nbio_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_dbgu_io_initiator_id" => 45,
"rsmu.rsmu_inst_dbgu_io_dbgudec_start_address_h" => "00000780",
"rsmu.rsmu_inst_dbgu_io_dbgudec_start_address" => "0x00000780",
"rsmu.rsmu_inst_dbgu_io_dbgudec_end_address_h" => "000007FF",
"rsmu.rsmu_inst_dbgu_io_dbgudec_end_address" => "0x000007FF",
"rsmu.rsmu_inst_dbgu_io_dbgudec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu_io_rsmugpuregdec_start_address_h" => "00049680",
"rsmu.rsmu_inst_dbgu_io_rsmugpuregdec_start_address" => "0x00049680",
"rsmu.rsmu_inst_dbgu_io_rsmugpuregdec_end_address_h" => "000496FF",
"rsmu.rsmu_inst_dbgu_io_rsmugpuregdec_end_address" => "0x000496FF",
"rsmu.rsmu_inst_dbgu_io_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu_io_rsmummiodec_start_address_h" => "0102D000",
"rsmu.rsmu_inst_dbgu_io_rsmummiodec_start_address" => "0x0102D000",
"rsmu.rsmu_inst_dbgu_io_rsmummiodec_end_address_h" => "0102DFFF",
"rsmu.rsmu_inst_dbgu_io_rsmummiodec_end_address" => "0x0102DFFF",
"rsmu.rsmu_inst_dbgu_io_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_dfx_initiator_id" => 37,
"rsmu.rsmu_inst_dfx_dfxdec_start_address_h" => "00001600",
"rsmu.rsmu_inst_dfx_dfxdec_start_address" => "0x00001600",
"rsmu.rsmu_inst_dfx_dfxdec_end_address_h" => "0000167F",
"rsmu.rsmu_inst_dfx_dfxdec_end_address" => "0x0000167F",
"rsmu.rsmu_inst_dfx_dfxdec_addr_bits" => 7,
"rsmu.rsmu_inst_dfx_rsmugpuregdec_start_address_h" => "00049280",
"rsmu.rsmu_inst_dfx_rsmugpuregdec_start_address" => "0x00049280",
"rsmu.rsmu_inst_dfx_rsmugpuregdec_end_address_h" => "000492FF",
"rsmu.rsmu_inst_dfx_rsmugpuregdec_end_address" => "0x000492FF",
"rsmu.rsmu_inst_dfx_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_dfx_rsmummiodec_start_address_h" => "01025000",
"rsmu.rsmu_inst_dfx_rsmummiodec_start_address" => "0x01025000",
"rsmu.rsmu_inst_dfx_rsmummiodec_end_address_h" => "01025FFF",
"rsmu.rsmu_inst_dfx_rsmummiodec_end_address" => "0x01025FFF",
"rsmu.rsmu_inst_dfx_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_dbgu0_initiator_id" => 38,
"rsmu.rsmu_inst_dbgu0_dbgudec_start_address_h" => "00000600",
"rsmu.rsmu_inst_dbgu0_dbgudec_start_address" => "0x00000600",
"rsmu.rsmu_inst_dbgu0_dbgudec_end_address_h" => "0000067F",
"rsmu.rsmu_inst_dbgu0_dbgudec_end_address" => "0x0000067F",
"rsmu.rsmu_inst_dbgu0_dbgudec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu0_rsmugpuregdec_start_address_h" => "00049300",
"rsmu.rsmu_inst_dbgu0_rsmugpuregdec_start_address" => "0x00049300",
"rsmu.rsmu_inst_dbgu0_rsmugpuregdec_end_address_h" => "0004937F",
"rsmu.rsmu_inst_dbgu0_rsmugpuregdec_end_address" => "0x0004937F",
"rsmu.rsmu_inst_dbgu0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu0_rsmummiodec_start_address_h" => "01026000",
"rsmu.rsmu_inst_dbgu0_rsmummiodec_start_address" => "0x01026000",
"rsmu.rsmu_inst_dbgu0_rsmummiodec_end_address_h" => "01026FFF",
"rsmu.rsmu_inst_dbgu0_rsmummiodec_end_address" => "0x01026FFF",
"rsmu.rsmu_inst_dbgu0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_dbgu1_initiator_id" => 39,
"rsmu.rsmu_inst_dbgu1_dbgudec_start_address_h" => "00000680",
"rsmu.rsmu_inst_dbgu1_dbgudec_start_address" => "0x00000680",
"rsmu.rsmu_inst_dbgu1_dbgudec_end_address_h" => "000006FF",
"rsmu.rsmu_inst_dbgu1_dbgudec_end_address" => "0x000006FF",
"rsmu.rsmu_inst_dbgu1_dbgudec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu1_rsmugpuregdec_start_address_h" => "00049380",
"rsmu.rsmu_inst_dbgu1_rsmugpuregdec_start_address" => "0x00049380",
"rsmu.rsmu_inst_dbgu1_rsmugpuregdec_end_address_h" => "000493FF",
"rsmu.rsmu_inst_dbgu1_rsmugpuregdec_end_address" => "0x000493FF",
"rsmu.rsmu_inst_dbgu1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_dbgu1_rsmummiodec_start_address_h" => "01027000",
"rsmu.rsmu_inst_dbgu1_rsmummiodec_start_address" => "0x01027000",
"rsmu.rsmu_inst_dbgu1_rsmummiodec_end_address_h" => "01027FFF",
"rsmu.rsmu_inst_dbgu1_rsmummiodec_end_address" => "0x01027FFF",
"rsmu.rsmu_inst_dbgu1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_osssys_initiator_id" => 40,
"rsmu.rsmu_ih_cid_ih" => 0,
"rsmu.rsmu_ih_cid_mp0" => 30,
"rsmu.rsmu_ih_cid_mp1" => 31,
"rsmu.rsmu_inst_osssys_osssysdec_start_address_h" => "00004280",
"rsmu.rsmu_inst_osssys_osssysdec_start_address" => "0x00004280",
"rsmu.rsmu_inst_osssys_osssysdec_end_address_h" => "0000497F",
"rsmu.rsmu_inst_osssys_osssysdec_end_address" => "0x0000497F",
"rsmu.rsmu_inst_osssys_osssysdec_addr_bits" => 11,
"rsmu.rsmu_inst_osssys_rsmugpuregdec_start_address_h" => "00049400",
"rsmu.rsmu_inst_osssys_rsmugpuregdec_start_address" => "0x00049400",
"rsmu.rsmu_inst_osssys_rsmugpuregdec_end_address_h" => "0004947F",
"rsmu.rsmu_inst_osssys_rsmugpuregdec_end_address" => "0x0004947F",
"rsmu.rsmu_inst_osssys_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_osssys_rsmummiodec_start_address_h" => "01028000",
"rsmu.rsmu_inst_osssys_rsmummiodec_start_address" => "0x01028000",
"rsmu.rsmu_inst_osssys_rsmummiodec_end_address_h" => "01028FFF",
"rsmu.rsmu_inst_osssys_rsmummiodec_end_address" => "0x01028FFF",
"rsmu.rsmu_inst_osssys_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_hdp_initiator_id" => 41,
"rsmu.rsmu_inst_hdp_hdpdec_start_address_h" => "00003C80",
"rsmu.rsmu_inst_hdp_hdpdec_start_address" => "0x00003C80",
"rsmu.rsmu_inst_hdp_hdpdec_end_address_h" => "0000427F",
"rsmu.rsmu_inst_hdp_hdpdec_end_address" => "0x0000427F",
"rsmu.rsmu_inst_hdp_hdpdec_addr_bits" => 11,
"rsmu.rsmu_inst_hdp_rsmugpuregdec_start_address_h" => "00049480",
"rsmu.rsmu_inst_hdp_rsmugpuregdec_start_address" => "0x00049480",
"rsmu.rsmu_inst_hdp_rsmugpuregdec_end_address_h" => "000494FF",
"rsmu.rsmu_inst_hdp_rsmugpuregdec_end_address" => "0x000494FF",
"rsmu.rsmu_inst_hdp_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_hdp_rsmummiodec_start_address_h" => "01029000",
"rsmu.rsmu_inst_hdp_rsmummiodec_start_address" => "0x01029000",
"rsmu.rsmu_inst_hdp_rsmummiodec_end_address_h" => "01029FFF",
"rsmu.rsmu_inst_hdp_rsmummiodec_end_address" => "0x01029FFF",
"rsmu.rsmu_inst_hdp_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma0_initiator_id" => 42,
"rsmu.rsmu_ih_cid_sdma0" => 8,
"rsmu.rsmu_inst_sdma0_sdma0dec_start_address_h" => "00004980",
"rsmu.rsmu_inst_sdma0_sdma0dec_start_address" => "0x00004980",
"rsmu.rsmu_inst_sdma0_sdma0dec_end_address_h" => "0000617F",
"rsmu.rsmu_inst_sdma0_sdma0dec_end_address" => "0x0000617F",
"rsmu.rsmu_inst_sdma0_sdma0dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma0_rsmugpuregdec_start_address_h" => "00049500",
"rsmu.rsmu_inst_sdma0_rsmugpuregdec_start_address" => "0x00049500",
"rsmu.rsmu_inst_sdma0_rsmugpuregdec_end_address_h" => "0004957F",
"rsmu.rsmu_inst_sdma0_rsmugpuregdec_end_address" => "0x0004957F",
"rsmu.rsmu_inst_sdma0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma0_rsmummiodec_start_address_h" => "0102A000",
"rsmu.rsmu_inst_sdma0_rsmummiodec_start_address" => "0x0102A000",
"rsmu.rsmu_inst_sdma0_rsmummiodec_end_address_h" => "0102AFFF",
"rsmu.rsmu_inst_sdma0_rsmummiodec_end_address" => "0x0102AFFF",
"rsmu.rsmu_inst_sdma0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma1_initiator_id" => 43,
"rsmu.rsmu_ih_cid_sdma1" => 9,
"rsmu.rsmu_inst_sdma1_sdma1dec_start_address_h" => "00006180",
"rsmu.rsmu_inst_sdma1_sdma1dec_start_address" => "0x00006180",
"rsmu.rsmu_inst_sdma1_sdma1dec_end_address_h" => "0000797F",
"rsmu.rsmu_inst_sdma1_sdma1dec_end_address" => "0x0000797F",
"rsmu.rsmu_inst_sdma1_sdma1dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma1_rsmugpuregdec_start_address_h" => "00049580",
"rsmu.rsmu_inst_sdma1_rsmugpuregdec_start_address" => "0x00049580",
"rsmu.rsmu_inst_sdma1_rsmugpuregdec_end_address_h" => "000495FF",
"rsmu.rsmu_inst_sdma1_rsmugpuregdec_end_address" => "0x000495FF",
"rsmu.rsmu_inst_sdma1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma1_rsmummiodec_start_address_h" => "0102B000",
"rsmu.rsmu_inst_sdma1_rsmummiodec_start_address" => "0x0102B000",
"rsmu.rsmu_inst_sdma1_rsmummiodec_end_address_h" => "0102BFFF",
"rsmu.rsmu_inst_sdma1_rsmummiodec_end_address" => "0x0102BFFF",
"rsmu.rsmu_inst_sdma1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h0_initiator_id" => 189,
"rsmu.rsmu_inst_sdma_h0_rsmugpuregdec_start_address_h" => "0004DE80",
"rsmu.rsmu_inst_sdma_h0_rsmugpuregdec_start_address" => "0x0004DE80",
"rsmu.rsmu_inst_sdma_h0_rsmugpuregdec_end_address_h" => "0004DEFF",
"rsmu.rsmu_inst_sdma_h0_rsmugpuregdec_end_address" => "0x0004DEFF",
"rsmu.rsmu_inst_sdma_h0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h0_sdma_h0dec_start_address_h" => "0006D000",
"rsmu.rsmu_inst_sdma_h0_sdma_h0dec_start_address" => "0x0006D000",
"rsmu.rsmu_inst_sdma_h0_sdma_h0dec_end_address_h" => "0006E7FF",
"rsmu.rsmu_inst_sdma_h0_sdma_h0dec_end_address" => "0x0006E7FF",
"rsmu.rsmu_inst_sdma_h0_sdma_h0dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h0_rsmummiodec_start_address_h" => "010BD000",
"rsmu.rsmu_inst_sdma_h0_rsmummiodec_start_address" => "0x010BD000",
"rsmu.rsmu_inst_sdma_h0_rsmummiodec_end_address_h" => "010BDFFF",
"rsmu.rsmu_inst_sdma_h0_rsmummiodec_end_address" => "0x010BDFFF",
"rsmu.rsmu_inst_sdma_h0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h1_initiator_id" => 190,
"rsmu.rsmu_inst_sdma_h1_rsmugpuregdec_start_address_h" => "0004DF00",
"rsmu.rsmu_inst_sdma_h1_rsmugpuregdec_start_address" => "0x0004DF00",
"rsmu.rsmu_inst_sdma_h1_rsmugpuregdec_end_address_h" => "0004DF7F",
"rsmu.rsmu_inst_sdma_h1_rsmugpuregdec_end_address" => "0x0004DF7F",
"rsmu.rsmu_inst_sdma_h1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h1_sdma_h1dec_start_address_h" => "0006E800",
"rsmu.rsmu_inst_sdma_h1_sdma_h1dec_start_address" => "0x0006E800",
"rsmu.rsmu_inst_sdma_h1_sdma_h1dec_end_address_h" => "0006FFFF",
"rsmu.rsmu_inst_sdma_h1_sdma_h1dec_end_address" => "0x0006FFFF",
"rsmu.rsmu_inst_sdma_h1_sdma_h1dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h1_rsmummiodec_start_address_h" => "010BE000",
"rsmu.rsmu_inst_sdma_h1_rsmummiodec_start_address" => "0x010BE000",
"rsmu.rsmu_inst_sdma_h1_rsmummiodec_end_address_h" => "010BEFFF",
"rsmu.rsmu_inst_sdma_h1_rsmummiodec_end_address" => "0x010BEFFF",
"rsmu.rsmu_inst_sdma_h1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h2_initiator_id" => 192,
"rsmu.rsmu_inst_sdma_h2_rsmugpuregdec_start_address_h" => "0004E000",
"rsmu.rsmu_inst_sdma_h2_rsmugpuregdec_start_address" => "0x0004E000",
"rsmu.rsmu_inst_sdma_h2_rsmugpuregdec_end_address_h" => "0004E07F",
"rsmu.rsmu_inst_sdma_h2_rsmugpuregdec_end_address" => "0x0004E07F",
"rsmu.rsmu_inst_sdma_h2_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h2_sdma_h2dec_start_address_h" => "00078000",
"rsmu.rsmu_inst_sdma_h2_sdma_h2dec_start_address" => "0x00078000",
"rsmu.rsmu_inst_sdma_h2_sdma_h2dec_end_address_h" => "000797FF",
"rsmu.rsmu_inst_sdma_h2_sdma_h2dec_end_address" => "0x000797FF",
"rsmu.rsmu_inst_sdma_h2_sdma_h2dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h2_rsmummiodec_start_address_h" => "010C0000",
"rsmu.rsmu_inst_sdma_h2_rsmummiodec_start_address" => "0x010C0000",
"rsmu.rsmu_inst_sdma_h2_rsmummiodec_end_address_h" => "010C0FFF",
"rsmu.rsmu_inst_sdma_h2_rsmummiodec_end_address" => "0x010C0FFF",
"rsmu.rsmu_inst_sdma_h2_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h3_initiator_id" => 193,
"rsmu.rsmu_inst_sdma_h3_rsmugpuregdec_start_address_h" => "0004E080",
"rsmu.rsmu_inst_sdma_h3_rsmugpuregdec_start_address" => "0x0004E080",
"rsmu.rsmu_inst_sdma_h3_rsmugpuregdec_end_address_h" => "0004E0FF",
"rsmu.rsmu_inst_sdma_h3_rsmugpuregdec_end_address" => "0x0004E0FF",
"rsmu.rsmu_inst_sdma_h3_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h3_sdma_h3dec_start_address_h" => "00079800",
"rsmu.rsmu_inst_sdma_h3_sdma_h3dec_start_address" => "0x00079800",
"rsmu.rsmu_inst_sdma_h3_sdma_h3dec_end_address_h" => "0007AFFF",
"rsmu.rsmu_inst_sdma_h3_sdma_h3dec_end_address" => "0x0007AFFF",
"rsmu.rsmu_inst_sdma_h3_sdma_h3dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h3_rsmummiodec_start_address_h" => "010C1000",
"rsmu.rsmu_inst_sdma_h3_rsmummiodec_start_address" => "0x010C1000",
"rsmu.rsmu_inst_sdma_h3_rsmummiodec_end_address_h" => "010C1FFF",
"rsmu.rsmu_inst_sdma_h3_rsmummiodec_end_address" => "0x010C1FFF",
"rsmu.rsmu_inst_sdma_h3_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h4_initiator_id" => 194,
"rsmu.rsmu_inst_sdma_h4_rsmugpuregdec_start_address_h" => "0004E100",
"rsmu.rsmu_inst_sdma_h4_rsmugpuregdec_start_address" => "0x0004E100",
"rsmu.rsmu_inst_sdma_h4_rsmugpuregdec_end_address_h" => "0004E17F",
"rsmu.rsmu_inst_sdma_h4_rsmugpuregdec_end_address" => "0x0004E17F",
"rsmu.rsmu_inst_sdma_h4_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h4_sdma_h4dec_start_address_h" => "0007B000",
"rsmu.rsmu_inst_sdma_h4_sdma_h4dec_start_address" => "0x0007B000",
"rsmu.rsmu_inst_sdma_h4_sdma_h4dec_end_address_h" => "0007C7FF",
"rsmu.rsmu_inst_sdma_h4_sdma_h4dec_end_address" => "0x0007C7FF",
"rsmu.rsmu_inst_sdma_h4_sdma_h4dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h4_rsmummiodec_start_address_h" => "010C2000",
"rsmu.rsmu_inst_sdma_h4_rsmummiodec_start_address" => "0x010C2000",
"rsmu.rsmu_inst_sdma_h4_rsmummiodec_end_address_h" => "010C2FFF",
"rsmu.rsmu_inst_sdma_h4_rsmummiodec_end_address" => "0x010C2FFF",
"rsmu.rsmu_inst_sdma_h4_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h5_initiator_id" => 195,
"rsmu.rsmu_inst_sdma_h5_rsmugpuregdec_start_address_h" => "0004E180",
"rsmu.rsmu_inst_sdma_h5_rsmugpuregdec_start_address" => "0x0004E180",
"rsmu.rsmu_inst_sdma_h5_rsmugpuregdec_end_address_h" => "0004E1FF",
"rsmu.rsmu_inst_sdma_h5_rsmugpuregdec_end_address" => "0x0004E1FF",
"rsmu.rsmu_inst_sdma_h5_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h5_sdma_h5dec_start_address_h" => "0007C800",
"rsmu.rsmu_inst_sdma_h5_sdma_h5dec_start_address" => "0x0007C800",
"rsmu.rsmu_inst_sdma_h5_sdma_h5dec_end_address_h" => "0007DFFF",
"rsmu.rsmu_inst_sdma_h5_sdma_h5dec_end_address" => "0x0007DFFF",
"rsmu.rsmu_inst_sdma_h5_sdma_h5dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h5_rsmummiodec_start_address_h" => "010C3000",
"rsmu.rsmu_inst_sdma_h5_rsmummiodec_start_address" => "0x010C3000",
"rsmu.rsmu_inst_sdma_h5_rsmummiodec_end_address_h" => "010C3FFF",
"rsmu.rsmu_inst_sdma_h5_rsmummiodec_end_address" => "0x010C3FFF",
"rsmu.rsmu_inst_sdma_h5_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_sdma_h6_initiator_id" => 196,
"rsmu.rsmu_inst_sdma_h6_rsmugpuregdec_start_address_h" => "0004E200",
"rsmu.rsmu_inst_sdma_h6_rsmugpuregdec_start_address" => "0x0004E200",
"rsmu.rsmu_inst_sdma_h6_rsmugpuregdec_end_address_h" => "0004E27F",
"rsmu.rsmu_inst_sdma_h6_rsmugpuregdec_end_address" => "0x0004E27F",
"rsmu.rsmu_inst_sdma_h6_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_sdma_h6_sdma_h6dec_start_address_h" => "0007E000",
"rsmu.rsmu_inst_sdma_h6_sdma_h6dec_start_address" => "0x0007E000",
"rsmu.rsmu_inst_sdma_h6_sdma_h6dec_end_address_h" => "0007F7FF",
"rsmu.rsmu_inst_sdma_h6_sdma_h6dec_end_address" => "0x0007F7FF",
"rsmu.rsmu_inst_sdma_h6_sdma_h6dec_addr_bits" => 13,
"rsmu.rsmu_inst_sdma_h6_rsmummiodec_start_address_h" => "010C4000",
"rsmu.rsmu_inst_sdma_h6_rsmummiodec_start_address" => "0x010C4000",
"rsmu.rsmu_inst_sdma_h6_rsmummiodec_end_address_h" => "010C4FFF",
"rsmu.rsmu_inst_sdma_h6_rsmummiodec_end_address" => "0x010C4FFF",
"rsmu.rsmu_inst_sdma_h6_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_df_initiator_id" => 46,
"rsmu.rsmu_ih_cid_df" => 23,
"rsmu.rsmu_inst_df_dfdec_start_address_h" => "0001C000",
"rsmu.rsmu_inst_df_dfdec_start_address" => "0x0001C000",
"rsmu.rsmu_inst_df_dfdec_end_address_h" => "0001DFFF",
"rsmu.rsmu_inst_df_dfdec_end_address" => "0x0001DFFF",
"rsmu.rsmu_inst_df_dfdec_addr_bits" => 13,
"rsmu.rsmu_inst_df_rsmugpuregdec_start_address_h" => "00049700",
"rsmu.rsmu_inst_df_rsmugpuregdec_start_address" => "0x00049700",
"rsmu.rsmu_inst_df_rsmugpuregdec_end_address_h" => "0004977F",
"rsmu.rsmu_inst_df_rsmugpuregdec_end_address" => "0x0004977F",
"rsmu.rsmu_inst_df_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_df_rsmummiodec_start_address_h" => "0102E000",
"rsmu.rsmu_inst_df_rsmummiodec_start_address" => "0x0102E000",
"rsmu.rsmu_inst_df_rsmummiodec_end_address_h" => "0102EFFF",
"rsmu.rsmu_inst_df_rsmummiodec_end_address" => "0x0102EFFF",
"rsmu.rsmu_inst_df_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_pcie0_initiator_id" => 70,
"rsmu.rsmu_inst_pcie0_rsmugpuregdec_start_address_h" => "0004A300",
"rsmu.rsmu_inst_pcie0_rsmugpuregdec_start_address" => "0x0004A300",
"rsmu.rsmu_inst_pcie0_rsmugpuregdec_end_address_h" => "0004A37F",
"rsmu.rsmu_inst_pcie0_rsmugpuregdec_end_address" => "0x0004A37F",
"rsmu.rsmu_inst_pcie0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_pcie0_rsmummiodec_start_address_h" => "01046000",
"rsmu.rsmu_inst_pcie0_rsmummiodec_start_address" => "0x01046000",
"rsmu.rsmu_inst_pcie0_rsmummiodec_end_address_h" => "01046FFF",
"rsmu.rsmu_inst_pcie0_rsmummiodec_end_address" => "0x01046FFF",
"rsmu.rsmu_inst_pcie0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_pcie0_pciescfreg_start_address_h" => "11100000",
"rsmu.rsmu_inst_pcie0_pciescfreg_start_address" => "0x11100000",
"rsmu.rsmu_inst_pcie0_pciescfreg_end_address_h" => "111FFFFF",
"rsmu.rsmu_inst_pcie0_pciescfreg_end_address" => "0x111FFFFF",
"rsmu.rsmu_inst_pcie0_pciescfreg_addr_bits" => 20,
"rsmu.rsmu_inst_pcie_pcs_initiator_id" => 84,
"rsmu.rsmu_inst_pcie_pcs_rsmugpuregdec_start_address_h" => "0004AA00",
"rsmu.rsmu_inst_pcie_pcs_rsmugpuregdec_start_address" => "0x0004AA00",
"rsmu.rsmu_inst_pcie_pcs_rsmugpuregdec_end_address_h" => "0004AA7F",
"rsmu.rsmu_inst_pcie_pcs_rsmugpuregdec_end_address" => "0x0004AA7F",
"rsmu.rsmu_inst_pcie_pcs_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_pcie_pcs_rsmummiodec_start_address_h" => "01054000",
"rsmu.rsmu_inst_pcie_pcs_rsmummiodec_start_address" => "0x01054000",
"rsmu.rsmu_inst_pcie_pcs_rsmummiodec_end_address_h" => "01054FFF",
"rsmu.rsmu_inst_pcie_pcs_rsmummiodec_end_address" => "0x01054FFF",
"rsmu.rsmu_inst_pcie_pcs_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_pcie_pcs_pcscfg_start_address_h" => "11E00000",
"rsmu.rsmu_inst_pcie_pcs_pcscfg_start_address" => "0x11E00000",
"rsmu.rsmu_inst_pcie_pcs_pcscfg_end_address_h" => "11EFFFFF",
"rsmu.rsmu_inst_pcie_pcs_pcscfg_end_address" => "0x11EFFFFF",
"rsmu.rsmu_inst_pcie_pcs_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs0_initiator_id" => 80,
"rsmu.rsmu_inst_xgmi_pcs0_rsmugpuregdec_start_address_h" => "0004A800",
"rsmu.rsmu_inst_xgmi_pcs0_rsmugpuregdec_start_address" => "0x0004A800",
"rsmu.rsmu_inst_xgmi_pcs0_rsmugpuregdec_end_address_h" => "0004A87F",
"rsmu.rsmu_inst_xgmi_pcs0_rsmugpuregdec_end_address" => "0x0004A87F",
"rsmu.rsmu_inst_xgmi_pcs0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs0_rsmummiodec_start_address_h" => "01050000",
"rsmu.rsmu_inst_xgmi_pcs0_rsmummiodec_start_address" => "0x01050000",
"rsmu.rsmu_inst_xgmi_pcs0_rsmummiodec_end_address_h" => "01050FFF",
"rsmu.rsmu_inst_xgmi_pcs0_rsmummiodec_end_address" => "0x01050FFF",
"rsmu.rsmu_inst_xgmi_pcs0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs0_pcscfg_start_address_h" => "11A00000",
"rsmu.rsmu_inst_xgmi_pcs0_pcscfg_start_address" => "0x11A00000",
"rsmu.rsmu_inst_xgmi_pcs0_pcscfg_end_address_h" => "11AFFFFF",
"rsmu.rsmu_inst_xgmi_pcs0_pcscfg_end_address" => "0x11AFFFFF",
"rsmu.rsmu_inst_xgmi_pcs0_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs1_initiator_id" => 81,
"rsmu.rsmu_inst_xgmi_pcs1_rsmugpuregdec_start_address_h" => "0004A880",
"rsmu.rsmu_inst_xgmi_pcs1_rsmugpuregdec_start_address" => "0x0004A880",
"rsmu.rsmu_inst_xgmi_pcs1_rsmugpuregdec_end_address_h" => "0004A8FF",
"rsmu.rsmu_inst_xgmi_pcs1_rsmugpuregdec_end_address" => "0x0004A8FF",
"rsmu.rsmu_inst_xgmi_pcs1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs1_rsmummiodec_start_address_h" => "01051000",
"rsmu.rsmu_inst_xgmi_pcs1_rsmummiodec_start_address" => "0x01051000",
"rsmu.rsmu_inst_xgmi_pcs1_rsmummiodec_end_address_h" => "01051FFF",
"rsmu.rsmu_inst_xgmi_pcs1_rsmummiodec_end_address" => "0x01051FFF",
"rsmu.rsmu_inst_xgmi_pcs1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs1_pcscfg_start_address_h" => "11B00000",
"rsmu.rsmu_inst_xgmi_pcs1_pcscfg_start_address" => "0x11B00000",
"rsmu.rsmu_inst_xgmi_pcs1_pcscfg_end_address_h" => "11BFFFFF",
"rsmu.rsmu_inst_xgmi_pcs1_pcscfg_end_address" => "0x11BFFFFF",
"rsmu.rsmu_inst_xgmi_pcs1_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs2_initiator_id" => 86,
"rsmu.rsmu_inst_xgmi_pcs2_rsmugpuregdec_start_address_h" => "0004AB00",
"rsmu.rsmu_inst_xgmi_pcs2_rsmugpuregdec_start_address" => "0x0004AB00",
"rsmu.rsmu_inst_xgmi_pcs2_rsmugpuregdec_end_address_h" => "0004AB7F",
"rsmu.rsmu_inst_xgmi_pcs2_rsmugpuregdec_end_address" => "0x0004AB7F",
"rsmu.rsmu_inst_xgmi_pcs2_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs2_rsmummiodec_start_address_h" => "01056000",
"rsmu.rsmu_inst_xgmi_pcs2_rsmummiodec_start_address" => "0x01056000",
"rsmu.rsmu_inst_xgmi_pcs2_rsmummiodec_end_address_h" => "01056FFF",
"rsmu.rsmu_inst_xgmi_pcs2_rsmummiodec_end_address" => "0x01056FFF",
"rsmu.rsmu_inst_xgmi_pcs2_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs2_pcscfg_start_address_h" => "12000000",
"rsmu.rsmu_inst_xgmi_pcs2_pcscfg_start_address" => "0x12000000",
"rsmu.rsmu_inst_xgmi_pcs2_pcscfg_end_address_h" => "120FFFFF",
"rsmu.rsmu_inst_xgmi_pcs2_pcscfg_end_address" => "0x120FFFFF",
"rsmu.rsmu_inst_xgmi_pcs2_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs3_initiator_id" => 87,
"rsmu.rsmu_inst_xgmi_pcs3_rsmugpuregdec_start_address_h" => "0004AB80",
"rsmu.rsmu_inst_xgmi_pcs3_rsmugpuregdec_start_address" => "0x0004AB80",
"rsmu.rsmu_inst_xgmi_pcs3_rsmugpuregdec_end_address_h" => "0004ABFF",
"rsmu.rsmu_inst_xgmi_pcs3_rsmugpuregdec_end_address" => "0x0004ABFF",
"rsmu.rsmu_inst_xgmi_pcs3_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs3_rsmummiodec_start_address_h" => "01057000",
"rsmu.rsmu_inst_xgmi_pcs3_rsmummiodec_start_address" => "0x01057000",
"rsmu.rsmu_inst_xgmi_pcs3_rsmummiodec_end_address_h" => "01057FFF",
"rsmu.rsmu_inst_xgmi_pcs3_rsmummiodec_end_address" => "0x01057FFF",
"rsmu.rsmu_inst_xgmi_pcs3_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs3_pcscfg_start_address_h" => "12100000",
"rsmu.rsmu_inst_xgmi_pcs3_pcscfg_start_address" => "0x12100000",
"rsmu.rsmu_inst_xgmi_pcs3_pcscfg_end_address_h" => "121FFFFF",
"rsmu.rsmu_inst_xgmi_pcs3_pcscfg_end_address" => "0x121FFFFF",
"rsmu.rsmu_inst_xgmi_pcs3_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs4_initiator_id" => 88,
"rsmu.rsmu_inst_xgmi_pcs4_rsmugpuregdec_start_address_h" => "0004AC00",
"rsmu.rsmu_inst_xgmi_pcs4_rsmugpuregdec_start_address" => "0x0004AC00",
"rsmu.rsmu_inst_xgmi_pcs4_rsmugpuregdec_end_address_h" => "0004AC7F",
"rsmu.rsmu_inst_xgmi_pcs4_rsmugpuregdec_end_address" => "0x0004AC7F",
"rsmu.rsmu_inst_xgmi_pcs4_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs4_rsmummiodec_start_address_h" => "01058000",
"rsmu.rsmu_inst_xgmi_pcs4_rsmummiodec_start_address" => "0x01058000",
"rsmu.rsmu_inst_xgmi_pcs4_rsmummiodec_end_address_h" => "01058FFF",
"rsmu.rsmu_inst_xgmi_pcs4_rsmummiodec_end_address" => "0x01058FFF",
"rsmu.rsmu_inst_xgmi_pcs4_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs4_pcscfg_start_address_h" => "12200000",
"rsmu.rsmu_inst_xgmi_pcs4_pcscfg_start_address" => "0x12200000",
"rsmu.rsmu_inst_xgmi_pcs4_pcscfg_end_address_h" => "122FFFFF",
"rsmu.rsmu_inst_xgmi_pcs4_pcscfg_end_address" => "0x122FFFFF",
"rsmu.rsmu_inst_xgmi_pcs4_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs5_initiator_id" => 89,
"rsmu.rsmu_inst_xgmi_pcs5_rsmugpuregdec_start_address_h" => "0004AC80",
"rsmu.rsmu_inst_xgmi_pcs5_rsmugpuregdec_start_address" => "0x0004AC80",
"rsmu.rsmu_inst_xgmi_pcs5_rsmugpuregdec_end_address_h" => "0004ACFF",
"rsmu.rsmu_inst_xgmi_pcs5_rsmugpuregdec_end_address" => "0x0004ACFF",
"rsmu.rsmu_inst_xgmi_pcs5_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs5_rsmummiodec_start_address_h" => "01059000",
"rsmu.rsmu_inst_xgmi_pcs5_rsmummiodec_start_address" => "0x01059000",
"rsmu.rsmu_inst_xgmi_pcs5_rsmummiodec_end_address_h" => "01059FFF",
"rsmu.rsmu_inst_xgmi_pcs5_rsmummiodec_end_address" => "0x01059FFF",
"rsmu.rsmu_inst_xgmi_pcs5_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs5_pcscfg_start_address_h" => "12300000",
"rsmu.rsmu_inst_xgmi_pcs5_pcscfg_start_address" => "0x12300000",
"rsmu.rsmu_inst_xgmi_pcs5_pcscfg_end_address_h" => "123FFFFF",
"rsmu.rsmu_inst_xgmi_pcs5_pcscfg_end_address" => "0x123FFFFF",
"rsmu.rsmu_inst_xgmi_pcs5_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs6_initiator_id" => 90,
"rsmu.rsmu_inst_xgmi_pcs6_rsmugpuregdec_start_address_h" => "0004AD00",
"rsmu.rsmu_inst_xgmi_pcs6_rsmugpuregdec_start_address" => "0x0004AD00",
"rsmu.rsmu_inst_xgmi_pcs6_rsmugpuregdec_end_address_h" => "0004AD7F",
"rsmu.rsmu_inst_xgmi_pcs6_rsmugpuregdec_end_address" => "0x0004AD7F",
"rsmu.rsmu_inst_xgmi_pcs6_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs6_rsmummiodec_start_address_h" => "0105A000",
"rsmu.rsmu_inst_xgmi_pcs6_rsmummiodec_start_address" => "0x0105A000",
"rsmu.rsmu_inst_xgmi_pcs6_rsmummiodec_end_address_h" => "0105AFFF",
"rsmu.rsmu_inst_xgmi_pcs6_rsmummiodec_end_address" => "0x0105AFFF",
"rsmu.rsmu_inst_xgmi_pcs6_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs6_pcscfg_start_address_h" => "12400000",
"rsmu.rsmu_inst_xgmi_pcs6_pcscfg_start_address" => "0x12400000",
"rsmu.rsmu_inst_xgmi_pcs6_pcscfg_end_address_h" => "124FFFFF",
"rsmu.rsmu_inst_xgmi_pcs6_pcscfg_end_address" => "0x124FFFFF",
"rsmu.rsmu_inst_xgmi_pcs6_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_xgmi_pcs7_initiator_id" => 91,
"rsmu.rsmu_inst_xgmi_pcs7_rsmugpuregdec_start_address_h" => "0004AD80",
"rsmu.rsmu_inst_xgmi_pcs7_rsmugpuregdec_start_address" => "0x0004AD80",
"rsmu.rsmu_inst_xgmi_pcs7_rsmugpuregdec_end_address_h" => "0004ADFF",
"rsmu.rsmu_inst_xgmi_pcs7_rsmugpuregdec_end_address" => "0x0004ADFF",
"rsmu.rsmu_inst_xgmi_pcs7_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_xgmi_pcs7_rsmummiodec_start_address_h" => "0105B000",
"rsmu.rsmu_inst_xgmi_pcs7_rsmummiodec_start_address" => "0x0105B000",
"rsmu.rsmu_inst_xgmi_pcs7_rsmummiodec_end_address_h" => "0105BFFF",
"rsmu.rsmu_inst_xgmi_pcs7_rsmummiodec_end_address" => "0x0105BFFF",
"rsmu.rsmu_inst_xgmi_pcs7_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_xgmi_pcs7_pcscfg_start_address_h" => "12500000",
"rsmu.rsmu_inst_xgmi_pcs7_pcscfg_start_address" => "0x12500000",
"rsmu.rsmu_inst_xgmi_pcs7_pcscfg_end_address_h" => "125FFFFF",
"rsmu.rsmu_inst_xgmi_pcs7_pcscfg_end_address" => "0x125FFFFF",
"rsmu.rsmu_inst_xgmi_pcs7_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_wafl_pcs0_initiator_id" => 82,
"rsmu.rsmu_inst_wafl_pcs0_rsmugpuregdec_start_address_h" => "0004A900",
"rsmu.rsmu_inst_wafl_pcs0_rsmugpuregdec_start_address" => "0x0004A900",
"rsmu.rsmu_inst_wafl_pcs0_rsmugpuregdec_end_address_h" => "0004A97F",
"rsmu.rsmu_inst_wafl_pcs0_rsmugpuregdec_end_address" => "0x0004A97F",
"rsmu.rsmu_inst_wafl_pcs0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_wafl_pcs0_rsmummiodec_start_address_h" => "01052000",
"rsmu.rsmu_inst_wafl_pcs0_rsmummiodec_start_address" => "0x01052000",
"rsmu.rsmu_inst_wafl_pcs0_rsmummiodec_end_address_h" => "01052FFF",
"rsmu.rsmu_inst_wafl_pcs0_rsmummiodec_end_address" => "0x01052FFF",
"rsmu.rsmu_inst_wafl_pcs0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_wafl_pcs0_pcscfg_start_address_h" => "11C00000",
"rsmu.rsmu_inst_wafl_pcs0_pcscfg_start_address" => "0x11C00000",
"rsmu.rsmu_inst_wafl_pcs0_pcscfg_end_address_h" => "11CFFFFF",
"rsmu.rsmu_inst_wafl_pcs0_pcscfg_end_address" => "0x11CFFFFF",
"rsmu.rsmu_inst_wafl_pcs0_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_wafl_pcs1_initiator_id" => 83,
"rsmu.rsmu_inst_wafl_pcs1_rsmugpuregdec_start_address_h" => "0004A980",
"rsmu.rsmu_inst_wafl_pcs1_rsmugpuregdec_start_address" => "0x0004A980",
"rsmu.rsmu_inst_wafl_pcs1_rsmugpuregdec_end_address_h" => "0004A9FF",
"rsmu.rsmu_inst_wafl_pcs1_rsmugpuregdec_end_address" => "0x0004A9FF",
"rsmu.rsmu_inst_wafl_pcs1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_wafl_pcs1_rsmummiodec_start_address_h" => "01053000",
"rsmu.rsmu_inst_wafl_pcs1_rsmummiodec_start_address" => "0x01053000",
"rsmu.rsmu_inst_wafl_pcs1_rsmummiodec_end_address_h" => "01053FFF",
"rsmu.rsmu_inst_wafl_pcs1_rsmummiodec_end_address" => "0x01053FFF",
"rsmu.rsmu_inst_wafl_pcs1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_wafl_pcs1_pcscfg_start_address_h" => "11D00000",
"rsmu.rsmu_inst_wafl_pcs1_pcscfg_start_address" => "0x11D00000",
"rsmu.rsmu_inst_wafl_pcs1_pcscfg_end_address_h" => "11DFFFFF",
"rsmu.rsmu_inst_wafl_pcs1_pcscfg_end_address" => "0x11DFFFFF",
"rsmu.rsmu_inst_wafl_pcs1_pcscfg_addr_bits" => 20,
"rsmu.rsmu_inst_dfx_dap_initiator_id" => 49,
"rsmu.rsmu_inst_dfx_dap_socdftdec_start_address_h" => "00001680",
"rsmu.rsmu_inst_dfx_dap_socdftdec_start_address" => "0x00001680",
"rsmu.rsmu_inst_dfx_dap_socdftdec_end_address_h" => "000016FF",
"rsmu.rsmu_inst_dfx_dap_socdftdec_end_address" => "0x000016FF",
"rsmu.rsmu_inst_dfx_dap_socdftdec_addr_bits" => 7,
"rsmu.rsmu_inst_dfx_dap_rsmugpuregdec_start_address_h" => "00049880",
"rsmu.rsmu_inst_dfx_dap_rsmugpuregdec_start_address" => "0x00049880",
"rsmu.rsmu_inst_dfx_dap_rsmugpuregdec_end_address_h" => "000498FF",
"rsmu.rsmu_inst_dfx_dap_rsmugpuregdec_end_address" => "0x000498FF",
"rsmu.rsmu_inst_dfx_dap_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_dfx_dap_rsmummiodec_start_address_h" => "01031000",
"rsmu.rsmu_inst_dfx_dap_rsmummiodec_start_address" => "0x01031000",
"rsmu.rsmu_inst_dfx_dap_rsmummiodec_end_address_h" => "01031FFF",
"rsmu.rsmu_inst_dfx_dap_rsmummiodec_end_address" => "0x01031FFF",
"rsmu.rsmu_inst_dfx_dap_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_dfx_dap_socdftmmio_start_address_h" => "02E00000",
"rsmu.rsmu_inst_dfx_dap_socdftmmio_start_address" => "0x02E00000",
"rsmu.rsmu_inst_dfx_dap_socdftmmio_end_address_h" => "02EFFFFF",
"rsmu.rsmu_inst_dfx_dap_socdftmmio_end_address" => "0x02EFFFFF",
"rsmu.rsmu_inst_dfx_dap_socdftmmio_addr_bits" => 20,
"rsmu.rsmu_inst_nbif0_initiator_id" => 108,
"rsmu.rsmu_ih_cid_bif" => 3,
"rsmu.rsmu_inst_nbif0_sysdec0_start_address_h" => "00000000",
"rsmu.rsmu_inst_nbif0_sysdec0_start_address" => "0x00000000",
"rsmu.rsmu_inst_nbif0_sysdec0_end_address_h" => "00000047",
"rsmu.rsmu_inst_nbif0_sysdec0_end_address" => "0x00000047",
"rsmu.rsmu_inst_nbif0_sysdec0_addr_bits" => 7,
"rsmu.rsmu_inst_nbif0_sysdec2_start_address_h" => "00000050",
"rsmu.rsmu_inst_nbif0_sysdec2_start_address" => "0x00000050",
"rsmu.rsmu_inst_nbif0_sysdec2_end_address_h" => "000002FF",
"rsmu.rsmu_inst_nbif0_sysdec2_end_address" => "0x000002FF",
"rsmu.rsmu_inst_nbif0_sysdec2_addr_bits" => 10,
"rsmu.rsmu_inst_nbif0_bifdec1_start_address_h" => "00003480",
"rsmu.rsmu_inst_nbif0_bifdec1_start_address" => "0x00003480",
"rsmu.rsmu_inst_nbif0_bifdec1_end_address_h" => "00003A7F",
"rsmu.rsmu_inst_nbif0_bifdec1_end_address" => "0x00003A7F",
"rsmu.rsmu_inst_nbif0_bifdec1_addr_bits" => 11,
"rsmu.rsmu_inst_nbif0_bifdec2_start_address_h" => "00041000",
"rsmu.rsmu_inst_nbif0_bifdec2_start_address" => "0x00041000",
"rsmu.rsmu_inst_nbif0_bifdec2_end_address_h" => "00043FFF",
"rsmu.rsmu_inst_nbif0_bifdec2_end_address" => "0x00043FFF",
"rsmu.rsmu_inst_nbif0_bifdec2_addr_bits" => 14,
"rsmu.rsmu_inst_nbif0_rsmugpuregdec_start_address_h" => "0004B600",
"rsmu.rsmu_inst_nbif0_rsmugpuregdec_start_address" => "0x0004B600",
"rsmu.rsmu_inst_nbif0_rsmugpuregdec_end_address_h" => "0004B67F",
"rsmu.rsmu_inst_nbif0_rsmugpuregdec_end_address" => "0x0004B67F",
"rsmu.rsmu_inst_nbif0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_nbif0_rsmummiodec_start_address_h" => "0106C000",
"rsmu.rsmu_inst_nbif0_rsmummiodec_start_address" => "0x0106C000",
"rsmu.rsmu_inst_nbif0_rsmummiodec_end_address_h" => "0106CFFF",
"rsmu.rsmu_inst_nbif0_rsmummiodec_end_address" => "0x0106CFFF",
"rsmu.rsmu_inst_nbif0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_nbif0_nbifcfg_start_address_h" => "10100000",
"rsmu.rsmu_inst_nbif0_nbifcfg_start_address" => "0x10100000",
"rsmu.rsmu_inst_nbif0_nbifcfg_end_address_h" => "101FFFFF",
"rsmu.rsmu_inst_nbif0_nbifcfg_end_address" => "0x101FFFFF",
"rsmu.rsmu_inst_nbif0_nbifcfg_addr_bits" => 20,
"rsmu.rsmu_inst_ras_initiator_id" => 184,
"rsmu.rsmu_inst_ras_rsmugpuregdec_start_address_h" => "0004DC00",
"rsmu.rsmu_inst_ras_rsmugpuregdec_start_address" => "0x0004DC00",
"rsmu.rsmu_inst_ras_rsmugpuregdec_end_address_h" => "0004DC7F",
"rsmu.rsmu_inst_ras_rsmugpuregdec_end_address" => "0x0004DC7F",
"rsmu.rsmu_inst_ras_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_ras_rsmummiodec_start_address_h" => "010B8000",
"rsmu.rsmu_inst_ras_rsmummiodec_start_address" => "0x010B8000",
"rsmu.rsmu_inst_ras_rsmummiodec_end_address_h" => "010B8FFF",
"rsmu.rsmu_inst_ras_rsmummiodec_end_address" => "0x010B8FFF",
"rsmu.rsmu_inst_ras_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_ras_rascfg_start_address_h" => "13A00000",
"rsmu.rsmu_inst_ras_rascfg_start_address" => "0x13A00000",
"rsmu.rsmu_inst_ras_rascfg_end_address_h" => "13AFFFFF",
"rsmu.rsmu_inst_ras_rascfg_end_address" => "0x13AFFFFF",
"rsmu.rsmu_inst_ras_rascfg_addr_bits" => 20,
"rsmu.rsmu_inst_systemhub0_initiator_id" => 128,
"rsmu.rsmu_inst_systemhub0_gdcdec_start_address_h" => "00003A80",
"rsmu.rsmu_inst_systemhub0_gdcdec_start_address" => "0x00003A80",
"rsmu.rsmu_inst_systemhub0_gdcdec_end_address_h" => "00003C7F",
"rsmu.rsmu_inst_systemhub0_gdcdec_end_address" => "0x00003C7F",
"rsmu.rsmu_inst_systemhub0_gdcdec_addr_bits" => 9,
"rsmu.rsmu_inst_systemhub0_rsmugpuregdec_start_address_h" => "0004C000",
"rsmu.rsmu_inst_systemhub0_rsmugpuregdec_start_address" => "0x0004C000",
"rsmu.rsmu_inst_systemhub0_rsmugpuregdec_end_address_h" => "0004C07F",
"rsmu.rsmu_inst_systemhub0_rsmugpuregdec_end_address" => "0x0004C07F",
"rsmu.rsmu_inst_systemhub0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_systemhub0_rsmummiodec_start_address_h" => "01080000",
"rsmu.rsmu_inst_systemhub0_rsmummiodec_start_address" => "0x01080000",
"rsmu.rsmu_inst_systemhub0_rsmummiodec_end_address_h" => "01080FFF",
"rsmu.rsmu_inst_systemhub0_rsmummiodec_end_address" => "0x01080FFF",
"rsmu.rsmu_inst_systemhub0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_systemhub0_syshubmmio_start_address_h" => "01400000",
"rsmu.rsmu_inst_systemhub0_syshubmmio_start_address" => "0x01400000",
"rsmu.rsmu_inst_systemhub0_syshubmmio_end_address_h" => "014FFFFF",
"rsmu.rsmu_inst_systemhub0_syshubmmio_end_address" => "0x014FFFFF",
"rsmu.rsmu_inst_systemhub0_syshubmmio_addr_bits" => 20,
"rsmu.rsmu_inst_umc0_initiator_id" => 150,
"rsmu.rsmu_inst_umc0_rsmugpuregdec_start_address_h" => "0004CB00",
"rsmu.rsmu_inst_umc0_rsmugpuregdec_start_address" => "0x0004CB00",
"rsmu.rsmu_inst_umc0_rsmugpuregdec_end_address_h" => "0004CB7F",
"rsmu.rsmu_inst_umc0_rsmugpuregdec_end_address" => "0x0004CB7F",
"rsmu.rsmu_inst_umc0_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc0_umcdec_start_address_h" => "00050000",
"rsmu.rsmu_inst_umc0_umcdec_start_address" => "0x00050000",
"rsmu.rsmu_inst_umc0_umcdec_end_address_h" => "00057FFF",
"rsmu.rsmu_inst_umc0_umcdec_end_address" => "0x00057FFF",
"rsmu.rsmu_inst_umc0_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc0_umcdecctrl_start_address_h" => "0005F000",
"rsmu.rsmu_inst_umc0_umcdecctrl_start_address" => "0x0005F000",
"rsmu.rsmu_inst_umc0_umcdecctrl_end_address_h" => "0005FFFF",
"rsmu.rsmu_inst_umc0_umcdecctrl_end_address" => "0x0005FFFF",
"rsmu.rsmu_inst_umc0_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc0_rsmummiodec_start_address_h" => "01096000",
"rsmu.rsmu_inst_umc0_rsmummiodec_start_address" => "0x01096000",
"rsmu.rsmu_inst_umc0_rsmummiodec_end_address_h" => "01096FFF",
"rsmu.rsmu_inst_umc0_rsmummiodec_end_address" => "0x01096FFF",
"rsmu.rsmu_inst_umc0_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc1_initiator_id" => 151,
"rsmu.rsmu_inst_umc1_rsmugpuregdec_start_address_h" => "0004CB80",
"rsmu.rsmu_inst_umc1_rsmugpuregdec_start_address" => "0x0004CB80",
"rsmu.rsmu_inst_umc1_rsmugpuregdec_end_address_h" => "0004CBFF",
"rsmu.rsmu_inst_umc1_rsmugpuregdec_end_address" => "0x0004CBFF",
"rsmu.rsmu_inst_umc1_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc1_umcdec_start_address_h" => "00150000",
"rsmu.rsmu_inst_umc1_umcdec_start_address" => "0x00150000",
"rsmu.rsmu_inst_umc1_umcdec_end_address_h" => "00157FFF",
"rsmu.rsmu_inst_umc1_umcdec_end_address" => "0x00157FFF",
"rsmu.rsmu_inst_umc1_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc1_umcdecctrl_start_address_h" => "0015F000",
"rsmu.rsmu_inst_umc1_umcdecctrl_start_address" => "0x0015F000",
"rsmu.rsmu_inst_umc1_umcdecctrl_end_address_h" => "0015FFFF",
"rsmu.rsmu_inst_umc1_umcdecctrl_end_address" => "0x0015FFFF",
"rsmu.rsmu_inst_umc1_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc1_rsmummiodec_start_address_h" => "01097000",
"rsmu.rsmu_inst_umc1_rsmummiodec_start_address" => "0x01097000",
"rsmu.rsmu_inst_umc1_rsmummiodec_end_address_h" => "01097FFF",
"rsmu.rsmu_inst_umc1_rsmummiodec_end_address" => "0x01097FFF",
"rsmu.rsmu_inst_umc1_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc2_initiator_id" => 152,
"rsmu.rsmu_inst_umc2_rsmugpuregdec_start_address_h" => "0004CC00",
"rsmu.rsmu_inst_umc2_rsmugpuregdec_start_address" => "0x0004CC00",
"rsmu.rsmu_inst_umc2_rsmugpuregdec_end_address_h" => "0004CC7F",
"rsmu.rsmu_inst_umc2_rsmugpuregdec_end_address" => "0x0004CC7F",
"rsmu.rsmu_inst_umc2_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc2_umcdec_start_address_h" => "00250000",
"rsmu.rsmu_inst_umc2_umcdec_start_address" => "0x00250000",
"rsmu.rsmu_inst_umc2_umcdec_end_address_h" => "00257FFF",
"rsmu.rsmu_inst_umc2_umcdec_end_address" => "0x00257FFF",
"rsmu.rsmu_inst_umc2_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc2_umcdecctrl_start_address_h" => "0025F000",
"rsmu.rsmu_inst_umc2_umcdecctrl_start_address" => "0x0025F000",
"rsmu.rsmu_inst_umc2_umcdecctrl_end_address_h" => "0025FFFF",
"rsmu.rsmu_inst_umc2_umcdecctrl_end_address" => "0x0025FFFF",
"rsmu.rsmu_inst_umc2_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc2_rsmummiodec_start_address_h" => "01098000",
"rsmu.rsmu_inst_umc2_rsmummiodec_start_address" => "0x01098000",
"rsmu.rsmu_inst_umc2_rsmummiodec_end_address_h" => "01098FFF",
"rsmu.rsmu_inst_umc2_rsmummiodec_end_address" => "0x01098FFF",
"rsmu.rsmu_inst_umc2_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc3_initiator_id" => 153,
"rsmu.rsmu_inst_umc3_rsmugpuregdec_start_address_h" => "0004CC80",
"rsmu.rsmu_inst_umc3_rsmugpuregdec_start_address" => "0x0004CC80",
"rsmu.rsmu_inst_umc3_rsmugpuregdec_end_address_h" => "0004CCFF",
"rsmu.rsmu_inst_umc3_rsmugpuregdec_end_address" => "0x0004CCFF",
"rsmu.rsmu_inst_umc3_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc3_umcdec_start_address_h" => "00350000",
"rsmu.rsmu_inst_umc3_umcdec_start_address" => "0x00350000",
"rsmu.rsmu_inst_umc3_umcdec_end_address_h" => "00357FFF",
"rsmu.rsmu_inst_umc3_umcdec_end_address" => "0x00357FFF",
"rsmu.rsmu_inst_umc3_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc3_umcdecctrl_start_address_h" => "0035F000",
"rsmu.rsmu_inst_umc3_umcdecctrl_start_address" => "0x0035F000",
"rsmu.rsmu_inst_umc3_umcdecctrl_end_address_h" => "0035FFFF",
"rsmu.rsmu_inst_umc3_umcdecctrl_end_address" => "0x0035FFFF",
"rsmu.rsmu_inst_umc3_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc3_rsmummiodec_start_address_h" => "01099000",
"rsmu.rsmu_inst_umc3_rsmummiodec_start_address" => "0x01099000",
"rsmu.rsmu_inst_umc3_rsmummiodec_end_address_h" => "01099FFF",
"rsmu.rsmu_inst_umc3_rsmummiodec_end_address" => "0x01099FFF",
"rsmu.rsmu_inst_umc3_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc4_initiator_id" => 154,
"rsmu.rsmu_inst_umc4_rsmugpuregdec_start_address_h" => "0004CD00",
"rsmu.rsmu_inst_umc4_rsmugpuregdec_start_address" => "0x0004CD00",
"rsmu.rsmu_inst_umc4_rsmugpuregdec_end_address_h" => "0004CD7F",
"rsmu.rsmu_inst_umc4_rsmugpuregdec_end_address" => "0x0004CD7F",
"rsmu.rsmu_inst_umc4_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc4_umcdec_start_address_h" => "00450000",
"rsmu.rsmu_inst_umc4_umcdec_start_address" => "0x00450000",
"rsmu.rsmu_inst_umc4_umcdec_end_address_h" => "00457FFF",
"rsmu.rsmu_inst_umc4_umcdec_end_address" => "0x00457FFF",
"rsmu.rsmu_inst_umc4_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc4_umcdecctrl_start_address_h" => "0045F000",
"rsmu.rsmu_inst_umc4_umcdecctrl_start_address" => "0x0045F000",
"rsmu.rsmu_inst_umc4_umcdecctrl_end_address_h" => "0045FFFF",
"rsmu.rsmu_inst_umc4_umcdecctrl_end_address" => "0x0045FFFF",
"rsmu.rsmu_inst_umc4_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc4_rsmummiodec_start_address_h" => "0109A000",
"rsmu.rsmu_inst_umc4_rsmummiodec_start_address" => "0x0109A000",
"rsmu.rsmu_inst_umc4_rsmummiodec_end_address_h" => "0109AFFF",
"rsmu.rsmu_inst_umc4_rsmummiodec_end_address" => "0x0109AFFF",
"rsmu.rsmu_inst_umc4_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc5_initiator_id" => 155,
"rsmu.rsmu_inst_umc5_rsmugpuregdec_start_address_h" => "0004CD80",
"rsmu.rsmu_inst_umc5_rsmugpuregdec_start_address" => "0x0004CD80",
"rsmu.rsmu_inst_umc5_rsmugpuregdec_end_address_h" => "0004CDFF",
"rsmu.rsmu_inst_umc5_rsmugpuregdec_end_address" => "0x0004CDFF",
"rsmu.rsmu_inst_umc5_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc5_umcdec_start_address_h" => "00550000",
"rsmu.rsmu_inst_umc5_umcdec_start_address" => "0x00550000",
"rsmu.rsmu_inst_umc5_umcdec_end_address_h" => "00557FFF",
"rsmu.rsmu_inst_umc5_umcdec_end_address" => "0x00557FFF",
"rsmu.rsmu_inst_umc5_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc5_umcdecctrl_start_address_h" => "0055F000",
"rsmu.rsmu_inst_umc5_umcdecctrl_start_address" => "0x0055F000",
"rsmu.rsmu_inst_umc5_umcdecctrl_end_address_h" => "0055FFFF",
"rsmu.rsmu_inst_umc5_umcdecctrl_end_address" => "0x0055FFFF",
"rsmu.rsmu_inst_umc5_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc5_rsmummiodec_start_address_h" => "0109B000",
"rsmu.rsmu_inst_umc5_rsmummiodec_start_address" => "0x0109B000",
"rsmu.rsmu_inst_umc5_rsmummiodec_end_address_h" => "0109BFFF",
"rsmu.rsmu_inst_umc5_rsmummiodec_end_address" => "0x0109BFFF",
"rsmu.rsmu_inst_umc5_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc6_initiator_id" => 156,
"rsmu.rsmu_inst_umc6_rsmugpuregdec_start_address_h" => "0004CE00",
"rsmu.rsmu_inst_umc6_rsmugpuregdec_start_address" => "0x0004CE00",
"rsmu.rsmu_inst_umc6_rsmugpuregdec_end_address_h" => "0004CE7F",
"rsmu.rsmu_inst_umc6_rsmugpuregdec_end_address" => "0x0004CE7F",
"rsmu.rsmu_inst_umc6_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc6_umcdec_start_address_h" => "00650000",
"rsmu.rsmu_inst_umc6_umcdec_start_address" => "0x00650000",
"rsmu.rsmu_inst_umc6_umcdec_end_address_h" => "00657FFF",
"rsmu.rsmu_inst_umc6_umcdec_end_address" => "0x00657FFF",
"rsmu.rsmu_inst_umc6_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc6_umcdecctrl_start_address_h" => "0065F000",
"rsmu.rsmu_inst_umc6_umcdecctrl_start_address" => "0x0065F000",
"rsmu.rsmu_inst_umc6_umcdecctrl_end_address_h" => "0065FFFF",
"rsmu.rsmu_inst_umc6_umcdecctrl_end_address" => "0x0065FFFF",
"rsmu.rsmu_inst_umc6_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc6_rsmummiodec_start_address_h" => "0109C000",
"rsmu.rsmu_inst_umc6_rsmummiodec_start_address" => "0x0109C000",
"rsmu.rsmu_inst_umc6_rsmummiodec_end_address_h" => "0109CFFF",
"rsmu.rsmu_inst_umc6_rsmummiodec_end_address" => "0x0109CFFF",
"rsmu.rsmu_inst_umc6_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_inst_umc7_initiator_id" => 157,
"rsmu.rsmu_inst_umc7_rsmugpuregdec_start_address_h" => "0004CE80",
"rsmu.rsmu_inst_umc7_rsmugpuregdec_start_address" => "0x0004CE80",
"rsmu.rsmu_inst_umc7_rsmugpuregdec_end_address_h" => "0004CEFF",
"rsmu.rsmu_inst_umc7_rsmugpuregdec_end_address" => "0x0004CEFF",
"rsmu.rsmu_inst_umc7_rsmugpuregdec_addr_bits" => 7,
"rsmu.rsmu_inst_umc7_umcdec_start_address_h" => "00750000",
"rsmu.rsmu_inst_umc7_umcdec_start_address" => "0x00750000",
"rsmu.rsmu_inst_umc7_umcdec_end_address_h" => "00757FFF",
"rsmu.rsmu_inst_umc7_umcdec_end_address" => "0x00757FFF",
"rsmu.rsmu_inst_umc7_umcdec_addr_bits" => 15,
"rsmu.rsmu_inst_umc7_umcdecctrl_start_address_h" => "0075F000",
"rsmu.rsmu_inst_umc7_umcdecctrl_start_address" => "0x0075F000",
"rsmu.rsmu_inst_umc7_umcdecctrl_end_address_h" => "0075FFFF",
"rsmu.rsmu_inst_umc7_umcdecctrl_end_address" => "0x0075FFFF",
"rsmu.rsmu_inst_umc7_umcdecctrl_addr_bits" => 12,
"rsmu.rsmu_inst_umc7_rsmummiodec_start_address_h" => "0109D000",
"rsmu.rsmu_inst_umc7_rsmummiodec_start_address" => "0x0109D000",
"rsmu.rsmu_inst_umc7_rsmummiodec_end_address_h" => "0109DFFF",
"rsmu.rsmu_inst_umc7_rsmummiodec_end_address" => "0x0109DFFF",
"rsmu.rsmu_inst_umc7_rsmummiodec_addr_bits" => 12,
"rsmu.rsmu_f_container_name" => 1,
"rsmu.rsmu_f_clock_in" => 1,
"rsmu.rsmu_f_cold_reset" => 1,
"rsmu.rsmu_f_hard_reset" => 1,
"rsmu.rsmu_f_custom_hard_reset" => 1,
"rsmu.rsmu_f_soft_reset" => 1,
"rsmu.rsmu_f_fuse_warm_reset_persist" => 1,
"rsmu.rsmu_f_no_of_pgfsm" => 1,
"rsmu.rsmu_f_pgfsm_default_state" => 1,
"rsmu.rsmu_f_cac_activity_signals" => 1,
"rsmu.rsmu_f_dpm_busy_signals" => 1,
"rsmu.rsmu_f_drm_prefix" => 1,
"rsmu.rsmu_f_timestamp_interface" => 1,
"rsmu.rsmu_f_dbgu_timestamp_present" => 1,
"rsmu.rsmu_f_ih_interface" => 1,
"rsmu.rsmu_f_sem_interface" => 1,
"rsmu.rsmu_f_pwrmgt_intr_signals" => 1,
"rsmu.rsmu_f_sec_intr_signals" => 1,
"rsmu.rsmu_f_reg_slave_interface" => 1,
"rsmu.rsmu_f_axi_slave_interface" => 1,
"rsmu.rsmu_f_reg_master_interface" => 1,
"rsmu.rsmu_f_axi_master_interface" => 1,
"rsmu.rsmu_f_residency_counter_signals" => 1,
"rsmu.rsmu_f_index_register_for_axi_present" => 1,
"rsmu.rsmu_f_index_register_for_reg_present" => 1,
"rsmu.rsmu_f_src_ip_virtual_wire_signals" => 1,
"rsmu.rsmu_f_dst_ip_virtual_wire_signals" => 1,
"rsmu.rsmu_f_mem_repair_group_num" => 1,
"rsmu.rsmu_f_mem_repair_group_max" => 1,
"rsmu.rsmu_f_aeb_signal_list" => 1,
"rsmu.rsmu_f_sec_slave_group_num" => 1,
"rsmu.rsmu_f_sec_slave_group_default" => 1,
"rsmu.rsmu_f_one_trust_level_for_all_masters" => 1,
"rsmu.rsmu_f_vf_enable_interface" => 1,
"rsmu.rsmu_f_fuse_straps" => 1,
"rsmu.rsmu_f_rom_straps" => 1,
"rsmu.rsmu_f_pin_straps" => 1,
"rsmu.rsmu_inst_generic_f_container_name" => "generic",
"rsmu.rsmu_inst_generic_f_clock_in" => "Cpl_ACLK",
"rsmu.rsmu_inst_generic_f_cold_reset" => ["RCU_GEC_cold"
],
"rsmu.rsmu_inst_generic_f_cold_reset.max" => 1,
"rsmu.rsmu_inst_generic_f_hard_reset" => ["RCU_GEC_hard", "RCU_GEC_az_hard"
],
"rsmu.rsmu_inst_generic_f_hard_reset.max" => 2,
"rsmu.rsmu_inst_generic_f_custom_hard_reset" => ["RSMU_GFX_EA_hard", "RSMU_GFX_UTCL2_hard"
],
"rsmu.rsmu_inst_generic_f_custom_hard_reset.max" => 2,
"rsmu.rsmu_inst_generic_f_soft_reset" => ["SRBM_GEC_soft"
],
"rsmu.rsmu_inst_generic_f_soft_reset.max" => 1,
"rsmu.rsmu_inst_generic_f_no_of_pgfsm" => 8,
"rsmu.rsmu_inst_generic_f_cac_activity_signals" => ["GEC_CAC_00", "GEC_CAC_01", "GEC_CAC_02", "GEC_CAC_03", "GEC_CAC_04", "GEC_CAC_05", "GEC_CAC_06", "GEC_CAC_07", "GEC_CAC_08", "GEC_CAC_09", "GEC_CAC_10", "GEC_CAC_11", "GEC_CAC_12", "GEC_CAC_13", "GEC_CAC_14", "GEC_CAC_15"
],
"rsmu.rsmu_inst_generic_f_cac_activity_signals.max" => 16,
"rsmu.rsmu_inst_generic_f_dpm_busy_signals" => ["GEC_SRBM_stat_0", "GEC_SRBM_stat_1", "GEC_SRBM_stat_2", "GEC_SRBM_stat_3", "GEC_SRBM_stat_4", "GEC_SRBM_stat_5", "GEC_SRBM_stat_6", "GEC_SRBM_stat_7", "GEC_SRBM_stat_8", "GEC_SRBM_stat_9", "GEC_SRBM_stat_10"
],
"rsmu.rsmu_inst_generic_f_dpm_busy_signals.max" => 11,
"rsmu.rsmu_inst_generic_f_timestamp_interface" => "CG_GEC_gpuclk",
"rsmu.rsmu_inst_generic_f_dbgu_timestamp_present" => 1,
"rsmu.rsmu_inst_generic_f_ih_interface.ACP.cid" => 1,
"rsmu.rsmu_inst_generic_f_ih_interface.ACP.intf" => "ACP_IH_interrupt",
"rsmu.rsmu_inst_generic_f_sem_interface" => ["CPG_SEM_pollme0", "CPC_SEM_pollme1", "CPC_SEM_pollme2", "CPF_SEM_req", "SEM_CPF_resp"
],
"rsmu.rsmu_inst_generic_f_sem_interface.max" => 5,
"rsmu.rsmu_inst_generic_f_pwrmgt_intr_signals" => ["rsmu_pwrmgt_int0", "rsmu_pwrmgt_int1", "rsmu_pwrmgt_int2", "rsmu_pwrmgt_int3", "rsmu_pwrmgt_int4", "rsmu_pwrmgt_int5", "rsmu_pwrmgt_int6", "rsmu_pwrmgt_int7", "rsmu_pwrmgt_int8", "rsmu_pwrmgt_int9", "rsmu_pwrmgt_int10", "rsmu_pwrmgt_int11", "rsmu_pwrmgt_int12", "rsmu_pwrmgt_int13", "rsmu_pwrmgt_int14", "rsmu_pwrmgt_int15"
],
"rsmu.rsmu_inst_generic_f_pwrmgt_intr_signals.max" => 16,
"rsmu.rsmu_inst_generic_f_sec_intr_signals" => ["rsmu_sec_slave_int0", "rsmu_sec_slave_int1", "rsmu_sec_slave_int2", "rsmu_sec_slave_int3", "rsmu_sec_slave_int4", "rsmu_sec_slave_int5", "rsmu_sec_slave_int6", "rsmu_sec_slave_int7", "rsmu_sec_slave_int8", "rsmu_sec_slave_int9", "rsmu_sec_slave_int10", "rsmu_sec_slave_int11", "rsmu_sec_slave_int12", "rsmu_sec_slave_int13", "rsmu_sec_slave_int14"
],
"rsmu.rsmu_inst_generic_f_sec_intr_signals.max" => 15,
"rsmu.rsmu_inst_generic_f_reg_slave_interface" => 1,
"rsmu.rsmu_inst_generic_f_reg_master_interface" => 1,
"rsmu.rsmu_inst_generic_f_src_ip_virtual_wire_signals" => ["GENERIC_FULL_DF_req0", "GENERIC_FULL_DF_req1", "GENERIC_FULL_DF_req2", "GENERIC_FULL_DF_req3", "GENERIC_FULL_DF_req4", "GENERIC_FULL_DF_req5", "GENERIC_FULL_DF_req6", "GENERIC_FULL_DF_req7"
],
"rsmu.rsmu_inst_generic_f_src_ip_virtual_wire_signals.max" => 8,
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals_num" => ["8", "8", "8", "8"
],
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals_num.max" => 4,
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.0" => "DF_GENERIC_FULL_req0",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.1" => "DF_GENERIC_FULL_req1",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.2" => "DF_GENERIC_FULL_req2",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.3" => "DF_GENERIC_FULL_req3",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.4" => "DF_GENERIC_FULL_req4",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.5" => "DF_GENERIC_FULL_req5",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.6" => "DF_GENERIC_FULL_req6",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.0.7" => "DF_GENERIC_FULL_req7",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.0" => "UMC_GENERIC_FULL_req0",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.1" => "UMC_GENERIC_FULL_req1",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.2" => "UMC_GENERIC_FULL_req2",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.3" => "UMC_GENERIC_FULL_req3",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.4" => "UMC_GENERIC_FULL_req4",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.5" => "UMC_GENERIC_FULL_req5",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.6" => "UMC_GENERIC_FULL_req6",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.1.7" => "UMC_GENERIC_FULL_req7",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.0" => "FUSE_GENERIC_FULL_req0",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.1" => "FUSE_GENERIC_FULL_req1",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.2" => "FUSE_GENERIC_FULL_req2",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.3" => "FUSE_GENERIC_FULL_req3",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.4" => "FUSE_GENERIC_FULL_req4",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.5" => "FUSE_GENERIC_FULL_req5",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.6" => "FUSE_GENERIC_FULL_req6",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.2.7" => "FUSE_GENERIC_FULL_req7",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.0" => "MP_GENERIC_FULL_req0",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.1" => "MP_GENERIC_FULL_req1",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.2" => "MP_GENERIC_FULL_req2",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.3" => "MP_GENERIC_FULL_req3",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.4" => "MP_GENERIC_FULL_req4",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.5" => "MP_GENERIC_FULL_req5",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.6" => "MP_GENERIC_FULL_req6",
"rsmu.rsmu_inst_generic_f_dst_ip_virtual_wire_signals.3.7" => "MP_GENERIC_FULL_req7",
"rsmu.rsmu_inst_generic_f_mem_repair_group_num" => 24,
"rsmu.rsmu_inst_generic_f_mem_repair_group_max" => 1,
"rsmu.rsmu_inst_generic_f_sec_slave_group_num" => 8,
"rsmu.rsmu_inst_generic_f_sec_slave_group_default" => 1,
"rsmu.rsmu_inst_generic_f_fuse_straps" => 1,
"rsmu.rsmu_inst_generic_f_rom_straps" => 1,
"rsmu.rsmu_inst_gc_f_container_name" => "gc",
"rsmu.rsmu_inst_gc_f_clock_in" => "Cpl_GFXCLK",
"rsmu.rsmu_inst_gc_f_cold_reset" => ["RSMU_GFX_cold_resetb"
],
"rsmu.rsmu_inst_gc_f_cold_reset.max" => 1,
"rsmu.rsmu_inst_gc_f_hard_reset" => ["RSMU_GFX_hard"
],
"rsmu.rsmu_inst_gc_f_hard_reset.max" => 1,
"rsmu.rsmu_inst_gc_f_custom_hard_reset" => ["RSMU_GFX_EA_hard", "RSMU_GFX_UTCL2_hard"
],
"rsmu.rsmu_inst_gc_f_custom_hard_reset.max" => 2,
"rsmu.rsmu_inst_gc_f_soft_reset" => ["SRBM_GRBM_soft"
],
"rsmu.rsmu_inst_gc_f_soft_reset.max" => 1,
"rsmu.rsmu_inst_gc_f_dpm_busy_signals" => ["GFX_SMU_status_0", "GFX_SMU_status_1", "GFX_SMU_status_2", "GFX_SMU_status_3", "GFX_SMU_status_4", "GFX_SMU_status_5", "RLC_SMU_status"
],
"rsmu.rsmu_inst_gc_f_dpm_busy_signals.max" => 7,
"rsmu.rsmu_inst_gc_f_timestamp_interface" => "CG_CP_gpuclk",
"rsmu.rsmu_inst_gc_f_dbgu_timestamp_present" => 1,
"rsmu.rsmu_inst_gc_f_ih_interface.RLC.cid" => 7,
"rsmu.rsmu_inst_gc_f_ih_interface.RLC.intf" => "RLC_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE0SH.cid" => 10,
"rsmu.rsmu_inst_gc_f_ih_interface.SE0SH.intf" => "SE0SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE1SH.cid" => 11,
"rsmu.rsmu_inst_gc_f_ih_interface.SE1SH.intf" => "SE1SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE2SH.cid" => 12,
"rsmu.rsmu_inst_gc_f_ih_interface.SE2SH.intf" => "SE2SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE3SH.cid" => 13,
"rsmu.rsmu_inst_gc_f_ih_interface.SE3SH.intf" => "SE3SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.GRBM.cid" => 20,
"rsmu.rsmu_inst_gc_f_ih_interface.GRBM.intf" => "",
"rsmu.rsmu_inst_gc_f_ih_interface.UTCL2.cid" => 27,
"rsmu.rsmu_inst_gc_f_ih_interface.UTCL2.intf" => "UTCL2_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.EA.cid" => 28,
"rsmu.rsmu_inst_gc_f_ih_interface.EA.intf" => "EA_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.UTCL2LOG.cid" => 29,
"rsmu.rsmu_inst_gc_f_ih_interface.UTCL2LOG.intf" => "",
"rsmu.rsmu_inst_gc_f_ih_interface.SE4SH.cid" => 32,
"rsmu.rsmu_inst_gc_f_ih_interface.SE4SH.intf" => "SE4SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE5SH.cid" => 33,
"rsmu.rsmu_inst_gc_f_ih_interface.SE5SH.intf" => "SE5SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE6SH.cid" => 34,
"rsmu.rsmu_inst_gc_f_ih_interface.SE6SH.intf" => "SE6SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_ih_interface.SE7SH.cid" => 35,
"rsmu.rsmu_inst_gc_f_ih_interface.SE7SH.intf" => "SE7SH_IH_interrupt",
"rsmu.rsmu_inst_gc_f_sem_interface" => ["CPG_SEM_pollme0", "CPC_SEM_pollme1", "CPC_SEM_pollme2", "CPF_SEM_req", "SEM_CPF_resp"
],
"rsmu.rsmu_inst_gc_f_sem_interface.max" => 5,
"rsmu.rsmu_inst_gc_f_sec_intr_signals" => ["GFXIP_RLC_RSMU_sec_intr", "GFXIP_CPC_RSMU_sec_intr", "GFXIP_CPG_RSMU_sec_intr"
],
"rsmu.rsmu_inst_gc_f_sec_intr_signals.max" => 3,
"rsmu.rsmu_inst_gc_f_reg_slave_interface" => 32,
"rsmu.rsmu_inst_gc_f_reg_master_interface" => 4,
"rsmu.rsmu_inst_gc_f_residency_counter_signals" => ["GFX_power_status", "gfx_clk_status"
],
"rsmu.rsmu_inst_gc_f_residency_counter_signals.max" => 2,
"rsmu.rsmu_inst_gc_f_mem_repair_group_num" => 29,
"rsmu.rsmu_inst_gc_f_mem_repair_group_max" => 1,
"rsmu.rsmu_inst_gc_f_aeb_signal_list" => ["0", "1", "2", "10", "20", "21", "22", "44"
],
"rsmu.rsmu_inst_gc_f_aeb_signal_list.max" => 8,
"rsmu.rsmu_inst_gc_f_sec_slave_group_num" => 12,
"rsmu.rsmu_inst_gc_f_sec_slave_group_default" => 1,
"rsmu.rsmu_inst_gc_f_vf_enable_interface" => ["RSMU_vf_enable"
],
"rsmu.rsmu_inst_gc_f_vf_enable_interface.max" => 1,
"rsmu.rsmu_inst_gc_f_fuse_straps" => 1,
"rsmu.umc_dec_start_addr_h" => "00050000",
"rsmu.umc_dec_end_addr_h" => "00057FFF",
"rsmu.umc_decctrl_start_addr_h" => "0005F000",
"rsmu.umc_decctrl_end_addr_h" => "0005FFFF",
"rsmu.rsmu_virtual_wire_dst_addr_h" => "00049748",
"rsmu.rsmu_inst_mp0_initiator_id" => 255,
"rsmu.rsmu_inst_mp0_unit_id_cpusec" => 55,
"rsmu.rsmu_inst_mp0_unit_id_ccp1" => 52,
"rsmu.rsmu_inst_mp0_unit_id_syshub" => 5,
"rsmu.rsmu_inst_mp0_unit_id_smn" => 4,
"rsmu.rsmu_inst_mp0_unit_id_ccp0" => 3,
"rsmu.rsmu_inst_mp0_unit_id_cpu" => 2,
"rsmu.rsmu_inst_mp0_unit_id_jtag" => 1,
"rsmu.rsmu_inst_mp0_unit_id_testmst" => 0,
"rsmu.rsmu_inst_mp1_initiator_id" => 1,
"rsmu.rsmu_inst_mp1_unit_id_dmac" => 6,
"rsmu.rsmu_inst_mp1_unit_id_syshub" => 5,
"rsmu.rsmu_inst_mp1_unit_id_smn" => 4,
"rsmu.rsmu_inst_mp1_unit_id_cpu" => 2,
"rsmu.rsmu_inst_mp1_unit_id_jtag" => 1,
"rsmu.rsmu_inst_mp1_unit_id_testmst" => 0,
"rsmu.rsmu_inst_nbif0_unit_id_nbif00" => 0,
"rsmu.rsmu_inst_nbif0_unit_id_nbif01" => 1,
"rsmu.rsmu_inst_nbif0_unit_id_nbif02" => 2,
"rsmu.rsmu_inst_nbif0_unit_id_nbif03" => 3,
"rsmu.rsmu_inst_nbif0_unit_id_nbif04" => 4,
"rsmu.rsmu_inst_nbif0_unit_id_nbif05" => 5,
"rsmu.rsmu_inst_nbif0_unit_id_nbif06" => 6,
"rsmu.rsmu_inst_nbif0_unit_id_nbif07" => 7,
"rsmu.rsmu_inst_nbif0_unit_id_nbif08" => 8,
"rsmu.rsmu_inst_nbif0_unit_id_nbif09" => 9,
"rsmu.rsmu_inst_nbif0_unit_id_nbif10" => 10,
"rsmu.rsmu_inst_nbif0_unit_id_nbif11" => 11,
"rsmu.rsmu_inst_nbif0_unit_id_nbif12" => 12,
"rsmu.rsmu_inst_nbif0_unit_id_nbif13" => 13,
"rsmu.rsmu_inst_nbif0_unit_id_nbif14" => 14,
"rsmu.rsmu_inst_nbif0_unit_id_nbif15" => 15,
"rsmu.rsmu_inst_nbif0_unit_id_nbif16" => 16,
"rsmu.rsmu_inst_nbif0_unit_id_nbif17" => 17,
"rsmu.rsmu_inst_nbif0_unit_id_nbif18" => 18,
"rsmu.rsmu_inst_nbif0_unit_id_nbif19" => 19,
"rsmu.rsmu_inst_nbif0_unit_id_nbif20" => 20,
"rsmu.rsmu_inst_nbif0_unit_id_nbif21" => 21,
"rsmu.rsmu_inst_nbif0_unit_id_nbif22" => 22,
"rsmu.rsmu_inst_nbif0_unit_id_nbif23" => 23,
"rsmu.rsmu_inst_nbif0_unit_id_nbif24" => 24,
"rsmu.rsmu_inst_nbif0_unit_id_nbif25" => 25,
"rsmu.rsmu_inst_nbif0_unit_id_nbif26" => 26,
"rsmu.rsmu_inst_nbif0_unit_id_nbif27" => 27,
"rsmu.rsmu_inst_nbif0_unit_id_nbif28" => 28,
"rsmu.rsmu_inst_nbif0_unit_id_nbif29" => 29,
"rsmu.rsmu_inst_nbif0_unit_id_nbif30" => 30,
"rsmu.rsmu_inst_nbif0_unit_id_nbif31" => 31,
"rsmu.rsmu_inst_nbif0_unit_id_nbif32" => 32,
"rsmu.rsmu_inst_nbif0_unit_id_nbif33" => 33,
"rsmu.rsmu_inst_nbif0_unit_id_nbif34" => 34,
"rsmu.rsmu_inst_nbif0_unit_id_nbif35" => 35,
"rsmu.rsmu_inst_nbif0_unit_id_nbif36" => 36,
"rsmu.rsmu_inst_nbif0_unit_id_nbif37" => 37,
"rsmu.rsmu_inst_nbif0_unit_id_nbif38" => 38,
"rsmu.rsmu_inst_nbif0_unit_id_nbif39" => 39,
"rsmu.rsmu_inst_nbif0_unit_id_nbif40" => 40,
"rsmu.rsmu_inst_nbif0_unit_id_nbif41" => 41,
"rsmu.rsmu_inst_nbif0_unit_id_nbif42" => 42,
"rsmu.rsmu_inst_nbif0_unit_id_nbif43" => 43,
"rsmu.rsmu_inst_nbif0_unit_id_nbif44" => 44,
"rsmu.rsmu_inst_nbif0_unit_id_nbif45" => 45,
"rsmu.rsmu_inst_nbif0_unit_id_nbif46" => 46,
"rsmu.rsmu_inst_nbif0_unit_id_nbif47" => 47,
"rsmu.rsmu_inst_nbif0_unit_id_nbif48" => 48,
"rsmu.rsmu_inst_nbif0_unit_id_nbif49" => 49,
"rsmu.rsmu_inst_nbif0_unit_id_nbif50" => 50,
"rsmu.rsmu_inst_nbif0_unit_id_nbif51" => 51,
"rsmu.rsmu_inst_nbif0_unit_id_nbif52" => 52,
"rsmu.rsmu_inst_nbif0_unit_id_nbif53" => 53,
"rsmu.rsmu_inst_nbif0_unit_id_nbif54" => 54,
"rsmu.rsmu_inst_nbif0_unit_id_nbif55" => 55,
"rsmu.rsmu_axi_slave_user_signal_width" => "20",
"rsmu.rsmu_axi_slave_id_field_width" => "18",
"rsmu.rsmu_axi_slave_data_width" => "32",
"rsmu.rsmu_axi_slave_address_width" => "36",
"rsmu.rsmu_axi_master_user_signal_width" => "36",
"rsmu.rsmu_axi_master_id_field_width" => "10",
"rsmu.rsmu_axi_master_data_width" => "32",
"rsmu.rsmu_axi_master_address_width" => "36",
"rsmu.rsmu_axi_master_max_burst_length" => "8",
"rsmu.rsmu_dbg_mux_width" => "24",
"rsmu.rsmu_unit_id.rih" => 61,
"rsmu.rsmu_unit_id.rsem" => 61,
"rsmu.rsmu_unit_id.vwire" => 61,
"rsmu.rsmu_unit_id.sec_intr" => 62,
"rsmu.rsmu_unit_id.pwrmgt_intr" => 62,
"rsmu.rsmu_unit_id.strap_cntl" => 63,
"rsmu.rsmu_sec_flag.reserved" => 0,
"rsmu.rsmu_sec_flag.rih" => 5,
"rsmu.rsmu_sec_flag.rsem" => 5,
"rsmu.rsmu_sec_flag.vwire" => 5,
"rsmu.rsmu_sec_flag.sec_intr" => 6,
"rsmu.rsmu_sec_flag.pwrmgt_intr" => 6,
"rsmu.rsmu_sec_flag.strap_cntl" => 7,
"rsmu.rsmu_unit_id_rih" => "56",
"rsmu.rsmu_unit_id_rsem" => "57",
"rsmu.rsmu_default_unit_id_h" => "3F",
"rsmu.rsmu_fuse_aperture_id_h" => "000",
"rsmu.rsmu_fuse_upper_256kb_h" => "1",
"rsmu.rsmu_rom_aperture_id_h" => "011",
"rsmu.rsmu_rom_quarter_index_h" => "0",
"rsmu.rsmu_psp_trust_level_0_h" => "0",
"rsmu.rsmu_psp_trust_level_1_h" => "1",
"rsmu.rsmu_psp_trust_level_3_h" => "3",
"rsmu.rsmu_sec_state_unknown_b" => "000",
"rsmu.rsmu_sec_state_blank_b" => "100",
"rsmu.rsmu_sec_state_non_secure_b" => "101",
"rsmu.rsmu_sec_state_secure_b" => "111",
"rsmu.rsmu_sec_state_unrecognized_b" => "001",
"rsmu.rsmu_sec_state_fra_b" => "011",
"rsmu.rsmu_sec_unlock_bit" => "29",
"rsmu.gcc_version" => "4.8.1",
"rsmu.gcc_ver" => "4",
"dftcmn.design_context" => "vega20c",
"dftcmn.rdft_dv" => 1,
"dftcmn.dfxsip_compile" => 0,
"dftcmn.gc_compile" => 1,
"dftcmn.dfxsip_rsmu10" => 1,
"dftcmn.dfxsip_fastsim" => 0,
"dftcmn.dfx_suffix_lc" => "",
"dftcmn.dfx_suffix_uc" => "",
"dftcmn.RDFT_AUTOMATION" => "online",
"dftcmn.SGXML_AUTOMATION" => "online",
"dftcmn.SGXML_SMSG" => "on",
"dftcmn.SG4_ODT_FLOW" => "off",
"dftmisc.design_context" => "vega20c",
"dftmisc.rdft_dv" => 1,
"dftmisc.dfxsip_compile" => 0,
"dftmisc.gc_compile" => 1,
"dftmisc.dfxsip_rsmu10" => 1,
"dftmisc.dfxsip_fastsim" => 0,
"dftmisc.dfx_suffix_lc" => "",
"dftmisc.dfx_suffix_uc" => "",
"dftmisc.RDFT_AUTOMATION" => "online",
"dftmisc.SGXML_AUTOMATION" => "online",
"dftmisc.SGXML_SMSG" => "on",
"dftmisc.SG4_ODT_FLOW" => "off",
"dftmisc.variant" => "vega20c",
"dftmisc.SERVER" => 0,
"dftmisc.APU" => 0,
"dftmisc.DGPU" => 1,
"dftmisc.TECHRO_MACRO_NAME" => "TECHRO",
"dftmisc.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"dftmisc.TECHRO_NUM_RO_INST" => 7,
"dftmisc.TECHRO_MACRO_PWR_PORT" => 0,
"dftmisc.PERFRO_MACRO_PWR_PORT" => 0,
"dftmisc.MASTATIC_MACRO_NAME" => "mastatic_b12",
"dftmisc.MASTATIC_TOP_METAL" => 12,
"dftmisc.MASTATIC_BOTTOM_METAL" => 1,
"dftmisc.rsmu_module_suffix" => "",
"dftmisc.uc_rsmu_module_suffix" => "",
"dftmisc.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"dftmisc.CNR_DFT_TILES.max" => 4,
"dftmisc.NUM_CNR_DFT_TILES" => 4,
"dftmisc.rsmu_unique_string" => "",
"dftmisc.lc_rsmu_unique_string" => "",
"dftmisc.MIC_TAM_PRESENT" => 0,
"dftmisc.MCM_PRESENT" => 0,
"dftmisc.GC_DFX_PRESENT" => 0,
"dftmisc.TDR_PERSISTENCE_PRESENT" => 1,
"dftmisc.XTRIG_NOT_USING_REFCLK" => 0,
"dftmisc.DFX_CLK_STOP_COUNTER_WIDTH" => 12,
"dftmisc.component_alias" => "dftmisc",
"dftmisc.uc_component_alias" => "DFTMISC",
"dftmisc.module_variant" => "",
"dftmisc.module_suffix" => "",
"dftmisc.module_xsuffix" => "",
"dftmisc.uc_module_suffix" => "",
"dftmisc.dfx_comp_present" => 1,
"dftmisc.MAX_TDR_BROADCAST_INST" => 48,
"dftmisc.EARLY_1500_SHF_CAP" => 0,
"dftmisc.SG4DOC_REV" => "A",
"dftmisc.SG4DOC_VER" => 1,
"dftmisc.DFXIP_SPARE_TDR_WIDTH" => 8,
"dftmisc.DFXIP_PRBS_CTRL_TDR_WIDTH" => 16,
"dftmisc.DFXIP_PRBS_STATUS_TDR_WIDTH" => 32,
"dftmisc.DFXIP_FLYOVER_OE_OVERRIDE_TDR_WIDTH" => 16,
"dftmisc.DFXIP_FLYOVER_IE_OVERRIDE_TDR_WIDTH" => 16,
"dftmisc.DFXIP_DFTIO_RXMSEL_OVERRIDE_TDR_WIDTH" => 2,
"dftmisc.DFT_BIA_GC_CLKGATE_BUFFER_HACK" => 1,
"ros.variant" => "vega20c",
"ros.component_alias" => "ros",
"ros.uc_component_alias" => "ROS",
"ros.module_variant" => "",
"ros.module_suffix" => "",
"ros.module_xsuffix" => "",
"ros.uc_module_suffix" => "",
"ros.dfx_comp_present" => 1,
"ros.design_context" => "vega20c",
"ros.rdft_dv" => 1,
"ros.dfxsip_compile" => 0,
"ros.gc_compile" => 1,
"ros.dfxsip_rsmu10" => 1,
"ros.dfxsip_fastsim" => 0,
"ros.dfx_suffix_lc" => "",
"ros.dfx_suffix_uc" => "",
"ros.RDFT_AUTOMATION" => "online",
"ros.SGXML_AUTOMATION" => "online",
"ros.SGXML_SMSG" => "on",
"ros.SG4_ODT_FLOW" => "off",
"ros.SERVER" => 0,
"ros.APU" => 0,
"ros.DGPU" => 1,
"ros.TECHRO_MACRO_NAME" => "TECHRO",
"ros.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"ros.TECHRO_NUM_RO_INST" => 7,
"ros.TECHRO_MACRO_PWR_PORT" => 0,
"ros.PERFRO_MACRO_PWR_PORT" => 0,
"ros.MASTATIC_MACRO_NAME" => "mastatic_b12",
"ros.MASTATIC_TOP_METAL" => 12,
"ros.MASTATIC_BOTTOM_METAL" => 1,
"ros.rsmu_module_suffix" => "",
"ros.uc_rsmu_module_suffix" => "",
"ros.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"ros.CNR_DFT_TILES.max" => 4,
"ros.NUM_CNR_DFT_TILES" => 4,
"ros.rsmu_unique_string" => "",
"ros.lc_rsmu_unique_string" => "",
"ros.MIC_TAM_PRESENT" => 0,
"ros.MCM_PRESENT" => 0,
"ros.GC_DFX_PRESENT" => 0,
"ros.TDR_PERSISTENCE_PRESENT" => 1,
"ros.XTRIG_NOT_USING_REFCLK" => 0,
"ros.MAX_TDR_BROADCAST_INST" => 48,
"ros.EARLY_1500_SHF_CAP" => 0,
"ros.SG4DOC_REV" => "A",
"ros.SG4DOC_VER" => 1,
"ros.ROS_CNT_WIDTH" => 29,
"ros_cntl.variant" => "vega20c",
"ros_cntl.component_alias" => "ros_cntl",
"ros_cntl.uc_component_alias" => "ROS_CNTL",
"ros_cntl.module_variant" => "",
"ros_cntl.module_suffix" => "",
"ros_cntl.module_xsuffix" => "",
"ros_cntl.uc_module_suffix" => "",
"ros_cntl.dfx_comp_present" => 1,
"ros_cntl.design_context" => "vega20c",
"ros_cntl.rdft_dv" => 1,
"ros_cntl.dfxsip_compile" => 0,
"ros_cntl.gc_compile" => 1,
"ros_cntl.dfxsip_rsmu10" => 1,
"ros_cntl.dfxsip_fastsim" => 0,
"ros_cntl.dfx_suffix_lc" => "",
"ros_cntl.dfx_suffix_uc" => "",
"ros_cntl.RDFT_AUTOMATION" => "online",
"ros_cntl.SGXML_AUTOMATION" => "online",
"ros_cntl.SGXML_SMSG" => "on",
"ros_cntl.SG4_ODT_FLOW" => "off",
"ros_cntl.SERVER" => 0,
"ros_cntl.APU" => 0,
"ros_cntl.DGPU" => 1,
"ros_cntl.TECHRO_MACRO_NAME" => "TECHRO",
"ros_cntl.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"ros_cntl.TECHRO_NUM_RO_INST" => 7,
"ros_cntl.TECHRO_MACRO_PWR_PORT" => 0,
"ros_cntl.PERFRO_MACRO_PWR_PORT" => 0,
"ros_cntl.MASTATIC_MACRO_NAME" => "mastatic_b12",
"ros_cntl.MASTATIC_TOP_METAL" => 12,
"ros_cntl.MASTATIC_BOTTOM_METAL" => 1,
"ros_cntl.rsmu_module_suffix" => "",
"ros_cntl.uc_rsmu_module_suffix" => "",
"ros_cntl.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"ros_cntl.CNR_DFT_TILES.max" => 4,
"ros_cntl.NUM_CNR_DFT_TILES" => 4,
"ros_cntl.rsmu_unique_string" => "",
"ros_cntl.lc_rsmu_unique_string" => "",
"ros_cntl.MIC_TAM_PRESENT" => 0,
"ros_cntl.MCM_PRESENT" => 0,
"ros_cntl.GC_DFX_PRESENT" => 0,
"ros_cntl.TDR_PERSISTENCE_PRESENT" => 1,
"ros_cntl.XTRIG_NOT_USING_REFCLK" => 0,
"ros_cntl.MAX_TDR_BROADCAST_INST" => 48,
"ros_cntl.EARLY_1500_SHF_CAP" => 0,
"ros_cntl.SG4DOC_REV" => "A",
"ros_cntl.SG4DOC_VER" => 1,
"ros_cntl.ROS_CNTL_COUNTER_WIDTH" => 8,
"larr_bist.variant" => "vega20c",
"larr_bist.component_alias" => "larr_bist",
"larr_bist.uc_component_alias" => "LARR_BIST",
"larr_bist.module_variant" => "",
"larr_bist.module_suffix" => "",
"larr_bist.module_xsuffix" => "",
"larr_bist.uc_module_suffix" => "",
"larr_bist.dfx_comp_present" => 1,
"larr_bist.design_context" => "vega20c",
"larr_bist.rdft_dv" => 1,
"larr_bist.dfxsip_compile" => 0,
"larr_bist.gc_compile" => 1,
"larr_bist.dfxsip_rsmu10" => 1,
"larr_bist.dfxsip_fastsim" => 0,
"larr_bist.dfx_suffix_lc" => "",
"larr_bist.dfx_suffix_uc" => "",
"larr_bist.RDFT_AUTOMATION" => "online",
"larr_bist.SGXML_AUTOMATION" => "online",
"larr_bist.SGXML_SMSG" => "on",
"larr_bist.SG4_ODT_FLOW" => "off",
"larr_bist.SERVER" => 0,
"larr_bist.APU" => 0,
"larr_bist.DGPU" => 1,
"larr_bist.TECHRO_MACRO_NAME" => "TECHRO",
"larr_bist.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"larr_bist.TECHRO_NUM_RO_INST" => 7,
"larr_bist.TECHRO_MACRO_PWR_PORT" => 0,
"larr_bist.PERFRO_MACRO_PWR_PORT" => 0,
"larr_bist.MASTATIC_MACRO_NAME" => "mastatic_b12",
"larr_bist.MASTATIC_TOP_METAL" => 12,
"larr_bist.MASTATIC_BOTTOM_METAL" => 1,
"larr_bist.rsmu_module_suffix" => "",
"larr_bist.uc_rsmu_module_suffix" => "",
"larr_bist.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"larr_bist.CNR_DFT_TILES.max" => 4,
"larr_bist.NUM_CNR_DFT_TILES" => 4,
"larr_bist.rsmu_unique_string" => "",
"larr_bist.lc_rsmu_unique_string" => "",
"larr_bist.MIC_TAM_PRESENT" => 0,
"larr_bist.MCM_PRESENT" => 0,
"larr_bist.GC_DFX_PRESENT" => 0,
"larr_bist.TDR_PERSISTENCE_PRESENT" => 1,
"larr_bist.XTRIG_NOT_USING_REFCLK" => 0,
"larr_bist.MAX_TDR_BROADCAST_INST" => 48,
"larr_bist.EARLY_1500_SHF_CAP" => 0,
"larr_bist.SG4DOC_REV" => "A",
"larr_bist.SG4DOC_VER" => 1,
"LARR_PATTERN_WIDTH" => 128,
"larr_bist.LARR_PATTERN_WIDTH" => 128,
"LARR_FILL_CNTR_WIDTH" => 32,
"larr_bist.LARR_FILL_CNTR_WIDTH" => 32,
"LARR_TSEL_CNTR_WIDTH" => 14,
"larr_bist.LARR_TSEL_CNTR_WIDTH" => 14,
"MAX_LBIST_CLOCKS" => 1,
"larr_bist.MAX_LBIST_CLOCKS" => 1,
"larr_tile.variant" => "vega20c",
"larr_tile.component_alias" => "larr_tile",
"larr_tile.uc_component_alias" => "LARR_TILE",
"larr_tile.module_variant" => "",
"larr_tile.module_suffix" => "",
"larr_tile.module_xsuffix" => "",
"larr_tile.uc_module_suffix" => "",
"larr_tile.dfx_comp_present" => 1,
"larr_tile.design_context" => "vega20c",
"larr_tile.rdft_dv" => 1,
"larr_tile.dfxsip_compile" => 0,
"larr_tile.gc_compile" => 1,
"larr_tile.dfxsip_rsmu10" => 1,
"larr_tile.dfxsip_fastsim" => 0,
"larr_tile.dfx_suffix_lc" => "",
"larr_tile.dfx_suffix_uc" => "",
"larr_tile.RDFT_AUTOMATION" => "online",
"larr_tile.SGXML_AUTOMATION" => "online",
"larr_tile.SGXML_SMSG" => "on",
"larr_tile.SG4_ODT_FLOW" => "off",
"larr_tile.SERVER" => 0,
"larr_tile.APU" => 0,
"larr_tile.DGPU" => 1,
"larr_tile.TECHRO_MACRO_NAME" => "TECHRO",
"larr_tile.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"larr_tile.TECHRO_NUM_RO_INST" => 7,
"larr_tile.TECHRO_MACRO_PWR_PORT" => 0,
"larr_tile.PERFRO_MACRO_PWR_PORT" => 0,
"larr_tile.MASTATIC_MACRO_NAME" => "mastatic_b12",
"larr_tile.MASTATIC_TOP_METAL" => 12,
"larr_tile.MASTATIC_BOTTOM_METAL" => 1,
"larr_tile.rsmu_module_suffix" => "",
"larr_tile.uc_rsmu_module_suffix" => "",
"larr_tile.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"larr_tile.CNR_DFT_TILES.max" => 4,
"larr_tile.NUM_CNR_DFT_TILES" => 4,
"larr_tile.rsmu_unique_string" => "",
"larr_tile.lc_rsmu_unique_string" => "",
"larr_tile.MIC_TAM_PRESENT" => 0,
"larr_tile.MCM_PRESENT" => 0,
"larr_tile.GC_DFX_PRESENT" => 0,
"larr_tile.TDR_PERSISTENCE_PRESENT" => 1,
"larr_tile.XTRIG_NOT_USING_REFCLK" => 0,
"larr_tile.MAX_TDR_BROADCAST_INST" => 48,
"larr_tile.EARLY_1500_SHF_CAP" => 0,
"larr_tile.SG4DOC_REV" => "A",
"larr_tile.SG4DOC_VER" => 1,
"larr_tile.COMP_DOC_ONLINE" => 1,
"bc1500.variant" => "vega20c",
"bc1500.component_alias" => "bc1500",
"bc1500.uc_component_alias" => "BC1500",
"bc1500.module_variant" => "",
"bc1500.module_suffix" => "",
"bc1500.module_xsuffix" => "",
"bc1500.uc_module_suffix" => "",
"bc1500.dfx_comp_present" => 1,
"bc1500.design_context" => "vega20c",
"bc1500.rdft_dv" => 1,
"bc1500.dfxsip_compile" => 0,
"bc1500.gc_compile" => 1,
"bc1500.dfxsip_rsmu10" => 1,
"bc1500.dfxsip_fastsim" => 0,
"bc1500.dfx_suffix_lc" => "",
"bc1500.dfx_suffix_uc" => "",
"bc1500.RDFT_AUTOMATION" => "online",
"bc1500.SGXML_AUTOMATION" => "online",
"bc1500.SGXML_SMSG" => "on",
"bc1500.SG4_ODT_FLOW" => "off",
"bc1500.SERVER" => 0,
"bc1500.APU" => 0,
"bc1500.DGPU" => 1,
"bc1500.TECHRO_MACRO_NAME" => "TECHRO",
"bc1500.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"bc1500.TECHRO_NUM_RO_INST" => 7,
"bc1500.TECHRO_MACRO_PWR_PORT" => 0,
"bc1500.PERFRO_MACRO_PWR_PORT" => 0,
"bc1500.MASTATIC_MACRO_NAME" => "mastatic_b12",
"bc1500.MASTATIC_TOP_METAL" => 12,
"bc1500.MASTATIC_BOTTOM_METAL" => 1,
"bc1500.rsmu_module_suffix" => "",
"bc1500.uc_rsmu_module_suffix" => "",
"bc1500.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"bc1500.CNR_DFT_TILES.max" => 4,
"bc1500.NUM_CNR_DFT_TILES" => 4,
"bc1500.rsmu_unique_string" => "",
"bc1500.lc_rsmu_unique_string" => "",
"bc1500.MIC_TAM_PRESENT" => 0,
"bc1500.MCM_PRESENT" => 0,
"bc1500.GC_DFX_PRESENT" => 0,
"bc1500.TDR_PERSISTENCE_PRESENT" => 1,
"bc1500.XTRIG_NOT_USING_REFCLK" => 0,
"bc1500.MAX_TDR_BROADCAST_INST" => 48,
"bc1500.EARLY_1500_SHF_CAP" => 0,
"bc1500.SG4DOC_REV" => "A",
"bc1500.SG4DOC_VER" => 1,
"BC1500_IR_WIDTH" => 9,
"bc1500.BC1500_IR_WIDTH" => 9,
"BC1500_TOTAL_DECODE" => 511,
"bc1500.BC1500_TOTAL_DECODE" => 511,
"scan_cntl.variant" => "vega20c",
"scan_cntl.component_alias" => "scan_cntl",
"scan_cntl.uc_component_alias" => "SCAN_CNTL",
"scan_cntl.module_variant" => "",
"scan_cntl.module_suffix" => "",
"scan_cntl.module_xsuffix" => "",
"scan_cntl.uc_module_suffix" => "",
"scan_cntl.dfx_comp_present" => 1,
"scan_cntl.design_context" => "vega20c",
"scan_cntl.rdft_dv" => 1,
"scan_cntl.dfxsip_compile" => 0,
"scan_cntl.gc_compile" => 1,
"scan_cntl.dfxsip_rsmu10" => 1,
"scan_cntl.dfxsip_fastsim" => 0,
"scan_cntl.dfx_suffix_lc" => "",
"scan_cntl.dfx_suffix_uc" => "",
"scan_cntl.RDFT_AUTOMATION" => "online",
"scan_cntl.SGXML_AUTOMATION" => "online",
"scan_cntl.SGXML_SMSG" => "on",
"scan_cntl.SG4_ODT_FLOW" => "off",
"scan_cntl.SERVER" => 0,
"scan_cntl.APU" => 0,
"scan_cntl.DGPU" => 1,
"scan_cntl.TECHRO_MACRO_NAME" => "TECHRO",
"scan_cntl.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"scan_cntl.TECHRO_NUM_RO_INST" => 7,
"scan_cntl.TECHRO_MACRO_PWR_PORT" => 0,
"scan_cntl.PERFRO_MACRO_PWR_PORT" => 0,
"scan_cntl.MASTATIC_MACRO_NAME" => "mastatic_b12",
"scan_cntl.MASTATIC_TOP_METAL" => 12,
"scan_cntl.MASTATIC_BOTTOM_METAL" => 1,
"scan_cntl.rsmu_module_suffix" => "",
"scan_cntl.uc_rsmu_module_suffix" => "",
"scan_cntl.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"scan_cntl.CNR_DFT_TILES.max" => 4,
"scan_cntl.NUM_CNR_DFT_TILES" => 4,
"scan_cntl.rsmu_unique_string" => "",
"scan_cntl.lc_rsmu_unique_string" => "",
"scan_cntl.MIC_TAM_PRESENT" => 0,
"scan_cntl.MCM_PRESENT" => 0,
"scan_cntl.GC_DFX_PRESENT" => 0,
"scan_cntl.TDR_PERSISTENCE_PRESENT" => 1,
"scan_cntl.XTRIG_NOT_USING_REFCLK" => 0,
"scan_cntl.MAX_TDR_BROADCAST_INST" => 48,
"scan_cntl.EARLY_1500_SHF_CAP" => 0,
"SC_SCAN_CHANNEL_WIDTH" => 32,
"scan_cntl.SC_SCAN_CHANNEL_WIDTH" => 32,
"scan_cntl.COMP_DOC_ONLINE" => 1,
"scan_cntl.SG4DOC_REV" => "A",
"scan_cntl.SG4DOC_VER" => 1,
"SC_SHIFT_CNT_WIDTH" => 16,
"scan_cntl.SC_SHIFT_CNT_WIDTH" => 16,
"dft_clk_cntl.variant" => "vega20c",
"dft_clk_cntl.component_alias" => "dft_clk_cntl",
"dft_clk_cntl.uc_component_alias" => "DFT_CLK_CNTL",
"dft_clk_cntl.module_variant" => "",
"dft_clk_cntl.module_suffix" => "",
"dft_clk_cntl.module_xsuffix" => "",
"dft_clk_cntl.uc_module_suffix" => "",
"dft_clk_cntl.dfx_comp_present" => 1,
"dft_clk_cntl.design_context" => "vega20c",
"dft_clk_cntl.rdft_dv" => 1,
"dft_clk_cntl.dfxsip_compile" => 0,
"dft_clk_cntl.gc_compile" => 1,
"dft_clk_cntl.dfxsip_rsmu10" => 1,
"dft_clk_cntl.dfxsip_fastsim" => 0,
"dft_clk_cntl.dfx_suffix_lc" => "",
"dft_clk_cntl.dfx_suffix_uc" => "",
"dft_clk_cntl.RDFT_AUTOMATION" => "online",
"dft_clk_cntl.SGXML_AUTOMATION" => "online",
"dft_clk_cntl.SGXML_SMSG" => "on",
"dft_clk_cntl.SG4_ODT_FLOW" => "off",
"dft_clk_cntl.SERVER" => 0,
"dft_clk_cntl.APU" => 0,
"dft_clk_cntl.DGPU" => 1,
"dft_clk_cntl.TECHRO_MACRO_NAME" => "TECHRO",
"dft_clk_cntl.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"dft_clk_cntl.TECHRO_NUM_RO_INST" => 7,
"dft_clk_cntl.TECHRO_MACRO_PWR_PORT" => 0,
"dft_clk_cntl.PERFRO_MACRO_PWR_PORT" => 0,
"dft_clk_cntl.MASTATIC_MACRO_NAME" => "mastatic_b12",
"dft_clk_cntl.MASTATIC_TOP_METAL" => 12,
"dft_clk_cntl.MASTATIC_BOTTOM_METAL" => 1,
"dft_clk_cntl.rsmu_module_suffix" => "",
"dft_clk_cntl.uc_rsmu_module_suffix" => "",
"dft_clk_cntl.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"dft_clk_cntl.CNR_DFT_TILES.max" => 4,
"dft_clk_cntl.NUM_CNR_DFT_TILES" => 4,
"dft_clk_cntl.rsmu_unique_string" => "",
"dft_clk_cntl.lc_rsmu_unique_string" => "",
"dft_clk_cntl.MIC_TAM_PRESENT" => 0,
"dft_clk_cntl.MCM_PRESENT" => 0,
"dft_clk_cntl.GC_DFX_PRESENT" => 0,
"dft_clk_cntl.TDR_PERSISTENCE_PRESENT" => 1,
"dft_clk_cntl.XTRIG_NOT_USING_REFCLK" => 0,
"dft_clk_cntl.MAX_TDR_BROADCAST_INST" => 48,
"dft_clk_cntl.EARLY_1500_SHF_CAP" => 0,
"DFT_CLK_CNTL_PULSE_CNT_WIDTH" => 8,
"dft_clk_cntl.DFT_CLK_CNTL_PULSE_CNT_WIDTH" => 8,
"DFT_CLK_CNTL_LATENCY_CNT_WIDTH" => 10,
"dft_clk_cntl.DFT_CLK_CNTL_LATENCY_CNT_WIDTH" => 10,
"MPCTS_SPLIT_TAP_POINTS" => 6,
"dft_clk_cntl.MPCTS_SPLIT_TAP_POINTS" => 6,
"MPCTS_SPLIT_FUNC_CLK_PIPE" => 8,
"dft_clk_cntl.MPCTS_SPLIT_FUNC_CLK_PIPE" => 8,
"MPCTS_SPLIT_SHIFT_CLK_PIPE" => 2,
"dft_clk_cntl.MPCTS_SPLIT_SHIFT_CLK_PIPE" => 2,
"dft_clk_cntl.COMP_DOC_ONLINE" => 1,
"dft_clk_cntl.SG4DOC_REV" => "A",
"dft_clk_cntl.SG4DOC_VER" => 1,
"DFT_LANES_CLK_CNTL_TOTAL_LANES" => 19,
"dft_clk_cntl.DFT_LANES_CLK_CNTL_TOTAL_LANES" => 19,
"fuse_if.variant" => "vega20c",
"fuse_if.component_alias" => "fuse_if",
"fuse_if.uc_component_alias" => "FUSE_IF",
"fuse_if.module_variant" => "",
"fuse_if.module_suffix" => "",
"fuse_if.module_xsuffix" => "",
"fuse_if.uc_module_suffix" => "",
"fuse_if.dfx_comp_present" => 1,
"fuse_if.design_context" => "vega20c",
"fuse_if.rdft_dv" => 1,
"fuse_if.dfxsip_compile" => 0,
"fuse_if.gc_compile" => 1,
"fuse_if.dfxsip_rsmu10" => 1,
"fuse_if.dfxsip_fastsim" => 0,
"fuse_if.dfx_suffix_lc" => "",
"fuse_if.dfx_suffix_uc" => "",
"fuse_if.RDFT_AUTOMATION" => "online",
"fuse_if.SGXML_AUTOMATION" => "online",
"fuse_if.SGXML_SMSG" => "on",
"fuse_if.SG4_ODT_FLOW" => "off",
"fuse_if.SERVER" => 0,
"fuse_if.APU" => 0,
"fuse_if.DGPU" => 1,
"fuse_if.TECHRO_MACRO_NAME" => "TECHRO",
"fuse_if.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"fuse_if.TECHRO_NUM_RO_INST" => 7,
"fuse_if.TECHRO_MACRO_PWR_PORT" => 0,
"fuse_if.PERFRO_MACRO_PWR_PORT" => 0,
"fuse_if.MASTATIC_MACRO_NAME" => "mastatic_b12",
"fuse_if.MASTATIC_TOP_METAL" => 12,
"fuse_if.MASTATIC_BOTTOM_METAL" => 1,
"fuse_if.rsmu_module_suffix" => "",
"fuse_if.uc_rsmu_module_suffix" => "",
"fuse_if.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"fuse_if.CNR_DFT_TILES.max" => 4,
"fuse_if.NUM_CNR_DFT_TILES" => 4,
"fuse_if.rsmu_unique_string" => "",
"fuse_if.lc_rsmu_unique_string" => "",
"fuse_if.MIC_TAM_PRESENT" => 0,
"fuse_if.MCM_PRESENT" => 0,
"fuse_if.GC_DFX_PRESENT" => 0,
"fuse_if.TDR_PERSISTENCE_PRESENT" => 1,
"fuse_if.XTRIG_NOT_USING_REFCLK" => 0,
"fuse_if.MAX_TDR_BROADCAST_INST" => 48,
"fuse_if.EARLY_1500_SHF_CAP" => 0,
"fuse_if.COMP_DOC_ONLINE" => 1,
"fuse_if.SG4DOC_REV" => "A",
"fuse_if.SG4DOC_VER" => 1,
"tile_dfx.module_suffix" => "",
"tile_dfx.design_context" => "vega20c",
"tile_dfx.rdft_dv" => 1,
"tile_dfx.dfxsip_compile" => 0,
"tile_dfx.gc_compile" => 1,
"tile_dfx.dfxsip_rsmu10" => 1,
"tile_dfx.dfxsip_fastsim" => 0,
"tile_dfx.dfx_suffix_lc" => "",
"tile_dfx.dfx_suffix_uc" => "",
"tile_dfx.RDFT_AUTOMATION" => "online",
"tile_dfx.SGXML_AUTOMATION" => "online",
"tile_dfx.SGXML_SMSG" => "on",
"tile_dfx.SG4_ODT_FLOW" => "off",
"tile_dfx.RDFT_PROJECT" => "vega20c",
"tile_dfx.PUBLISH_SHARED_FILES" => 1,
"tile_dfx.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc0.design_context" => "vega20c",
"remote_dft_gc0.rdft_dv" => 1,
"remote_dft_gc0.dfxsip_compile" => 0,
"remote_dft_gc0.gc_compile" => 1,
"remote_dft_gc0.dfxsip_rsmu10" => 1,
"remote_dft_gc0.dfxsip_fastsim" => 0,
"remote_dft_gc0.dfx_suffix_lc" => "",
"remote_dft_gc0.dfx_suffix_uc" => "",
"remote_dft_gc0.RDFT_AUTOMATION" => "online",
"remote_dft_gc0.SGXML_AUTOMATION" => "online",
"remote_dft_gc0.SGXML_SMSG" => "on",
"remote_dft_gc0.SG4_ODT_FLOW" => "off",
"remote_dft_gc0.RDFT_PROJECT" => "vega20c",
"remote_dft_gc0.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc0.VARIANT" => "gc0",
"remote_dft_gc0.SG4DOC_REV" => "A",
"remote_dft_gc0.SG4DOC_VER" => "1",
"remote_dft_gc0_se.design_context" => "vega20c",
"remote_dft_gc0_se.rdft_dv" => 1,
"remote_dft_gc0_se.dfxsip_compile" => 0,
"remote_dft_gc0_se.gc_compile" => 1,
"remote_dft_gc0_se.dfxsip_rsmu10" => 1,
"remote_dft_gc0_se.dfxsip_fastsim" => 0,
"remote_dft_gc0_se.dfx_suffix_lc" => "",
"remote_dft_gc0_se.dfx_suffix_uc" => "",
"remote_dft_gc0_se.RDFT_AUTOMATION" => "online",
"remote_dft_gc0_se.SGXML_AUTOMATION" => "online",
"remote_dft_gc0_se.SGXML_SMSG" => "on",
"remote_dft_gc0_se.SG4_ODT_FLOW" => "off",
"remote_dft_gc0_se.RDFT_PROJECT" => "vega20c",
"remote_dft_gc0_se.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc0_se.VARIANT" => "gc0_se",
"remote_dft_gc0_se.SG4DOC_REV" => "A",
"remote_dft_gc0_se.SG4DOC_VER" => "1",
"remote_dft_gc1.design_context" => "vega20c",
"remote_dft_gc1.rdft_dv" => 1,
"remote_dft_gc1.dfxsip_compile" => 0,
"remote_dft_gc1.gc_compile" => 1,
"remote_dft_gc1.dfxsip_rsmu10" => 1,
"remote_dft_gc1.dfxsip_fastsim" => 0,
"remote_dft_gc1.dfx_suffix_lc" => "",
"remote_dft_gc1.dfx_suffix_uc" => "",
"remote_dft_gc1.RDFT_AUTOMATION" => "online",
"remote_dft_gc1.SGXML_AUTOMATION" => "online",
"remote_dft_gc1.SGXML_SMSG" => "on",
"remote_dft_gc1.SG4_ODT_FLOW" => "off",
"remote_dft_gc1.RDFT_PROJECT" => "vega20c",
"remote_dft_gc1.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc1.VARIANT" => "gc1",
"remote_dft_gc1.SG4DOC_REV" => "A",
"remote_dft_gc1.SG4DOC_VER" => "1",
"remote_dft_gc10.design_context" => "vega20c",
"remote_dft_gc10.rdft_dv" => 1,
"remote_dft_gc10.dfxsip_compile" => 0,
"remote_dft_gc10.gc_compile" => 1,
"remote_dft_gc10.dfxsip_rsmu10" => 1,
"remote_dft_gc10.dfxsip_fastsim" => 0,
"remote_dft_gc10.dfx_suffix_lc" => "",
"remote_dft_gc10.dfx_suffix_uc" => "",
"remote_dft_gc10.RDFT_AUTOMATION" => "online",
"remote_dft_gc10.SGXML_AUTOMATION" => "online",
"remote_dft_gc10.SGXML_SMSG" => "on",
"remote_dft_gc10.SG4_ODT_FLOW" => "off",
"remote_dft_gc10.RDFT_PROJECT" => "vega20c",
"remote_dft_gc10.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc10.VARIANT" => "gc10",
"remote_dft_gc10.SG4DOC_REV" => "A",
"remote_dft_gc10.SG4DOC_VER" => "1",
"remote_dft_gc11.design_context" => "vega20c",
"remote_dft_gc11.rdft_dv" => 1,
"remote_dft_gc11.dfxsip_compile" => 0,
"remote_dft_gc11.gc_compile" => 1,
"remote_dft_gc11.dfxsip_rsmu10" => 1,
"remote_dft_gc11.dfxsip_fastsim" => 0,
"remote_dft_gc11.dfx_suffix_lc" => "",
"remote_dft_gc11.dfx_suffix_uc" => "",
"remote_dft_gc11.RDFT_AUTOMATION" => "online",
"remote_dft_gc11.SGXML_AUTOMATION" => "online",
"remote_dft_gc11.SGXML_SMSG" => "on",
"remote_dft_gc11.SG4_ODT_FLOW" => "off",
"remote_dft_gc11.RDFT_PROJECT" => "vega20c",
"remote_dft_gc11.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc11.VARIANT" => "gc11",
"remote_dft_gc11.SG4DOC_REV" => "A",
"remote_dft_gc11.SG4DOC_VER" => "1",
"remote_dft_gc12.design_context" => "vega20c",
"remote_dft_gc12.rdft_dv" => 1,
"remote_dft_gc12.dfxsip_compile" => 0,
"remote_dft_gc12.gc_compile" => 1,
"remote_dft_gc12.dfxsip_rsmu10" => 1,
"remote_dft_gc12.dfxsip_fastsim" => 0,
"remote_dft_gc12.dfx_suffix_lc" => "",
"remote_dft_gc12.dfx_suffix_uc" => "",
"remote_dft_gc12.RDFT_AUTOMATION" => "online",
"remote_dft_gc12.SGXML_AUTOMATION" => "online",
"remote_dft_gc12.SGXML_SMSG" => "on",
"remote_dft_gc12.SG4_ODT_FLOW" => "off",
"remote_dft_gc12.RDFT_PROJECT" => "vega20c",
"remote_dft_gc12.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc12.VARIANT" => "gc12",
"remote_dft_gc12.SG4DOC_REV" => "A",
"remote_dft_gc12.SG4DOC_VER" => "1",
"remote_dft_gc1_se.design_context" => "vega20c",
"remote_dft_gc1_se.rdft_dv" => 1,
"remote_dft_gc1_se.dfxsip_compile" => 0,
"remote_dft_gc1_se.gc_compile" => 1,
"remote_dft_gc1_se.dfxsip_rsmu10" => 1,
"remote_dft_gc1_se.dfxsip_fastsim" => 0,
"remote_dft_gc1_se.dfx_suffix_lc" => "",
"remote_dft_gc1_se.dfx_suffix_uc" => "",
"remote_dft_gc1_se.RDFT_AUTOMATION" => "online",
"remote_dft_gc1_se.SGXML_AUTOMATION" => "online",
"remote_dft_gc1_se.SGXML_SMSG" => "on",
"remote_dft_gc1_se.SG4_ODT_FLOW" => "off",
"remote_dft_gc1_se.RDFT_PROJECT" => "vega20c",
"remote_dft_gc1_se.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc1_se.VARIANT" => "gc1_se",
"remote_dft_gc1_se.SG4DOC_REV" => "A",
"remote_dft_gc1_se.SG4DOC_VER" => "1",
"remote_dft_gc2.design_context" => "vega20c",
"remote_dft_gc2.rdft_dv" => 1,
"remote_dft_gc2.dfxsip_compile" => 0,
"remote_dft_gc2.gc_compile" => 1,
"remote_dft_gc2.dfxsip_rsmu10" => 1,
"remote_dft_gc2.dfxsip_fastsim" => 0,
"remote_dft_gc2.dfx_suffix_lc" => "",
"remote_dft_gc2.dfx_suffix_uc" => "",
"remote_dft_gc2.RDFT_AUTOMATION" => "online",
"remote_dft_gc2.SGXML_AUTOMATION" => "online",
"remote_dft_gc2.SGXML_SMSG" => "on",
"remote_dft_gc2.SG4_ODT_FLOW" => "off",
"remote_dft_gc2.RDFT_PROJECT" => "vega20c",
"remote_dft_gc2.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc2.VARIANT" => "gc2",
"remote_dft_gc2.SG4DOC_REV" => "A",
"remote_dft_gc2.SG4DOC_VER" => "1",
"remote_dft_gc3.design_context" => "vega20c",
"remote_dft_gc3.rdft_dv" => 1,
"remote_dft_gc3.dfxsip_compile" => 0,
"remote_dft_gc3.gc_compile" => 1,
"remote_dft_gc3.dfxsip_rsmu10" => 1,
"remote_dft_gc3.dfxsip_fastsim" => 0,
"remote_dft_gc3.dfx_suffix_lc" => "",
"remote_dft_gc3.dfx_suffix_uc" => "",
"remote_dft_gc3.RDFT_AUTOMATION" => "online",
"remote_dft_gc3.SGXML_AUTOMATION" => "online",
"remote_dft_gc3.SGXML_SMSG" => "on",
"remote_dft_gc3.SG4_ODT_FLOW" => "off",
"remote_dft_gc3.RDFT_PROJECT" => "vega20c",
"remote_dft_gc3.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc3.VARIANT" => "gc3",
"remote_dft_gc3.SG4DOC_REV" => "A",
"remote_dft_gc3.SG4DOC_VER" => "1",
"remote_dft_gc4.design_context" => "vega20c",
"remote_dft_gc4.rdft_dv" => 1,
"remote_dft_gc4.dfxsip_compile" => 0,
"remote_dft_gc4.gc_compile" => 1,
"remote_dft_gc4.dfxsip_rsmu10" => 1,
"remote_dft_gc4.dfxsip_fastsim" => 0,
"remote_dft_gc4.dfx_suffix_lc" => "",
"remote_dft_gc4.dfx_suffix_uc" => "",
"remote_dft_gc4.RDFT_AUTOMATION" => "online",
"remote_dft_gc4.SGXML_AUTOMATION" => "online",
"remote_dft_gc4.SGXML_SMSG" => "on",
"remote_dft_gc4.SG4_ODT_FLOW" => "off",
"remote_dft_gc4.RDFT_PROJECT" => "vega20c",
"remote_dft_gc4.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc4.VARIANT" => "gc4",
"remote_dft_gc4.SG4DOC_REV" => "A",
"remote_dft_gc4.SG4DOC_VER" => "1",
"remote_dft_gc5.design_context" => "vega20c",
"remote_dft_gc5.rdft_dv" => 1,
"remote_dft_gc5.dfxsip_compile" => 0,
"remote_dft_gc5.gc_compile" => 1,
"remote_dft_gc5.dfxsip_rsmu10" => 1,
"remote_dft_gc5.dfxsip_fastsim" => 0,
"remote_dft_gc5.dfx_suffix_lc" => "",
"remote_dft_gc5.dfx_suffix_uc" => "",
"remote_dft_gc5.RDFT_AUTOMATION" => "online",
"remote_dft_gc5.SGXML_AUTOMATION" => "online",
"remote_dft_gc5.SGXML_SMSG" => "on",
"remote_dft_gc5.SG4_ODT_FLOW" => "off",
"remote_dft_gc5.RDFT_PROJECT" => "vega20c",
"remote_dft_gc5.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc5.VARIANT" => "gc5",
"remote_dft_gc5.SG4DOC_REV" => "A",
"remote_dft_gc5.SG4DOC_VER" => "1",
"remote_dft_gc6.design_context" => "vega20c",
"remote_dft_gc6.rdft_dv" => 1,
"remote_dft_gc6.dfxsip_compile" => 0,
"remote_dft_gc6.gc_compile" => 1,
"remote_dft_gc6.dfxsip_rsmu10" => 1,
"remote_dft_gc6.dfxsip_fastsim" => 0,
"remote_dft_gc6.dfx_suffix_lc" => "",
"remote_dft_gc6.dfx_suffix_uc" => "",
"remote_dft_gc6.RDFT_AUTOMATION" => "online",
"remote_dft_gc6.SGXML_AUTOMATION" => "online",
"remote_dft_gc6.SGXML_SMSG" => "on",
"remote_dft_gc6.SG4_ODT_FLOW" => "off",
"remote_dft_gc6.RDFT_PROJECT" => "vega20c",
"remote_dft_gc6.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc6.VARIANT" => "gc6",
"remote_dft_gc6.SG4DOC_REV" => "A",
"remote_dft_gc6.SG4DOC_VER" => "1",
"remote_dft_gc7.design_context" => "vega20c",
"remote_dft_gc7.rdft_dv" => 1,
"remote_dft_gc7.dfxsip_compile" => 0,
"remote_dft_gc7.gc_compile" => 1,
"remote_dft_gc7.dfxsip_rsmu10" => 1,
"remote_dft_gc7.dfxsip_fastsim" => 0,
"remote_dft_gc7.dfx_suffix_lc" => "",
"remote_dft_gc7.dfx_suffix_uc" => "",
"remote_dft_gc7.RDFT_AUTOMATION" => "online",
"remote_dft_gc7.SGXML_AUTOMATION" => "online",
"remote_dft_gc7.SGXML_SMSG" => "on",
"remote_dft_gc7.SG4_ODT_FLOW" => "off",
"remote_dft_gc7.RDFT_PROJECT" => "vega20c",
"remote_dft_gc7.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc7.VARIANT" => "gc7",
"remote_dft_gc7.SG4DOC_REV" => "A",
"remote_dft_gc7.SG4DOC_VER" => "1",
"remote_dft_gc8.design_context" => "vega20c",
"remote_dft_gc8.rdft_dv" => 1,
"remote_dft_gc8.dfxsip_compile" => 0,
"remote_dft_gc8.gc_compile" => 1,
"remote_dft_gc8.dfxsip_rsmu10" => 1,
"remote_dft_gc8.dfxsip_fastsim" => 0,
"remote_dft_gc8.dfx_suffix_lc" => "",
"remote_dft_gc8.dfx_suffix_uc" => "",
"remote_dft_gc8.RDFT_AUTOMATION" => "online",
"remote_dft_gc8.SGXML_AUTOMATION" => "online",
"remote_dft_gc8.SGXML_SMSG" => "on",
"remote_dft_gc8.SG4_ODT_FLOW" => "off",
"remote_dft_gc8.RDFT_PROJECT" => "vega20c",
"remote_dft_gc8.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc8.VARIANT" => "gc8",
"remote_dft_gc8.SG4DOC_REV" => "A",
"remote_dft_gc8.SG4DOC_VER" => "1",
"remote_dft_gc9.design_context" => "vega20c",
"remote_dft_gc9.rdft_dv" => 1,
"remote_dft_gc9.dfxsip_compile" => 0,
"remote_dft_gc9.gc_compile" => 1,
"remote_dft_gc9.dfxsip_rsmu10" => 1,
"remote_dft_gc9.dfxsip_fastsim" => 0,
"remote_dft_gc9.dfx_suffix_lc" => "",
"remote_dft_gc9.dfx_suffix_uc" => "",
"remote_dft_gc9.RDFT_AUTOMATION" => "online",
"remote_dft_gc9.SGXML_AUTOMATION" => "online",
"remote_dft_gc9.SGXML_SMSG" => "on",
"remote_dft_gc9.SG4_ODT_FLOW" => "off",
"remote_dft_gc9.RDFT_PROJECT" => "vega20c",
"remote_dft_gc9.PUBLISH_SHELL_ONLY" => 1,
"remote_dft_gc9.VARIANT" => "gc9",
"remote_dft_gc9.SG4DOC_REV" => "A",
"remote_dft_gc9.SG4DOC_VER" => "1",
"dfx.variant" => "vega20c",
"dfx.component_alias" => "dfx",
"dfx.uc_component_alias" => "DFX",
"dfx.module_variant" => "",
"dfx.module_suffix" => "",
"dfx.module_xsuffix" => "",
"dfx.uc_module_suffix" => "",
"dfx.dfx_comp_present" => 1,
"dfx.design_context" => "vega20c",
"dfx.rdft_dv" => 1,
"dfx.dfxsip_compile" => 0,
"dfx.gc_compile" => 1,
"dfx.dfxsip_rsmu10" => 1,
"dfx.dfxsip_fastsim" => 0,
"dfx.dfx_suffix_lc" => "",
"dfx.dfx_suffix_uc" => "",
"dfx.RDFT_AUTOMATION" => "online",
"dfx.SGXML_AUTOMATION" => "online",
"dfx.SGXML_SMSG" => "on",
"dfx.SG4_ODT_FLOW" => "off",
"dfx.SERVER" => 0,
"dfx.APU" => 0,
"dfx.DGPU" => 1,
"dfx.TECHRO_MACRO_NAME" => "TECHRO",
"dfx.PERFRO_MACRO_NAME" => "PERFRO16_HD",
"dfx.TECHRO_NUM_RO_INST" => 7,
"dfx.TECHRO_MACRO_PWR_PORT" => 0,
"dfx.PERFRO_MACRO_PWR_PORT" => 0,
"dfx.MASTATIC_MACRO_NAME" => "mastatic_b12",
"dfx.MASTATIC_TOP_METAL" => 12,
"dfx.MASTATIC_BOTTOM_METAL" => 1,
"dfx.rsmu_module_suffix" => "",
"dfx.uc_rsmu_module_suffix" => "",
"dfx.CNR_DFT_TILES" => ["0", "1", "2", "3"
],
"dfx.CNR_DFT_TILES.max" => 4,
"dfx.NUM_CNR_DFT_TILES" => 4,
"dfx.rsmu_unique_string" => "",
"dfx.lc_rsmu_unique_string" => "",
"dfx.MIC_TAM_PRESENT" => 0,
"dfx.MCM_PRESENT" => 0,
"dfx.GC_DFX_PRESENT" => 0,
"dfx.TDR_PERSISTENCE_PRESENT" => 1,
"dfx.XTRIG_NOT_USING_REFCLK" => 0,
"dfx.MAX_TDR_BROADCAST_INST" => 48,
"dfx.EARLY_1500_SHF_CAP" => 0,
"dfx.BC1500_IR_WIDTH" => 9,
"dfx.BC1500_TOTAL_DECODE" => 511,
"dfx.SC_SCAN_CHANNEL_WIDTH" => 32,
"dfx.SC_SHIFT_CNT_WIDTH" => 16,
"dfx.DFT_CLK_CNTL_PULSE_CNT_WIDTH" => 8,
"dfx.DFT_CLK_CNTL_LATENCY_CNT_WIDTH" => 10,
"dfx.MPCTS_SPLIT_TAP_POINTS" => 6,
"dfx.MPCTS_SPLIT_FUNC_CLK_PIPE" => 8,
"dfx.MPCTS_SPLIT_SHIFT_CLK_PIPE" => 2,
"dfx.DFT_LANES_CLK_CNTL_TOTAL_LANES" => 19,
"DFXIP_VERSION" => "4.1",
"dfx.DFXIP_VERSION" => "4.1",
"AEB_DFX_ALTTAP_DAP" => "005",
"dfx.AEB_DFX_ALTTAP_DAP" => "005",
"AEB_DFX_MTAP" => "032",
"dfx.AEB_DFX_MTAP" => "032",
"dfx.AEB_DFX_CHNL_STAC" => "042",
"dfx.PROJECT_COMPILE_SIZE" => 10,
"dfx.REP_INSERT_ENABLE" => 1,
"dfx.BACO_S5_PWROK_SIGNAL" => "Cpl_VDDCR_BACO_PWROKRAW",
"dfx.BACO_S5_PWROK_SIGNAL_TYPE" => "reset_signal",
"dfx.GFX_PWROKRAW_PRESENT" => 1,
"dfx.AEB_LATCH_SIGNAL" => "Cpl_SOC2BACO_ISOn",
"dfx.AEB_CLAMP_SIGNAL" => "Cpl_SOC2BACO_AEB_ISOn",
"dfx.DFTCLK_TILES" => ["0", "1", "2", "3", "4", "5", "6"
],
"dfx.DFTCLK_TILES.max" => 7,
"dfx.NUM_DFTCLK_TILES" => 7,
"dfx.DFTCLK_TILE_0_CLKS" => 6,
"dfx.DFTCLK_TILE_1_CLKS" => 2,
"dfx.DFTCLK_TILE_2_CLKS" => 2,
"dfx.DFTCLK_TILE_3_CLKS" => 2,
"dfx.DFTCLK_TILE_4_CLKS" => 3,
"dfx.DFTCLK_TILE_5_CLKS" => 3,
"dfx.DFTCLK_TILE_6_CLKS" => 3,
"dfx.DFTCLK_TILE_0_CLK_NAMES" => ["Cpl_GFXMPCLK", "Cpl_SOCCLK", "Cpl_MP0CLK", "Cpl_ENCCLK", "Cpl_DECCLK", "Cpl_DCFECLK"
],
"dfx.DFTCLK_TILE_0_CLK_NAMES.max" => 6,
"dfx.DFTCLK_TILE_1_CLK_NAMES" => ["Cpl_UCLK_a"
],
"dfx.DFTCLK_TILE_1_CLK_NAMES.max" => 1,
"dfx.DFTCLK_TILE_2_CLK_NAMES" => ["Cpl_UCLK_b"
],
"dfx.DFTCLK_TILE_2_CLK_NAMES.max" => 1,
"dfx.DFTCLK_TILE_3_CLK_NAMES" => ["Cpl_FCLK"
],
"dfx.DFTCLK_TILE_3_CLK_NAMES.max" => 1,
"dfx.DFTCLK_TILE_4_CLK_NAMES" => ["Cpl_DISPCLK", "Cpl_DPREFCLK", "Cpl_WAFLCLK"
],
"dfx.DFTCLK_TILE_4_CLK_NAMES.max" => 3,
"dfx.DFTCLK_TILE_5_CLK_NAMES" => ["Cpl_SMNCLK", "Cpl_MP1CLK", "Cpl_LCLK"
],
"dfx.DFTCLK_TILE_5_CLK_NAMES.max" => 3,
"dfx.DFTCLK_TILE_6_CLK_NAMES" => ["Cpl_GFXCLK_a", "Cpl_GFXCLK_b", "Cpl_GFXMPCLK"
],
"dfx.DFTCLK_TILE_6_CLK_NAMES.max" => 3,
"dfx.DFT_TILE_CLK_NAMES" => ["Cpl_REFCLK"
],
"dfx.DFT_TILE_CLK_NAMES.max" => 1,
"dfx.REFCLK_ROOTGATER_PRESENT" => 1,
"dfx.DFX_CLK_DLY_STOP_PORTS_PRESENT" => 0,
"dfx.dfx_scope" => ["gc"
],
"dfx.dfx_scope.max" => 1,
"dfx.tile_view" => 1,
"dfx.lite_soc_active" => 1,
"bc.variant" => "vg20_gpu",
"bc.subvariant" => "vega20c",
"bc.nbif_design.nbif0.sdp2_0" => 1,
"bc.nbif_design.nbif0.datawidth" => 512,
"bc.nbif_design.nbif0.tagwidth" => 10,
"bc.nbif_design.nbif0.unitidwidth" => 7,
"bc.nbif_design.nbif0.orig_offset_w" => 2,
"bc.nbif_design.nbif0.rdrsp_offset_w" => 4,
"bc.nbif_design.nbif0.rdrsp_data_user_w" => 3,
"bc.nbif_design.nbif0.gdc_sion_exist" => 1,
"bc.nbif_design.nbif0.mp1_in_baco" => 1,
"bc.nbif_design.nbif0.sdpusr_chid_support" => 0,
"bc.nbif_design.nbif0.sdpusr_prftchdis_support" => 0,
"bc.nbif_design.nbif0.uvdsch_offset" => 11,
"bc.nbif_design.nbif0.vcesch_offset" => 14,
"bc.nbif_design.nbif0.uvd1sch_offset" => 20,
"bc.nbif_design.nbif0.gfxsch_offset" => 17,
"bc.nbif_design.nbif0.hdp_ostd_npreq" => 128,
"bc.nbif_design.nbif0.nbif_ip_depot_only" => 0,
"bc.nbif_design.nbif0.enable_regslice" => 0,
"bc.nbif_design.nbif0.enable_vdci2" => 0,
"bc.nbif_design.nbif0.regslice_stage_num" => 0,
"nbif_rom_signature" => 43605,
"bc.nbif_rom_signature" => 43605,
"bc.is_nbif" => 1,
"bc.nbif_design.nbif0.iohub.if.addr_w" => 64,
"bc.nbif_design.nbif0.iohub.if.pasid_w" => 24,
"bc.nbif_design.nbif0.iohub.if.req_tag_w" => 10,
"bc.nbif_design.nbif0.iohub.if.req_len_w" => 6,
"bc.nbif_design.nbif0.iohub.if.probe_tag_w" => 0,
"bc.nbif_design.nbif0.iohub.if.qos_w" => 8,
"bc.nbif_design.nbif0.iohub.if.unitid_w" => 7,
"bc.nbif_design.nbif0.iohub.if.stream_w" => 16,
"bc.nbif_design.nbif0.iohub.if.nodeid_w" => 8,
"bc.nbif_design.nbif0.iohub.if.vc_count" => 8,
"bc.nbif_design.nbif0.iohub.if.orig_data_byte_w" => 64,
"bc.nbif_design.nbif0.iohub.if.orig_offset_w" => 2,
"bc.nbif_design.nbif0.iohub.if.rdrsp_offset_w" => 4,
"bc.nbif_design.nbif0.iohub.if.rdrsp_data_byte_w" => 64,
"bc.nbif_design.nbif0.iohub.if.rdrsp_user_w" => 20,
"bc.nbif_design.nbif0.iohub.if.wrrsp_user_w" => 20,
"bc.nbif_design.nbif0.iohub.if.bytes_per_credit" => 64,
"bc.nbif_design.nbif0.iohub.if.rd_bytes_per_credit" => 64,
"bc.nbif_design.nbif0.iohub.if.req_user_w" => 80,
"bc.nbif_design.nbif0.iohub.if.rdrsp_data_user_w" => 3,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.name" => "athub",
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.addr_w" => 48,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.pasid_w" => 24,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.req_tag_w" => 10,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.req_len_w" => 10,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.probe_tag_w" => 0,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.qos_w" => 8,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.unitid_w" => 7,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.stream_w" => 16,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.nodeid_w" => 8,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.vc_count" => 8,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.orig_data_byte_w" => 64,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.orig_offset_w" => 2,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.rdrsp_offset_w" => 4,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.rdrsp_data_byte_w" => 64,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.rdrsp_user_w" => 1,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.wrrsp_user_w" => 1,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.bytes_per_credit" => 64,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.rd_bytes_per_credit" => 64,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.req_user_w" => 23,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.rdrsp_data_user_w" => 3,
"bc.nbif_design.nbif0.sdp_dma_i_if0.if.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.name" => "athub",
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.addr_w" => 48,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.pasid_w" => 24,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.req_tag_w" => 10,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.req_len_w" => 10,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.probe_tag_w" => 0,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.qos_w" => 8,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.unitid_w" => 7,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.stream_w" => 16,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.nodeid_w" => 8,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.vc_count" => 8,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.orig_data_byte_w" => 64,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.orig_offset_w" => 2,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.rdrsp_offset_w" => 4,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.rdrsp_data_byte_w" => 64,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.bytes_per_credit" => 64,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.rd_bytes_per_credit" => 64,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.req_user_w" => 0,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.rdrsp_data_user_w" => 3,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.rdrsp_user_w" => 0,
"bc.nbif_design.nbif0.sdp_hst_o_if0.if.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.smn_init.if.addr_width" => 36,
"bc.nbif_design.nbif0.smn_init.if.data_width" => 32,
"bc.nbif_design.nbif0.smn_init.if.id_width" => 10,
"bc.nbif_design.nbif0.smn_init.if.awuser_width" => 36,
"bc.nbif_design.nbif0.smn_init.if.aruser_width" => 36,
"bc.nbif_design.nbif0.smn_targ.if.addr_width" => 36,
"bc.nbif_design.nbif0.smn_targ.if.data_width" => 32,
"bc.nbif_design.nbif0.smn_targ.if.id_width" => 18,
"bc.nbif_design.nbif0.smn_targ.if.awuser_width" => 20,
"bc.nbif_design.nbif0.smn_targ.if.aruser_width" => 20,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.name" => "hst",
"bc.nbif_design.nbif0.axi_hst_o_if0.if.addr_width" => 50,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.data_width" => 256,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.id_width" => 8,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.awuser_width" => 14,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.wuser_width" => 1,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.aruser_width" => 12,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.ruser_width" => 7,
"bc.nbif_design.nbif0.axi_hst_o_if0.if.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.axi_hst_o_if0.if.buser_width" => 64,
"bc.nbif_design.nbif0.axi_hst_o_if1.if.name" => "doorbell",
"bc.nbif_design.nbif0.axi_hst_o_if1.if.addr_width" => 32,
"bc.nbif_design.nbif0.axi_hst_o_if1.if.data_width" => 32,
"bc.nbif_design.nbif0.axi_hst_o_if1.if.id_width" => 5,
"bc.nbif_design.nbif0.axi_hst_o_if1.if.awuser_width" => 6,
"bc.nbif_design.nbif0.axi_hst_o_if1.if.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.axi_dma_i_if0.if.name" => "dmahb",
"bc.nbif_design.nbif0.axi_dma_i_if0.if.addr_width" => 64,
"bc.nbif_design.nbif0.axi_dma_i_if0.if.data_width" => 256,
"bc.nbif_design.nbif0.axi_dma_i_if0.if.id_width" => 19,
"bc.nbif_design.nbif0.axi_dma_i_if0.if.awuser_width" => 31,
"bc.nbif_design.nbif0.axi_dma_i_if0.if.aruser_width" => 31,
"bc.nbif_design.nbif0.axi_dma_i_if0.if.ruser_width" => 1,
"bc.nbif_design.nbif0.axi_dma_i_if0.if.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.addr_width" => 64,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.data_width" => 256,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.addr_offset" => 0,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.id_width" => 4,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.awuser_width" => 0,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.aruser_width" => 0,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.ruser_width" => 0,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.wuser_width" => 0,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.qos_w" => 0,
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.clk" => "Cpl_USBCLK",
"bc.nbif_design.nbif0.bifc_axi_dma_i_if0.if.rst" => "Cpl_RESETn_nbif",
"bc.nbif_design.syshub0.hst_switch0.client0.if.name" => "hdp",
"bc.nbif_design.syshub0.hst_switch0.client0.if.type" => "axi4_systemhub_hdp",
"bc.nbif_design.syshub0.hst_switch0.client0.if.addr_width" => 40,
"bc.nbif_design.syshub0.hst_switch0.client0.if.addr_offset" => 5,
"bc.nbif_design.syshub0.hst_switch0.client0.if.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.client0.if.id_width" => 7,
"bc.nbif_design.syshub0.hst_switch0.client0.if.awuser_width" => 14,
"bc.nbif_design.syshub0.hst_switch0.client0.if.wuser_width" => 1,
"bc.nbif_design.syshub0.hst_switch0.client0.if.aruser_width" => 12,
"bc.nbif_design.syshub0.hst_switch0.client0.if.ruser_width" => 7,
"bc.nbif_design.syshub0.hst_switch0.client0.if.buser_width" => 64,
"bc.nbif_design.syshub0.hst_switch0.client1.if.name" => "xdma",
"bc.nbif_design.syshub0.hst_switch0.client1.if.type" => "axi4_xdmatarg",
"bc.nbif_design.syshub0.hst_switch0.client1.if.addr_width" => 23,
"bc.nbif_design.syshub0.hst_switch0.client1.if.addr_offset" => 5,
"bc.nbif_design.syshub0.hst_switch0.client1.if.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.client1.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch0.client2.if.name" => "vga",
"bc.nbif_design.syshub0.hst_switch0.client2.if.type" => "axi4_vga",
"bc.nbif_design.syshub0.hst_switch0.client2.if.addr_width" => 17,
"bc.nbif_design.syshub0.hst_switch0.client2.if.addr_offset" => 2,
"bc.nbif_design.syshub0.hst_switch0.client2.if.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch0.client2.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch0.client2.if.aruser_width" => 8,
"bc.nbif_design.syshub0.hst_switch1.client0.if.name" => "ih",
"bc.nbif_design.syshub0.hst_switch1.client0.if.type" => "axi4_doorbell",
"bc.nbif_design.syshub0.hst_switch1.client0.if.addr_width" => 28,
"bc.nbif_design.syshub0.hst_switch1.client0.if.addr_offset" => 2,
"bc.nbif_design.syshub0.hst_switch1.client0.if.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client0.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.client0.if.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.client1.if.name" => "sdma0",
"bc.nbif_design.syshub0.hst_switch1.client1.if.type" => "axi4_doorbell",
"bc.nbif_design.syshub0.hst_switch1.client1.if.addr_width" => 28,
"bc.nbif_design.syshub0.hst_switch1.client1.if.addr_offset" => 2,
"bc.nbif_design.syshub0.hst_switch1.client1.if.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client1.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.client1.if.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.client2.if.name" => "sdma1",
"bc.nbif_design.syshub0.hst_switch1.client2.if.type" => "axi4_doorbell",
"bc.nbif_design.syshub0.hst_switch1.client2.if.addr_width" => 28,
"bc.nbif_design.syshub0.hst_switch1.client2.if.addr_offset" => 2,
"bc.nbif_design.syshub0.hst_switch1.client2.if.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client2.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.client2.if.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.client3.if.name" => "cpf",
"bc.nbif_design.syshub0.hst_switch1.client3.if.type" => "axi4_doorbell",
"bc.nbif_design.syshub0.hst_switch1.client3.if.addr_width" => 28,
"bc.nbif_design.syshub0.hst_switch1.client3.if.addr_offset" => 2,
"bc.nbif_design.syshub0.hst_switch1.client3.if.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client3.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.client3.if.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.client4.if.name" => "vcn",
"bc.nbif_design.syshub0.hst_switch1.client4.if.type" => "axi4_doorbell",
"bc.nbif_design.syshub0.hst_switch1.client4.if.addr_width" => 28,
"bc.nbif_design.syshub0.hst_switch1.client4.if.addr_offset" => 2,
"bc.nbif_design.syshub0.hst_switch1.client4.if.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client4.if.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.client4.if.awuser_width" => 6,
"bc.nbif_design.syshub0.dma_switch0.client0.if.name" => "dce",
"bc.nbif_design.syshub0.dma_switch0.client0.if.type" => "axi4_systemhub_az",
"bc.nbif_design.syshub0.dma_switch0.client0.if.addr_width" => 40,
"bc.nbif_design.syshub0.dma_switch0.client0.if.addr_offset" => 4,
"bc.nbif_design.syshub0.dma_switch0.client0.if.data_width" => 128,
"bc.nbif_design.syshub0.dma_switch0.client0.if.id_width" => 10,
"bc.nbif_design.syshub0.dma_switch0.client0.if.awuser_width" => 1,
"bc.nbif_design.syshub0.dma_switch0.client0.if.aruser_width" => 1,
"bc.nbif_design.syshub0.dma_switch0.client1.if.name" => "xdma",
"bc.nbif_design.syshub0.dma_switch0.client1.if.type" => "axi4_xdmainit",
"bc.nbif_design.syshub0.dma_switch0.client1.if.addr_width" => 48,
"bc.nbif_design.syshub0.dma_switch0.client1.if.addr_offset" => 5,
"bc.nbif_design.syshub0.dma_switch0.client1.if.data_width" => 256,
"bc.nbif_design.syshub0.dma_switch0.client1.if.id_width" => 1,
"bc.nbif_design.syshub0.dma_switch0.client1.if.awuser_width" => 1,
"bc.nbif_design.syshub0.dma_switch0.client1.if.qos_w" => 4,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.name" => "host_fb",
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.addr_width" => 50,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.id_width" => 6,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.aruser_width" => 12,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.awuser_width" => 11,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.ruser_width" => 7,
"bc.nbif_design.syshub0.hst_switch0.asib0.nic400.wuser_width" => 1,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.name" => "hdp",
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.addr_width" => 50,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.id_width" => 6,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.aruser_width" => 12,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.awuser_width" => 11,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.ruser_width" => 7,
"bc.nbif_design.syshub0.hst_switch0.amib0.nic400.wuser_width" => 1,
"bc.nbif_design.syshub0.hst_switch0.amib1.nic400.name" => "xdma",
"bc.nbif_design.syshub0.hst_switch0.amib1.nic400.addr_width" => 50,
"bc.nbif_design.syshub0.hst_switch0.amib1.nic400.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.amib1.nic400.id_width" => 6,
"bc.nbif_design.syshub0.hst_switch0.amib2.nic400.name" => "vga",
"bc.nbif_design.syshub0.hst_switch0.amib2.nic400.addr_width" => 50,
"bc.nbif_design.syshub0.hst_switch0.amib2.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch0.amib2.nic400.id_width" => 6,
"bc.nbif_design.syshub0.hst_switch0.amib2.nic400.aruser_width" => 12,
"bc.nbif_design.syshub0.hst_switch1.asib0.nic400.name" => "host_doorbell",
"bc.nbif_design.syshub0.hst_switch1.asib0.nic400.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.asib0.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.asib0.nic400.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.asib0.nic400.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.amib0.nic400.name" => "ih",
"bc.nbif_design.syshub0.hst_switch1.amib0.nic400.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib0.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib0.nic400.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.amib0.nic400.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.amib1.nic400.name" => "sdma0",
"bc.nbif_design.syshub0.hst_switch1.amib1.nic400.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib1.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib1.nic400.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.amib1.nic400.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.amib2.nic400.name" => "sdma1",
"bc.nbif_design.syshub0.hst_switch1.amib2.nic400.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib2.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib2.nic400.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.amib2.nic400.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.amib3.nic400.name" => "cpf",
"bc.nbif_design.syshub0.hst_switch1.amib3.nic400.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib3.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib3.nic400.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.amib3.nic400.awuser_width" => 6,
"bc.nbif_design.syshub0.hst_switch1.amib4.nic400.name" => "vcn",
"bc.nbif_design.syshub0.hst_switch1.amib4.nic400.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib4.nic400.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.amib4.nic400.id_width" => 5,
"bc.nbif_design.syshub0.hst_switch1.amib4.nic400.awuser_width" => 6,
"bc.nbif_design.syshub0.dma_switch0.asib2.nic400.name" => "xdma",
"bc.nbif_design.syshub0.dma_switch0.asib2.nic400.addr_width" => 48,
"bc.nbif_design.syshub0.dma_switch0.asib2.nic400.data_width" => 256,
"bc.nbif_design.syshub0.dma_switch0.asib2.nic400.id_width" => 1,
"bc.nbif_design.syshub0.dma_switch0.asib2.nic400.awuser_width" => 13,
"bc.nbif_design.syshub0.dma_switch0.asib0.nic400.name" => "mp1",
"bc.nbif_design.syshub0.dma_switch0.asib0.nic400.addr_width" => 48,
"bc.nbif_design.syshub0.dma_switch0.asib0.nic400.data_width" => 64,
"bc.nbif_design.syshub0.dma_switch0.asib0.nic400.id_width" => 8,
"bc.nbif_design.syshub0.dma_switch0.asib0.nic400.awuser_width" => 13,
"bc.nbif_design.syshub0.dma_switch0.asib0.nic400.aruser_width" => 13,
"bc.nbif_design.syshub0.dma_switch0.asib1.nic400.name" => "az",
"bc.nbif_design.syshub0.dma_switch0.asib1.nic400.addr_width" => 40,
"bc.nbif_design.syshub0.dma_switch0.asib1.nic400.data_width" => 128,
"bc.nbif_design.syshub0.dma_switch0.asib1.nic400.id_width" => 10,
"bc.nbif_design.syshub0.dma_switch0.asib1.nic400.awuser_width" => 13,
"bc.nbif_design.syshub0.dma_switch0.asib1.nic400.aruser_width" => 13,
"bc.nbif_design.syshub0.dma_switch0.amib0.nic400.name" => "dma_nbif",
"bc.nbif_design.syshub0.dma_switch0.amib0.nic400.addr_width" => 64,
"bc.nbif_design.syshub0.dma_switch0.amib0.nic400.data_width" => 256,
"bc.nbif_design.syshub0.dma_switch0.amib0.nic400.id_width" => 12,
"bc.nbif_design.syshub0.dma_switch0.amib0.nic400.awuser_width" => 13,
"bc.nbif_design.syshub0.dma_switch0.amib0.nic400.aruser_width" => 13,
"bc.nbif_design.nbif0.rsmu_variant" => "vg20_gpu",
"bc.nbif_design.nbif0.HwMajVer" => 6,
"bc.nbif_design.nbif0.HwMinVer" => 1,
"bc.nbif_design.nbif0.HwRev" => 0,
"bc.nbif_design.nbif0.SwIfMajVer" => 6,
"bc.nbif_design.nbif0.SwIfMinVer" => 1,
"bc.nbif_design.nbif0.SwIfRev" => 0,
"bc.nbif_design.nbif0.bifc_rdft_sms" => 1,
"bc.nbif_design.nbif0.shub_rdft_sms" => 1,
"bc.nbif_design.nbif0.name" => "gfx",
"bc.nbif_design.nbif0.soc_intr_wake" => 0,
"bc.nbif_design.nbif0.num_of_instances" => 1,
"bc.nbif_design.nbif0.instance_num_begin" => 0,
"bc.nbif_design.nbif0.unitid" => 33,
"bc.nbif_design.nbif0.aperid" => 0,
"bc.nbif_design.nbif0.multi_quad_spt" => 0,
"bc.nbif_design.nbif0.gfx" => 1,
"bc.nbif_design.nbif0.rc" => 2,
"bc.nbif_design.nbif0.shub_present" => 1,
"bc.nbif_design.nbif0.gdc_present" => 1,
"bc.nbif_design.nbif0.xdma_present" => 1,
"bc.nbif_design.nbif0.sdma1_present" => 1,
"bc.nbif_design.nbif0.acv_present" => 0,
"bc.nbif_design.nbif0.mmsch_present" => 1,
"bc.nbif_design.nbif0.mp1slv_present" => 0,
"bc.nbif_design.nbif0.pwrbrk_spt" => 0,
"bc.nbif_design.nbif0.baco_spt" => 1,
"bc.nbif_design.nbif0.bfc_pg" => "nil",
"bc.nbif_design.nbif0.gdc_pg" => "nil",
"bc.nbif_design.nbif0.rsmu_debug_bus_width" => 24,
"bc.nbif_design.rsmu10" => 1,
"bc.nbif_design.nbif0.bfc_pg_ext_pgslv" => 0,
"bc.nbif_design.nbif0.gdc_pg_ext_pgslv" => 0,
"bc.nbif_design.nbif0.static_pg" => 0,
"bc.nbif_design.nbif0.gmi_sp" => [
],
"bc.nbif_design.nbif0.gmi_sp.max" => 0,
"bc.nbif_design.nbif0.rtvc_support" => [
],
"bc.nbif_design.nbif0.rtvc_support.max" => 0,
"bc.nbif_design.nbif0.nbif_sion_client_num" => 4,
"bc.nbif_design.nbif0.side_port" => "nil",
"bc.nbif_design.nbif0.side_port_sion" => "no_sion",
"bc.nbif_design.nbif0.hrp_preq_credit" => 8,
"bc.nbif_design.nbif0.hrp_npreq_credit" => 8,
"bc.nbif_design.nbif0.hrp_pdat_credit" => 8,
"bc.nbif_design.nbif0.hrp_npdat_credit" => 4,
"bc.nbif_design.nbif0.gmi_ups_req_credit" => 8,
"bc.nbif_design.nbif0.gmi_ups_rsp_credit" => 8,
"bc.nbif_design.nbif0.gmi_sst_req_credit_nonpost" => 16,
"bc.nbif_design.nbif0.gmi_sst_dat_credit_nonpost" => 16,
"bc.nbif_design.nbif0.gmi_sst_req_credit_post" => 16,
"bc.nbif_design.nbif0.gmi_sst_dat_credit_post" => 16,
"bc.nbif_design.nbif0.gmi_sst_req_credit_nonbase" => 8,
"bc.nbif_design.nbif0.gmi_sst_dat_credit_nonbase" => 8,
"bc.nbif_design.nbif0.gmi_sst_rsp_credit" => 12,
"bc.nbif_design.nbif0.gsi_dns_req_credit" => 14,
"bc.nbif_design.nbif0.gsi_dns_rsp_credit" => 2,
"bc.nbif_design.nbif0.gsi_dns_credit_present" => 0,
"bc.nbif_design.nbif0.gmi_cplbuf_present" => 0,
"bc.nbif_design.nbif0.arb_inport_num" => 2,
"bc.nbif_design.nbif0.tht_sram" => "nbif_mem2p8x279pg",
"bc.nbif_design.nbif0.bfc_cdc" => 1,
"bc.nbif_design.nbif0.gdc_cdc" => 0,
"bc.nbif_design.nbif0.num_of_dev" => 1,
"bc.nbif_design.nbif0.num_of_axi_hst_o_if" => 2,
"bc.nbif_design.nbif0.num_of_sdp_hst_o_if" => 1,
"bc.nbif_design.nbif0.num_of_sdp_dma_i_if" => 1,
"bc.nbif_design.nbif0.num_of_axi_dma_i_if" => 1,
"bc.nbif_design.nbif0.num_of_bifc_axi_dma_i_if" => 0,
"bc.nbif_design.nbif0.gsi_outstd_queue_depth" => 192,
"bc.nbif_design.nbif0.gmi_outstd_queue_depth" => 512,
"bc.nbif_design.nbif0.f0_dummy_spt" => 0,
"bc.nbif_design.nbif0.doorbell_fence_support" => 1,
"bc.nbif_design.nbif0.a2s_req_aggr_exist" => 1,
"bc.nbif_design.nbif0.a2s_total_tag_num" => 256,
"bc.nbif_design.nbif0.usb_s5_support" => 0,
"bc.nbif_design.nbif0.sdp_iohub_requser_width" => 35,
"bc.nbif_design.nbif0.dev0.us.num_of_func" => 1,
"bc.nbif_design.nbif0.dev0.us.func0.name" => "us_func",
"bc.nbif_design.nbif0.dev0.us.func0.num_of_aper" => 1,
"bc.nbif_design.nbif0.dev0.us.func0.aper0" => 1,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.name" => "reg",
"bc.nbif_design.nbif0.dev0.us.func0.aper0.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_size_enum" => ["16384", "32768", "65536", "131072"
],
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_size_enum.max" => 4,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_bar_loc" => 1,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_bar_size" => "strap",
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_bar_vf_support" => 0,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_bar_prefetchable" => "strap",
"bc.nbif_design.nbif0.dev0.us.func0.aper0.msix" => 0,
"bc.nbif_design.nbif0.dev0.us.func0.aper0.aper_id_start" => 257,
"bc.nbif_design.nbif0.num_of_dbgclient" => 1,
"bc.nbif_design.nbif0.dbus_steer0.num_of_dbus_mux" => 2,
"bc.nbif_design.nbif0.dbus_steer0.dbus_mux0.num_of_dbg_input_used" => 57,
"bc.nbif_design.nbif0.dbus_steer0.dbus_mux1.num_of_dbg_input_used" => 48,
"bc.nbif_design.nbif0.dbus_steer1.num_of_dbus_mux" => 6,
"bc.nbif_design.nbif0.dbus_steer1.dbus_mux0.num_of_dbg_input_used" => 1,
"bc.nbif_design.nbif0.dbus_steer1.dbus_mux1.num_of_dbg_input_used" => 0,
"bc.nbif_design.nbif0.dbus_steer1.dbus_mux2.num_of_dbg_input_used" => 63,
"bc.nbif_design.nbif0.dbus_steer1.dbus_mux3.num_of_dbg_input_used" => 0,
"bc.nbif_design.nbif0.dbus_steer1.dbus_mux4.num_of_dbg_input_used" => 0,
"bc.nbif_design.nbif0.dbus_steer1.dbus_mux5.num_of_dbg_input_used" => 18,
"bc.nbif_design.nbif0.dev0.num_of_func" => 2,
"bc.nbif_design.nbif0.dev0.name" => "devgfx",
"bc.nbif_design.nbif0.dev0.devsernum" => 0,
"bc.nbif_design.nbif0.dev0.vdm1_support" => 1,
"bc.nbif_design.nbif0.dev0.dwn.num_of_func" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.d3hotd0_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.flr_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.vendor_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.pmi_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.pcie_cap_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.msi_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.msix_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.sata_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.subid_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.hyper_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.vendor_ext_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.vc_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.dsn_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.aer_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.resize_bar_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.pwr_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.dpa_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.sec_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.acs_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.ats_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.page_req_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.pasid_spt" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.tph_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.mc_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.ltr_supported_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.ari_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.sriov_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.gpu_iov_spt" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_pmeline" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_pmeline_name" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_pmeline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_smiline" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_smiline_name" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_smiline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_sciline" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_sciline_name" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_sciline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_nmiline" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_nmiline_name" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_nmiline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_cdc" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_location" => "bifc",
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_name" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_vec" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_vec.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_vc" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.bfc_intline_vc.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_cdc" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_name" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_vec" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_vec.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_vc" => [
],
"bc.nbif_design.nbif0.dev0.dwn.func0.gdc_intline_vc.max" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.name" => "dwn_pf",
"bc.nbif_design.nbif0.dev0.dwn.func0.pf_msi_vec_support" => 1,
"bc.nbif_design.nbif0.dev0.dwn.func0.pf_msix_vec_support" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.vf_msi_vec_support" => 0,
"bc.nbif_design.nbif0.dev0.dwn.func0.vf_msix_vec_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.name" => "amdgfx",
"bc.nbif_design.nbif0.dev0.func0.pfnum" => 0,
"bc.nbif_design.nbif0.dev0.func0.pfsernum" => 0,
"bc.nbif_design.nbif0.dev0.func0.vf_support" => 16,
"bc.nbif_design.nbif0.dev0.func0.vfsernum" => 0,
"bc.nbif_design.nbif0.dev0.func0.pf_msi_vec_support" => 3,
"bc.nbif_design.nbif0.dev0.func0.pf_msix_vec_support" => 3,
"bc.nbif_design.nbif0.dev0.func0.vf_msi_vec_support" => 2,
"bc.nbif_design.nbif0.dev0.func0.vf_msix_vec_support" => 2,
"bc.nbif_design.nbif0.dev0.func0.d3hotd0_spt" => 0,
"bc.nbif_design.nbif0.dev0.func0.flr_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.vendor_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.pmi_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.pcie_cap_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.msi_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.msix_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.sata_spt" => 0,
"bc.nbif_design.nbif0.dev0.func0.subid_spt" => 0,
"bc.nbif_design.nbif0.dev0.func0.hyper_spt" => 0,
"bc.nbif_design.nbif0.dev0.func0.vendor_ext_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.vc_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.dsn_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.aer_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.resize_bar_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.pwr_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.dpa_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.sec_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.acs_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.ats_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.page_req_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.pasid_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.tph_spt" => 0,
"bc.nbif_design.nbif0.dev0.func0.mc_spt" => 0,
"bc.nbif_design.nbif0.dev0.func0.ltr_supported_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.ari_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.sriov_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.gpu_iov_spt" => 1,
"bc.nbif_design.nbif0.dev0.func0.bfc_pmeline" => 0,
"bc.nbif_design.nbif0.dev0.func0.bfc_pmeline_name" => [
],
"bc.nbif_design.nbif0.dev0.func0.bfc_pmeline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.func0.tph_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.auxpwr_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.dma_atm_support" => 1,
"bc.nbif_design.nbif0.dev0.func0.bfc_intline" => 0,
"bc.nbif_design.nbif0.dev0.func0.gdc_intline" => 1,
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_cdc" => 0,
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_name" => ["IH_BIF_interrupt_line_PF"
],
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_name.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_vfname" => ["IH_BIF_interrupt_line_VF"
],
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_vfname.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_vec" => ["0"
],
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_vec.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_vc" => ["1"
],
"bc.nbif_design.nbif0.dev0.func0.gdc_intline_vc.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.msix_table_bir" => "strap",
"bc.nbif_design.nbif0.dev0.func0.msix_table_offset" => "strap",
"bc.nbif_design.nbif0.dev0.func0.smn_vwire_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.smn_vwire_total_set_num" => 0,
"bc.nbif_design.nbif0.dev0.func1.name" => "amdgfxaz",
"bc.nbif_design.nbif0.dev0.func1.pfnum" => 1,
"bc.nbif_design.nbif0.dev0.func1.pfsernum" => 1,
"bc.nbif_design.nbif0.dev0.func1.vf_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.vfsernum" => 16,
"bc.nbif_design.nbif0.dev0.func1.resizable_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.resize_bar_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.num_of_aper" => 1,
"bc.nbif_design.nbif0.dev0.func1.pf_msi_vec_support" => 1,
"bc.nbif_design.nbif0.dev0.func1.pf_msix_vec_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.vf_msi_vec_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.vf_msix_vec_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.tph_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.auxpwr_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.dma_atm_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.smn_vwire_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.smn_vwire_total_set_num" => 0,
"bc.nbif_design.nbif0.dev0.func1.d3hotd0_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.flr_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.vendor_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.pmi_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.pcie_cap_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.msi_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.msix_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.sata_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.subid_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.hyper_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.vendor_ext_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.vc_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.dsn_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.aer_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.pwr_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.dpa_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.sec_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.acs_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.ats_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.page_req_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.pasid_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.tph_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.mc_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.ltr_supported_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.ari_spt" => 1,
"bc.nbif_design.nbif0.dev0.func1.sriov_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.gpu_iov_spt" => 0,
"bc.nbif_design.nbif0.dev0.func1.bfc_pmeline" => 0,
"bc.nbif_design.nbif0.dev0.func1.bfc_pmeline_name" => [
],
"bc.nbif_design.nbif0.dev0.func1.bfc_pmeline_name.max" => 0,
"bc.nbif_design.nbif0.dev0.func1.bfc_intline" => 0,
"bc.nbif_design.nbif0.dev0.func1.gdc_intline" => 1,
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_cdc" => 0,
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_vec" => ["0"
],
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_vec.max" => 1,
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_vc" => ["1"
],
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_vc.max" => 1,
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_name" => ["DCE_NBIO_azcfg_interrupt"
],
"bc.nbif_design.nbif0.dev0.func1.gdc_intline_name.max" => 1,
"bc.nbif_design.nbif0.dev0.func1.aper0.name" => "reg",
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_size_enum" => ["16384"
],
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_size_enum.max" => 1,
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_bar_loc" => 1,
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_bar_size" => "strap",
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_bar_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func1.aper0.aper_bar_resize_support" => 0,
"bc.nbif_design.nbif0.dev0.func1.aper0.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.func1.aper0.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func1.aper0.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func1.aper0.is_smn_slv" => 1,
"bc.nbif_design.nbif0.dev0.func1.aper0.msix" => 0,
"bc.nbif_design.nbif0.dev0.func1.cicilper.exist" => 0,
"bc.nbif_design.nbif0.axi_hst_o_if0.num_of_client" => 3,
"bc.nbif_design.nbif0.axi_hst_o_if0.name" => "hsthb_ndb0",
"bc.nbif_design.nbif0.axi_hst_o_if0.direction" => "axi_hst_o",
"bc.nbif_design.nbif0.axi_hst_o_if0.addr_width" => 50,
"bc.nbif_design.nbif0.axi_hst_o_if0.data_width" => 256,
"bc.nbif_design.nbif0.axi_hst_o_if0.access_mode" => "RW",
"bc.nbif_design.nbif0.axi_hst_o_if0.client0.name" => "hdp",
"bc.nbif_design.nbif0.axi_hst_o_if0.client0.client_id" => 0,
"bc.nbif_design.nbif0.axi_hst_o_if0.client0.access_mode" => "RW",
"bc.nbif_design.nbif0.axi_hst_o_if0.client1.name" => "xdma",
"bc.nbif_design.nbif0.axi_hst_o_if0.client1.client_id" => 1,
"bc.nbif_design.nbif0.axi_hst_o_if0.client1.access_mode" => "W",
"bc.nbif_design.nbif0.axi_hst_o_if0.client2.name" => "vga",
"bc.nbif_design.nbif0.axi_hst_o_if0.client2.client_id" => 2,
"bc.nbif_design.nbif0.axi_hst_o_if0.client2.access_mode" => "RW",
"bc.nbif_design.nbif0.axi_hst_o_if1.num_of_client" => 5,
"bc.nbif_design.nbif0.axi_hst_o_if1.name" => "hsthb_db0",
"bc.nbif_design.nbif0.axi_hst_o_if1.direction" => "axi_hst_o",
"bc.nbif_design.nbif0.axi_hst_o_if1.addr_width" => 32,
"bc.nbif_design.nbif0.axi_hst_o_if1.data_width" => 32,
"bc.nbif_design.nbif0.axi_hst_o_if1.access_mode" => "W",
"bc.nbif_design.nbif0.axi_hst_o_if1.client0.name" => "ih",
"bc.nbif_design.nbif0.axi_hst_o_if1.client0.client_id" => 0,
"bc.nbif_design.nbif0.axi_hst_o_if1.client0.access_mode" => "W",
"bc.nbif_design.nbif0.axi_hst_o_if1.client1.name" => "sdma0",
"bc.nbif_design.nbif0.axi_hst_o_if1.client1.client_id" => 1,
"bc.nbif_design.nbif0.axi_hst_o_if1.client1.access_mode" => "W",
"bc.nbif_design.nbif0.axi_hst_o_if1.client2.name" => "sdma1",
"bc.nbif_design.nbif0.axi_hst_o_if1.client2.client_id" => 2,
"bc.nbif_design.nbif0.axi_hst_o_if1.client2.access_mode" => "W",
"bc.nbif_design.nbif0.axi_hst_o_if1.client3.name" => "vcn",
"bc.nbif_design.nbif0.axi_hst_o_if1.client3.client_id" => 4,
"bc.nbif_design.nbif0.axi_hst_o_if1.client3.access_mode" => "W",
"bc.nbif_design.nbif0.sdp_hst_o_if0.num_of_client" => 1,
"bc.nbif_design.nbif0.sdp_hst_o_if0.name" => "athub",
"bc.nbif_design.nbif0.sdp_hst_o_if0.access_mode" => "W",
"bc.nbif_design.nbif0.sdp_dma_i_if0.num_of_client" => 1,
"bc.nbif_design.nbif0.sdp_dma_i_if0.name" => "athub",
"bc.nbif_design.nbif0.sdp_dma_i_if0.direction" => "sdp_dma_i",
"bc.nbif_design.nbif0.sdp_dma_i_if0.addr_width" => 50,
"bc.nbif_design.nbif0.sdp_dma_i_if0.data_width" => 512,
"bc.nbif_design.nbif0.sdp_dma_i_if0.client0.name" => "mc",
"bc.nbif_design.nbif0.axi_dma_i_if0.num_of_client" => 2,
"bc.nbif_design.nbif0.axi_dma_i_if0.name" => "dmahb",
"bc.nbif_design.nbif0.axi_dma_i_if0.direction" => "axi_dma_i",
"bc.nbif_design.nbif0.axi_dma_i_if0.addr_width" => 64,
"bc.nbif_design.nbif0.axi_dma_i_if0.data_width" => 256,
"bc.nbif_design.nbif0.axi_dma_i_if0.access_mode" => "RW",
"bc.nbif_design.nbif0.axi_dma_i_if0.client0.name" => "dce",
"bc.nbif_design.nbif0.axi_dma_i_if0.client1.name" => "xdma",
"bc.nbif_design.syshub0.HwMajVer" => 1,
"bc.nbif_design.syshub0.HwMinVer" => 1,
"bc.nbif_design.syshub0.HwRev" => 0,
"bc.nbif_design.syshub0.SwIfMajVer" => 1,
"bc.nbif_design.syshub0.SwIfMinVer" => 1,
"bc.nbif_design.syshub0.SwIfRev" => 0,
"bc.nbif_design.syshub0.name" => "syshub",
"bc.nbif_design.syshub0.num_of_clk" => 1,
"bc.nbif_design.syshub0.name_of_clk" => ["SOC"
],
"bc.nbif_design.syshub0.name_of_clk.max" => 1,
"bc.nbif_design.syshub0.sw_id_width" => 19,
"bc.nbif_design.syshub0.sw_user_width" => 31,
"bc.nbif_design.syshub0.hst_switch0.name" => "hsthb_ndb0",
"bc.nbif_design.syshub0.hst_switch0.addr_width" => 50,
"bc.nbif_design.syshub0.hst_switch0.access_mode" => "RW",
"bc.nbif_design.syshub0.hst_switch0.addr_offset_lo" => "0x20",
"bc.nbif_design.syshub0.hst_switch0.addr_offset_hi" => "0x2f",
"bc.nbif_design.syshub0.hst_switch0.clk_domain" => 0,
"bc.nbif_design.syshub0.hst_switch0.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.client0.name" => "hdp",
"bc.nbif_design.syshub0.hst_switch0.client0.base_addr" => 0,
"bc.nbif_design.syshub0.hst_switch0.client0.high_addr" => 281474976710655,
"bc.nbif_design.syshub0.hst_switch0.client0.access_mode" => "RW",
"bc.nbif_design.syshub0.hst_switch0.client0.addr_width" => 40,
"bc.nbif_design.syshub0.hst_switch0.client0.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.client1.name" => "xdma",
"bc.nbif_design.syshub0.hst_switch0.client1.base_addr" => 281474976710656,
"bc.nbif_design.syshub0.hst_switch0.client1.high_addr" => 562949953421311,
"bc.nbif_design.syshub0.hst_switch0.client1.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch0.client1.addr_width" => 23,
"bc.nbif_design.syshub0.hst_switch0.client1.data_width" => 256,
"bc.nbif_design.syshub0.hst_switch0.client2.name" => "vga",
"bc.nbif_design.syshub0.hst_switch0.client2.base_addr" => 562949953421312,
"bc.nbif_design.syshub0.hst_switch0.client2.high_addr" => 844424930131967,
"bc.nbif_design.syshub0.hst_switch0.client2.access_mode" => "RW",
"bc.nbif_design.syshub0.hst_switch0.client2.addr_width" => 17,
"bc.nbif_design.syshub0.hst_switch0.client2.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch0.num_of_client" => 3,
"bc.nbif_design.syshub0.hst_switch1.name" => "hsthb_db0",
"bc.nbif_design.syshub0.hst_switch1.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch1.addr_offset_lo" => "0x30",
"bc.nbif_design.syshub0.hst_switch1.addr_offset_hi" => "0x3f",
"bc.nbif_design.syshub0.hst_switch1.clk_domain" => 0,
"bc.nbif_design.syshub0.hst_switch1.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client0.name" => "ih",
"bc.nbif_design.syshub0.hst_switch1.client0.base_addr" => 0,
"bc.nbif_design.syshub0.hst_switch1.client0.high_addr" => 268435455,
"bc.nbif_design.syshub0.hst_switch1.client0.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch1.client0.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client0.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client1.name" => "sdma0",
"bc.nbif_design.syshub0.hst_switch1.client1.base_addr" => 268435456,
"bc.nbif_design.syshub0.hst_switch1.client1.high_addr" => 536870911,
"bc.nbif_design.syshub0.hst_switch1.client1.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch1.client1.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client1.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client2.name" => "sdma1",
"bc.nbif_design.syshub0.hst_switch1.client2.base_addr" => 536870912,
"bc.nbif_design.syshub0.hst_switch1.client2.high_addr" => 805306367,
"bc.nbif_design.syshub0.hst_switch1.client2.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch1.client2.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client2.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client3.name" => "cpf",
"bc.nbif_design.syshub0.hst_switch1.client3.base_addr" => 805306368,
"bc.nbif_design.syshub0.hst_switch1.client3.high_addr" => 1073741823,
"bc.nbif_design.syshub0.hst_switch1.client3.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch1.client3.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client3.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client4.name" => "vcn",
"bc.nbif_design.syshub0.hst_switch1.client4.base_addr" => 1073741824,
"bc.nbif_design.syshub0.hst_switch1.client4.high_addr" => 1342177279,
"bc.nbif_design.syshub0.hst_switch1.client4.access_mode" => "W",
"bc.nbif_design.syshub0.hst_switch1.client4.addr_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.client4.data_width" => 32,
"bc.nbif_design.syshub0.hst_switch1.num_of_client" => 5,
"bc.nbif_design.syshub0.num_of_hst_switch" => 2,
"bc.nbif_design.syshub0.dma_switch0.name" => "dmahb",
"bc.nbif_design.syshub0.dma_switch0.access_mode" => "RW",
"bc.nbif_design.syshub0.dma_switch0.addr_offset_lo" => "0x40",
"bc.nbif_design.syshub0.dma_switch0.addr_offset_hi" => "0x4f",
"bc.nbif_design.syshub0.dma_switch0.clk_domain" => 0,
"bc.nbif_design.syshub0.dma_switch0.switch_qos_idx" => 0,
"bc.nbif_design.syshub0.dma_switch0.data_width" => 256,
"bc.nbif_design.syshub0.dma_switch0.fake" => 0,
"bc.nbif_design.syshub0.dma_switch0.client0.name" => "dce",
"bc.nbif_design.syshub0.dma_switch0.client0.ssid" => 0,
"bc.nbif_design.syshub0.dma_switch0.client0.id_width" => 10,
"bc.nbif_design.syshub0.dma_switch0.client0.data_width" => 128,
"bc.nbif_design.syshub0.dma_switch0.client0.access_mode" => "RW",
"bc.nbif_design.syshub0.dma_switch0.client0.qos_w" => 0,
"bc.nbif_design.syshub0.dma_switch0.client0.pair" => 0,
"bc.nbif_design.syshub0.dma_switch0.client0.axuser_extend_addr_en" => 0,
"bc.nbif_design.syshub0.dma_switch0.client1.name" => "xdma",
"bc.nbif_design.syshub0.dma_switch0.client1.ssid" => 1,
"bc.nbif_design.syshub0.dma_switch0.client1.id_width" => 1,
"bc.nbif_design.syshub0.dma_switch0.client1.data_width" => 256,
"bc.nbif_design.syshub0.dma_switch0.client1.access_mode" => "W",
"bc.nbif_design.syshub0.dma_switch0.client1.qos_w" => 4,
"bc.nbif_design.syshub0.dma_switch0.client1.pair" => 0,
"bc.nbif_design.syshub0.dma_switch0.client1.axuser_extend_addr_en" => 0,
"bc.nbif_design.syshub0.dma_switch0.num_of_client" => 2,
"bc.nbif_design.syshub0.num_of_dma_switch" => 1,
"bc.nbif_design.nbif0.num_of_dma_switch" => 0,
"bc.uvc_request_data_width" => 256,
"bc.uvc_response_data_width" => 256,
"bc.uvc_max_data_width" => 512,
"bc.nbif_design.nbif0.dev0.num_of_dma" => 3,
"bc.nbif_design.nbif0.dev0.num_of_a2s_cntl" => 2,
"bc.nbif_design.nbif0.dev0.bifc_num_of_a2s_cntl" => 0,
"bc.nbif_design.nbif0.dev0.dma0.name" => "athub",
"bc.nbif_design.nbif0.dev0.dma0.dma_protocol" => "sdp",
"bc.nbif_design.nbif0.dev0.dma0.sdp_unit_id" => 36,
"bc.nbif_design.nbif0.dev0.dma0.mapfunc" => 1,
"bc.nbif_design.nbif0.dev0.dma0.func_id" => 0,
"bc.nbif_design.nbif0.dev0.dma0.if_index" => 0,
"bc.nbif_design.nbif0.dev0.dma0.total_vfs" => 16,
"bc.nbif_design.nbif0.dev0.dma0.trans_types" => ["dram", "pcie_atomic", "pcie_msg"
],
"bc.nbif_design.nbif0.dev0.dma0.trans_types.max" => 3,
"bc.nbif_design.nbif0.dev0.dma0.trans_rates" => ["40", "40", "20"
],
"bc.nbif_design.nbif0.dev0.dma0.trans_rates.max" => 3,
"bc.nbif_design.nbif0.dev0.dma1.name" => "dce",
"bc.nbif_design.nbif0.dev0.dma1.dma_protocol" => "axi",
"bc.nbif_design.nbif0.dev0.dma1.axi_client_id" => 0,
"bc.nbif_design.nbif0.dev0.dma1.sdp_unit_id" => 38,
"bc.nbif_design.nbif0.dev0.dma1.mapfunc" => 1,
"bc.nbif_design.nbif0.dev0.dma1.func_id" => 1,
"bc.nbif_design.nbif0.dev0.dma1.if_index" => 0,
"bc.nbif_design.nbif0.dev0.dma1.addr_offset" => 4,
"bc.nbif_design.nbif0.dev0.dma1.a2s_cntl_reg_index" => 0,
"bc.nbif_design.nbif0.dev0.dma2.name" => "xdma",
"bc.nbif_design.nbif0.dev0.dma2.dma_protocol" => "axi",
"bc.nbif_design.nbif0.dev0.dma2.axi_client_id" => 1,
"bc.nbif_design.nbif0.dev0.dma2.sdp_unit_id" => 37,
"bc.nbif_design.nbif0.dev0.dma2.mapfunc" => 1,
"bc.nbif_design.nbif0.dev0.dma2.func_id" => 0,
"bc.nbif_design.nbif0.dev0.dma2.if_index" => 0,
"bc.nbif_design.nbif0.dev0.dma2.addr_offset" => 5,
"bc.nbif_design.nbif0.dev0.dma2.a2s_cntl_reg_index" => 1,
"bc.nbif_design.nbif0.dev0.dma2.access_mode" => "W",
"bc.nbif_design.nbif0.sideband0.name" => "ATHUB_NBIF_pri_stopped",
"bc.nbif_design.nbif0.sideband0.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.sideband0.is_shub" => 1,
"bc.nbif_design.nbif0.sideband0.is_s5" => 0,
"bc.nbif_design.nbif0.sideband0.signal_width" => 1,
"bc.nbif_design.nbif0.sideband0.default_value" => 1,
"bc.nbif_design.nbif0.num_of_sideband" => 5,
"bc.nbif_design.nbif0.sideband1.name" => "ATHUB_NBIF_set_uprgi_failure",
"bc.nbif_design.nbif0.sideband1.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.sideband1.is_shub" => 1,
"bc.nbif_design.nbif0.sideband1.is_s5" => 0,
"bc.nbif_design.nbif0.sideband1.signal_width" => 1,
"bc.nbif_design.nbif0.sideband1.default_value" => 0,
"bc.nbif_design.nbif0.sideband2.name" => "ATHUB_NBIF_set_pri_response_failure",
"bc.nbif_design.nbif0.sideband2.clk" => "Cpl_SOCCLK",
"bc.nbif_design.nbif0.sideband2.is_shub" => 1,
"bc.nbif_design.nbif0.sideband2.is_s5" => 0,
"bc.nbif_design.nbif0.sideband2.signal_width" => 1,
"bc.nbif_design.nbif0.sideband2.default_value" => 0,
"bc.nbif_design.nbif0.sideband3.name" => "PCIE_NBIF_SWUS_POWERSTATE",
"bc.nbif_design.nbif0.sideband3.clk" => "Cpl_LCLK",
"bc.nbif_design.nbif0.sideband3.is_shub" => 0,
"bc.nbif_design.nbif0.sideband3.is_s5" => 0,
"bc.nbif_design.nbif0.sideband3.signal_width" => 2,
"bc.nbif_design.nbif0.sideband3.default_value" => 0,
"bc.nbif_design.nbif0.sideband4.name" => "PCIE_NBIF_link_down",
"bc.nbif_design.nbif0.sideband4.clk" => "Cpl_LCLK",
"bc.nbif_design.nbif0.sideband4.is_shub" => 0,
"bc.nbif_design.nbif0.sideband4.is_s5" => 0,
"bc.nbif_design.nbif0.sideband4.signal_width" => 1,
"bc.nbif_design.nbif0.sideband4.default_value" => 0,
"bc.nbif_design.nbif0.dev0.func0.num_of_aper" => 8,
"bc.nbif_design.nbif0.dev0.func0.aper0.name" => "mem",
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_prefetchable" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper0.is_vf_prefetchable" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper0.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper0.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper0.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper0.if_name" => "hsthb_ndb0",
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_size_enum" => ["268435456", "536870912", "1073741824", "2147483648", "4294967296", "8589934592", "17179869184", "34359738368"
],
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_size_enum.max" => 8,
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_loc" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_size" => "strap",
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_vf_support" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_vf_loc" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_vf_size_enum" => ["268435456", "536870912", "1073741824", "2147483648", "4294967296", "8589934592", "17179869184", "34359738368"
],
"bc.nbif_design.nbif0.dev0.func0.aper0.aper_bar_vf_size_enum.max" => 8,
"bc.nbif_design.nbif0.dev0.func0.aper1.name" => "doorbell",
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_prefetchable" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper1.is_vf_prefetchable" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper1.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper1.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper1.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper1.if_name" => "hsthb_db0",
"bc.nbif_design.nbif0.dev0.func0.aper1.seq_class" => "",
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_size_enum" => ["1048576", "2097152", "4194304", "8388608"
],
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_size_enum.max" => 4,
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_loc" => 3,
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_size" => "strap",
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_vf_support" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_vf_loc" => 3,
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_vf_size_enum" => ["1048576", "2097152", "4194304", "8388608", "33554432", "67108864", "134217728", "268435456"
],
"bc.nbif_design.nbif0.dev0.func0.aper1.aper_bar_vf_size_enum.max" => 8,
"bc.nbif_design.nbif0.dev0.func0.aper2.name" => "reg",
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper2.is_vf_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper2.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper2.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper2.msix" => 2,
"bc.nbif_design.nbif0.dev0.func0.aper2.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper2.derived_class" => "mmreg",
"bc.nbif_design.nbif0.dev0.func0.aper2.seq_class" => "mmreg_base_seq",
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_size_enum" => ["65536", "131072", "262144", "524288"
],
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_size_enum.max" => 4,
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_loc" => 6,
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_size" => "strap",
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_vf_support" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_vf_loc" => 6,
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_vf_size_enum" => ["65536", "131072", "262144", "524288"
],
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_bar_vf_size_enum.max" => 4,
"bc.nbif_design.nbif0.dev0.func0.aper2.aper_id_start" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.name" => "vga",
"bc.nbif_design.nbif0.dev0.func0.aper3.aper_bar_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.is_pcie_aperture" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.is_smn_slv" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper3.seq_class" => "vga_fb_base_seq",
"bc.nbif_design.nbif0.dev0.func0.aper3.aper_size_enum" => ["131072"
],
"bc.nbif_design.nbif0.dev0.func0.aper3.aper_size_enum.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper3.aper_bar_size" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper3.aper_bar_vf_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.name" => "rom",
"bc.nbif_design.nbif0.dev0.func0.aper4.is_rom" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper4.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_size_enum" => ["131072", "262144", "524288", "1048576"
],
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_size_enum.max" => 4,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_bar_loc" => 7,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_bar_size" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_bar_vf_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_bar_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_bar_resize_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.msix" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper4.is_smn_slv" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper4.aper_id_start" => 17,
"bc.nbif_design.nbif0.dev0.func0.aper5.name" => "io",
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_bar_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper5.is_pcie_aperture" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper5.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper5.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper5.seq_class" => "io_base_seq",
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_size_enum" => ["1024"
],
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_size_enum.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_bar_loc" => 5,
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_bar_size" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_bar_type" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper5.aper_bar_vf_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper6.name" => "vga_io",
"bc.nbif_design.nbif0.dev0.func0.aper6.is_pcie_aperture" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper6.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper6.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper6.is_smn_slv" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper6.aper_size_enum" => ["131072"
],
"bc.nbif_design.nbif0.dev0.func0.aper6.aper_size_enum.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper6.seq_class" => "vga_reg_base_seq",
"bc.nbif_design.nbif0.dev0.func0.aper7.name" => "xdma",
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_bar_prefetchable" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper7.is_pcie_aperture" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper7.is_rom" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper7.belong_to_aper_index" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_desc" => "dummy",
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_size_enum" => ["1024"
],
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_size_enum.max" => 1,
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_bar_size" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_bar_type" => 0,
"bc.nbif_design.nbif0.dev0.func0.aper7.aper_bar_vf_support" => 0,
"bc.nbif_design.nbif0.dev0.func0.spt_msg_types" => ["ASRT_INTA", "ASRT_INTB", "ASRT_INTC", "ASRT_INTD", "DSRT_INTA", "DSRT_INTB", "DSRT_INTC", "DSRT_INTD", "UNLOCK", "PM_PME", "ERR_CORR", "ERR_NONFATAL", "ERR_FATAL", "OBFF", "LTR", "IGNORE_MSG", "PM_NAK", "VEND_MSG_0", "PME_TURN_OFF", "SET_SLOT_PWR", "ATS_INVALIDATE_CPL", "ATS_INVALIDATE_REQ", "ATS_PRGR", "ATS_PR", "VEND_MSG_1"
],
"bc.nbif_design.nbif0.dev0.func0.spt_msg_types.max" => 25,
"bc.nbif_design.nbif0.dev0.func1.spt_msg_types" => ["VEND_MSG_0", "VEND_MSG_1"
],
"bc.nbif_design.nbif0.dev0.func1.spt_msg_types.max" => 2,
"bc.nbif_design.nbif0.ras_controller_sideband" => 1,
"bc.nbif_design.nbif0.ras_action_athub" => 1,
"bc.nbif_design.nbif0.ras_spt" => 1,
"bc.nbif_design.nbif0.ras_cntl_num" => 2,
"bc.nbif_design.syshub0.num_of_gdc_clk" => 1,
"bc.nbif_design.nbif0.ras_cntl_name" => ["BIFL", "GDCSOC"
],
"bc.nbif_design.nbif0.ras_cntl_name.max" => 2,
"bc.nbif_design.nbif0.ras_cntl_domain" => ["BIFC", "GDC"
],
"bc.nbif_design.nbif0.ras_cntl_domain.max" => 2,
"bc.nbif_design.nbif0.ras_cntl_clk" => ["L", "SOC"
],
"bc.nbif_design.nbif0.ras_cntl_clk.max" => 2,
"bc.nbif_design.nbif0.ras_cid0.leaf_num" => 3,
"bc.nbif_design.nbif0.ras_cid1.leaf_num" => 6,
"bc.nbif_design.nbif0.ras_cid0.leaf_name" => ["IOHUB_ORIG", "IOHUB_CMPL", "SMNMST"
],
"bc.nbif_design.nbif0.ras_cid0.leaf_name.max" => 3,
"bc.nbif_design.nbif0.ras_cid1.leaf_name" => ["A2SR_MEM", "ATHUB_ORIG", "ATHUB_CMPL", "DMAHB", "HSTHB0", "HSTDB0"
],
"bc.nbif_design.nbif0.ras_cid1.leaf_name.max" => 6,
"bc.nbif_nbif0.SysDec0_start" => 0,
"bc.nbif_nbif0.SysDec0_size" => 72,
"bc.nbif_nbif0.SysDec2_start" => 80,
"bc.nbif_nbif0.SysDec2_size" => 688,
"bc.nbif_dbgu0.DbguDec_start" => 1536,
"bc.nbif_dbgu0.DbguDec_size" => 128,
"bc.nbif_dbgu1.DbguDec_start" => 1664,
"bc.nbif_dbgu1.DbguDec_size" => 128,
"bc.nbif_dbgu_nbio.DbguDec_start" => 1792,
"bc.nbif_dbgu_nbio.DbguDec_size" => 128,
"bc.nbif_dbgu_io.DbguDec_start" => 1920,
"bc.nbif_dbgu_io.DbguDec_size" => 128,
"bc.nbif_dfx.DfxDec_start" => 5632,
"bc.nbif_dfx.DfxDec_size" => 128,
"bc.nbif_dfx_dap.SocDftDec_start" => 5760,
"bc.nbif_dfx_dap.SocDftDec_size" => 128,
"bc.nbif_athub.AtcDec_start" => 12416,
"bc.nbif_athub.AtcDec_size" => 1024,
"bc.nbif_nbif0.BifDec1_start" => 13440,
"bc.nbif_nbif0.BifDec1_size" => 1536,
"bc.nbif_systemhub0.GdcDec_start" => 14976,
"bc.nbif_systemhub0.GdcDec_size" => 512,
"bc.nbif_hdp.HdpDec_start" => 15488,
"bc.nbif_hdp.HdpDec_size" => 1536,
"bc.nbif_osssys.OsssysDec_start" => 17024,
"bc.nbif_osssys.OsssysDec_size" => 1792,
"bc.nbif_sdma0.Sdma0Dec_start" => 18816,
"bc.nbif_sdma0.Sdma0Dec_size" => 6144,
"bc.nbif_sdma1.Sdma1Dec_start" => 24960,
"bc.nbif_sdma1.Sdma1Dec_size" => 6144,
"bc.nbif_gc.GfxDec0_start" => 32768,
"bc.nbif_gc.GfxDec0_size" => 20480,
"bc.nbif_df.DfDec_start" => 114688,
"bc.nbif_df.DfDec_size" => 8192,
"bc.nbif_gc.GfxDec1_start" => 163840,
"bc.nbif_gc.GfxDec1_size" => 98304,
"bc.nbif_nbif0.BifDec2_start" => 266240,
"bc.nbif_nbif0.BifDec2_size" => 12288,
"bc.nbif_Reserved_RsmuGpuregDecStart_start" => 294912,
"bc.nbif_Reserved_RsmuGpuregDecStart_size" => 128,
"bc.nbif_mp1.RsmuGpuregDec_start" => 295040,
"bc.nbif_mp1.RsmuGpuregDec_size" => 128,
"bc.nbif_thm.RsmuGpuregDec_start" => 295296,
"bc.nbif_thm.RsmuGpuregDec_size" => 128,
"bc.nbif_smuio.RsmuGpuregDec_start" => 295424,
"bc.nbif_smuio.RsmuGpuregDec_size" => 128,
"bc.nbif_fuse.RsmuGpuregDec_start" => 295552,
"bc.nbif_fuse.RsmuGpuregDec_size" => 128,
"bc.nbif_clka0.RsmuGpuregDec_start" => 295680,
"bc.nbif_clka0.RsmuGpuregDec_size" => 128,
"bc.nbif_clka1.RsmuGpuregDec_start" => 295808,
"bc.nbif_clka1.RsmuGpuregDec_size" => 128,
"bc.nbif_clka2.RsmuGpuregDec_start" => 295936,
"bc.nbif_clka2.RsmuGpuregDec_size" => 128,
"bc.nbif_clka3.RsmuGpuregDec_start" => 296064,
"bc.nbif_clka3.RsmuGpuregDec_size" => 128,
"bc.nbif_clka6.RsmuGpuregDec_start" => 296192,
"bc.nbif_clka6.RsmuGpuregDec_size" => 128,
"bc.nbif_gc.RsmuGpuregDec_start" => 296320,
"bc.nbif_gc.RsmuGpuregDec_size" => 128,
"bc.nbif_mmhub.RsmuGpuregDec_start" => 299264,
"bc.nbif_mmhub.RsmuGpuregDec_size" => 128,
"bc.nbif_athub.RsmuGpuregDec_start" => 299392,
"bc.nbif_athub.RsmuGpuregDec_size" => 128,
"bc.nbif_dbgu_nbio.RsmuGpuregDec_start" => 299520,
"bc.nbif_dbgu_nbio.RsmuGpuregDec_size" => 128,
"bc.nbif_dfx.RsmuGpuregDec_start" => 299648,
"bc.nbif_dfx.RsmuGpuregDec_size" => 128,
"bc.nbif_dbgu0.RsmuGpuregDec_start" => 299776,
"bc.nbif_dbgu0.RsmuGpuregDec_size" => 128,
"bc.nbif_dbgu1.RsmuGpuregDec_start" => 299904,
"bc.nbif_dbgu1.RsmuGpuregDec_size" => 128,
"bc.nbif_osssys.RsmuGpuregDec_start" => 300032,
"bc.nbif_osssys.RsmuGpuregDec_size" => 128,
"bc.nbif_hdp.RsmuGpuregDec_start" => 300160,
"bc.nbif_hdp.RsmuGpuregDec_size" => 128,
"bc.nbif_sdma0.RsmuGpuregDec_start" => 300288,
"bc.nbif_sdma0.RsmuGpuregDec_size" => 128,
"bc.nbif_sdma1.RsmuGpuregDec_start" => 300416,
"bc.nbif_sdma1.RsmuGpuregDec_size" => 128,
"bc.nbif_dbgu_io.RsmuGpuregDec_start" => 300672,
"bc.nbif_dbgu_io.RsmuGpuregDec_size" => 128,
"bc.nbif_df.RsmuGpuregDec_start" => 300800,
"bc.nbif_df.RsmuGpuregDec_size" => 128,
"bc.nbif_clkb0.RsmuGpuregDec_start" => 300928,
"bc.nbif_clkb0.RsmuGpuregDec_size" => 128,
"bc.nbif_dfx_dap.RsmuGpuregDec_start" => 301184,
"bc.nbif_dfx_dap.RsmuGpuregDec_size" => 128,
"bc.nbif_waflc.RsmuGpuregDec_start" => 303360,
"bc.nbif_waflc.RsmuGpuregDec_size" => 128,
"bc.nbif_pcie0.RsmuGpuregDec_start" => 303872,
"bc.nbif_pcie0.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs0.RsmuGpuregDec_start" => 305152,
"bc.nbif_pcs0.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs1.RsmuGpuregDec_start" => 305280,
"bc.nbif_pcs1.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs2.RsmuGpuregDec_start" => 305408,
"bc.nbif_pcs2.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs3.RsmuGpuregDec_start" => 305536,
"bc.nbif_pcs3.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs4.RsmuGpuregDec_start" => 305664,
"bc.nbif_pcs4.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs_hmi0.RsmuGpuregDec_start" => 305792,
"bc.nbif_pcs_hmi0.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs5.RsmuGpuregDec_start" => 305920,
"bc.nbif_pcs5.RsmuGpuregDec_size" => 128,
"bc.nbif_pcs6.RsmuGpuregDec_start" => 306048,
"bc.nbif_pcs6.RsmuGpuregDec_size" => 128,
"bc.nbif_nbif0.RsmuGpuregDec_start" => 308736,
"bc.nbif_nbif0.RsmuGpuregDec_size" => 128,
"bc.nbif_systemhub0.RsmuGpuregDec_start" => 311296,
"bc.nbif_systemhub0.RsmuGpuregDec_size" => 128,
"bc.nbif_umc0.RsmuGpuregDec_start" => 314112,
"bc.nbif_umc0.RsmuGpuregDec_size" => 128,
"bc.nbif_umc1.RsmuGpuregDec_start" => 314240,
"bc.nbif_umc1.RsmuGpuregDec_size" => 128,
"bc.nbif_umc2.RsmuGpuregDec_start" => 314368,
"bc.nbif_umc2.RsmuGpuregDec_size" => 128,
"bc.nbif_umc3.RsmuGpuregDec_start" => 314496,
"bc.nbif_umc3.RsmuGpuregDec_size" => 128,
"bc.nbif_umc4.RsmuGpuregDec_start" => 314624,
"bc.nbif_umc4.RsmuGpuregDec_size" => 128,
"bc.nbif_umc5.RsmuGpuregDec_start" => 314752,
"bc.nbif_umc5.RsmuGpuregDec_size" => 128,
"bc.nbif_umc6.RsmuGpuregDec_start" => 314880,
"bc.nbif_umc6.RsmuGpuregDec_size" => 128,
"bc.nbif_umc7.RsmuGpuregDec_start" => 315008,
"bc.nbif_umc7.RsmuGpuregDec_size" => 128,
"bc.nbif_clka4.RsmuGpuregDec_start" => 318208,
"bc.nbif_clka4.RsmuGpuregDec_size" => 128,
"bc.nbif_ras.RsmuGpuregDec_start" => 318464,
"bc.nbif_ras.RsmuGpuregDec_size" => 128,
"bc.nbif_clka5.RsmuGpuregDec_start" => 318592,
"bc.nbif_clka5.RsmuGpuregDec_size" => 128,
"bc.nbif_sdma2.RsmuGpuregDec_start" => 318976,
"bc.nbif_sdma2.RsmuGpuregDec_size" => 128,
"bc.nbif_sdma3.RsmuGpuregDec_start" => 319104,
"bc.nbif_sdma3.RsmuGpuregDec_size" => 128,
"bc.nbif_sdma4.RsmuGpuregDec_start" => 319232,
"bc.nbif_sdma4.RsmuGpuregDec_size" => 128,
"bc.nbif_mmhub1.RsmuGpuregDec_start" => 319360,
"bc.nbif_mmhub1.RsmuGpuregDec_size" => 128,
"bc.nbif_mp0.RsmuGpuregDec_start" => 327552,
"bc.nbif_mp0.RsmuGpuregDec_size" => 128,
"bc.nbif_umc0.UmcDec_start" => 327680,
"bc.nbif_umc0.UmcDec_size" => 32768,
"bc.nbif_umc1.UmcDec_start" => 1376256,
"bc.nbif_umc1.UmcDec_size" => 32768,
"bc.nbif_umc2.UmcDec_start" => 2424832,
"bc.nbif_umc2.UmcDec_size" => 32768,
"bc.nbif_umc3.UmcDec_start" => 3473408,
"bc.nbif_umc3.UmcDec_size" => 32768,
"bc.nbif_umc4.UmcDec_start" => 4521984,
"bc.nbif_umc4.UmcDec_size" => 32768,
"bc.nbif_umc5.UmcDec_start" => 5570560,
"bc.nbif_umc5.UmcDec_size" => 32768,
"bc.nbif_umc6.UmcDec_start" => 6619136,
"bc.nbif_umc6.UmcDec_size" => 32768,
"bc.nbif_umc7.UmcDec_start" => 7667712,
"bc.nbif_umc7.UmcDec_size" => 32768,
"bc.nbif_mp0.SmuMp0Dec_start" => 360448,
"bc.nbif_mp0.SmuMp0Dec_size" => 2048,
"bc.nbif_mp1.SmuMp1Dec_start" => 362496,
"bc.nbif_mp1.SmuMp1Dec_size" => 2048,
"bc.nbif_clka6.SmuClkDec_start" => 364544,
"bc.nbif_clka6.SmuClkDec_size" => 2048,
"bc.nbif_thm.SmuThmDec_start" => 366592,
"bc.nbif_thm.SmuThmDec_size" => 2048,
"bc.nbif_smuio.SmuSmuioDec_start" => 368640,
"bc.nbif_smuio.SmuSmuioDec_size" => 2048,
"bc.nbif_smuio.SmuPwrDec_start" => 370688,
"bc.nbif_smuio.SmuPwrDec_size" => 2048,
"bc.nbif_clka0.SmuClkDec_start" => 372736,
"bc.nbif_clka0.SmuClkDec_size" => 2048,
"bc.nbif_clka1.SmuClkDec_start" => 374784,
"bc.nbif_clka1.SmuClkDec_size" => 2048,
"bc.nbif_clka2.SmuClkDec_start" => 376832,
"bc.nbif_clka2.SmuClkDec_size" => 2048,
"bc.nbif_clka3.SmuClkDec_start" => 378880,
"bc.nbif_clka3.SmuClkDec_size" => 2048,
"bc.nbif_fuse.SmuFuseDec_start" => 380928,
"bc.nbif_fuse.SmuFuseDec_size" => 5120,
"bc.nbif_clkb0.SmuClkDec_start" => 391168,
"bc.nbif_clkb0.SmuClkDec_size" => 2048,
"bc.nbif_mmhub.MmhubDec_start" => 425984,
"bc.nbif_mmhub.MmhubDec_size" => 16384,
"bc.nbif_clka4.SmuClkDec_start" => 442368,
"bc.nbif_clka4.SmuClkDec_size" => 2048,
"bc.nbif_clka5.SmuClkDec_start" => 444416,
"bc.nbif_clka5.SmuClkDec_size" => 2048,
"bc.nbif_mmhub1.Mmhub1Dec_start" => 475136,
"bc.nbif_mmhub1.Mmhub1Dec_size" => 16384,
"bc.nbif_sdma2.Sdma2Dec_start" => 491520,
"bc.nbif_sdma2.Sdma2Dec_size" => 6144,
"bc.nbif_sdma3.Sdma3Dec_start" => 497664,
"bc.nbif_sdma3.Sdma3Dec_size" => 6144,
"bc.nbif_sdma4.Sdma4Dec_start" => 503808,
"bc.nbif_sdma4.Sdma4Dec_size" => 6144,
"bc.nbif_Reserved_RsmuMmioDecStart_start" => 16777216,
"bc.nbif_Reserved_RsmuMmioDecStart_size" => 4096,
"bc.nbif_mp1.RsmuMmioDec_start" => 16781312,
"bc.nbif_mp1.RsmuMmioDec_size" => 4096,
"bc.nbif_thm.RsmuMmioDec_start" => 16789504,
"bc.nbif_thm.RsmuMmioDec_size" => 4096,
"bc.nbif_smuio.RsmuMmioDec_start" => 16793600,
"bc.nbif_smuio.RsmuMmioDec_size" => 4096,
"bc.nbif_fuse.RsmuMmioDec_start" => 16797696,
"bc.nbif_fuse.RsmuMmioDec_size" => 4096,
"bc.nbif_clka0.RsmuMmioDec_start" => 16801792,
"bc.nbif_clka0.RsmuMmioDec_size" => 4096,
"bc.nbif_clka1.RsmuMmioDec_start" => 16805888,
"bc.nbif_clka1.RsmuMmioDec_size" => 4096,
"bc.nbif_clka2.RsmuMmioDec_start" => 16809984,
"bc.nbif_clka2.RsmuMmioDec_size" => 4096,
"bc.nbif_clka3.RsmuMmioDec_start" => 16814080,
"bc.nbif_clka3.RsmuMmioDec_size" => 4096,
"bc.nbif_clka6.RsmuMmioDec_start" => 16818176,
"bc.nbif_clka6.RsmuMmioDec_size" => 4096,
"bc.nbif_gc.RsmuMmioDec_start" => 16822272,
"bc.nbif_gc.RsmuMmioDec_size" => 4096,
"bc.nbif_mmhub.RsmuMmioDec_start" => 16916480,
"bc.nbif_mmhub.RsmuMmioDec_size" => 4096,
"bc.nbif_athub.RsmuMmioDec_start" => 16920576,
"bc.nbif_athub.RsmuMmioDec_size" => 4096,
"bc.nbif_dbgu_nbio.RsmuMmioDec_start" => 16924672,
"bc.nbif_dbgu_nbio.RsmuMmioDec_size" => 4096,
"bc.nbif_dfx.RsmuMmioDec_start" => 16928768,
"bc.nbif_dfx.RsmuMmioDec_size" => 4096,
"bc.nbif_dbgu0.RsmuMmioDec_start" => 16932864,
"bc.nbif_dbgu0.RsmuMmioDec_size" => 4096,
"bc.nbif_dbgu1.RsmuMmioDec_start" => 16936960,
"bc.nbif_dbgu1.RsmuMmioDec_size" => 4096,
"bc.nbif_osssys.RsmuMmioDec_start" => 16941056,
"bc.nbif_osssys.RsmuMmioDec_size" => 4096,
"bc.nbif_hdp.RsmuMmioDec_start" => 16945152,
"bc.nbif_hdp.RsmuMmioDec_size" => 4096,
"bc.nbif_sdma0.RsmuMmioDec_start" => 16949248,
"bc.nbif_sdma0.RsmuMmioDec_size" => 4096,
"bc.nbif_sdma1.RsmuMmioDec_start" => 16953344,
"bc.nbif_sdma1.RsmuMmioDec_size" => 4096,
"bc.nbif_dbgu_io.RsmuMmioDec_start" => 16961536,
"bc.nbif_dbgu_io.RsmuMmioDec_size" => 4096,
"bc.nbif_df.RsmuMmioDec_start" => 16965632,
"bc.nbif_df.RsmuMmioDec_size" => 4096,
"bc.nbif_clkb0.RsmuMmioDec_start" => 16969728,
"bc.nbif_clkb0.RsmuMmioDec_size" => 4096,
"bc.nbif_dfx_dap.RsmuMmioDec_start" => 16977920,
"bc.nbif_dfx_dap.RsmuMmioDec_size" => 4096,
"bc.nbif_waflc.RsmuMmioDec_start" => 17047552,
"bc.nbif_waflc.RsmuMmioDec_size" => 4096,
"bc.nbif_pcie0.RsmuMmioDec_start" => 17063936,
"bc.nbif_pcie0.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs0.RsmuMmioDec_start" => 17104896,
"bc.nbif_pcs0.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs1.RsmuMmioDec_start" => 17108992,
"bc.nbif_pcs1.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs2.RsmuMmioDec_start" => 17113088,
"bc.nbif_pcs2.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs3.RsmuMmioDec_start" => 17117184,
"bc.nbif_pcs3.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs4.RsmuMmioDec_start" => 17121280,
"bc.nbif_pcs4.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs_hmi0.RsmuMmioDec_start" => 17125376,
"bc.nbif_pcs_hmi0.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs5.RsmuMmioDec_start" => 17129472,
"bc.nbif_pcs5.RsmuMmioDec_size" => 4096,
"bc.nbif_pcs6.RsmuMmioDec_start" => 17133568,
"bc.nbif_pcs6.RsmuMmioDec_size" => 4096,
"bc.nbif_nbif0.RsmuMmioDec_start" => 17219584,
"bc.nbif_nbif0.RsmuMmioDec_size" => 4096,
"bc.nbif_systemhub0.RsmuMmioDec_start" => 17301504,
"bc.nbif_systemhub0.RsmuMmioDec_size" => 4096,
"bc.nbif_umc0.RsmuMmioDec_start" => 17391616,
"bc.nbif_umc0.RsmuMmioDec_size" => 4096,
"bc.nbif_umc1.RsmuMmioDec_start" => 17395712,
"bc.nbif_umc1.RsmuMmioDec_size" => 4096,
"bc.nbif_umc2.RsmuMmioDec_start" => 17399808,
"bc.nbif_umc2.RsmuMmioDec_size" => 4096,
"bc.nbif_umc3.RsmuMmioDec_start" => 17403904,
"bc.nbif_umc3.RsmuMmioDec_size" => 4096,
"bc.nbif_umc4.RsmuMmioDec_start" => 17408000,
"bc.nbif_umc4.RsmuMmioDec_size" => 4096,
"bc.nbif_umc5.RsmuMmioDec_start" => 17412096,
"bc.nbif_umc5.RsmuMmioDec_size" => 4096,
"bc.nbif_umc6.RsmuMmioDec_start" => 17416192,
"bc.nbif_umc6.RsmuMmioDec_size" => 4096,
"bc.nbif_umc7.RsmuMmioDec_start" => 17420288,
"bc.nbif_umc7.RsmuMmioDec_size" => 4096,
"bc.nbif_clka4.RsmuMmioDec_start" => 17522688,
"bc.nbif_clka4.RsmuMmioDec_size" => 4096,
"bc.nbif_ras.RsmuMmioDec_start" => 17530880,
"bc.nbif_ras.RsmuMmioDec_size" => 4096,
"bc.nbif_clka5.RsmuMmioDec_start" => 17534976,
"bc.nbif_clka5.RsmuMmioDec_size" => 4096,
"bc.nbif_sdma2.RsmuMmioDec_start" => 17547264,
"bc.nbif_sdma2.RsmuMmioDec_size" => 4096,
"bc.nbif_sdma3.RsmuMmioDec_start" => 17551360,
"bc.nbif_sdma3.RsmuMmioDec_size" => 4096,
"bc.nbif_sdma4.RsmuMmioDec_start" => 17555456,
"bc.nbif_sdma4.RsmuMmioDec_size" => 4096,
"bc.nbif_mmhub1.RsmuMmioDec_start" => 17559552,
"bc.nbif_mmhub1.RsmuMmioDec_size" => 4096,
"bc.nbif_mp0.RsmuMmioDec_start" => 17821696,
"bc.nbif_mp0.RsmuMmioDec_size" => 4096,
"bc.nbif_smuio.GpuRomMmio_start" => 17825792,
"bc.nbif_smuio.GpuRomMmio_size" => 1048576,
"bc.nbif_systemhub0.SyshubMmio_start" => 20971520,
"bc.nbif_systemhub0.SyshubMmio_size" => 1048576,
"bc.nbif_dfx_dap.SocDftMmio_start" => 48234496,
"bc.nbif_dfx_dap.SocDftMmio_size" => 1048576,
"bc.nbif_SmnConfig.SmnConfig_start" => 49283072,
"bc.nbif_SmnConfig.SmnConfig_size" => 1048576,
"bc.nbif_mp0.Mp0MmioPrivate_start" => 57671680,
"bc.nbif_mp0.Mp0MmioPrivate_size" => 1048576,
"bc.nbif_mp0.Mp0MmioPublic_start" => 58720256,
"bc.nbif_mp0.Mp0MmioPublic_size" => 1048576,
"bc.nbif_mp0.Mp0MmioSram_start" => 59768832,
"bc.nbif_mp0.Mp0MmioSram_size" => 1048576,
"bc.nbif_mp1.Mp1MmioPrivate_start" => 60817408,
"bc.nbif_mp1.Mp1MmioPrivate_size" => 1048576,
"bc.nbif_mp1.Mp1MmioPublic_start" => 61865984,
"bc.nbif_mp1.Mp1MmioPublic_size" => 1048576,
"bc.nbif_mp1.Mp1MmioSram_start" => 62914560,
"bc.nbif_mp1.Mp1MmioSram_size" => 1048576,
"bc.nbif_waflc.WaflcMmio_start" => 79691776,
"bc.nbif_waflc.WaflcMmio_size" => 2097152,
"bc.nbif_nbif0.nBifCfg_start" => 269484032,
"bc.nbif_nbif0.nBifCfg_size" => 1048576,
"bc.nbif_pcie0.PcieScfReg_start" => 286261248,
"bc.nbif_pcie0.PcieScfReg_size" => 1048576,
"bc.nbif_pcs0.PcsCfg_start" => 295698432,
"bc.nbif_pcs0.PcsCfg_size" => 1048576,
"bc.nbif_pcs1.PcsCfg_start" => 296747008,
"bc.nbif_pcs1.PcsCfg_size" => 1048576,
"bc.nbif_pcs2.PcsCfg_start" => 297795584,
"bc.nbif_pcs2.PcsCfg_size" => 1048576,
"bc.nbif_pcs3.PcsCfg_start" => 298844160,
"bc.nbif_pcs3.PcsCfg_size" => 1048576,
"bc.nbif_pcs4.PcsCfg_start" => 299892736,
"bc.nbif_pcs4.PcsCfg_size" => 1048576,
"bc.nbif_pcs_hmi0.PcsCfg_start" => 300941312,
"bc.nbif_pcs_hmi0.PcsCfg_size" => 1048576,
"bc.nbif_pcs5.PcsCfg_start" => 301989888,
"bc.nbif_pcs5.PcsCfg_size" => 1048576,
"bc.nbif_pcs6.PcsCfg_start" => 303038464,
"bc.nbif_pcs6.PcsCfg_size" => 1048576,
"bc.nbif_ras.RasCfg_start" => 329252864,
"bc.nbif_ras.RasCfg_size" => 1048576,
"bc.nbif_waflc.WaflLink_start" => 4294967296,
"bc.nbif_waflc.WaflLink_size" => 64424509440,
"bc.nbif_MC_VM_FB_mmhub.MmhubDec" => 11392,
"bc.nbif_MC_VM_FB_mmhub1.Mmhub1Dec" => 11392,
"bc.nbif_MC_VM_FB_gc.GfxDec1" => 92672,
"gpu.osssys.variant" => "vega20c",
"osssys.variant" => "vega20c",
"gpu.osssys.ih.support_gpu_virtualization" => 1,
"osssys.ih.support_gpu_virtualization" => 1,
"gpu.ih.support_gpu_virtualization" => 1,
"gpu.osssys.ih.vf_num" => 16,
"osssys.ih.vf_num" => 16,
"gpu.osssys.ih.page_migration" => 1,
"osssys.ih.page_migration" => 1,
"gpu.osssys.sem.no_entry_chain" => 1,
"osssys.sem.no_entry_chain" => 1,
"gpu.osssys.sem.gpu_virtualization" => 1,
"osssys.sem.gpu_virtualization" => 1,
"gpu.osssys.sem.atc_l1" => 1,
"osssys.sem.atc_l1" => 1,
"gpu.sdma0.variant" => "vega20c",
"sdma0.variant" => "vega20c",
"gpu.sdma0.dual_sdma_present" => 1,
"sdma0.dual_sdma_present" => 1,
"sdma.dual_sdma_present" => 1,
"gpu.sdma0.sram_ecc" => 1,
"sdma0.sram_ecc" => 1,
"sdma.sram_ecc" => 1,
"gpu.sdma0.dram_ecc" => 1,
"sdma0.dram_ecc" => 1,
"sdma.dram_ecc" => 1,
"gpu.sdma0.page_queue" => 1,
"sdma0.page_queue" => 1,
"sdma.page_queue" => 1,
"gpu.sdma0.gpuvm_48bit" => 1,
"sdma0.gpuvm_48bit" => 1,
"sdma.gpuvm_48bit" => 1,
"gpu.sdma0.data_buffer_1024" => 1,
"sdma0.data_buffer_1024" => 1,
"sdma.data_buffer_1024" => 1,
"gpu.sdma0.sem_addr_48bit" => 1,
"sdma0.sem_addr_48bit" => 1,
"sdma.sem_addr_48bit" => 1,
"gpu.sdma0.internal_addr_64bit" => 1,
"sdma0.internal_addr_64bit" => 1,
"sdma.internal_addr_64bit" => 1,
"gpu.sdma0.user_queue" => 1,
"sdma0.user_queue" => 1,
"sdma.user_queue" => 1,
"gpu.sdma0.disp_to_rotate" => 1,
"sdma0.disp_to_rotate" => 1,
"sdma.disp_to_rotate" => 1,
"gpu.sdma0.gpu_virtualization" => 1,
"sdma0.gpu_virtualization" => 1,
"sdma.gpu_virtualization" => 1,
"gpu.sdma0.atomic_cmd" => 1,
"sdma0.atomic_cmd" => 1,
"sdma.atomic_cmd" => 1,
"gpu.sdma0.midcmd_preempt" => 1,
"sdma0.midcmd_preempt" => 1,
"sdma.midcmd_preempt" => 1,
"gpu.sdma0.utc_l1" => 1,
"sdma0.utc_l1" => 1,
"sdma.utc_l1" => 1,
"gpu.sdma0.tmz" => 0,
"sdma0.tmz" => 0,
"sdma.tmz" => 0,
"gpu.sdma0.no_reserve1" => 0,
"sdma0.no_reserve1" => 0,
"sdma.no_reserve1" => 0,
"gpu.sdma0.power_gating" => 0,
"sdma0.power_gating" => 0,
"sdma.power_gating" => 0,
"gpu.sdma0.mem_addr_48bit" => 1,
"sdma0.mem_addr_48bit" => 1,
"sdma.mem_addr_48bit" => 1,
"gpu.sdma0.mem_data_512bit" => 1,
"sdma0.mem_data_512bit" => 1,
"sdma.mem_data_512bit" => 1,
"gpu.sdma0.ULV_status" => 1,
"sdma0.ULV_status" => 1,
"sdma.ULV_status" => 1,
"gpu.sdma0.gpu__sdma__dual_sdma_present" => 1,
"sdma0.gpu__sdma__dual_sdma_present" => 1,
"gpu.sdma.dual_sdma_present" => 1,
"gpu.sdma0.gpu__sdma__sram_ecc" => 1,
"sdma0.gpu__sdma__sram_ecc" => 1,
"gpu.sdma.sram_ecc" => 1,
"gpu.sdma0.gpu__sdma__page_queue" => 1,
"sdma0.gpu__sdma__page_queue" => 1,
"gpu.sdma.page_queue" => 1,
"gpu.sdma0.gpu__sdma__gpuvm_48bit" => 1,
"sdma0.gpu__sdma__gpuvm_48bit" => 1,
"gpu.sdma.gpuvm_48bit" => 1,
"gpu.sdma0.gpu__sdma__data_buffer_1024" => 1,
"sdma0.gpu__sdma__data_buffer_1024" => 1,
"gpu.sdma.data_buffer_1024" => 1,
"gpu.sdma0.gpu__sdma__sem_addr_48bit" => 1,
"sdma0.gpu__sdma__sem_addr_48bit" => 1,
"gpu.sdma.sem_addr_48bit" => 1,
"gpu.sdma0.gpu__sdma__internal_addr_64bit" => 1,
"sdma0.gpu__sdma__internal_addr_64bit" => 1,
"gpu.sdma.internal_addr_64bit" => 1,
"gpu.sdma0.gpu__sdma__user_queue" => 1,
"sdma0.gpu__sdma__user_queue" => 1,
"gpu.sdma.user_queue" => 1,
"gpu.sdma0.gpu__sdma__disp_to_rotate" => 1,
"sdma0.gpu__sdma__disp_to_rotate" => 1,
"gpu.sdma.disp_to_rotate" => 1,
"gpu.sdma0.gpu__sdma__gpu_virtualization" => 1,
"sdma0.gpu__sdma__gpu_virtualization" => 1,
"gpu.sdma.gpu_virtualization" => 1,
"gpu.sdma0.gpu__sdma__atomic_cmd" => 1,
"sdma0.gpu__sdma__atomic_cmd" => 1,
"gpu.sdma.atomic_cmd" => 1,
"gpu.sdma0.gpu__sdma__midcmd_preempt" => 1,
"sdma0.gpu__sdma__midcmd_preempt" => 1,
"gpu.sdma.midcmd_preempt" => 1,
"gpu.sdma0.gpu__sdma__utc_l1" => 1,
"sdma0.gpu__sdma__utc_l1" => 1,
"gpu.sdma.utc_l1" => 1,
"gpu.sdma0.gpu__sdma__tmz" => 0,
"sdma0.gpu__sdma__tmz" => 0,
"gpu.sdma.tmz" => 0,
"gpu.sdma0.gpu__sdma__no_reserve1" => 0,
"sdma0.gpu__sdma__no_reserve1" => 0,
"gpu.sdma.no_reserve1" => 0,
"gpu.sdma0.gpu__sdma__power_gating" => 0,
"sdma0.gpu__sdma__power_gating" => 0,
"gpu.sdma.power_gating" => 0,
"gpu.sdma0.gpu__sdma__mem_addr_48bit" => 1,
"sdma0.gpu__sdma__mem_addr_48bit" => 1,
"gpu.sdma.mem_addr_48bit" => 1,
"gpu.sdma0.sdma_num" => 5,
"sdma0.sdma_num" => 5,
"sdma.sdma_num" => 5,
"gpu.sdma0.tb_sdma_num" => 5,
"sdma0.tb_sdma_num" => 5,
"sdma.tb_sdma_num" => 5,
"gpu.sdma1.variant" => "vega20c",
"sdma1.variant" => "vega20c",
"gpu.sdma2.variant" => "vega20c",
"sdma2.variant" => "vega20c",
"gpu.sdma3.variant" => "vega20c",
"sdma3.variant" => "vega20c",
"gpu.sdma4.variant" => "vega20c",
"sdma4.variant" => "vega20c",
"mp.variant" => "vega20c",
"mp.present" => 1,
"mp.mp0_revid" => "0x00090100",
"mp.mp1_revid" => "0x00090100",
"mp.mp0_bootrom_revid" => "0xbc090100",
"mp.dgpu_only" => 1,
"mp.apu_or_dgpu" => 1,
"mp.mpdrm_present" => 1,
"mp.ntbcxf_present" => 0,
"mp.hubif_sram_hack" => 1,
"mp.mp0_shubif_present" => 0,
"mp.mp0_shubif_tlb_count" => 0,
"mp.mp0_shubif_xsv_en" => 0,
"mp.mp0_shubif_bridge_present" => 0,
"mp.mp0_mhubif_present" => 1,
"mp.mp0_mhubif_tlb_count" => 62,
"mp.mp0_mhubif_xsv_en" => 1,
"mp.mp1_shubif_present" => 1,
"mp.mp1_shubif_tlb_count" => 8,
"mp.mp1_shubif_xsv_en" => 0,
"mp.mp1_shubif_bridge_present" => 1,
"mp.mp1_mhubif_present" => 1,
"mp.mp1_mhubif_tlb_count" => 54,
"mp.mp1_mhubif_xsv_en" => 0,
"mp.mp0_shubif_soc_start_addr" => "0x00000000",
"mp.mp0_shubif_soc_start_addr_h" => "00000000",
"mp.mp0_shubif_soc_end_addr" => "0x00000000",
"mp.mp0_shubif_soc_end_addr_h" => "00000000",
"mp.mp0_mhubif_soc_start_addr" => "0x04000000",
"mp.mp0_mhubif_soc_start_addr_h" => "04000000",
"mp.mp0_mhubif_soc_end_addr" => "0xfbffffff",
"mp.mp0_mhubif_soc_end_addr_h" => "fbffffff",
"mp.mp1_shubif_soc_start_addr" => "0x04000000",
"mp.mp1_shubif_soc_start_addr_h" => "04000000",
"mp.mp1_shubif_soc_end_addr" => "0x23ffffff",
"mp.mp1_shubif_soc_end_addr_h" => "23ffffff",
"mp.mp1_mhubif_soc_start_addr" => "0x24000000",
"mp.mp1_mhubif_soc_start_addr_h" => "24000000",
"mp.mp1_mhubif_soc_end_addr" => "0xfbffffff",
"mp.mp1_mhubif_soc_end_addr_h" => "fbffffff",
"mp.mp0_mmu_sram_start_addr" => "0x00000000",
"mp.mp0_mmu_sram_start_addr_h" => "00000000",
"mp.mp0_mmu_sram_end_addr" => "0x000ffff",
"mp.mp0_mmu_sram_end_addr_h" => "000ffff",
"mp.mp1_mmu_sram_start_addr" => "0x00000000",
"mp.mp1_mmu_sram_start_addr_h" => "00000000",
"mp.mp1_mmu_sram_end_addr" => "0x0003ffff",
"mp.mp1_mmu_sram_end_addr_h" => "0003ffff",
"mp.apu_only" => 0,
"mp.server_only" => 0,
"mp.mp0_sram_size" => 64,
"mp.mp1_sram_size" => 256,
"mp.mp_edcmem1" => 1,
"mp.edcmem1" => 1,
"mp.mp0_sram_pg" => 0,
"mp_mem1p8192x32b8qs.mem_pg" => 0,
"mp.mp1_sram_pg" => 0,
"mp_mem1p32768x32b8qs.mem_pg" => 0,
"mp.mp1_initiator_id" => 1,
"mp.mp1_unit_id_DMAC" => 6,
"mp.mp1_unit_id_SysHub" => 5,
"mp.mp1_unit_id_SMN" => 4,
"mp.mp1_unit_id_CPU" => 2,
"mp.mp1_unit_id_JTAG" => 1,
"mp.mp1_unit_id_TestMst" => 0,
"mp.thm_initiator_id" => 3,
"mp.smuio_initiator_id" => 4,
"mp.fuse_initiator_id" => 5,
"mp.clka0_initiator_id" => 6,
"mp.clka1_initiator_id" => 7,
"mp.clka2_initiator_id" => 8,
"mp.clka3_initiator_id" => 9,
"mp.clka6_initiator_id" => 10,
"mp.gc_initiator_id" => 11,
"mp.gc_unit_id_RLC_V" => 6,
"mp.gc_unit_id_UTCL2" => 5,
"mp.gc_unit_id_GRBM" => 3,
"mp.gc_unit_id_CPF" => 2,
"mp.gc_unit_id_CP" => 1,
"mp.gc_unit_id__RLC" => 0,
"mp.mmhub_initiator_id" => 34,
"mp.athub_initiator_id" => 35,
"mp.dbgu_nbio_initiator_id" => 36,
"mp.dfx_initiator_id" => 37,
"mp.dfx_unit_id_AMD" => 2,
"mp.dfx_unit_id_ATI_JTAG" => 3,
"mp.dfx_unit_id_TST_JTAG" => 4,
"mp.dbgu0_initiator_id" => 38,
"mp.dbgu1_initiator_id" => 39,
"mp.osssys_initiator_id" => 40,
"mp.osssys_unit_id_SEM" => 0,
"mp.osssys_unit_id_IH" => 1,
"mp.hdp_initiator_id" => 41,
"mp.sdma0_initiator_id" => 42,
"mp.sdma0_unit_id_SDMA0" => 0,
"mp.sdma1_initiator_id" => 43,
"mp.sdma1_unit_id_SDMA1" => 0,
"mp.dbgu_io_initiator_id" => 45,
"mp.df_initiator_id" => 46,
"mp.df_unit_id_PRQ0" => 2,
"mp.df_unit_id_PRQ1" => 3,
"mp.df_unit_id_PwrMgt0" => 4,
"mp.df_unit_id_PwrMgt1" => 5,
"mp.df_unit_id_Pint0" => 6,
"mp.df_unit_id_Pint1" => 7,
"mp.clkb0_initiator_id" => 47,
"mp.dfx_dap_initiator_id" => 49,
"mp.waflc_initiator_id" => 66,
"mp.waflc_unit_id_MiscDie00" => 0,
"mp.waflc_unit_id_MiscDie01" => 1,
"mp.waflc_unit_id_MiscDie02" => 2,
"mp.waflc_unit_id_MiscDie03" => 3,
"mp.waflc_unit_id_MiscDie04" => 4,
"mp.waflc_unit_id_MiscDie05" => 5,
"mp.waflc_unit_id_MiscDie06" => 6,
"mp.waflc_unit_id_MiscDie07" => 7,
"mp.waflc_unit_id_MiscDie08" => 8,
"mp.waflc_unit_id_MiscDie09" => 9,
"mp.waflc_unit_id_MiscDie10" => 10,
"mp.waflc_unit_id_MiscDie11" => 11,
"mp.waflc_unit_id_MiscDie12" => 12,
"mp.waflc_unit_id_MiscDie13" => 13,
"mp.waflc_unit_id_MiscDie14" => 14,
"mp.waflc_unit_id_MiscDie15" => 15,
"mp.waflc_unit_id_Mp1Die00" => 16,
"mp.waflc_unit_id_Mp1Die01" => 17,
"mp.waflc_unit_id_Mp1Die02" => 18,
"mp.waflc_unit_id_Mp1Die03" => 19,
"mp.waflc_unit_id_Mp1Die04" => 20,
"mp.waflc_unit_id_Mp1Die05" => 21,
"mp.waflc_unit_id_Mp1Die06" => 22,
"mp.waflc_unit_id_Mp1Die07" => 23,
"mp.waflc_unit_id_Mp1Die08" => 24,
"mp.waflc_unit_id_Mp1Die09" => 25,
"mp.waflc_unit_id_Mp1Die10" => 26,
"mp.waflc_unit_id_Mp1Die11" => 27,
"mp.waflc_unit_id_Mp1Die12" => 28,
"mp.waflc_unit_id_Mp1Die13" => 29,
"mp.waflc_unit_id_Mp1Die14" => 30,
"mp.waflc_unit_id_Mp1Die15" => 31,
"mp.waflc_unit_id_Mp0Die00" => 32,
"mp.waflc_unit_id_Mp0Die01" => 33,
"mp.waflc_unit_id_Mp0Die02" => 34,
"mp.waflc_unit_id_Mp0Die03" => 35,
"mp.waflc_unit_id_Mp0Die04" => 36,
"mp.waflc_unit_id_Mp0Die05" => 37,
"mp.waflc_unit_id_Mp0Die06" => 38,
"mp.waflc_unit_id_Mp0Die07" => 39,
"mp.waflc_unit_id_Mp0Die08" => 40,
"mp.waflc_unit_id_Mp0Die09" => 41,
"mp.waflc_unit_id_Mp0Die10" => 42,
"mp.waflc_unit_id_Mp0Die11" => 43,
"mp.waflc_unit_id_Mp0Die12" => 44,
"mp.waflc_unit_id_Mp0Die13" => 45,
"mp.waflc_unit_id_Mp0Die14" => 46,
"mp.waflc_unit_id_Mp0Die15" => 47,
"mp.pcie0_initiator_id" => 70,
"mp.pcs0_initiator_id" => 80,
"mp.pcs1_initiator_id" => 81,
"mp.pcs2_initiator_id" => 82,
"mp.pcs3_initiator_id" => 83,
"mp.pcs4_initiator_id" => 84,
"mp.pcs_hmi0_initiator_id" => 85,
"mp.pcs5_initiator_id" => 86,
"mp.pcs6_initiator_id" => 87,
"mp.nbif0_initiator_id" => 108,
"mp.nbif0_unit_id_NBIF00" => 0,
"mp.nbif0_unit_id_NBIF01" => 1,
"mp.nbif0_unit_id_NBIF02" => 2,
"mp.nbif0_unit_id_NBIF03" => 3,
"mp.nbif0_unit_id_NBIF04" => 4,
"mp.nbif0_unit_id_NBIF05" => 5,
"mp.nbif0_unit_id_NBIF06" => 6,
"mp.nbif0_unit_id_NBIF07" => 7,
"mp.nbif0_unit_id_NBIF08" => 8,
"mp.nbif0_unit_id_NBIF09" => 9,
"mp.nbif0_unit_id_NBIF10" => 10,
"mp.nbif0_unit_id_NBIF11" => 11,
"mp.nbif0_unit_id_NBIF12" => 12,
"mp.nbif0_unit_id_NBIF13" => 13,
"mp.nbif0_unit_id_NBIF14" => 14,
"mp.nbif0_unit_id_NBIF15" => 15,
"mp.nbif0_unit_id_NBIF16" => 16,
"mp.nbif0_unit_id_NBIF17" => 17,
"mp.nbif0_unit_id_NBIF18" => 18,
"mp.nbif0_unit_id_NBIF19" => 19,
"mp.nbif0_unit_id_NBIF20" => 20,
"mp.nbif0_unit_id_NBIF21" => 21,
"mp.nbif0_unit_id_NBIF22" => 22,
"mp.nbif0_unit_id_NBIF23" => 23,
"mp.nbif0_unit_id_NBIF24" => 24,
"mp.nbif0_unit_id_NBIF25" => 25,
"mp.nbif0_unit_id_NBIF26" => 26,
"mp.nbif0_unit_id_NBIF27" => 27,
"mp.nbif0_unit_id_NBIF28" => 28,
"mp.nbif0_unit_id_NBIF29" => 29,
"mp.nbif0_unit_id_NBIF30" => 30,
"mp.nbif0_unit_id_NBIF31" => 31,
"mp.nbif0_unit_id_NBIF32" => 32,
"mp.nbif0_unit_id_NBIF33" => 33,
"mp.nbif0_unit_id_NBIF34" => 34,
"mp.nbif0_unit_id_NBIF35" => 35,
"mp.nbif0_unit_id_NBIF36" => 36,
"mp.nbif0_unit_id_NBIF37" => 37,
"mp.nbif0_unit_id_NBIF38" => 38,
"mp.nbif0_unit_id_NBIF39" => 39,
"mp.nbif0_unit_id_NBIF40" => 40,
"mp.nbif0_unit_id_NBIF41" => 41,
"mp.nbif0_unit_id_NBIF42" => 42,
"mp.nbif0_unit_id_NBIF43" => 43,
"mp.nbif0_unit_id_NBIF44" => 44,
"mp.nbif0_unit_id_NBIF45" => 45,
"mp.nbif0_unit_id_NBIF46" => 46,
"mp.nbif0_unit_id_NBIF47" => 47,
"mp.nbif0_unit_id_NBIF48" => 48,
"mp.nbif0_unit_id_NBIF49" => 49,
"mp.nbif0_unit_id_NBIF50" => 50,
"mp.nbif0_unit_id_NBIF51" => 51,
"mp.nbif0_unit_id_NBIF52" => 52,
"mp.nbif0_unit_id_NBIF53" => 53,
"mp.nbif0_unit_id_NBIF54" => 54,
"mp.nbif0_unit_id_NBIF55" => 55,
"mp.systemhub0_initiator_id" => 128,
"mp.umc0_initiator_id" => 150,
"mp.umc1_initiator_id" => 151,
"mp.umc2_initiator_id" => 152,
"mp.umc3_initiator_id" => 153,
"mp.umc4_initiator_id" => 154,
"mp.umc5_initiator_id" => 155,
"mp.umc6_initiator_id" => 156,
"mp.umc7_initiator_id" => 157,
"mp.clka4_initiator_id" => 182,
"mp.clka5_initiator_id" => 185,
"mp.ras_initiator_id" => 184,
"mp.sdma2_initiator_id" => 188,
"mp.sdma2_unit_id_SDMA2" => 0,
"mp.sdma3_initiator_id" => 189,
"mp.sdma3_unit_id_SDMA3" => 0,
"mp.sdma4_initiator_id" => 190,
"mp.sdma4_unit_id_SDMA4" => 0,
"mp.mmhub1_initiator_id" => 191,
"mp.mp0_initiator_id" => 255,
"mp.mp0_unit_id_CPUSec" => 55,
"mp.mp0_unit_id_CCP1" => 52,
"mp.mp0_unit_id_SysHub" => 5,
"mp.mp0_unit_id_SMN" => 4,
"mp.mp0_unit_id_CCP0" => 3,
"mp.mp0_unit_id_CPU" => 2,
"mp.mp0_unit_id_JTAG" => 1,
"mp.mp0_unit_id_TestMst" => 0,
"mp.mp0_hwid" => "0x0FE",
"mp.mp0_swifid" => "0x0FE",
"mp.mp0_hwrev" => "0x0",
"mp.mp0_hwmajrev" => "0x9",
"mp.mp0_hwminrev" => "0x0",
"mp.mp0_swifmajver" => "0x1",
"mp.mp0_swifminver" => "0x1",
"mp.mp0_swifrev" => "0x0",
"mp.mp1_hwid" => "0x1",
"mp.mp1_swifid" => "0x1",
"mp.mp1_hwrev" => "0x0",
"mp.mp1_hwmajrev" => "0x9",
"mp.mp1_hwminrev" => "0x0",
"mp.mp1_swifmajver" => "0x1",
"mp.mp1_swifminver" => "0x1",
"mp.mp1_swifrev" => "0x0",
"mp.smn_axi_uvc_burst_length" => "256",
"mp.smn_axi_uvc_qos_width" => "256",
"mp.smn_axi_uvc_region_width" => "4",
"mp.smn_axi_uvc_cache_width" => "4",
"mp.smn_axi_uvc_master_id_width" => "18",
"mp.smn_axi_uvc_slave_id_width" => "10",
"mp.smn_axi_uvc_user_field_width" => "20",
"mp.axi_uvc_id_width" => "8",
"mp.axi_uvc_burst_length" => "256",
"mp.axi_uvc_qos_width" => "4",
"mp.axi_uvc_region_width" => "4",
"mp.axi_uvc_cache_width" => "4",
"mp.axg_uvc_id_width" => "16",
"mp.axg_uvc_user_width" => "1",
"mp.axg_uvc_addr_width" => "48",
"mp.rom_present" => 1,
"mp.rom_macro_present" => 1,
"mp.rom_addr_width" => 16,
"mp.rom_data_width" => 64,
"mp.rom_private_key_start_addr" => "0xffffffd8",
"mp.rom_private_key_start_addr_h" => "ffffffd8",
"mp.rom_private_key_end_addr" => "0xffffffe7",
"mp.rom_private_key_end_addr_h" => "ffffffe7",
"mp.rom_private_key_bytes" => 16,
"mp.rom_public_key_start_addr" => "0xffffffd7",
"mp.rom_public_key_start_addr_h" => "ffffffd7",
"mp.rom_public_key_bytes" => 32,
"mp.spg_id_field_width" => 29,
"mp.axi_addr_tie_lo" => 17,
"mp.axi_addr_width" => 50,
"mp.axi_data_width" => 64,
"mp.axi_cru_slv_data_width" => 32,
"mp.axi_id_field_width" => 8,
"mp.axi_id_width" => 4,
"mp.axi_qos_width" => 4,
"mp.axi_id_total_width" => 18,
"mp.axi_id_trans_width" => 4,
"mp.axi_id_unit_width" => 6,
"mp.axi_id_init_width" => 8,
"mp.axi_id_trans_lsb" => 0,
"mp.axi_id_trans_msb" => 3,
"mp.axi_id_unit_lsb" => 4,
"mp.axi_id_unit_msb" => 9,
"mp.axi_id_init_lsb" => 10,
"mp.axi_id_init_msb" => 17,
"mp.smn_targ_id_width" => 18,
"mp.smn_init_id_width" => 10,
"mp.axi_user_field_width" => 4,
"mp.axi_user_total_width" => 20,
"mp.axi_user_vfid_width" => 6,
"mp.axi_user_vf_width" => 1,
"mp.axi_user_tlv_width" => 3,
"mp.axi_user_sec_width" => 6,
"mp.axi_user_rsvd_width" => 4,
"mp.axi_user_index_width" => 16,
"mp.axi_user_vfid_lsb" => 0,
"mp.axi_user_vfid_msb" => 5,
"mp.axi_user_vf_lsb" => 6,
"mp.axi_user_vf_msb" => 6,
"mp.axi_user_tlv_lsb" => 7,
"mp.axi_user_tlv_msb" => 9,
"mp.axi_user_sec_lsb" => 10,
"mp.axi_user_sec_msb" => 15,
"mp.axi_user_rsvd_lsb" => 16,
"mp.axi_user_rsvd_msb" => 19,
"mp.axi_user_index_lsb" => 20,
"mp.axi_user_index_msb" => 35,
"mp.smn_targ_user_width" => 20,
"mp.smn_init_user_width" => 36,
"mp.axi_id_tmport" => 0,
"mp.axi_id_jtag" => 1,
"mp.axi_id_mp0cpu" => 2,
"mp.axi_id_mp1cpu" => 2,
"mp.axi_id_mp0cpu_ns" => 2,
"mp.axi_id_mp0cpu_s" => 55,
"mp.axi_id_mp1cpu_s" => 2,
"mp.axi_id_mp1cpu_ns" => 2,
"mp.axi_id_cxf0" => 3,
"mp.axi_id_cxf1" => 52,
"mp.axi_id_dma" => 6,
"mp.axi_id_smnif" => 4,
"mp.axi_mp0_init_id" => 255,
"mp.axi_mp1_init_id" => 1,
"mp.axi_mp2_init_id" => 2,
"mp.mp0_cpu_type" => "a5",
"mp.cortexa5_present" => 1,
"mp.arm_wrapper" => "cortexa5_wrap",
"mp.mp1_cpu_type" => "lx3",
"mp.lx3_proc_id" => 1,
"mp.mp1_cpu_rev" => "interrupts",
"mp.mp0_sram_ecc" => 1,
"mp.mp1_sram_ecc" => 1,
"mp.mp0_rom_present" => 1,
"mp.mp1_rom_present" => 0,
"mp.pcie_variant" => "prime",
"mp.fch_mask" => 0,
"mp.mmu_pgmem_present" => 0,
"mp.mp0_sram_flop_size" => 256,
"mp.mp0_c2p_msg" => 96,
"mp.mp1_c2p_msg" => 96,
"mp.mp0_c2p_msg_int" => 56,
"mp.mp1_c2p_msg_int" => 30,
"mp.mp0_p2c_msg" => 4,
"mp.mp1_p2c_msg" => 4,
"mp.mp0_timers" => 4,
"mp.mp1_timers" => 8,
"mp.mp0_smcpic0_intr" => 128,
"mp.mp0_smcpic1_intr" => 128,
"mp.mp1_smcpic0_intr" => 8,
"mp.mp1_smcpic1_intr" => 128,
"mp.mp0_smcpic_regs" => 1,
"mp.mp1_smcpic_regs" => 1,
"mp.mp0_smcpic_rtl" => 1,
"mp.mp1_smcpic_rtl" => 1,
"mp.smn_axi_addr_width" => 36,
"mp.smn_axi_data_width" => 32,
"mp.smnif_tlb_count" => 16,
"mp.smnif_tlv_regions" => 16,
"mp.smnif_scratch_registers" => 4,
"mp.hubif_instances" => ["mmhub", "syshub"
],
"mp.hubif_instances.max" => 2,
"mp.hubif_core_regs_size" => 1048576,
"mp.hubif_core_addr_bits" => 20,
"mp.hubif_regs_start_offset" => "0x0",
"mp.hubif_regs_start_offset_h" => "0",
"mp.hubif_regs_end_offset" => "0xffff",
"mp.hubif_regs_end_offset_h" => "ffff",
"mp.hubif_regs_xsv_start_offset" => "0x8000",
"mp.hubif_regs_xsv_start_offset_h" => "8000",
"mp.hubif_regs_xsv_end_offset" => "0x807f",
"mp.hubif_regs_xsv_end_offset_h" => "807f",
"mp.shub_data_width" => 256,
"mp.shub_id_width" => 8,
"mp.shub_awuser_width" => 6,
"mp.shub_buser_width" => 8,
"mp.shub_aruser_width" => 6,
"mp.mhub_id_width" => 16,
"mp.mhub_awuser_width" => 24,
"mp.mhub_buser_width" => 3,
"mp.mhub_aruser_width" => 26,
"mp.mp_pub_start_addr" => "0x03000000",
"mp.mp_pub_start_addr_h" => "03000000",
"mp.mp_pub_end_addr" => "0x030FFFFF",
"mp.mp_pub_end_addr_h" => "030FFFFF",
"mp.mp_sec_start_addr" => "0x03200000",
"mp.mp_sec_start_addr_h" => "03200000",
"mp.mp_sec_end_addr" => "0x032FFFFF",
"mp.mp_sec_end_addr_h" => "032FFFFF",
"mp.mp0_mca_num_errors" => 1,
"mp.mp0_mca_num_threads" => 1,
"mp.mp0_mca_has_address" => 0,
"mp.mp0_mca_num_misc_regs" => 1,
"mp.mp0_mca_has_deferred_errors" => 0,
"mp.mp0_mca_has_transparent_errors" => 0,
"mp.mp0_mca_has_syndrome" => 1,
"mp.mp0_mca_max_syndrome_length" => 4,
"mp.mp0_mca_hardware_id" => "0x0000",
"mp.mp0_mca_arch_reg_group_start" => "0x0",
"mp.mp0_mca_imp_defined_reg_group_start" => "0x10",
"mp.mp0_mca_mca_name" => "MP0",
"mp.mp0_mca_path_to_mca" => "",
"mp.mp0_mca_byteAddresses" => 1,
"mp.mp0_mca_tsim_name" => "",
"mp.mp0_mca_ssr" => 0,
"mp.mp0_mca_size_in_bytes" => 8,
"mp.cxf_start_addr" => "0x03000000",
"mp.cxf_start_addr_h" => "03000000",
"mp.cxf_end_addr" => "0x0300ffff",
"mp.cxf_end_addr_h" => "0300ffff",
"mp.cru_pub_start_addr" => "0x03010000",
"mp.cru_pub_start_addr_h" => "03010000",
"mp.cru_pub_end_addr" => "0x0301ffff",
"mp.cru_pub_end_addr_h" => "0301ffff",
"mp.cru_pub_ext_start_addr" => "0x03010800",
"mp.cru_pub_ext_start_addr_h" => "03010800",
"mp.cru_sec_pic0_start_addr" => "0x03200200",
"mp.cru_sec_pic0_start_addr_h" => "03200200",
"mp.cru_sec_pic1_start_addr" => "0x03200300",
"mp.cru_sec_pic1_start_addr_h" => "03200300",
"mp.cru_sec_inttmr_start_addr" => "0x03200400",
"mp.cru_sec_inttmr_start_addr_h" => "03200400",
"mp.cru_sec_exttmr_start_addr" => "0x03200800",
"mp.cru_sec_exttmr_start_addr_h" => "03200800",
"mp.mp0_cru_sec_srbm_start_addr" => "0x03200900",
"mp.mp0_cru_sec_srbm_start_addr_h" => "03200900",
"mp.mp0_cru_sec_rsmu_start_addr" => "0x03200A00",
"mp.mp0_cru_sec_rsmu_start_addr_h" => "03200A00",
"mp.mp1_cru_sec_msg_start_addr" => "0x03200900",
"mp.mp1_cru_sec_msg_start_addr_h" => "03200900",
"mp.cru_pub_rsmu_start_addr" => "0x03010100",
"mp.cru_pub_rsmu_start_addr_h" => "03010100",
"mp.cru_pub_pic0_start_addr" => "0x03010200",
"mp.cru_pub_pic0_start_addr_h" => "03010200",
"mp.cru_pub_pic1_start_addr" => "0x03010300",
"mp.cru_pub_pic1_start_addr_h" => "03010300",
"mp.cru_pub_inttmr_start_addr" => "0x03010400",
"mp.cru_pub_inttmr_start_addr_h" => "03010400",
"mp.cru_pub_cpumsg_start_addr" => "0x03010500",
"mp.cru_pub_cpumsg_start_addr_h" => "03010500",
"mp.cru_pub_smcmsg_start_addr" => "0x03010700",
"mp.cru_pub_smcmsg_start_addr_h" => "03010700",
"mp.cru_pub_rsmu_aper_start_addr" => "0x03010780",
"mp.cru_pub_rsmu_aper_start_addr_h" => "03010780",
"mp.cru_pub_exttmr_start_addr" => "0x03010800",
"mp.cru_pub_exttmr_start_addr_h" => "03010800",
"mp.cru_pub_msg_start_addr" => "0x03010900",
"mp.cru_pub_msg_start_addr_h" => "03010900",
"mp.cru_pub_srbm_start_addr" => "0x03010900",
"mp.cru_pub_srbm_start_addr_h" => "03010900",
"mp.cru_pub_gfx_start_addr" => "0x03010B00",
"mp.cru_pub_gfx_start_addr_h" => "03010B00",
"mp.cru_pub_cpumsg_oth_start_addr" => "0x03010680",
"mp.cru_pub_cpumsg_oth_start_addr_h" => "03010680",
"mp.cru_pub_cpumsg2_start_addr" => "0x03010980",
"mp.cru_pub_cpumsg2_start_addr_h" => "03010980",
"mp.drm_pub_start_addr" => "0x03020000",
"mp.drm_pub_start_addr_h" => "03020000",
"mp.drm_pub_end_addr" => "0x0302ffff",
"mp.drm_pub_end_addr_h" => "0302ffff",
"mp.mmu_pub_start_addr" => "0x03030000",
"mp.mmu_pub_start_addr_h" => "03030000",
"mp.mmu_pub_end_addr" => "0x0303ffff",
"mp.mmu_pub_end_addr_h" => "0303ffff",
"mp.cru_sec_start_addr" => "0x03200000",
"mp.cru_sec_start_addr_h" => "03200000",
"mp.cru_sec_end_addr" => "0x0320ffff",
"mp.cru_sec_end_addr_h" => "0320ffff",
"mp.mmu_reg_start_addr" => "0x03210000",
"mp.mmu_reg_start_addr_h" => "03210000",
"mp.mmu_reg_end_addr" => "0x0321ffff",
"mp.mmu_reg_end_addr_h" => "0321ffff",
"mp.smnif_reg_start_addr" => "0x03220000",
"mp.smnif_reg_start_addr_h" => "03220000",
"mp.smnif_reg_end_addr" => "0x0322ffff",
"mp.smnif_reg_end_addr_h" => "0322ffff",
"mp.rom_reg_start_addr" => "0x03260000",
"mp.rom_reg_start_addr_h" => "03260000",
"mp.rom_reg_end_addr" => "0x0326ffff",
"mp.rom_reg_end_addr_h" => "0326ffff",
"mp.rom_start_addr" => "0xffff0000",
"mp.rom_start_addr_h" => "ffff0000",
"mp.rom_end_addr" => "0xffffffff",
"mp.rom_end_addr_h" => "ffffffff",
"mp.syshub_reg_start_addr" => "0x03230000",
"mp.syshub_reg_start_addr_h" => "03230000",
"mp.syshub_reg_end_addr" => "0x0323ffff",
"mp.syshub_reg_end_addr_h" => "0323ffff",
"mp.mp_xsv_syshub_reg_start_addr" => "0x03238000",
"mp.mp_xsv_syshub_reg_end_addr" => "0x0323807f",
"mp.mmhub_reg_start_addr" => "0x03240000",
"mp.mmhub_reg_start_addr_h" => "03240000",
"mp.mmhub_reg_end_addr" => "0x0324ffff",
"mp.mmhub_reg_end_addr_h" => "0324ffff",
"mp.mp_xsv_mmhub_reg_start_addr" => "0x03248000",
"mp.mp_xsv_mmhub_reg_end_addr" => "0x0324807f",
"mp.drm_reg_start_addr" => "0x03250000",
"mp.drm_reg_start_addr_h" => "03250000",
"mp.drm_reg_end_addr" => "0x0325ffff",
"mp.drm_reg_end_addr_h" => "0325ffff",
"mp.dmac_reg_start_addr" => "0x03270000",
"mp.dmac_reg_start_addr_h" => "03270000",
"mp.dmac_reg_end_addr" => "0x0327ffff",
"mp.dmac_reg_end_addr_h" => "0327ffff",
"mp.dmac_reg_cl330_size" => "0x00001000",
"mp.dmac_reg_cl330_size_h" => "00001000",
"mp.hubifnb_reg_start_addr" => "0x03280000",
"mp.hubifnb_reg_start_addr_h" => "03280000",
"mp.hubifnb_reg_end_addr" => "0x0328ffff",
"mp.hubifnb_reg_end_addr_h" => "0328ffff",
"mp.smnif_start_addr" => "0x01000000",
"mp.smnif_start_addr_h" => "01000000",
"mp.smnif_end_addr" => "0x02ffffff",
"mp.smnif_end_addr_h" => "02ffffff",
"mp.mmu_rom_start_addr" => "0xffff0000",
"mp.mmu_rom_start_addr_h" => "ffff0000",
"mp.mmu_rom_end_addr" => "0xffffffff",
"mp.mmu_rom_end_addr_h" => "ffffffff",
"mp.axu_error_start_addr" => "0xfc000000",
"mp.axu_error_start_addr_h" => "fc000000",
"mp.axu_error_end_addr" => "0xfc000fff",
"mp.axu_error_end_addr_h" => "fc000fff",
"mp.axi_response_okay" => 0,
"mp.axi_response_exokay" => 1,
"mp.axi_response_slverr" => 2,
"mp.axi_response_decerr" => 3,
"mp.mp0_rsmu_start_addr_h" => "0004FF80",
"mp.mp0_rsmu_start_addr" => "0x0004FF80",
"mp.mp1_rsmu_start_addr" => "0x00048080",
"mp.mp1_rsmu_start_addr_h" => "00048080",
"mp.cru_rsmu_aper_offset" => "0x780",
"mp.mp0_smn_start_addr_h" => "00058000",
"mp.mp0_smn_start_addr" => "0x00058000",
"mp.mp0_smn_end_addr_h" => "000587FF",
"mp.mp0_smn_end_addr" => "0x000587FF",
"mp.mp0_smn_size" => 2048,
"mp.mp0_smn_addr_bits" => 11,
"mp.mp1_smn_start_addr_h" => "00058800",
"mp.mp1_smn_start_addr" => "0x00058800",
"mp.mp1_smn_end_addr_h" => "00058FFF",
"mp.mp1_smn_end_addr" => "0x00058FFF",
"mp.mp1_smn_size" => 2048,
"mp.mp1_smn_addr_bits" => 11,
"mp.mp0_soc_cru_offset" => "0x000",
"mp.mp0_soc_cru_offset_h" => "000",
"mp.mp0_soc_cru_size" => "0x0600",
"mp.mp0_soc_cru_size_h" => "0600",
"mp.mp1_soc_cru_offset" => "0x000",
"mp.mp1_soc_cru_offset_h" => "000",
"mp.mp1_soc_cru_size" => "0x1000",
"mp.mp1_soc_cru_size_h" => "1000",
"mp.mp0_soc_drm_offset1" => "0x600",
"mp.mp0_soc_drm_offset1_h" => "600",
"mp.mp0_soc_drm_size1" => "0x100",
"mp.mp0_soc_drm_size1_h" => "100",
"mp.mp0_soc_drm_addr1_offset" => "0x4F00",
"mp.mp0_soc_drm_addr1_offset_h" => "4F00",
"mp.mp0_soc_drm_offset2" => "0x700",
"mp.mp0_soc_drm_offset2_h" => "700",
"mp.mp0_soc_drm_size2" => "0x100",
"mp.mp0_soc_drm_size2_h" => "100",
"mp.mp0_soc_drm_addr2_offset" => "0xE960",
"mp.mp0_soc_drm_addr2_offset_h" => "E960",
"mp.mp0_soc_cru_addr_offset" => "0x800",
"mp.mp0_soc_cru_addr_offset_h" => "800",
"mp.mp1_soc_cru_addr_offset" => "0x000",
"mp.mp1_soc_cru_addr_offset_h" => "000",
"mp.mp0_smn_sec_start_addr" => "0x03700000",
"mp.mp0_smn_sec_start_addr_h" => "03700000",
"mp.mp0_smn_sec_end_addr" => "0x037FFFFF",
"mp.mp0_smn_sec_end_addr_h" => "037FFFFF",
"mp.mp0_smn_pub_start_addr" => "0x03800000",
"mp.mp0_smn_pub_start_addr_h" => "03800000",
"mp.mp0_smn_pub_end_addr" => "0x038FFFFF",
"mp.mp0_smn_pub_end_addr_h" => "038FFFFF",
"mp.mp0_smn_sram_start_addr" => "0x03900000",
"mp.mp0_smn_sram_start_addr_h" => "03900000",
"mp.mp0_smn_sram_end_addr" => "0x039FFFFF",
"mp.mp0_smn_sram_end_addr_h" => "039FFFFF",
"mp.mp1_smn_sec_start_addr" => "0x03A00000",
"mp.mp1_smn_sec_start_addr_h" => "03A00000",
"mp.mp1_smn_sec_end_addr" => "0x03AFFFFF",
"mp.mp1_smn_sec_end_addr_h" => "03AFFFFF",
"mp.mp1_smn_pub_start_addr" => "0x03B00000",
"mp.mp1_smn_pub_start_addr_h" => "03B00000",
"mp.mp1_smn_pub_end_addr" => "0x03BFFFFF",
"mp.mp1_smn_pub_end_addr_h" => "03BFFFFF",
"mp.mp1_smn_sram_start_addr" => "0x03C00000",
"mp.mp1_smn_sram_start_addr_h" => "03C00000",
"mp.mp1_smn_sram_end_addr" => "0x03CFFFFF",
"mp.mp1_smn_sram_end_addr_h" => "03CFFFFF",
"smuio.variant" => "vega20c",
"smuio.present" => 1,
"smuio.pa_smuio_variant" => "vega20c",
"smuio.dgpu_only" => 1,
"smuio.rom_present" => 1,
"smuio.svi_num_2_present" => 0,
"smuio.gpio_0_present" => 1,
"smuio.gpio_1_present" => 1,
"smuio.gpio_2_present" => 1,
"smuio.gpio_3_present" => 1,
"smuio.gpio_4_present" => 1,
"smuio.gpio_5_present" => 1,
"smuio.gpio_6_present" => 1,
"smuio.gpio_7_present" => 1,
"smuio.gpio_8_present" => 1,
"smuio.gpio_9_present" => 1,
"smuio.gpio_10_present" => 1,
"smuio.gpio_11_present" => 1,
"smuio.gpio_12_present" => 1,
"smuio.gpio_13_present" => 1,
"smuio.gpio_14_present" => 1,
"smuio.gpio_15_present" => 1,
"smuio.gpio_16_present" => 1,
"smuio.gpio_17_present" => 1,
"smuio.gpio_18_present" => 1,
"smuio.gpio_19_present" => 1,
"smuio.gpio_20_present" => 0,
"smuio.gpio_21_present" => 0,
"smuio.gpio_22_present" => 0,
"smuio.gpio_23_present" => 0,
"smuio.gpio_24_present" => 0,
"smuio.gpio_25_present" => 0,
"smuio.gpio_26_present" => 0,
"smuio.gpio_27_present" => 0,
"smuio.gpio_28_present" => 0,
"smuio.gpio_29_present" => 0,
"smuio.gpio_30_present" => 0,
"smuio.vfnum" => 16,
"smuio.pg_present" => 1,
"smuio.server_only" => 0,
"smuio.HwMajVer" => 9,
"smuio.HwMinVer" => 0,
"smuio.HwRev" => 0,
"smuio.SwMajVer" => 1,
"smuio.SwMinVer" => 0,
"smuio.SwRev" => 0,
"smuio.smuio_regs_start_addr_h" => "0005A000",
"smuio.smuio_regs_start_addr" => "0x0005A000",
"smuio.smuio_regs_end_addr_h" => "0005A7FF",
"smuio.smuio_regs_end_addr" => "0x0005A7FF",
"smuio.smuio_regs_size" => 2048,
"smuio.smuio_addr_bits" => 11,
"smuio.rom_aperture_id" => 17,
"smuio.unb_ck_jumper_msb" => 9,
"smuio.num_cpus" => 2,
"smuio.die_2p" => 1,
"smuio.die_1p_or_more" => 1,
"smuio.die_2p_or_more" => 1,
"smuio.macros_28nm" => 0,
"smuio.threads_2" => 1,
"smuio.refclk_is_100mhz" => 1,
"smuio.apml_smu2core" => 1,
"smuio.thread0" => 0,
"smuio.thread1" => 1,
"smuio.num_thread_per_cpu" => 2,
"smuio.romgpio_start_addr" => "0xc0600000",
"smuio.romgpio_start_addr_h" => "c0600000",
"smuio.romgpio_end_addr" => "0xc06fffff",
"smuio.romgpio_end_addr_h" => "c06fffff",
"smuio.romgpio_addr_bits" => 20,
"smuio.gpio_start_addr" => "0xc0600178",
"smuio.gpio_start_addr_h" => "c0600178",
"smuio.gpio_end_addr" => "0xc06001c7",
"smuio.gpio_end_addr_h" => "c06001c7",
"smuio.gpio_addr_bits" => 20,
"smuio.remap_gpio_regs" => 1,
"smuio.mbus2_uinfo_width" => 8,
"smuio.mbus2_uinfo_vfid_start" => 0,
"smuio.mbus2_uinfo_vfid_width" => 4,
"smuio.mbus2_uinfo_vf_start" => 4,
"smuio.mbus2_uinfo_vf_width" => 1,
"smuio.mbus2_uinfo_srcid_start" => 5,
"smuio.mbus2_uinfo_srcid_width" => 3,
"smuio.mbus2_id_width" => 4,
"smuio.mbus2_axi_id_wb" => 3,
"smuio.socckt_variant" => "gf28a",
"smuio.svi2" => 1,
"smuio.split_psi_l" => 1,
"smuio.instrumentclamp" => 1,
"smuio.num_threads_per_core" => 2,
"smuio.bootvid09" => 1,
"smuio.xover_present" => 1,
"gpu.gc.ip_env" => 1,
"gc.ip_env" => 1,
"gpu.gc.soc_env" => 0,
"gc.soc_env" => 0,
"gpu.gc.bwmcm" => 0,
"gc.bwmcm" => 0,
"gpu.gc.LS_OOO_1" => 0,
"gc.LS_OOO_1" => 0,
"gpu.gc.PV_USE_UTCL2_RTL" => 0,
"gc.PV_USE_UTCL2_RTL" => 0,
"gpu.gc.bwmcm__use" => 0,
"gc.bwmcm__use" => 0,
"gpu.soc15lib_present" => 1,
"gpu.gc.soc15lib_present" => 1,
"soc15lib_present" => 1,
"gc.soc15lib_present" => 1,
"gpu.gc.variant" => "vega20c",
"gc.variant" => "vega20c",
"gpu.gc.perf_view" => 0,
"gc.perf_view" => 0,
"gpu.gc.flavor" => "dgpu",
"gc.flavor" => "dgpu",
"gpu.gc.tiles_present" => 0,
"gc.tiles_present" => 0,
"gpu.gc.compute_only" => 1,
"gc.compute_only" => 1,
"gpu.gc.cp_tc_6bit_credit" => 0,
"gc.cp_tc_6bit_credit" => 0,
"gpu.gc.rlc_tc_6bit_credit" => 0,
"gc.rlc_tc_6bit_credit" => 0,
"gpu.gc.cac_present" => 1,
"gc.cac_present" => 1,
"gpu.power.cac_present" => 1,
"gpu.gc.didt_present" => 1,
"gc.didt_present" => 1,
"gpu.power.didt_present" => 1,
"gpu.gc.leakage_cac_info_present" => 0,
"gc.leakage_cac_info_present" => 0,
"gpu.power.leakage_cac_info_present" => 0,
"gpu.gc.cac_non_tagr_compatible_mode" => 1,
"gc.cac_non_tagr_compatible_mode" => 1,
"gpu.power.cac_non_tagr_compatible_mode" => 1,
"gpu.gc.pcc_force_stall_present" => 1,
"gc.pcc_force_stall_present" => 1,
"gpu.power.pcc_force_stall_present" => 1,
"gpu.gc.edcmem1" => 1,
"gc.edcmem1" => 1,
"gpu.gc.edcmem2" => 1,
"gc.edcmem2" => 1,
"gpu.gc.cgts_bypass" => 1,
"gc.cgts_bypass" => 1,
"gpu.gc.cgts_power_optimization" => 1,
"gc.cgts_power_optimization" => 1,
"gpu.gc.cgcg_mgcg_merge" => 1,
"gc.cgcg_mgcg_merge" => 1,
"gpu.gc.memory_fgcg" => 1,
"gc.memory_fgcg" => 1,
"gpu.gc.cgcg_cpf_intf_repeaters_bpm" => 1,
"gc.cgcg_cpf_intf_repeaters_bpm" => 1,
"gpu.gc.virt_reset" => 1,
"gc.virt_reset" => 1,
"gpu.gc.num_sdma" => 9,
"gpu.gc.num_sdma.0_present" => 1,
"gpu.gc.num_sdma.1_present" => 1,
"gpu.gc.num_sdma.2_present" => 1,
"gpu.gc.num_sdma.3_present" => 1,
"gpu.gc.num_sdma.4_present" => 1,
"gpu.gc.num_sdma.5_present" => 1,
"gpu.gc.num_sdma.6_present" => 1,
"gpu.gc.num_sdma.7_present" => 1,
"gpu.gc.num_sdma.8_present" => 1,
"gc.num_sdma" => 9,
"gc.num_sdma.0_present" => 1,
"gc.num_sdma.1_present" => 1,
"gc.num_sdma.2_present" => 1,
"gc.num_sdma.3_present" => 1,
"gc.num_sdma.4_present" => 1,
"gc.num_sdma.5_present" => 1,
"gc.num_sdma.6_present" => 1,
"gc.num_sdma.7_present" => 1,
"gc.num_sdma.8_present" => 1,
"gpu.gc.num_sdma.max" => 9,
"gc.num_sdma.max" => 9,
"gpu.gc.num_sdp" => 32,
"gpu.gc.num_sdp.0_present" => 1,
"gpu.gc.num_sdp.1_present" => 1,
"gpu.gc.num_sdp.2_present" => 1,
"gpu.gc.num_sdp.3_present" => 1,
"gpu.gc.num_sdp.4_present" => 1,
"gpu.gc.num_sdp.5_present" => 1,
"gpu.gc.num_sdp.6_present" => 1,
"gpu.gc.num_sdp.7_present" => 1,
"gpu.gc.num_sdp.8_present" => 1,
"gpu.gc.num_sdp.9_present" => 1,
"gpu.gc.num_sdp.10_present" => 1,
"gpu.gc.num_sdp.11_present" => 1,
"gpu.gc.num_sdp.12_present" => 1,
"gpu.gc.num_sdp.13_present" => 1,
"gpu.gc.num_sdp.14_present" => 1,
"gpu.gc.num_sdp.15_present" => 1,
"gpu.gc.num_sdp.16_present" => 1,
"gpu.gc.num_sdp.17_present" => 1,
"gpu.gc.num_sdp.18_present" => 1,
"gpu.gc.num_sdp.19_present" => 1,
"gpu.gc.num_sdp.20_present" => 1,
"gpu.gc.num_sdp.21_present" => 1,
"gpu.gc.num_sdp.22_present" => 1,
"gpu.gc.num_sdp.23_present" => 1,
"gpu.gc.num_sdp.24_present" => 1,
"gpu.gc.num_sdp.25_present" => 1,
"gpu.gc.num_sdp.26_present" => 1,
"gpu.gc.num_sdp.27_present" => 1,
"gpu.gc.num_sdp.28_present" => 1,
"gpu.gc.num_sdp.29_present" => 1,
"gpu.gc.num_sdp.30_present" => 1,
"gpu.gc.num_sdp.31_present" => 1,
"gc.num_sdp" => 32,
"gc.num_sdp.0_present" => 1,
"gc.num_sdp.1_present" => 1,
"gc.num_sdp.2_present" => 1,
"gc.num_sdp.3_present" => 1,
"gc.num_sdp.4_present" => 1,
"gc.num_sdp.5_present" => 1,
"gc.num_sdp.6_present" => 1,
"gc.num_sdp.7_present" => 1,
"gc.num_sdp.8_present" => 1,
"gc.num_sdp.9_present" => 1,
"gc.num_sdp.10_present" => 1,
"gc.num_sdp.11_present" => 1,
"gc.num_sdp.12_present" => 1,
"gc.num_sdp.13_present" => 1,
"gc.num_sdp.14_present" => 1,
"gc.num_sdp.15_present" => 1,
"gc.num_sdp.16_present" => 1,
"gc.num_sdp.17_present" => 1,
"gc.num_sdp.18_present" => 1,
"gc.num_sdp.19_present" => 1,
"gc.num_sdp.20_present" => 1,
"gc.num_sdp.21_present" => 1,
"gc.num_sdp.22_present" => 1,
"gc.num_sdp.23_present" => 1,
"gc.num_sdp.24_present" => 1,
"gc.num_sdp.25_present" => 1,
"gc.num_sdp.26_present" => 1,
"gc.num_sdp.27_present" => 1,
"gc.num_sdp.28_present" => 1,
"gc.num_sdp.29_present" => 1,
"gc.num_sdp.30_present" => 1,
"gc.num_sdp.31_present" => 1,
"gpu.gc.num_sdp.max" => 32,
"gc.num_sdp.max" => 32,
"gpu.gc.tpi_sdp_debug_mask_disable" => 1,
"gc.tpi_sdp_debug_mask_disable" => 1,
"gpu.gc.tpi_sdp_post_write_en" => 1,
"gc.tpi_sdp_post_write_en" => 1,
"gpu.gc.tpi_power_gating_en" => 0,
"gc.tpi_power_gating_en" => 0,
"gpu.gc.cci_sdp_dbgmsk_disable" => 1,
"gc.cci_sdp_dbgmsk_disable" => 1,
"gpu.gc.ccim_sdpvdci_sideband" => 1,
"gc.ccim_sdpvdci_sideband" => 1,
"gpu.gc.mec3_fake_local_register_en" => 1,
"gc.mec3_fake_local_register_en" => 1,
"gpu.gc.ngg_en" => 1,
"gc.ngg_en" => 1,
"gpu.gc.vr_features" => 1,
"gc.vr_features" => 1,
"gpu.gc.spp_en" => 0,
"gc.spp_en" => 0,
"gpu.gc.num_cluster" => 1,
"gpu.gc.num_cluster.0_present" => 1,
"gc.num_cluster" => 1,
"gc.num_cluster.0_present" => 1,
"gpu.gc.num_cluster.max" => 2,
"gc.num_cluster.max" => 2,
"gpu.gc.num_se" => 8,
"gpu.gc.num_se.0_present" => 1,
"gpu.gc.num_se.1_present" => 1,
"gpu.gc.num_se.2_present" => 1,
"gpu.gc.num_se.3_present" => 1,
"gpu.gc.num_se.4_present" => 1,
"gpu.gc.num_se.5_present" => 1,
"gpu.gc.num_se.6_present" => 1,
"gpu.gc.num_se.7_present" => 1,
"gc.num_se" => 8,
"gc.num_se.0_present" => 1,
"gc.num_se.1_present" => 1,
"gc.num_se.2_present" => 1,
"gc.num_se.3_present" => 1,
"gc.num_se.4_present" => 1,
"gc.num_se.5_present" => 1,
"gc.num_se.6_present" => 1,
"gc.num_se.7_present" => 1,
"gpu.gc.num_se.max" => 8,
"gc.num_se.max" => 8,
"gpu.gc.common_num_se" => 8,
"gpu.gc.common_num_se.0_present" => 1,
"gpu.gc.common_num_se.1_present" => 1,
"gpu.gc.common_num_se.2_present" => 1,
"gpu.gc.common_num_se.3_present" => 1,
"gpu.gc.common_num_se.4_present" => 1,
"gpu.gc.common_num_se.5_present" => 1,
"gpu.gc.common_num_se.6_present" => 1,
"gpu.gc.common_num_se.7_present" => 1,
"gc.common_num_se" => 8,
"gc.common_num_se.0_present" => 1,
"gc.common_num_se.1_present" => 1,
"gc.common_num_se.2_present" => 1,
"gc.common_num_se.3_present" => 1,
"gc.common_num_se.4_present" => 1,
"gc.common_num_se.5_present" => 1,
"gc.common_num_se.6_present" => 1,
"gc.common_num_se.7_present" => 1,
"gpu.gc.common_num_se.max" => 8,
"gc.common_num_se.max" => 8,
"gpu.gc.num_sh_per_se" => 1,
"gpu.gc.num_sh_per_se.0_present" => 1,
"gc.num_sh_per_se" => 1,
"gc.num_sh_per_se.0_present" => 1,
"gpu.gc.num_sh_per_se.max" => 2,
"gc.num_sh_per_se.max" => 2,
"gpu.gc.num_rb_per_se" => 4,
"gpu.gc.num_rb_per_se.0_present" => 1,
"gpu.gc.num_rb_per_se.1_present" => 1,
"gpu.gc.num_rb_per_se.2_present" => 1,
"gpu.gc.num_rb_per_se.3_present" => 1,
"gc.num_rb_per_se" => 4,
"gc.num_rb_per_se.0_present" => 1,
"gc.num_rb_per_se.1_present" => 1,
"gc.num_rb_per_se.2_present" => 1,
"gc.num_rb_per_se.3_present" => 1,
"gpu.gc.num_rb_per_se.max" => 8,
"gc.num_rb_per_se.max" => 8,
"gpu.gc.num_cu_per_sh" => 9,
"gpu.gc.num_cu_per_sh.0_present" => 1,
"gpu.gc.num_cu_per_sh.1_present" => 1,
"gpu.gc.num_cu_per_sh.2_present" => 1,
"gpu.gc.num_cu_per_sh.3_present" => 1,
"gpu.gc.num_cu_per_sh.4_present" => 1,
"gpu.gc.num_cu_per_sh.5_present" => 1,
"gpu.gc.num_cu_per_sh.6_present" => 1,
"gpu.gc.num_cu_per_sh.7_present" => 1,
"gpu.gc.num_cu_per_sh.8_present" => 1,
"gc.num_cu_per_sh" => 9,
"gc.num_cu_per_sh.0_present" => 1,
"gc.num_cu_per_sh.1_present" => 1,
"gc.num_cu_per_sh.2_present" => 1,
"gc.num_cu_per_sh.3_present" => 1,
"gc.num_cu_per_sh.4_present" => 1,
"gc.num_cu_per_sh.5_present" => 1,
"gc.num_cu_per_sh.6_present" => 1,
"gc.num_cu_per_sh.7_present" => 1,
"gc.num_cu_per_sh.8_present" => 1,
"gpu.gc.num_cu_per_sh.max" => 9,
"gc.num_cu_per_sh.max" => 9,
"gpu.gc.num_rb_per_rmi" => 2,
"gpu.gc.num_rb_per_rmi.0_present" => 1,
"gpu.gc.num_rb_per_rmi.1_present" => 1,
"gc.num_rb_per_rmi" => 2,
"gc.num_rb_per_rmi.0_present" => 1,
"gc.num_rb_per_rmi.1_present" => 1,
"gpu.gc.num_rb_per_rmi.max" => 2,
"gc.num_rb_per_rmi.max" => 2,
"gpu.gc.num_tci_per_rmi" => 2,
"gpu.gc.num_tci_per_rmi.0_present" => 1,
"gpu.gc.num_tci_per_rmi.1_present" => 1,
"gc.num_tci_per_rmi" => 2,
"gc.num_tci_per_rmi.0_present" => 1,
"gc.num_tci_per_rmi.1_present" => 1,
"gpu.gc.num_tci_per_rmi.max" => 2,
"gc.num_tci_per_rmi.max" => 2,
"gpu.gc.num_input_per_rmi" => 2,
"gpu.gc.num_input_per_rmi.0_present" => 1,
"gpu.gc.num_input_per_rmi.1_present" => 1,
"gc.num_input_per_rmi" => 2,
"gc.num_input_per_rmi.0_present" => 1,
"gc.num_input_per_rmi.1_present" => 1,
"gpu.gc.num_input_per_rmi.max" => 2,
"gc.num_input_per_rmi.max" => 2,
"gpu.gc.wave_size" => 64,
"gc.wave_size" => 64,
"gpu.gc.num_cp_rings" => 0,
"gc.num_cp_rings" => 0,
"gpu.gc.num_cp_rings.max" => 16,
"gc.num_cp_rings.max" => 16,
"gpu.gc.num_me" => 3,
"gpu.gc.num_me.0_present" => 1,
"gpu.gc.num_me.1_present" => 1,
"gpu.gc.num_me.2_present" => 1,
"gc.num_me" => 3,
"gc.num_me.0_present" => 1,
"gc.num_me.1_present" => 1,
"gc.num_me.2_present" => 1,
"gpu.gc.num_me.max" => 3,
"gc.num_me.max" => 3,
"gpu.gc.num_me_pipes_per_me0" => 1,
"gpu.gc.num_me_pipes_per_me0.0_present" => 1,
"gc.num_me_pipes_per_me0" => 1,
"gc.num_me_pipes_per_me0.0_present" => 1,
"gpu.gc.num_me_pipes_per_me0.max" => 4,
"gc.num_me_pipes_per_me0.max" => 4,
"gpu.gc.num_me_pipes_ptr_me0" => 1,
"gpu.gc.num_me_pipes_ptr_me0.0_present" => 1,
"gc.num_me_pipes_ptr_me0" => 1,
"gc.num_me_pipes_ptr_me0.0_present" => 1,
"gpu.gc.num_me_pipes_ptr_me0.max" => 2,
"gc.num_me_pipes_ptr_me0.max" => 2,
"gpu.gc.num_me_pipes_per_me1" => 4,
"gpu.gc.num_me_pipes_per_me1.0_present" => 1,
"gpu.gc.num_me_pipes_per_me1.1_present" => 1,
"gpu.gc.num_me_pipes_per_me1.2_present" => 1,
"gpu.gc.num_me_pipes_per_me1.3_present" => 1,
"gc.num_me_pipes_per_me1" => 4,
"gc.num_me_pipes_per_me1.0_present" => 1,
"gc.num_me_pipes_per_me1.1_present" => 1,
"gc.num_me_pipes_per_me1.2_present" => 1,
"gc.num_me_pipes_per_me1.3_present" => 1,
"gpu.gc.num_me_pipes_per_me1.max" => 4,
"gc.num_me_pipes_per_me1.max" => 4,
"gpu.gc.num_me_pipes_ptr_me1" => 2,
"gpu.gc.num_me_pipes_ptr_me1.0_present" => 1,
"gpu.gc.num_me_pipes_ptr_me1.1_present" => 1,
"gc.num_me_pipes_ptr_me1" => 2,
"gc.num_me_pipes_ptr_me1.0_present" => 1,
"gc.num_me_pipes_ptr_me1.1_present" => 1,
"gpu.gc.num_me_pipes_ptr_me1.max" => 2,
"gc.num_me_pipes_ptr_me1.max" => 2,
"gpu.gc.num_me_pipes_per_me2" => 2,
"gpu.gc.num_me_pipes_per_me2.0_present" => 1,
"gpu.gc.num_me_pipes_per_me2.1_present" => 1,
"gc.num_me_pipes_per_me2" => 2,
"gc.num_me_pipes_per_me2.0_present" => 1,
"gc.num_me_pipes_per_me2.1_present" => 1,
"gpu.gc.num_me_pipes_per_me2.max" => 4,
"gc.num_me_pipes_per_me2.max" => 4,
"gpu.gc.num_me_pipes_ptr_me2" => 1,
"gpu.gc.num_me_pipes_ptr_me2.0_present" => 1,
"gc.num_me_pipes_ptr_me2" => 1,
"gc.num_me_pipes_ptr_me2.0_present" => 1,
"gpu.gc.num_me_pipes_ptr_me2.max" => 2,
"gc.num_me_pipes_ptr_me2.max" => 2,
"gpu.gc.num_me_adc_per_me1" => 4,
"gpu.gc.num_me_adc_per_me1.0_present" => 1,
"gpu.gc.num_me_adc_per_me1.1_present" => 1,
"gpu.gc.num_me_adc_per_me1.2_present" => 1,
"gpu.gc.num_me_adc_per_me1.3_present" => 1,
"gc.num_me_adc_per_me1" => 4,
"gc.num_me_adc_per_me1.0_present" => 1,
"gc.num_me_adc_per_me1.1_present" => 1,
"gc.num_me_adc_per_me1.2_present" => 1,
"gc.num_me_adc_per_me1.3_present" => 1,
"gpu.gc.num_me_adc_per_me1.max" => 4,
"gc.num_me_adc_per_me1.max" => 4,
"gpu.gc.num_me_adc_ptr_me1" => 2,
"gpu.gc.num_me_adc_ptr_me1.0_present" => 1,
"gpu.gc.num_me_adc_ptr_me1.1_present" => 1,
"gc.num_me_adc_ptr_me1" => 2,
"gc.num_me_adc_ptr_me1.0_present" => 1,
"gc.num_me_adc_ptr_me1.1_present" => 1,
"gpu.gc.num_me_adc_ptr_me1.max" => 2,
"gc.num_me_adc_ptr_me1.max" => 2,
"gpu.gc.num_me_adc_per_me2" => 0,
"gc.num_me_adc_per_me2" => 0,
"gpu.gc.num_me_adc_per_me2.max" => 4,
"gc.num_me_adc_per_me2.max" => 4,
"gpu.gc.num_me_adc_ptr_me2" => 0,
"gc.num_me_adc_ptr_me2" => 0,
"gpu.gc.num_me_adc_ptr_me2.max" => 2,
"gc.num_me_adc_ptr_me2.max" => 2,
"gpu.gc.num_compute_pipes_per_me0" => 1,
"gpu.gc.num_compute_pipes_per_me0.0_present" => 1,
"gc.num_compute_pipes_per_me0" => 1,
"gc.num_compute_pipes_per_me0.0_present" => 1,
"gpu.gc.num_compute_pipes_per_me0.max" => 4,
"gc.num_compute_pipes_per_me0.max" => 4,
"gpu.gc.num_compute_pipes_ptr_me0" => 1,
"gpu.gc.num_compute_pipes_ptr_me0.0_present" => 1,
"gc.num_compute_pipes_ptr_me0" => 1,
"gc.num_compute_pipes_ptr_me0.0_present" => 1,
"gpu.gc.num_compute_pipes_ptr_me0.max" => 2,
"gc.num_compute_pipes_ptr_me0.max" => 2,
"gpu.gc.num_queues_per_me0_pipe" => 1,
"gpu.gc.num_queues_per_me0_pipe.0_present" => 1,
"gc.num_queues_per_me0_pipe" => 1,
"gc.num_queues_per_me0_pipe.0_present" => 1,
"gpu.gc.num_queues_per_me0_pipe.max" => 8,
"gc.num_queues_per_me0_pipe.max" => 8,
"gpu.gc.num_queues_per_me1_pipe" => 8,
"gpu.gc.num_queues_per_me1_pipe.0_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.1_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.2_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.3_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.4_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.5_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.6_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.7_present" => 1,
"gc.num_queues_per_me1_pipe" => 8,
"gc.num_queues_per_me1_pipe.0_present" => 1,
"gc.num_queues_per_me1_pipe.1_present" => 1,
"gc.num_queues_per_me1_pipe.2_present" => 1,
"gc.num_queues_per_me1_pipe.3_present" => 1,
"gc.num_queues_per_me1_pipe.4_present" => 1,
"gc.num_queues_per_me1_pipe.5_present" => 1,
"gc.num_queues_per_me1_pipe.6_present" => 1,
"gc.num_queues_per_me1_pipe.7_present" => 1,
"gpu.gc.num_queues_per_me1_pipe.max" => 8,
"gc.num_queues_per_me1_pipe.max" => 8,
"gpu.gc.num_queues_per_me2_pipe" => 8,
"gpu.gc.num_queues_per_me2_pipe.0_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.1_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.2_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.3_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.4_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.5_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.6_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.7_present" => 1,
"gc.num_queues_per_me2_pipe" => 8,
"gc.num_queues_per_me2_pipe.0_present" => 1,
"gc.num_queues_per_me2_pipe.1_present" => 1,
"gc.num_queues_per_me2_pipe.2_present" => 1,
"gc.num_queues_per_me2_pipe.3_present" => 1,
"gc.num_queues_per_me2_pipe.4_present" => 1,
"gc.num_queues_per_me2_pipe.5_present" => 1,
"gc.num_queues_per_me2_pipe.6_present" => 1,
"gc.num_queues_per_me2_pipe.7_present" => 1,
"gpu.gc.num_queues_per_me2_pipe.max" => 8,
"gc.num_queues_per_me2_pipe.max" => 8,
"gpu.gc.cpc_mec3_present" => 1,
"gc.cpc_mec3_present" => 1,
"gpu.gc.num_me_pipes_per_me3" => 2,
"gpu.gc.num_me_pipes_per_me3.0_present" => 1,
"gpu.gc.num_me_pipes_per_me3.1_present" => 1,
"gc.num_me_pipes_per_me3" => 2,
"gc.num_me_pipes_per_me3.0_present" => 1,
"gc.num_me_pipes_per_me3.1_present" => 1,
"gpu.gc.num_me_pipes_per_me3.max" => 4,
"gc.num_me_pipes_per_me3.max" => 4,
"gpu.gc.num_me_pipes_ptr_me3" => 1,
"gpu.gc.num_me_pipes_ptr_me3.0_present" => 1,
"gc.num_me_pipes_ptr_me3" => 1,
"gc.num_me_pipes_ptr_me3.0_present" => 1,
"gpu.gc.num_me_pipes_ptr_me3.max" => 2,
"gc.num_me_pipes_ptr_me3.max" => 2,
"gpu.gc.num_me_adc_per_me3" => 0,
"gc.num_me_adc_per_me3" => 0,
"gpu.gc.num_me_adc_per_me3.max" => 4,
"gc.num_me_adc_per_me3.max" => 4,
"gpu.gc.num_me_adc_ptr_me3" => 0,
"gc.num_me_adc_ptr_me3" => 0,
"gpu.gc.num_me_adc_ptr_me3.max" => 2,
"gc.num_me_adc_ptr_me3.max" => 2,
"gpu.gc.num_queues_per_me3_pipe" => 8,
"gpu.gc.num_queues_per_me3_pipe.0_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.1_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.2_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.3_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.4_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.5_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.6_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.7_present" => 1,
"gc.num_queues_per_me3_pipe" => 8,
"gc.num_queues_per_me3_pipe.0_present" => 1,
"gc.num_queues_per_me3_pipe.1_present" => 1,
"gc.num_queues_per_me3_pipe.2_present" => 1,
"gc.num_queues_per_me3_pipe.3_present" => 1,
"gc.num_queues_per_me3_pipe.4_present" => 1,
"gc.num_queues_per_me3_pipe.5_present" => 1,
"gc.num_queues_per_me3_pipe.6_present" => 1,
"gc.num_queues_per_me3_pipe.7_present" => 1,
"gpu.gc.num_queues_per_me3_pipe.max" => 8,
"gc.num_queues_per_me3_pipe.max" => 8,
"gpu.gc.ucode_ram_depth_ce" => 2048,
"gc.ucode_ram_depth_ce" => 2048,
"gpu.gc.ucode_ram_addr_ce" => 11,
"gc.ucode_ram_addr_ce" => 11,
"gpu.gc.ucode_ram_depth_pfp" => 5120,
"gc.ucode_ram_depth_pfp" => 5120,
"gpu.gc.ucode_ram_addr_pfp" => 13,
"gc.ucode_ram_addr_pfp" => 13,
"gpu.gc.ucode_ram_depth_me" => 4096,
"gc.ucode_ram_depth_me" => 4096,
"gpu.gc.ucode_ram_addr_me" => 12,
"gc.ucode_ram_addr_me" => 12,
"gpu.gc.ucode_ram_depth_mec" => 65536,
"gc.ucode_ram_depth_mec" => 65536,
"gpu.gc.ucode_ram_addr_mec" => 16,
"gc.ucode_ram_addr_mec" => 16,
"gpu.gc.num_waves_per_simd" => 10,
"gc.num_waves_per_simd" => 10,
"gpu.sq.num_waves_per_simd" => 10,
"gpu.gc.thread_groups_per_cu" => 16,
"gc.thread_groups_per_cu" => 16,
"gpu.sq.thread_groups_per_cu" => 16,
"gpu.gc.waves_per_thread_group" => 16,
"gc.waves_per_thread_group" => 16,
"gpu.sq.waves_per_thread_group" => 16,
"gpu.gc.num_perf_cntrs" => 8,
"gpu.gc.num_perf_cntrs.0_present" => 1,
"gpu.gc.num_perf_cntrs.1_present" => 1,
"gpu.gc.num_perf_cntrs.2_present" => 1,
"gpu.gc.num_perf_cntrs.3_present" => 1,
"gpu.gc.num_perf_cntrs.4_present" => 1,
"gpu.gc.num_perf_cntrs.5_present" => 1,
"gpu.gc.num_perf_cntrs.6_present" => 1,
"gpu.gc.num_perf_cntrs.7_present" => 1,
"gc.num_perf_cntrs" => 8,
"gc.num_perf_cntrs.0_present" => 1,
"gc.num_perf_cntrs.1_present" => 1,
"gc.num_perf_cntrs.2_present" => 1,
"gc.num_perf_cntrs.3_present" => 1,
"gc.num_perf_cntrs.4_present" => 1,
"gc.num_perf_cntrs.5_present" => 1,
"gc.num_perf_cntrs.6_present" => 1,
"gc.num_perf_cntrs.7_present" => 1,
"gpu.gc.num_perf_cntrs.max" => 16,
"gc.num_perf_cntrs.max" => 16,
"gpu.sq.num_perf_cntrs" => 8,
"gpu.sq.num_perf_cntrs.0_present" => 1,
"gpu.sq.num_perf_cntrs.1_present" => 1,
"gpu.sq.num_perf_cntrs.2_present" => 1,
"gpu.sq.num_perf_cntrs.3_present" => 1,
"gpu.sq.num_perf_cntrs.4_present" => 1,
"gpu.sq.num_perf_cntrs.5_present" => 1,
"gpu.sq.num_perf_cntrs.6_present" => 1,
"gpu.sq.num_perf_cntrs.7_present" => 1,
"gpu.gc.num_sgpr_per_simd" => 800,
"gc.num_sgpr_per_simd" => 800,
"gpu.sq.num_sgpr_per_simd" => 800,
"gpu.gc.use_sv_packages" => 0,
"gc.use_sv_packages" => 0,
"gpu.sq.use_sv_packages" => 0,
"gpu.gc.disable_barrier_waitcnt_present" => 1,
"gc.disable_barrier_waitcnt_present" => 1,
"gpu.sq.disable_barrier_waitcnt_present" => 1,
"gpu.gc.max_2_cu_per_sqc" => 1,
"gc.max_2_cu_per_sqc" => 1,
"gpu.sqc.max_2_cu_per_sqc" => 1,
"gpu.gc.max_3_cu_per_sqc" => 0,
"gc.max_3_cu_per_sqc" => 0,
"gpu.sqc.max_3_cu_per_sqc" => 0,
"gpu.gc.num_bank" => 2,
"gpu.gc.num_bank.0_present" => 1,
"gpu.gc.num_bank.1_present" => 1,
"gc.num_bank" => 2,
"gc.num_bank.0_present" => 1,
"gc.num_bank.1_present" => 1,
"gpu.gc.num_bank.max" => 4,
"gc.num_bank.max" => 4,
"gpu.sqc.num_bank" => 2,
"gpu.sqc.num_bank.0_present" => 1,
"gpu.sqc.num_bank.1_present" => 1,
"gpu.gc.inst_cache_bank_size_kbytes" => 16,
"gc.inst_cache_bank_size_kbytes" => 16,
"gpu.sqc.inst_cache_bank_size_kbytes" => 16,
"gpu.gc.data_cache_bank_size_kbytes" => 8,
"gc.data_cache_bank_size_kbytes" => 8,
"gpu.sqc.data_cache_bank_size_kbytes" => 8,
"gpu.gc.edc_ram_timing_opt" => 1,
"gc.edc_ram_timing_opt" => 1,
"gpu.sqc.edc_ram_timing_opt" => 1,
"gpu.gc.sqc_use_custom_mem" => 0,
"gc.sqc_use_custom_mem" => 0,
"gpu.sqc.sqc_use_custom_mem" => 0,
"gpu.gc.sh_sqc0_posn_after_sq" => 0,
"gc.sh_sqc0_posn_after_sq" => 0,
"gpu.sqc.sh_sqc0_posn_after_sq" => 0,
"gpu.gc.tc_sqc0_posn_override" => 1,
"gc.tc_sqc0_posn_override" => 1,
"gpu.sqc.tc_sqc0_posn_override" => 1,
"gpu.gc.sh_sqc1_posn_after_sq" => 2,
"gc.sh_sqc1_posn_after_sq" => 2,
"gpu.sqc.sh_sqc1_posn_after_sq" => 2,
"gpu.gc.tc_sqc1_posn_override" => 3,
"gc.tc_sqc1_posn_override" => 3,
"gpu.sqc.tc_sqc1_posn_override" => 3,
"gpu.gc.sh_sqc2_posn_after_sq" => 4,
"gc.sh_sqc2_posn_after_sq" => 4,
"gpu.sqc.sh_sqc2_posn_after_sq" => 4,
"gpu.gc.tc_sqc2_posn_override" => 5,
"gc.tc_sqc2_posn_override" => 5,
"gpu.sqc.tc_sqc2_posn_override" => 5,
"gpu.gc.sh_sqc3_posn_after_sq" => 6,
"gc.sh_sqc3_posn_after_sq" => 6,
"gpu.sqc.sh_sqc3_posn_after_sq" => 6,
"gpu.gc.tc_sqc3_posn_override" => 7,
"gc.tc_sqc3_posn_override" => 7,
"gpu.sqc.tc_sqc3_posn_override" => 7,
"gpu.gc.sh_sqc4_posn_after_sq" => 7,
"gc.sh_sqc4_posn_after_sq" => 7,
"gpu.sqc.sh_sqc4_posn_after_sq" => 7,
"gpu.gc.tc_sqc4_posn_override" => 8,
"gc.tc_sqc4_posn_override" => 8,
"gpu.sqc.tc_sqc4_posn_override" => 8,
"gpu.gc.rmi_sqc_tciw_merge" => 1,
"gc.rmi_sqc_tciw_merge" => 1,
"gpu.gc.rmi0T0_tcp_tile_connect" => 11,
"gc.rmi0T0_tcp_tile_connect" => 11,
"gpu.gc.rmi0T1_tcp_tile_connect" => 10,
"gc.rmi0T1_tcp_tile_connect" => 10,
"gpu.gc.rmi1T0_tcp_tile_connect" => 3,
"gc.rmi1T0_tcp_tile_connect" => 3,
"gpu.gc.rmi1T1_tcp_tile_connect" => 2,
"gc.rmi1T1_tcp_tile_connect" => 2,
"gpu.gc.rmi2T0_tcp_tile_connect" => 99,
"gc.rmi2T0_tcp_tile_connect" => 99,
"gpu.gc.rmi2T1_tcp_tile_connect" => 99,
"gc.rmi2T1_tcp_tile_connect" => 99,
"gpu.gc.rmi3T0_tcp_tile_connect" => 99,
"gc.rmi3T0_tcp_tile_connect" => 99,
"gpu.gc.rmi3T1_tcp_tile_connect" => 99,
"gc.rmi3T1_tcp_tile_connect" => 99,
"gpu.gc.rmi4T0_tcp_tile_connect" => 99,
"gc.rmi4T0_tcp_tile_connect" => 99,
"gpu.gc.rmi4T1_tcp_tile_connect" => 99,
"gc.rmi4T1_tcp_tile_connect" => 99,
"gpu.gc.gds_exists" => 1,
"gc.gds_exists" => 1,
"gpu.gc.datch_xxxx" => 1,
"gc.datch_xxxx" => 1,
"gpu.gc.ia0_tc_client_exists" => 1,
"gc.ia0_tc_client_exists" => 1,
"gpu.gc.ia1_tc_client_exists" => 1,
"gc.ia1_tc_client_exists" => 1,
"gpu.gc.rb_redundancy" => 1,
"gpu.gc.rb_redundancy.0_present" => 1,
"gc.rb_redundancy" => 1,
"gc.rb_redundancy.0_present" => 1,
"gpu.gc.rb_redundancy.max" => 1,
"gc.rb_redundancy.max" => 1,
"gpu.gc.rb_rmi_redundancy" => 1,
"gpu.gc.rb_rmi_redundancy.0_present" => 1,
"gc.rb_rmi_redundancy" => 1,
"gc.rb_rmi_redundancy.0_present" => 1,
"gpu.gc.rb_rmi_redundancy.max" => 1,
"gc.rb_rmi_redundancy.max" => 1,
"gpu.gc.num_spare_rbs" => 2,
"gpu.gc.num_spare_rbs.0_present" => 1,
"gpu.gc.num_spare_rbs.1_present" => 1,
"gc.num_spare_rbs" => 2,
"gc.num_spare_rbs.0_present" => 1,
"gc.num_spare_rbs.1_present" => 1,
"gpu.gc.num_spare_rbs.max" => 4,
"gc.num_spare_rbs.max" => 4,
"gpu.gc.sc_does_rb_redundancy" => 0,
"gc.sc_does_rb_redundancy" => 0,
"gpu.gc.mem_addr_bits" => 48,
"gc.mem_addr_bits" => 48,
"gpu.gc.mem_phys_addr_bits" => 44,
"gc.mem_phys_addr_bits" => 44,
"gpu.gc.compute_wavefront_context_switch" => 1,
"gc.compute_wavefront_context_switch" => 1,
"gpu.gc.atc" => 1,
"gc.atc" => 1,
"gpu.gc.gmi" => 1,
"gc.gmi" => 1,
"gpu.gc.external_probes" => 1,
"gc.external_probes" => 1,
"gpu.gc.orthogonal_mtype" => 0,
"gc.orthogonal_mtype" => 0,
"gpu.gc.new_vertex_vector_order" => 0,
"gc.new_vertex_vector_order" => 0,
"gpu.gc.num_interps" => 1,
"gc.num_interps" => 1,
"gpu.gc.hz_present" => 1,
"gc.hz_present" => 1,
"gpu.gc.num_occlusion_counters" => 4,
"gc.num_occlusion_counters" => 4,
"gpu.gc.depth_data_forwarding" => 1,
"gc.depth_data_forwarding" => 1,
"gpu.gc.db_samples_per_clk" => 16,
"gc.db_samples_per_clk" => 16,
"gpu.gc.sc_backend_tile_split" => 1,
"gc.sc_backend_tile_split" => 1,
"gpu.gc.screen_xy_extents" => 1,
"gc.screen_xy_extents" => 1,
"gpu.gc.num_clks_per_prim" => 1,
"gc.num_clks_per_prim" => 1,
"gpu.gc.num_interp_prim_per_clk" => 2,
"gc.num_interp_prim_per_clk" => 2,
"gpu.gc.attr_bus_prim_per_clk" => 2,
"gc.attr_bus_prim_per_clk" => 2,
"gpu.gc.num_max_gs_thds" => 32,
"gc.num_max_gs_thds" => 32,
"gpu.gc.num_min_gs_thds" => 4,
"gc.num_min_gs_thds" => 4,
"gpu.gc.num_states" => 8,
"gpu.gc.num_states.0_present" => 1,
"gpu.gc.num_states.1_present" => 1,
"gpu.gc.num_states.2_present" => 1,
"gpu.gc.num_states.3_present" => 1,
"gpu.gc.num_states.4_present" => 1,
"gpu.gc.num_states.5_present" => 1,
"gpu.gc.num_states.6_present" => 1,
"gpu.gc.num_states.7_present" => 1,
"gc.num_states" => 8,
"gc.num_states.0_present" => 1,
"gc.num_states.1_present" => 1,
"gc.num_states.2_present" => 1,
"gc.num_states.3_present" => 1,
"gc.num_states.4_present" => 1,
"gc.num_states.5_present" => 1,
"gc.num_states.6_present" => 1,
"gc.num_states.7_present" => 1,
"gpu.gc.num_states.max" => 8,
"gc.num_states.max" => 8,
"gpu.gc.stwtptr_width" => 3,
"gc.stwtptr_width" => 3,
"gpu.gc.fp16_interpolation" => 1,
"gc.fp16_interpolation" => 1,
"gpu.gc.flatten_macc4" => 1,
"gc.flatten_macc4" => 1,
"gpu.sh.flatten_macc4" => 1,
"gpu.gc.sp_redundant_threads_gating" => 1,
"gc.sp_redundant_threads_gating" => 1,
"gpu.sh.sp_redundant_threads_gating" => 1,
"gpu.gc.reduced_precision_present" => 1,
"gc.reduced_precision_present" => 1,
"gpu.sh.reduced_precision_present" => 1,
"gpu.gc.double_float_present" => 1,
"gc.double_float_present" => 1,
"gpu.sh.double_float_present" => 1,
"gpu.gc.half_rate_double_present" => 1,
"gc.half_rate_double_present" => 1,
"gpu.sh.half_rate_double_present" => 1,
"gpu.gc.num_double_vsps_per_simd" => 4,
"gpu.gc.num_double_vsps_per_simd.0_present" => 1,
"gpu.gc.num_double_vsps_per_simd.1_present" => 1,
"gpu.gc.num_double_vsps_per_simd.2_present" => 1,
"gpu.gc.num_double_vsps_per_simd.3_present" => 1,
"gc.num_double_vsps_per_simd" => 4,
"gc.num_double_vsps_per_simd.0_present" => 1,
"gc.num_double_vsps_per_simd.1_present" => 1,
"gc.num_double_vsps_per_simd.2_present" => 1,
"gc.num_double_vsps_per_simd.3_present" => 1,
"gpu.gc.num_double_vsps_per_simd.max" => 4,
"gc.num_double_vsps_per_simd.max" => 4,
"gpu.sh.num_double_vsps_per_simd" => 4,
"gpu.sh.num_double_vsps_per_simd.0_present" => 1,
"gpu.sh.num_double_vsps_per_simd.1_present" => 1,
"gpu.sh.num_double_vsps_per_simd.2_present" => 1,
"gpu.sh.num_double_vsps_per_simd.3_present" => 1,
"gpu.gc.norm_sin_cos" => 1,
"gc.norm_sin_cos" => 1,
"gpu.sh.norm_sin_cos" => 1,
"gpu.gc.sp_has_legacy_log" => 0,
"gc.sp_has_legacy_log" => 0,
"gpu.sh.sp_has_legacy_log" => 0,
"gpu.gc.sp_has_dlops" => 1,
"gc.sp_has_dlops" => 1,
"gpu.sh.sp_has_dlops" => 1,
"gpu.gc.sp_has_dlops_float" => 1,
"gc.sp_has_dlops_float" => 1,
"gpu.sh.sp_has_dlops_float" => 1,
"gpu.gc.sp_use_custom_mem" => 1,
"gc.sp_use_custom_mem" => 1,
"gpu.sh.sp_use_custom_mem" => 1,
"gpu.gc.sp_sdwa_pres_dis_rd_mod_wr" => 1,
"gc.sp_sdwa_pres_dis_rd_mod_wr" => 1,
"gpu.sh.sp_sdwa_pres_dis_rd_mod_wr" => 1,
"gpu.gc.packed_integer_present" => 1,
"gc.packed_integer_present" => 1,
"gpu.sh.packed_integer_present" => 1,
"gpu.gc.packed_float_present" => 1,
"gc.packed_float_present" => 1,
"gpu.sh.packed_float_present" => 1,
"gpu.gc.freq_uplift_sp_repeaters" => 1,
"gc.freq_uplift_sp_repeaters" => 1,
"gpu.sh.freq_uplift_sp_repeaters" => 1,
"gpu.gc.num_sp_ta_repeaters" => 1,
"gc.num_sp_ta_repeaters" => 1,
"gpu.sh.num_sp_ta_repeaters" => 1,
"gpu.gc.sp_exports_pipelined" => 1,
"gc.sp_exports_pipelined" => 1,
"gpu.sh.sp_exports_pipelined" => 1,
"gpu.gc.sp_fma_mix_f16" => 1,
"gc.sp_fma_mix_f16" => 1,
"gpu.sh.sp_fma_mix_f16" => 1,
"gpu.gc.sp_use_macc_opt" => 1,
"gc.sp_use_macc_opt" => 1,
"gpu.sh.sp_use_macc_opt" => 1,
"gpu.gc.sp1_ta_reg_move" => 1,
"gc.sp1_ta_reg_move" => 1,
"gpu.sh.sp1_ta_reg_move" => 1,
"gpu.gc.microcode_level" => 12,
"gc.microcode_level" => 12,
"gpu.sh.microcode_level" => 12,
"gpu.gc.num_expreq_per_cu" => 12,
"gc.num_expreq_per_cu" => 12,
"gpu.sh.num_expreq_per_cu" => 12,
"gpu.gc.dua_present" => 1,
"gc.dua_present" => 1,
"gpu.sh.dua_present" => 1,
"gpu.gc.lds_has_sp_repeater" => 1,
"gc.lds_has_sp_repeater" => 1,
"gpu.sh.lds_has_sp_repeater" => 1,
"gpu.gc.freq_uplift_lds_repeaters" => 1,
"gc.freq_uplift_lds_repeaters" => 1,
"gpu.sh.freq_uplift_lds_repeaters" => 1,
"gpu.gc.tp_perfmon_power_domain" => 2,
"gc.tp_perfmon_power_domain" => 2,
"gpu.tp.tp_perfmon_power_domain" => 2,
"gpu.gc.num_td_sp_repeaters" => 0,
"gc.num_td_sp_repeaters" => 0,
"gpu.sh.num_td_sp_repeaters" => 0,
"gpu.gc.sh_td_phase_adjust" => 1,
"gc.sh_td_phase_adjust" => 1,
"gpu.sh.sh_td_phase_adjust" => 1,
"gpu.gc.td_use_custom_mem" => 1,
"gc.td_use_custom_mem" => 1,
"gpu.sh.td_use_custom_mem" => 1,
"gpu.gc.spi_sq_quad_repeaters" => 1,
"gc.spi_sq_quad_repeaters" => 1,
"gpu.gc.global_vgt_pa" => 0,
"gc.global_vgt_pa" => 0,
"gpu.gc.num_frontend" => 4,
"gpu.gc.num_frontend.0_present" => 1,
"gpu.gc.num_frontend.1_present" => 1,
"gpu.gc.num_frontend.2_present" => 1,
"gpu.gc.num_frontend.3_present" => 1,
"gc.num_frontend" => 4,
"gc.num_frontend.0_present" => 1,
"gc.num_frontend.1_present" => 1,
"gc.num_frontend.2_present" => 1,
"gc.num_frontend.3_present" => 1,
"gpu.gc.num_frontend.max" => 4,
"gc.num_frontend.max" => 4,
"gpu.gc.coalesced_read_present" => 1,
"gc.coalesced_read_present" => 1,
"gpu.gc.num_clks_per_tile" => 1,
"gc.num_clks_per_tile" => 1,
"gpu.gc.dbsc_true_quad_intf" => 1,
"gc.dbsc_true_quad_intf" => 1,
"gpu.gc.async_dispatch" => 1,
"gc.async_dispatch" => 1,
"gpu.gc.vmid_ports_exists" => 1,
"gc.vmid_ports_exists" => 1,
"gpu.gc.num_export_bus" => 2,
"gc.num_export_bus" => 2,
"gpu.gc.dual_pc_export_bus" => 0,
"gc.dual_pc_export_bus" => 0,
"gpu.gc.pc_ptr_width" => 2,
"gpu.gc.pc_ptr_width.0_present" => 1,
"gpu.gc.pc_ptr_width.1_present" => 1,
"gc.pc_ptr_width" => 2,
"gc.pc_ptr_width.0_present" => 1,
"gc.pc_ptr_width.1_present" => 1,
"gpu.gc.pc_ptr_width.max" => 4,
"gc.pc_ptr_width.max" => 4,
"gpu.gc.tiling_config_table" => 1,
"gc.tiling_config_table" => 1,
"gpu.gc.fmask_tiling_config_table" => 1,
"gc.fmask_tiling_config_table" => 1,
"gpu.gc.new_src_color_format" => 1,
"gc.new_src_color_format" => 1,
"gpu.gc.tiling_config_with_separate_macrotile_table" => 1,
"gc.tiling_config_with_separate_macrotile_table" => 1,
"gpu.gc.prt_lod_stat" => 0,
"gc.prt_lod_stat" => 0,
"gpu.gc.dbl_color_writes" => 0,
"gc.dbl_color_writes" => 0,
"gpu.gc.post_freeze_cb_changes" => 1,
"gc.post_freeze_cb_changes" => 1,
"gpu.gc.num_prims_per_packer" => 2,
"gc.num_prims_per_packer" => 2,
"gpu.gc.sc.num_prims_per_packer" => 2,
"gpu.gc.num_packer_per_sc" => 2,
"gpu.gc.num_packer_per_sc.0_present" => 1,
"gpu.gc.num_packer_per_sc.1_present" => 1,
"gc.num_packer_per_sc" => 2,
"gc.num_packer_per_sc.0_present" => 1,
"gc.num_packer_per_sc.1_present" => 1,
"gpu.gc.num_packer_per_sc.max" => 2,
"gc.num_packer_per_sc.max" => 2,
"gpu.gc.dfsm" => 1,
"gc.dfsm" => 1,
"db_dfsm" => 1,
"gpu.gc.num_gprs" => 384,
"gc.num_gprs" => 384,
"gpu.sp.num_gprs" => 384,
"gpu.gc.num_physical_gprs" => 768,
"gc.num_physical_gprs" => 768,
"gpu.sp.num_physical_gprs" => 768,
"gpu.gc.gpr_addr_width" => 10,
"gc.gpr_addr_width" => 10,
"gpu.sp.gpr_addr_width" => 10,
"gpu.gc.width_gprs" => 128,
"gc.width_gprs" => 128,
"gpu.sp.width_gprs" => 128,
"gpu.gc.tmp_scbd_slots_per_cu" => 32,
"gc.tmp_scbd_slots_per_cu" => 32,
"gpu.spi.tmp_scbd_slots_per_cu" => 32,
"gpu.gc.double_offchip_lds_buffer" => 1,
"gc.double_offchip_lds_buffer" => 1,
"gpu.spi.double_offchip_lds_buffer" => 1,
"gpu.gc.vgpr_start_phase_default" => 1,
"gc.vgpr_start_phase_default" => 1,
"gpu.spi.vgpr_start_phase_default" => 1,
"gpu.gc.vgt_spi_esgs_vtx_cd_expand" => 1,
"gc.vgt_spi_esgs_vtx_cd_expand" => 1,
"gpu.spi.vgt_spi_esgs_vtx_cd_expand" => 1,
"gpu.gc.gsprim_buff_depth" => 1792,
"gc.gsprim_buff_depth" => 1792,
"gpu.vgt.gsprim_buff_depth" => 1792,
"gpu.gc.gs_table_depth" => 32,
"gc.gs_table_depth" => 32,
"gpu.vgt.gs_table_depth" => 32,
"gpu.gc.cut_mem_single_port" => 0,
"gc.cut_mem_single_port" => 0,
"gpu.vgt.cut_mem_single_port" => 0,
"gpu.gc.vgt_power_domain" => 1,
"gc.vgt_power_domain" => 1,
"gpu.vgt.power_domain" => 1,
"gpu.gc.parameter_cache_depth" => 2048,
"gc.parameter_cache_depth" => 2048,
"gpu.sx.parameter_cache_depth" => 2048,
"gpu.gc.parameter_cache_width" => 16,
"gpu.gc.parameter_cache_width.0_present" => 1,
"gpu.gc.parameter_cache_width.1_present" => 1,
"gpu.gc.parameter_cache_width.2_present" => 1,
"gpu.gc.parameter_cache_width.3_present" => 1,
"gpu.gc.parameter_cache_width.4_present" => 1,
"gpu.gc.parameter_cache_width.5_present" => 1,
"gpu.gc.parameter_cache_width.6_present" => 1,
"gpu.gc.parameter_cache_width.7_present" => 1,
"gpu.gc.parameter_cache_width.8_present" => 1,
"gpu.gc.parameter_cache_width.9_present" => 1,
"gpu.gc.parameter_cache_width.10_present" => 1,
"gpu.gc.parameter_cache_width.11_present" => 1,
"gpu.gc.parameter_cache_width.12_present" => 1,
"gpu.gc.parameter_cache_width.13_present" => 1,
"gpu.gc.parameter_cache_width.14_present" => 1,
"gpu.gc.parameter_cache_width.15_present" => 1,
"gc.parameter_cache_width" => 16,
"gc.parameter_cache_width.0_present" => 1,
"gc.parameter_cache_width.1_present" => 1,
"gc.parameter_cache_width.2_present" => 1,
"gc.parameter_cache_width.3_present" => 1,
"gc.parameter_cache_width.4_present" => 1,
"gc.parameter_cache_width.5_present" => 1,
"gc.parameter_cache_width.6_present" => 1,
"gc.parameter_cache_width.7_present" => 1,
"gc.parameter_cache_width.8_present" => 1,
"gc.parameter_cache_width.9_present" => 1,
"gc.parameter_cache_width.10_present" => 1,
"gc.parameter_cache_width.11_present" => 1,
"gc.parameter_cache_width.12_present" => 1,
"gc.parameter_cache_width.13_present" => 1,
"gc.parameter_cache_width.14_present" => 1,
"gc.parameter_cache_width.15_present" => 1,
"gpu.gc.parameter_cache_width.max" => 16,
"gc.parameter_cache_width.max" => 16,
"gpu.sx.parameter_cache_width" => 16,
"gpu.sx.parameter_cache_width.0_present" => 1,
"gpu.sx.parameter_cache_width.1_present" => 1,
"gpu.sx.parameter_cache_width.2_present" => 1,
"gpu.sx.parameter_cache_width.3_present" => 1,
"gpu.sx.parameter_cache_width.4_present" => 1,
"gpu.sx.parameter_cache_width.5_present" => 1,
"gpu.sx.parameter_cache_width.6_present" => 1,
"gpu.sx.parameter_cache_width.7_present" => 1,
"gpu.sx.parameter_cache_width.8_present" => 1,
"gpu.sx.parameter_cache_width.9_present" => 1,
"gpu.sx.parameter_cache_width.10_present" => 1,
"gpu.sx.parameter_cache_width.11_present" => 1,
"gpu.sx.parameter_cache_width.12_present" => 1,
"gpu.sx.parameter_cache_width.13_present" => 1,
"gpu.sx.parameter_cache_width.14_present" => 1,
"gpu.sx.parameter_cache_width.15_present" => 1,
"gpu.gc.color_scoreboard_slots" => 64,
"gc.color_scoreboard_slots" => 64,
"gpu.sx.color_scoreboard_slots" => 64,
"gpu.gc.pos_scoreboard_slots" => 32,
"gc.pos_scoreboard_slots" => 32,
"gpu.sx.pos_scoreboard_slots" => 32,
"gpu.gc.color_export_buffer_size" => 256,
"gc.color_export_buffer_size" => 256,
"gpu.sx.color_export_buffer_size" => 256,
"gpu.gc.pos_export_buffer_size" => 512,
"gc.pos_export_buffer_size" => 512,
"gpu.sx.pos_export_buffer_size" => 512,
"gpu.gc.color_export_reg_buffer_size" => 1024,
"gc.color_export_reg_buffer_size" => 1024,
"gpu.sx.color_export_reg_buffer_size" => 1024,
"gpu.gc.pos_export_reg_buffer_size" => 2048,
"gc.pos_export_reg_buffer_size" => 2048,
"gpu.sx.pos_export_reg_buffer_size" => 2048,
"gpu.gc.pixel_fifo_depth" => 32,
"gc.pixel_fifo_depth" => 32,
"gpu.sx.pixel_fifo_depth" => 32,
"gpu.gc.prim_buff_depth" => 2048,
"gc.prim_buff_depth" => 2048,
"gpu.pa.prim_buff_depth" => 2048,
"gpu.gc.num_clippers" => 4,
"gc.num_clippers" => 4,
"gpu.pa.num_clippers" => 4,
"gpu.gc.stereo_enable" => 1,
"gc.stereo_enable" => 1,
"gpu.gc.vgt_tc_client_exists" => 0,
"gc.vgt_tc_client_exists" => 0,
"gpu.gc.etc2_formats" => 0,
"gc.etc2_formats" => 0,
"gpu.etc2_formats" => 0,
"gpu.gc.tcc_present" => 1,
"gc.tcc_present" => 1,
"gpu.tc.tcc_present" => 1,
"gpu.gc.max_clients_per_TCR" => 4,
"gc.max_clients_per_TCR" => 4,
"gpu.tc.max_clients_per_TCR" => 4,
"gpu.gc.tcr_tca_req_credits" => 36,
"gc.tcr_tca_req_credits" => 36,
"gpu.tc.tcr_tca_req_credits" => 36,
"gpu.gc.ta_handle_baseaddr" => 1,
"gc.ta_handle_baseaddr" => 1,
"gpu.tc.ta_handle_baseaddr" => 1,
"gpu.gc.tcp_l1_size" => 16,
"gc.tcp_l1_size" => 16,
"gpu.tc.tcp_l1_size" => 16,
"gpu.gc.tcp_cmd_fifo_depth" => 10,
"gc.tcp_cmd_fifo_depth" => 10,
"gpu.tcp_cmd_fifo_depth" => 10,
"gpu.gc.tcp_astc_2d_ldr_enable" => 0,
"gc.tcp_astc_2d_ldr_enable" => 0,
"gpu.tc.tcp_astc_2d_ldr_enable" => 0,
"gpu.gc.tcp_astc_3d_enable" => 0,
"gc.tcp_astc_3d_enable" => 0,
"gpu.tc.tcp_astc_3d_enable" => 0,
"gpu.gc.tcp_astc_hdr_enable" => 0,
"gc.tcp_astc_hdr_enable" => 0,
"gpu.tc.tcp_astc_hdr_enable" => 0,
"gpu.gc.tcp_astc_rate" => 0,
"gc.tcp_astc_rate" => 0,
"gpu.tc.tcp_astc_rate" => 0,
"gpu.gc.tcp_regread_bug" => 0,
"gc.tcp_regread_bug" => 0,
"gpu.tc.tcp_regread_bug" => 0,
"gpu.gc.num_tccs" => 32,
"gpu.gc.num_tccs.0_present" => 1,
"gpu.gc.num_tccs.1_present" => 1,
"gpu.gc.num_tccs.2_present" => 1,
"gpu.gc.num_tccs.3_present" => 1,
"gpu.gc.num_tccs.4_present" => 1,
"gpu.gc.num_tccs.5_present" => 1,
"gpu.gc.num_tccs.6_present" => 1,
"gpu.gc.num_tccs.7_present" => 1,
"gpu.gc.num_tccs.8_present" => 1,
"gpu.gc.num_tccs.9_present" => 1,
"gpu.gc.num_tccs.10_present" => 1,
"gpu.gc.num_tccs.11_present" => 1,
"gpu.gc.num_tccs.12_present" => 1,
"gpu.gc.num_tccs.13_present" => 1,
"gpu.gc.num_tccs.14_present" => 1,
"gpu.gc.num_tccs.15_present" => 1,
"gpu.gc.num_tccs.16_present" => 1,
"gpu.gc.num_tccs.17_present" => 1,
"gpu.gc.num_tccs.18_present" => 1,
"gpu.gc.num_tccs.19_present" => 1,
"gpu.gc.num_tccs.20_present" => 1,
"gpu.gc.num_tccs.21_present" => 1,
"gpu.gc.num_tccs.22_present" => 1,
"gpu.gc.num_tccs.23_present" => 1,
"gpu.gc.num_tccs.24_present" => 1,
"gpu.gc.num_tccs.25_present" => 1,
"gpu.gc.num_tccs.26_present" => 1,
"gpu.gc.num_tccs.27_present" => 1,
"gpu.gc.num_tccs.28_present" => 1,
"gpu.gc.num_tccs.29_present" => 1,
"gpu.gc.num_tccs.30_present" => 1,
"gpu.gc.num_tccs.31_present" => 1,
"gc.num_tccs" => 32,
"gc.num_tccs.0_present" => 1,
"gc.num_tccs.1_present" => 1,
"gc.num_tccs.2_present" => 1,
"gc.num_tccs.3_present" => 1,
"gc.num_tccs.4_present" => 1,
"gc.num_tccs.5_present" => 1,
"gc.num_tccs.6_present" => 1,
"gc.num_tccs.7_present" => 1,
"gc.num_tccs.8_present" => 1,
"gc.num_tccs.9_present" => 1,
"gc.num_tccs.10_present" => 1,
"gc.num_tccs.11_present" => 1,
"gc.num_tccs.12_present" => 1,
"gc.num_tccs.13_present" => 1,
"gc.num_tccs.14_present" => 1,
"gc.num_tccs.15_present" => 1,
"gc.num_tccs.16_present" => 1,
"gc.num_tccs.17_present" => 1,
"gc.num_tccs.18_present" => 1,
"gc.num_tccs.19_present" => 1,
"gc.num_tccs.20_present" => 1,
"gc.num_tccs.21_present" => 1,
"gc.num_tccs.22_present" => 1,
"gc.num_tccs.23_present" => 1,
"gc.num_tccs.24_present" => 1,
"gc.num_tccs.25_present" => 1,
"gc.num_tccs.26_present" => 1,
"gc.num_tccs.27_present" => 1,
"gc.num_tccs.28_present" => 1,
"gc.num_tccs.29_present" => 1,
"gc.num_tccs.30_present" => 1,
"gc.num_tccs.31_present" => 1,
"gpu.gc.num_tccs.max" => 32,
"gc.num_tccs.max" => 32,
"gpu.tc.num_tccs" => 32,
"gpu.tc.num_tccs.0_present" => 1,
"gpu.tc.num_tccs.1_present" => 1,
"gpu.tc.num_tccs.2_present" => 1,
"gpu.tc.num_tccs.3_present" => 1,
"gpu.tc.num_tccs.4_present" => 1,
"gpu.tc.num_tccs.5_present" => 1,
"gpu.tc.num_tccs.6_present" => 1,
"gpu.tc.num_tccs.7_present" => 1,
"gpu.tc.num_tccs.8_present" => 1,
"gpu.tc.num_tccs.9_present" => 1,
"gpu.tc.num_tccs.10_present" => 1,
"gpu.tc.num_tccs.11_present" => 1,
"gpu.tc.num_tccs.12_present" => 1,
"gpu.tc.num_tccs.13_present" => 1,
"gpu.tc.num_tccs.14_present" => 1,
"gpu.tc.num_tccs.15_present" => 1,
"gpu.tc.num_tccs.16_present" => 1,
"gpu.tc.num_tccs.17_present" => 1,
"gpu.tc.num_tccs.18_present" => 1,
"gpu.tc.num_tccs.19_present" => 1,
"gpu.tc.num_tccs.20_present" => 1,
"gpu.tc.num_tccs.21_present" => 1,
"gpu.tc.num_tccs.22_present" => 1,
"gpu.tc.num_tccs.23_present" => 1,
"gpu.tc.num_tccs.24_present" => 1,
"gpu.tc.num_tccs.25_present" => 1,
"gpu.tc.num_tccs.26_present" => 1,
"gpu.tc.num_tccs.27_present" => 1,
"gpu.tc.num_tccs.28_present" => 1,
"gpu.tc.num_tccs.29_present" => 1,
"gpu.tc.num_tccs.30_present" => 1,
"gpu.tc.num_tccs.31_present" => 1,
"gpu.gc.num_tcas" => 4,
"gpu.gc.num_tcas.0_present" => 1,
"gpu.gc.num_tcas.1_present" => 1,
"gpu.gc.num_tcas.2_present" => 1,
"gpu.gc.num_tcas.3_present" => 1,
"gc.num_tcas" => 4,
"gc.num_tcas.0_present" => 1,
"gc.num_tcas.1_present" => 1,
"gc.num_tcas.2_present" => 1,
"gc.num_tcas.3_present" => 1,
"gpu.gc.num_tcas.max" => 4,
"gc.num_tcas.max" => 4,
"gpu.tc.num_tcas" => 4,
"gpu.tc.num_tcas.0_present" => 1,
"gpu.tc.num_tcas.1_present" => 1,
"gpu.tc.num_tcas.2_present" => 1,
"gpu.tc.num_tcas.3_present" => 1,
"gpu.gc.tcr_client_mux_ret_extra_flop" => 0,
"gc.tcr_client_mux_ret_extra_flop" => 0,
"gpu.tc.tcr_client_mux_ret_extra_flop" => 0,
"gpu.gc.tcr_neighbor_tcr_mux_ret_extra_flop" => 0,
"gc.tcr_neighbor_tcr_mux_ret_extra_flop" => 0,
"gpu.tc.tcr_neighbor_tcr_mux_ret_extra_flop" => 0,
"gpu.gc.tc_grbm_chain_2x_se" => 1,
"gc.tc_grbm_chain_2x_se" => 1,
"gpu.tc.tc_grbm_chain_2x_se_enable" => 1,
"gpu.gc.second_sqc_atc_connection_is_up" => 1,
"gpu.gc.second_sqc_atc_connection_is_up.0_present" => 1,
"gc.second_sqc_atc_connection_is_up" => 1,
"gc.second_sqc_atc_connection_is_up.0_present" => 1,
"gpu.gc.second_sqc_atc_connection_is_up.max" => 1,
"gc.second_sqc_atc_connection_is_up.max" => 1,
"gpu.tc.second_sqc_atc_connection_is_up" => 1,
"gpu.tc.second_sqc_atc_connection_is_up.0_present" => 1,
"gpu.gc.num_atcl2_ret_bus_per_tcr" => 0,
"gc.num_atcl2_ret_bus_per_tcr" => 0,
"gpu.gc.num_atcl2_ret_bus_per_tcr.max" => 7,
"gc.num_atcl2_ret_bus_per_tcr.max" => 7,
"gpu.tc.num_atcl2_ret_bus_per_tcr" => 0,
"gpu.gc.num_atcl2_req_bus_per_SE" => 0,
"gc.num_atcl2_req_bus_per_SE" => 0,
"gpu.gc.num_atcl2_req_bus_per_SE.max" => 64,
"gc.num_atcl2_req_bus_per_SE.max" => 64,
"gpu.tc.num_atcl2_req_bus_per_SE" => 0,
"gpu.gc.wdata_depth_96" => 1,
"gc.wdata_depth_96" => 1,
"gpu.tc.wdata_depth_96" => 1,
"gpu.gc.cpg_wdata_depth_96" => 1,
"gc.cpg_wdata_depth_96" => 1,
"gpu.tc.cpg_wdata_depth_96" => 1,
"gpu.gc.rmi_wdata_depth_96" => 1,
"gc.rmi_wdata_depth_96" => 1,
"gpu.tc.rmi_wdata_depth_96" => 1,
"gpu.gc.rmi_position" => "top_middle_bottom_left_right_0_1_",
"gc.rmi_position" => "top_middle_bottom_left_right_0_1_",
"gpu.tc.rmi_position" => "top_middle_bottom_left_right_0_1_",
"gpu.gc.ia_tci_req_credits" => 12,
"gc.ia_tci_req_credits" => 12,
"gpu.tc.ia_tci_req_credits" => 12,
"gpu.gc.wd_tci_req_credits" => 12,
"gc.wd_tci_req_credits" => 12,
"gpu.tc.wd_tci_req_credits" => 12,
"gpu.gc.sqc_tci_req_credits" => 20,
"gc.sqc_tci_req_credits" => 20,
"gpu.tc.sqc_tci_req_credits" => 20,
"gpu.gc.cpg_tci_req_credits" => 23,
"gc.cpg_tci_req_credits" => 23,
"gpu.tc.cpg_tci_req_credits" => 23,
"gpu.gc.cpf_tci_req_credits" => 19,
"gc.cpf_tci_req_credits" => 19,
"gpu.tc.cpf_tci_req_credits" => 19,
"gpu.gc.rmi_tci_req_credits" => 20,
"gc.rmi_tci_req_credits" => 20,
"gpu.tc.rmi_tci_req_credits" => 20,
"gpu.gc.rlc_tci_req_credits" => 20,
"gc.rlc_tci_req_credits" => 20,
"gpu.tc.rlc_tci_req_credits" => 20,
"gpu.gc.tpi_tci_req_credits" => 24,
"gc.tpi_tci_req_credits" => 24,
"gpu.tc.tpi_tci_req_credits" => 24,
"gpu.gc.sqg_tci_req_credits" => 14,
"gc.sqg_tci_req_credits" => 14,
"gpu.tc.sqg_tci_req_credits" => 14,
"gpu.gc.utcl2_tci_req_credits" => 23,
"gc.utcl2_tci_req_credits" => 23,
"gpu.tc.utcl2_tci_req_credits" => 23,
"gpu.gc.pa_tci_req_credits" => 16,
"gc.pa_tci_req_credits" => 16,
"gpu.tc.pa_tci_req_credits" => 16,
"gpu.gc.unique_req_tile_repeaters" => 2,
"gc.unique_req_tile_repeaters" => 2,
"gpu.tc.unique_req_tile_repeaters" => 2,
"gpu.gc.unique_data_tile_repeaters" => 1,
"gc.unique_data_tile_repeaters" => 1,
"gpu.tc.unique_data_tile_repeaters" => 1,
"gpu.gc.cp_vgt_tci_above_sh0" => 0,
"gc.cp_vgt_tci_above_sh0" => 0,
"gpu.tc.cp_vgt_tci_above_sh0" => 0,
"gpu.gc.combine_tc_grbm_chains" => 0,
"gc.combine_tc_grbm_chains" => 0,
"gpu.tc.combine_tc_grbm_chains" => 0,
"gpu.gc.gfx7_ta_tc_addr" => 1,
"gc.gfx7_ta_tc_addr" => 1,
"gpu.tc.gfx7_ta_tc_addr" => 1,
"gpu.gc.tca_rtn_arb_phases" => 4,
"gc.tca_rtn_arb_phases" => 4,
"gpu.gc.tca_phase_override" => 0,
"gc.tca_phase_override" => 0,
"gpu.gc.tcc_num_lines" => 4096,
"gc.tcc_num_lines" => 4096,
"gpu.tc.tcc_num_lines" => 4096,
"gpu.gc.tcc_tca_rtn_eq_contract" => 4,
"gc.tcc_tca_rtn_eq_contract" => 4,
"gpu.gc.tca_phase_eq_contract" => 30,
"gc.tca_phase_eq_contract" => 30,
"gpu.tc.tca_phase_eq_contract" => 30,
"gpu.gc.tcc_redundancy" => 0,
"gc.tcc_redundancy" => 0,
"gpu.tc.tcc_redundancy" => 0,
"gpu.gc.tcc_use_custom_mem" => 0,
"gc.tcc_use_custom_mem" => 0,
"gpu.tc.tcc_use_custom_mem" => 0,
"gpu.gc.freq_uplift_tcc_and_tca" => 1,
"gc.freq_uplift_tcc_and_tca" => 1,
"gpu.gc.freq_uplift_tca_fifo_ram" => 1,
"gc.freq_uplift_tca_fifo_ram" => 1,
"gpu.gc.num_eas_per_tcc" => 1,
"gc.num_eas_per_tcc" => 1,
"gpu.tc.num_eas_per_tcc" => 1,
"gpu.gc.tb_uses_emulator_mode" => 1,
"gc.tb_uses_emulator_mode" => 1,
"gpu.db.tb_uses_emulator_mode" => 1,
"gpu.gc.use_addrRaxx_lib" => 1,
"gc.use_addrRaxx_lib" => 1,
"gpu.db.use_addrRaxx_lib" => 1,
"gpu.gc.legacy_tile_mode_asserts" => 1,
"gc.legacy_tile_mode_asserts" => 1,
"gpu.db.legacy_tile_mode_asserts" => 1,
"gpu.gc.dcc_present" => 1,
"gc.dcc_present" => 1,
"gpu.gc.cb_dcc_present" => 1,
"gc.cb_dcc_present" => 1,
"gpu.gc.cb_large_mc_latency" => 1,
"gc.cb_large_mc_latency" => 1,
"gpu.gc.cb_rmi_event_interface" => 0,
"gc.cb_rmi_event_interface" => 0,
"gpu.gc.legacy_dcc" => 1,
"gc.legacy_dcc" => 1,
"gpu.gc.dcc_constant_compression_en" => 0,
"gc.dcc_constant_compression_en" => 0,
"gpu.gc.rmi_large_mem_acc_latency" => 1,
"gc.rmi_large_mem_acc_latency" => 1,
"gpu.gc.rmi_large_utcl2_latency" => 2,
"gc.rmi_large_utcl2_latency" => 2,
"gpu.gc.rmi_large_utcll_lfifo" => 1,
"gc.rmi_large_utcll_lfifo" => 1,
"gpu.gc.size" => 64,
"gc.size" => 64,
"gpu.lds.size" => 64,
"gpu.gc.num_pixels" => 32,
"gpu.gc.num_pixels.0_present" => 1,
"gpu.gc.num_pixels.1_present" => 1,
"gpu.gc.num_pixels.2_present" => 1,
"gpu.gc.num_pixels.3_present" => 1,
"gpu.gc.num_pixels.4_present" => 1,
"gpu.gc.num_pixels.5_present" => 1,
"gpu.gc.num_pixels.6_present" => 1,
"gpu.gc.num_pixels.7_present" => 1,
"gpu.gc.num_pixels.8_present" => 1,
"gpu.gc.num_pixels.9_present" => 1,
"gpu.gc.num_pixels.10_present" => 1,
"gpu.gc.num_pixels.11_present" => 1,
"gpu.gc.num_pixels.12_present" => 1,
"gpu.gc.num_pixels.13_present" => 1,
"gpu.gc.num_pixels.14_present" => 1,
"gpu.gc.num_pixels.15_present" => 1,
"gpu.gc.num_pixels.16_present" => 1,
"gpu.gc.num_pixels.17_present" => 1,
"gpu.gc.num_pixels.18_present" => 1,
"gpu.gc.num_pixels.19_present" => 1,
"gpu.gc.num_pixels.20_present" => 1,
"gpu.gc.num_pixels.21_present" => 1,
"gpu.gc.num_pixels.22_present" => 1,
"gpu.gc.num_pixels.23_present" => 1,
"gpu.gc.num_pixels.24_present" => 1,
"gpu.gc.num_pixels.25_present" => 1,
"gpu.gc.num_pixels.26_present" => 1,
"gpu.gc.num_pixels.27_present" => 1,
"gpu.gc.num_pixels.28_present" => 1,
"gpu.gc.num_pixels.29_present" => 1,
"gpu.gc.num_pixels.30_present" => 1,
"gpu.gc.num_pixels.31_present" => 1,
"gc.num_pixels" => 32,
"gc.num_pixels.0_present" => 1,
"gc.num_pixels.1_present" => 1,
"gc.num_pixels.2_present" => 1,
"gc.num_pixels.3_present" => 1,
"gc.num_pixels.4_present" => 1,
"gc.num_pixels.5_present" => 1,
"gc.num_pixels.6_present" => 1,
"gc.num_pixels.7_present" => 1,
"gc.num_pixels.8_present" => 1,
"gc.num_pixels.9_present" => 1,
"gc.num_pixels.10_present" => 1,
"gc.num_pixels.11_present" => 1,
"gc.num_pixels.12_present" => 1,
"gc.num_pixels.13_present" => 1,
"gc.num_pixels.14_present" => 1,
"gc.num_pixels.15_present" => 1,
"gc.num_pixels.16_present" => 1,
"gc.num_pixels.17_present" => 1,
"gc.num_pixels.18_present" => 1,
"gc.num_pixels.19_present" => 1,
"gc.num_pixels.20_present" => 1,
"gc.num_pixels.21_present" => 1,
"gc.num_pixels.22_present" => 1,
"gc.num_pixels.23_present" => 1,
"gc.num_pixels.24_present" => 1,
"gc.num_pixels.25_present" => 1,
"gc.num_pixels.26_present" => 1,
"gc.num_pixels.27_present" => 1,
"gc.num_pixels.28_present" => 1,
"gc.num_pixels.29_present" => 1,
"gc.num_pixels.30_present" => 1,
"gc.num_pixels.31_present" => 1,
"gpu.lds.num_pixels" => 32,
"gpu.gc.num_banks" => 32,
"gpu.gc.num_banks.0_present" => 1,
"gpu.gc.num_banks.1_present" => 1,
"gpu.gc.num_banks.2_present" => 1,
"gpu.gc.num_banks.3_present" => 1,
"gpu.gc.num_banks.4_present" => 1,
"gpu.gc.num_banks.5_present" => 1,
"gpu.gc.num_banks.6_present" => 1,
"gpu.gc.num_banks.7_present" => 1,
"gpu.gc.num_banks.8_present" => 1,
"gpu.gc.num_banks.9_present" => 1,
"gpu.gc.num_banks.10_present" => 1,
"gpu.gc.num_banks.11_present" => 1,
"gpu.gc.num_banks.12_present" => 1,
"gpu.gc.num_banks.13_present" => 1,
"gpu.gc.num_banks.14_present" => 1,
"gpu.gc.num_banks.15_present" => 1,
"gpu.gc.num_banks.16_present" => 1,
"gpu.gc.num_banks.17_present" => 1,
"gpu.gc.num_banks.18_present" => 1,
"gpu.gc.num_banks.19_present" => 1,
"gpu.gc.num_banks.20_present" => 1,
"gpu.gc.num_banks.21_present" => 1,
"gpu.gc.num_banks.22_present" => 1,
"gpu.gc.num_banks.23_present" => 1,
"gpu.gc.num_banks.24_present" => 1,
"gpu.gc.num_banks.25_present" => 1,
"gpu.gc.num_banks.26_present" => 1,
"gpu.gc.num_banks.27_present" => 1,
"gpu.gc.num_banks.28_present" => 1,
"gpu.gc.num_banks.29_present" => 1,
"gpu.gc.num_banks.30_present" => 1,
"gpu.gc.num_banks.31_present" => 1,
"gc.num_banks" => 32,
"gc.num_banks.0_present" => 1,
"gc.num_banks.1_present" => 1,
"gc.num_banks.2_present" => 1,
"gc.num_banks.3_present" => 1,
"gc.num_banks.4_present" => 1,
"gc.num_banks.5_present" => 1,
"gc.num_banks.6_present" => 1,
"gc.num_banks.7_present" => 1,
"gc.num_banks.8_present" => 1,
"gc.num_banks.9_present" => 1,
"gc.num_banks.10_present" => 1,
"gc.num_banks.11_present" => 1,
"gc.num_banks.12_present" => 1,
"gc.num_banks.13_present" => 1,
"gc.num_banks.14_present" => 1,
"gc.num_banks.15_present" => 1,
"gc.num_banks.16_present" => 1,
"gc.num_banks.17_present" => 1,
"gc.num_banks.18_present" => 1,
"gc.num_banks.19_present" => 1,
"gc.num_banks.20_present" => 1,
"gc.num_banks.21_present" => 1,
"gc.num_banks.22_present" => 1,
"gc.num_banks.23_present" => 1,
"gc.num_banks.24_present" => 1,
"gc.num_banks.25_present" => 1,
"gc.num_banks.26_present" => 1,
"gc.num_banks.27_present" => 1,
"gc.num_banks.28_present" => 1,
"gc.num_banks.29_present" => 1,
"gc.num_banks.30_present" => 1,
"gc.num_banks.31_present" => 1,
"gpu.lds.num_banks" => 32,
"gpu.gds.size" => 64,
"gpu.gc.num_pixels.max" => 32,
"gc.num_pixels.max" => 32,
"gpu.gds.num_pixels" => 32,
"gpu.gds.num_pixels.0_present" => 1,
"gpu.gds.num_pixels.1_present" => 1,
"gpu.gds.num_pixels.2_present" => 1,
"gpu.gds.num_pixels.3_present" => 1,
"gpu.gds.num_pixels.4_present" => 1,
"gpu.gds.num_pixels.5_present" => 1,
"gpu.gds.num_pixels.6_present" => 1,
"gpu.gds.num_pixels.7_present" => 1,
"gpu.gds.num_pixels.8_present" => 1,
"gpu.gds.num_pixels.9_present" => 1,
"gpu.gds.num_pixels.10_present" => 1,
"gpu.gds.num_pixels.11_present" => 1,
"gpu.gds.num_pixels.12_present" => 1,
"gpu.gds.num_pixels.13_present" => 1,
"gpu.gds.num_pixels.14_present" => 1,
"gpu.gds.num_pixels.15_present" => 1,
"gpu.gds.num_pixels.16_present" => 1,
"gpu.gds.num_pixels.17_present" => 1,
"gpu.gds.num_pixels.18_present" => 1,
"gpu.gds.num_pixels.19_present" => 1,
"gpu.gds.num_pixels.20_present" => 1,
"gpu.gds.num_pixels.21_present" => 1,
"gpu.gds.num_pixels.22_present" => 1,
"gpu.gds.num_pixels.23_present" => 1,
"gpu.gds.num_pixels.24_present" => 1,
"gpu.gds.num_pixels.25_present" => 1,
"gpu.gds.num_pixels.26_present" => 1,
"gpu.gds.num_pixels.27_present" => 1,
"gpu.gds.num_pixels.28_present" => 1,
"gpu.gds.num_pixels.29_present" => 1,
"gpu.gds.num_pixels.30_present" => 1,
"gpu.gds.num_pixels.31_present" => 1,
"gpu.gc.num_banks.max" => 32,
"gc.num_banks.max" => 32,
"gpu.gds.num_banks" => 32,
"gpu.gds.num_banks.0_present" => 1,
"gpu.gds.num_banks.1_present" => 1,
"gpu.gds.num_banks.2_present" => 1,
"gpu.gds.num_banks.3_present" => 1,
"gpu.gds.num_banks.4_present" => 1,
"gpu.gds.num_banks.5_present" => 1,
"gpu.gds.num_banks.6_present" => 1,
"gpu.gds.num_banks.7_present" => 1,
"gpu.gds.num_banks.8_present" => 1,
"gpu.gds.num_banks.9_present" => 1,
"gpu.gds.num_banks.10_present" => 1,
"gpu.gds.num_banks.11_present" => 1,
"gpu.gds.num_banks.12_present" => 1,
"gpu.gds.num_banks.13_present" => 1,
"gpu.gds.num_banks.14_present" => 1,
"gpu.gds.num_banks.15_present" => 1,
"gpu.gds.num_banks.16_present" => 1,
"gpu.gds.num_banks.17_present" => 1,
"gpu.gds.num_banks.18_present" => 1,
"gpu.gds.num_banks.19_present" => 1,
"gpu.gds.num_banks.20_present" => 1,
"gpu.gds.num_banks.21_present" => 1,
"gpu.gds.num_banks.22_present" => 1,
"gpu.gds.num_banks.23_present" => 1,
"gpu.gds.num_banks.24_present" => 1,
"gpu.gds.num_banks.25_present" => 1,
"gpu.gds.num_banks.26_present" => 1,
"gpu.gds.num_banks.27_present" => 1,
"gpu.gds.num_banks.28_present" => 1,
"gpu.gds.num_banks.29_present" => 1,
"gpu.gds.num_banks.30_present" => 1,
"gpu.gds.num_banks.31_present" => 1,
"gpu.gc.num_oa_counters" => 4,
"gc.num_oa_counters" => 4,
"gpu.gds.num_oa_counters" => 4,
"gpu.gc.num_ordered_alloc_counters" => 16,
"gc.num_ordered_alloc_counters" => 16,
"gpu.gds.num_ordered_alloc_counters" => 16,
"gpu.gc.freq_uplift" => 1,
"gc.freq_uplift" => 1,
"gpu.gds.freq_uplift" => 1,
"gpu.gc.perfmon_mgcg_present" => 1,
"gc.perfmon_mgcg_present" => 1,
"gpu.gc.rlc_gc_level_compile" => 1,
"gc.rlc_gc_level_compile" => 1,
"gpu.gc.rlc_arm_rom_macro" => 0,
"gc.rlc_arm_rom_macro" => 0,
"gpu.gc.rlc_race_to_idle" => 0,
"gc.rlc_race_to_idle" => 0,
"gpu.rlc.rlc_race_to_idle" => 0,
"gpu.gc.rlc_srm_present" => 1,
"gc.rlc_srm_present" => 1,
"gpu.rlc.rlc_srm_present" => 1,
"gpu.gc.rlc_gpuiov_present" => 1,
"gc.rlc_gpuiov_present" => 1,
"gpu.rlc.rlc_gpuiov_present" => 1,
"gpu.gc.rlc_iov_or_rti_present" => 1,
"gc.rlc_iov_or_rti_present" => 1,
"gpu.rlc.rlc_iov_or_rti_present" => 1,
"gpu.gc.rlc_pace_present" => 0,
"gc.rlc_pace_present" => 0,
"gpu.rlc.rlc_pace_present" => 0,
"gpu.gc.gpm_scratch_ram_size" => 512,
"gc.gpm_scratch_ram_size" => 512,
"gpu.rlc.gpm_scratch_ram_size" => 512,
"gpu.gc.gpm_ucode_ram_start" => 8192,
"gc.gpm_ucode_ram_start" => 8192,
"gpu.rlc.gpm_ucode_ram_start" => 8192,
"gpu.gc.gpm_ucode_ram_size" => 4096,
"gc.gpm_ucode_ram_size" => 4096,
"gpu.rlc.gpm_ucode_ram_size" => 4096,
"gpu.gc.rlcp_ucode_ram_size" => 2048,
"gc.rlcp_ucode_ram_size" => 2048,
"gpu.rlc.rlcp_ucode_ram_size" => 2048,
"gpu.gc.rlcv_ucode_ram_size" => 2048,
"gc.rlcv_ucode_ram_size" => 2048,
"gpu.rlc.rlcv_ucode_ram_size" => 2048,
"gpu.gc.rlc_srm_ram_size" => 4096,
"gc.rlc_srm_ram_size" => 4096,
"gpu.rlc.rlc_srm_ram_size" => 4096,
"gpu.gc.rlc_srm_ram_depth" => 12,
"gc.rlc_srm_ram_depth" => 12,
"gpu.rlc.rlc_srm_ram_depth" => 12,
"gpu.gc.gpm_num_threads" => 3,
"gpu.gc.gpm_num_threads.0_present" => 1,
"gpu.gc.gpm_num_threads.1_present" => 1,
"gpu.gc.gpm_num_threads.2_present" => 1,
"gc.gpm_num_threads" => 3,
"gc.gpm_num_threads.0_present" => 1,
"gc.gpm_num_threads.1_present" => 1,
"gc.gpm_num_threads.2_present" => 1,
"gpu.gc.gpm_num_threads.max" => 4,
"gc.gpm_num_threads.max" => 4,
"gpu.rlc.gpm_num_threads" => 3,
"gpu.rlc.gpm_num_threads.0_present" => 1,
"gpu.rlc.gpm_num_threads.1_present" => 1,
"gpu.rlc.gpm_num_threads.2_present" => 1,
"gpu.gc.spm_global_ram_size" => 128,
"gc.spm_global_ram_size" => 128,
"gpu.rlc.spm_global_ram_size" => 128,
"gpu.gc.spm_se_ram_size" => 192,
"gc.spm_se_ram_size" => 192,
"gpu.rlc.spm_se_ram_size" => 192,
"gpu.gc.gfx_clk_deep_sleep" => 1,
"gc.gfx_clk_deep_sleep" => 1,
"gpu.gc.soc_clk_deep_sleep" => 1,
"gc.soc_clk_deep_sleep" => 1,
"gpu.gc.rlc_clk_side_band_present" => 0,
"gc.rlc_clk_side_band_present" => 0,
"gpu.gc.gfx_ultra_low_voltage" => 1,
"gc.gfx_ultra_low_voltage" => 1,
"gpu.gc.gfx_island_power_gating" => 0,
"gc.gfx_island_power_gating" => 0,
"gpu.gc.gfx_pipeline_clock_gating" => 0,
"gc.gfx_pipeline_clock_gating" => 0,
"gpu.gc.merge_compiled_custom_mem_rm" => 1,
"gc.merge_compiled_custom_mem_rm" => 1,
"gpu.gc.vddgfx_power_gating" => 1,
"gc.vddgfx_power_gating" => 1,
"gpu.gc.static_percu_power_gating" => 0,
"gc.static_percu_power_gating" => 0,
"gpu.gc.static_percu_clock_gating" => 1,
"gc.static_percu_clock_gating" => 1,
"gpu.gc.lbpw_enable" => 1,
"gc.lbpw_enable" => 1,
"gpu.gc.dynamic_percu_power_gating" => 0,
"gc.dynamic_percu_power_gating" => 0,
"gpu.gc.cp_power_gating" => 0,
"gc.cp_power_gating" => 0,
"gpu.gc.no_retention" => 1,
"gc.no_retention" => 1,
"gpu.gc.power_ip_power_gating" => 1,
"gc.power_ip_power_gating" => 1,
"gpu.gc.gfx_enable_vdci" => 0,
"gc.gfx_enable_vdci" => 0,
"gpu.gc.sc_bci_16_sample_per_pixel" => 1,
"gc.sc_bci_16_sample_per_pixel" => 1,
"gpu.gc.execution_protection" => 1,
"gc.execution_protection" => 1,
"gpu.gc.perf_counter_windowing" => 1,
"gc.perf_counter_windowing" => 1,
"gpu.tc.perf_counter_windowing" => 1,
"gpu.gc.pixel_picker" => 1,
"gc.pixel_picker" => 1,
"gpu.gc.wf_lifetime_status" => 1,
"gc.wf_lifetime_status" => 1,
"gpu.spi.wf_lifetime_status" => 1,
"gpu.gc.video_ycbcr_format" => 0,
"gc.video_ycbcr_format" => 0,
"gpu.gc.comp_tex_formats" => 0,
"gc.comp_tex_formats" => 0,
"gpu.gc.mdr_10b_float_format" => 0,
"gc.mdr_10b_float_format" => 0,
"gpu.gc.mimg_addr_16b" => 2,
"gc.mimg_addr_16b" => 2,
"gpu.gc.ta_aniso_legacy_disable" => 0,
"gc.ta_aniso_legacy_disable" => 0,
"gpu.gc.ta_aniso_line_adj_disable" => 1,
"gc.ta_aniso_line_adj_disable" => 1,
"gpu.gc.texture_quilting" => 1,
"gc.texture_quilting" => 1,
"gpu.gc.sc_packer_harvest" => 0,
"gc.sc_packer_harvest" => 0,
"gpu.gc.dpbb_enable" => 1,
"gc.dpbb_enable" => 1,
"gpu.gc.pops_enable" => 1,
"gc.pops_enable" => 1,
"gpu.gc.hw_present_backpressure_enable" => 1,
"gc.hw_present_backpressure_enable" => 1,
"gpu.gc.pfp_preempt_jump_en" => 1,
"gc.pfp_preempt_jump_en" => 1,
"gpu.gc.num_spm_cntr_pairs" => 3,
"gc.num_spm_cntr_pairs" => 3,
"gpu.cpg.num_spm_cntr_pairs" => 2,
"gpu.cpf.num_spm_cntr_pairs" => 2,
"gpu.cpc.num_spm_cntr_pairs" => 2,
"gpu.cb.num_spm_cntr_pairs" => 2,
"gpu.db.num_spm_cntr_pairs" => 3,
"gpu.rmi.num_spm_cntr_pairs" => 2,
"gpu.gds.num_spm_cntr_pairs" => 2,
"gpu.ia.num_spm_cntr_pairs" => 2,
"gpu.pa.num_spm_cntr_pairs" => 3,
"gpu.sc.num_spm_cntr_pairs" => 2,
"gpu.spi.num_spm_cntr_pairs" => 8,
"gpu.sqg.num_spm_cntr_pairs" => 8,
"gpu.sx.num_spm_cntr_pairs" => 4,
"gpu.ta.num_spm_cntr_pairs" => 2,
"gpu.tca.num_spm_cntr_pairs" => 4,
"gpu.tcc.num_spm_cntr_pairs" => 4,
"gpu.tcp.num_spm_cntr_pairs" => 3,
"gpu.td.num_spm_cntr_pairs" => 2,
"gpu.vgt.num_spm_cntr_pairs" => 3,
"gpu.gc.flt_norm_0_6" => 0,
"gc.flt_norm_0_6" => 0,
"gpu.gc.without_priv" => 1,
"gc.without_priv" => 1,
"gpu.gc.swizzle_update_disable" => 0,
"gc.swizzle_update_disable" => 0,
"gpu.gc.swizzle_calc_update_disable" => 0,
"gc.swizzle_calc_update_disable" => 0,
"gpu.gc.swizzle_meta_update_disable" => 0,
"gc.swizzle_meta_update_disable" => 0,
"gpu.gc.lsb_plus_phase2_phase3_bias_change" => 1,
"gc.lsb_plus_phase2_phase3_bias_change" => 1,
"gpu.gc.dcc_for_tc__gfx9__disable" => 0,
"gc.dcc_for_tc__gfx9__disable" => 0,
"gpu.gc.addrlib_assert_unsupported_features_disabled" => 1,
"gc.addrlib_assert_unsupported_features_disabled" => 1,
"gpu.gc.addrlib_swizzle_bits_non_zero_disable" => 1,
"gc.addrlib_swizzle_bits_non_zero_disable" => 1,
"gpu.gc.addrlib_addr_config_non_zero_disable" => 1,
"gc.addrlib_addr_config_non_zero_disable" => 1,
"gpu.gc.lpitch_disable" => 1,
"gc.lpitch_disable" => 1,
"gpu.gc.log2_total_rb_max" => 4,
"gc.log2_total_rb_max" => 4,
"gpu.gc.log2_total_pipe_max" => 4,
"gc.log2_total_pipe_max" => 4,
"gpu.gc.log2_var_macro_blk_size" => 18,
"gc.log2_var_macro_blk_size" => 18,
"gpu.gc.var_macro_blk_calc_disable" => 1,
"gc.var_macro_blk_calc_disable" => 1,
"gpu.gc.se_affinity_disable" => 1,
"gc.se_affinity_disable" => 1,
"gpu.gc.meta_addr_calc_rev_c_disable" => 1,
"gc.meta_addr_calc_rev_c_disable" => 1,
"gpu.gc.addrlib_replay_debug" => 0,
"gc.addrlib_replay_debug" => 0,
"gpu.gc.utcl1_groups" => 25,
"gc.utcl1_groups" => 25,
"gpu.gc.utcl1_group0_clients" => 5,
"gc.utcl1_group0_clients" => 5,
"gpu.gc.utcl1_group1_clients" => 4,
"gc.utcl1_group1_clients" => 4,
"gpu.gc.utcl1_group2_clients" => 5,
"gc.utcl1_group2_clients" => 5,
"gpu.gc.utcl1_group3_clients" => 4,
"gc.utcl1_group3_clients" => 4,
"gpu.gc.utcl1_group4_clients" => 5,
"gc.utcl1_group4_clients" => 5,
"gpu.gc.utcl1_group5_clients" => 4,
"gc.utcl1_group5_clients" => 4,
"gpu.gc.utcl1_group6_clients" => 5,
"gc.utcl1_group6_clients" => 5,
"gpu.gc.utcl1_group7_clients" => 4,
"gc.utcl1_group7_clients" => 4,
"gpu.gc.utcl1_group8_clients" => 5,
"gc.utcl1_group8_clients" => 5,
"gpu.gc.utcl1_group9_clients" => 4,
"gc.utcl1_group9_clients" => 4,
"gpu.gc.utcl1_group10_clients" => 5,
"gc.utcl1_group10_clients" => 5,
"gpu.gc.utcl1_group11_clients" => 4,
"gc.utcl1_group11_clients" => 4,
"gpu.gc.utcl1_group12_clients" => 5,
"gc.utcl1_group12_clients" => 5,
"gpu.gc.utcl1_group13_clients" => 4,
"gc.utcl1_group13_clients" => 4,
"gpu.gc.utcl1_group14_clients" => 5,
"gc.utcl1_group14_clients" => 5,
"gpu.gc.utcl1_group15_clients" => 4,
"gc.utcl1_group15_clients" => 4,
"gpu.gc.utcl1_group16_clients" => 11,
"gc.utcl1_group16_clients" => 11,
"gpu.gc.utcl1_group17_clients" => 11,
"gc.utcl1_group17_clients" => 11,
"gpu.gc.utcl1_group18_clients" => 11,
"gc.utcl1_group18_clients" => 11,
"gpu.gc.utcl1_group19_clients" => 11,
"gc.utcl1_group19_clients" => 11,
"gpu.gc.utcl1_group20_clients" => 11,
"gc.utcl1_group20_clients" => 11,
"gpu.gc.utcl1_group21_clients" => 11,
"gc.utcl1_group21_clients" => 11,
"gpu.gc.utcl1_group22_clients" => 11,
"gc.utcl1_group22_clients" => 11,
"gpu.gc.utcl1_group23_clients" => 11,
"gc.utcl1_group23_clients" => 11,
"gpu.gc.utcl1_group24_clients" => 4,
"gc.utcl1_group24_clients" => 4,
"gpu.gc.tcore_gfxip_is_apu" => 0,
"gc.tcore_gfxip_is_apu" => 0,
"gpu.gc.tcore_gfxip_major_version" => 9,
"gc.tcore_gfxip_major_version" => 9,
"gpu.gc.grbm_hcid_hwrev_bit5" => 0,
"gc.grbm_hcid_hwrev_bit5" => 0,
"gpu.gc.grbm_hcid_hwrev_bit4" => 0,
"gc.grbm_hcid_hwrev_bit4" => 0,
"gpu.gc.grbm_hcid_hwrev_bit3" => 0,
"gc.grbm_hcid_hwrev_bit3" => 0,
"gpu.gc.grbm_hcid_hwrev_bit2" => 0,
"gc.grbm_hcid_hwrev_bit2" => 0,
"gpu.gc.grbm_hcid_hwrev_bit1" => 0,
"gc.grbm_hcid_hwrev_bit1" => 0,
"gpu.gc.grbm_hcid_hwrev_bit0" => 1,
"gc.grbm_hcid_hwrev_bit0" => 1,
"gpu.gc.tb_pending_finish" => "tb.pending_finish",
"gc.tb_pending_finish" => "tb.pending_finish",
"gpu.gc.dbgu_gfx_ram_depth" => 1024,
"gc.dbgu_gfx_ram_depth" => 1024,
"gpu.gc.sc_dbg_id_checking_dv_only" => 0,
"gc.sc_dbg_id_checking_dv_only" => 0,
"gpu.gc.live_migration" => 1,
"gc.live_migration" => 1,
"gpu.gc.gc_num_tcc_interfaces" => 1,
"gc.gc_num_tcc_interfaces" => 1,
"gpu.gc.num_chip" => 1,
"gc.num_chip" => 1,
"gpu.gc.num_io_chnls" => 8,
"gpu.gc.num_io_chnls.0_present" => 1,
"gpu.gc.num_io_chnls.1_present" => 1,
"gpu.gc.num_io_chnls.2_present" => 1,
"gpu.gc.num_io_chnls.3_present" => 1,
"gpu.gc.num_io_chnls.4_present" => 1,
"gpu.gc.num_io_chnls.5_present" => 1,
"gpu.gc.num_io_chnls.6_present" => 1,
"gpu.gc.num_io_chnls.7_present" => 1,
"gc.num_io_chnls" => 8,
"gc.num_io_chnls.0_present" => 1,
"gc.num_io_chnls.1_present" => 1,
"gc.num_io_chnls.2_present" => 1,
"gc.num_io_chnls.3_present" => 1,
"gc.num_io_chnls.4_present" => 1,
"gc.num_io_chnls.5_present" => 1,
"gc.num_io_chnls.6_present" => 1,
"gc.num_io_chnls.7_present" => 1,
"gpu.gc.num_io_chnls.max" => 12,
"gc.num_io_chnls.max" => 12,
"gpu.gc.num_sc_per_se" => 1,
"gpu.gc.num_sc_per_se.0_present" => 1,
"gc.num_sc_per_se" => 1,
"gc.num_sc_per_se.0_present" => 1,
"gpu.gc.num_sc_per_se.max" => 2,
"gc.num_sc_per_se.max" => 2,
"gpu.gc.num_rb_per_sh" => 4,
"gc.num_rb_per_sh" => 4,
"gpu.gc.num_sh_per_sc" => 1,
"gc.num_sh_per_sc" => 1,
"gpu.gc.num_bci_per_se" => 1,
"gpu.gc.num_bci_per_se.0_present" => 1,
"gc.num_bci_per_se" => 1,
"gc.num_bci_per_se.0_present" => 1,
"gpu.gc.num_bci_per_se.max" => 2,
"gc.num_bci_per_se.max" => 2,
"gpu.gc.num_rb_per_sc" => 4,
"gpu.gc.num_rb_per_sc.0_present" => 1,
"gpu.gc.num_rb_per_sc.1_present" => 1,
"gpu.gc.num_rb_per_sc.2_present" => 1,
"gpu.gc.num_rb_per_sc.3_present" => 1,
"gc.num_rb_per_sc" => 4,
"gc.num_rb_per_sc.0_present" => 1,
"gc.num_rb_per_sc.1_present" => 1,
"gc.num_rb_per_sc.2_present" => 1,
"gc.num_rb_per_sc.3_present" => 1,
"gpu.gc.num_rb_per_sc.max" => 4,
"gc.num_rb_per_sc.max" => 4,
"gpu.gc.num_rb_per_packer" => 2,
"gpu.gc.num_rb_per_packer.0_present" => 1,
"gpu.gc.num_rb_per_packer.1_present" => 1,
"gc.num_rb_per_packer" => 2,
"gc.num_rb_per_packer.0_present" => 1,
"gc.num_rb_per_packer.1_present" => 1,
"gpu.gc.num_rb_per_packer.max" => 2,
"gc.num_rb_per_packer.max" => 2,
"gpu.gc.num_db_per_packer" => 2,
"gpu.gc.num_db_per_packer.0_present" => 1,
"gpu.gc.num_db_per_packer.1_present" => 1,
"gc.num_db_per_packer" => 2,
"gc.num_db_per_packer.0_present" => 1,
"gc.num_db_per_packer.1_present" => 1,
"gpu.gc.num_db_per_packer.max" => 2,
"gc.num_db_per_packer.max" => 2,
"gpu.gc.num_packer_per_se" => 2,
"gpu.gc.num_packer_per_se.0_present" => 1,
"gpu.gc.num_packer_per_se.1_present" => 1,
"gc.num_packer_per_se" => 2,
"gc.num_packer_per_se.0_present" => 1,
"gc.num_packer_per_se.1_present" => 1,
"gpu.gc.num_packer_per_se.max" => 2,
"gc.num_packer_per_se.max" => 2,
"gpu.gc.num_rb_per_sx" => 4,
"gpu.gc.num_rb_per_sx.0_present" => 1,
"gpu.gc.num_rb_per_sx.1_present" => 1,
"gpu.gc.num_rb_per_sx.2_present" => 1,
"gpu.gc.num_rb_per_sx.3_present" => 1,
"gc.num_rb_per_sx" => 4,
"gc.num_rb_per_sx.0_present" => 1,
"gc.num_rb_per_sx.1_present" => 1,
"gc.num_rb_per_sx.2_present" => 1,
"gc.num_rb_per_sx.3_present" => 1,
"gpu.gc.num_rb_per_sx.max" => 4,
"gc.num_rb_per_sx.max" => 4,
"gpu.gc.num_rmi_per_sx" => 2,
"gpu.gc.num_rmi_per_sx.0_present" => 1,
"gpu.gc.num_rmi_per_sx.1_present" => 1,
"gc.num_rmi_per_sx" => 2,
"gc.num_rmi_per_sx.0_present" => 1,
"gc.num_rmi_per_sx.1_present" => 1,
"gpu.gc.num_rmi_per_sx.max" => 4,
"gc.num_rmi_per_sx.max" => 4,
"gpu.gc.num_rmi_per_se" => 2,
"gpu.gc.num_rmi_per_se.0_present" => 1,
"gpu.gc.num_rmi_per_se.1_present" => 1,
"gc.num_rmi_per_se" => 2,
"gc.num_rmi_per_se.0_present" => 1,
"gc.num_rmi_per_se.1_present" => 1,
"gpu.gc.num_rmi_per_se.max" => 4,
"gc.num_rmi_per_se.max" => 4,
"gpu.gc.num_cu_per_se" => 9,
"gpu.gc.num_cu_per_se.0_present" => 1,
"gpu.gc.num_cu_per_se.1_present" => 1,
"gpu.gc.num_cu_per_se.2_present" => 1,
"gpu.gc.num_cu_per_se.3_present" => 1,
"gpu.gc.num_cu_per_se.4_present" => 1,
"gpu.gc.num_cu_per_se.5_present" => 1,
"gpu.gc.num_cu_per_se.6_present" => 1,
"gpu.gc.num_cu_per_se.7_present" => 1,
"gpu.gc.num_cu_per_se.8_present" => 1,
"gc.num_cu_per_se" => 9,
"gc.num_cu_per_se.0_present" => 1,
"gc.num_cu_per_se.1_present" => 1,
"gc.num_cu_per_se.2_present" => 1,
"gc.num_cu_per_se.3_present" => 1,
"gc.num_cu_per_se.4_present" => 1,
"gc.num_cu_per_se.5_present" => 1,
"gc.num_cu_per_se.6_present" => 1,
"gc.num_cu_per_se.7_present" => 1,
"gc.num_cu_per_se.8_present" => 1,
"gpu.gc.num_cu_per_se.max" => 32,
"gc.num_cu_per_se.max" => 32,
"gpu.gc.max_number_waves" => 2880,
"gc.max_number_waves" => 2880,
"gpu.gc.max_number_waves_per_packer" => 360,
"gc.max_number_waves_per_packer" => 360,
"gpu.gc.max_number_pix_waves" => 5760,
"gc.max_number_pix_waves" => 5760,
"gpu.gc.max_wave_id_per_packer" => 359,
"gc.max_wave_id_per_packer" => 359,
"gpu.gc.max_wave_id" => 2879,
"gc.max_wave_id" => 2879,
"gpu.gc.num_sqc_per_sh" => 5,
"gc.num_sqc_per_sh" => 5,
"gpu.gc.mem_addr_bits_atc" => 48,
"gc.mem_addr_bits_atc" => 48,
"gpu.gc.num_tcps" => 72,
"gpu.gc.num_tcps.0_present" => 1,
"gpu.gc.num_tcps.1_present" => 1,
"gpu.gc.num_tcps.2_present" => 1,
"gpu.gc.num_tcps.3_present" => 1,
"gpu.gc.num_tcps.4_present" => 1,
"gpu.gc.num_tcps.5_present" => 1,
"gpu.gc.num_tcps.6_present" => 1,
"gpu.gc.num_tcps.7_present" => 1,
"gpu.gc.num_tcps.8_present" => 1,
"gpu.gc.num_tcps.9_present" => 1,
"gpu.gc.num_tcps.10_present" => 1,
"gpu.gc.num_tcps.11_present" => 1,
"gpu.gc.num_tcps.12_present" => 1,
"gpu.gc.num_tcps.13_present" => 1,
"gpu.gc.num_tcps.14_present" => 1,
"gpu.gc.num_tcps.15_present" => 1,
"gpu.gc.num_tcps.16_present" => 1,
"gpu.gc.num_tcps.17_present" => 1,
"gpu.gc.num_tcps.18_present" => 1,
"gpu.gc.num_tcps.19_present" => 1,
"gpu.gc.num_tcps.20_present" => 1,
"gpu.gc.num_tcps.21_present" => 1,
"gpu.gc.num_tcps.22_present" => 1,
"gpu.gc.num_tcps.23_present" => 1,
"gpu.gc.num_tcps.24_present" => 1,
"gpu.gc.num_tcps.25_present" => 1,
"gpu.gc.num_tcps.26_present" => 1,
"gpu.gc.num_tcps.27_present" => 1,
"gpu.gc.num_tcps.28_present" => 1,
"gpu.gc.num_tcps.29_present" => 1,
"gpu.gc.num_tcps.30_present" => 1,
"gpu.gc.num_tcps.31_present" => 1,
"gpu.gc.num_tcps.32_present" => 1,
"gpu.gc.num_tcps.33_present" => 1,
"gpu.gc.num_tcps.34_present" => 1,
"gpu.gc.num_tcps.35_present" => 1,
"gpu.gc.num_tcps.36_present" => 1,
"gpu.gc.num_tcps.37_present" => 1,
"gpu.gc.num_tcps.38_present" => 1,
"gpu.gc.num_tcps.39_present" => 1,
"gpu.gc.num_tcps.40_present" => 1,
"gpu.gc.num_tcps.41_present" => 1,
"gpu.gc.num_tcps.42_present" => 1,
"gpu.gc.num_tcps.43_present" => 1,
"gpu.gc.num_tcps.44_present" => 1,
"gpu.gc.num_tcps.45_present" => 1,
"gpu.gc.num_tcps.46_present" => 1,
"gpu.gc.num_tcps.47_present" => 1,
"gpu.gc.num_tcps.48_present" => 1,
"gpu.gc.num_tcps.49_present" => 1,
"gpu.gc.num_tcps.50_present" => 1,
"gpu.gc.num_tcps.51_present" => 1,
"gpu.gc.num_tcps.52_present" => 1,
"gpu.gc.num_tcps.53_present" => 1,
"gpu.gc.num_tcps.54_present" => 1,
"gpu.gc.num_tcps.55_present" => 1,
"gpu.gc.num_tcps.56_present" => 1,
"gpu.gc.num_tcps.57_present" => 1,
"gpu.gc.num_tcps.58_present" => 1,
"gpu.gc.num_tcps.59_present" => 1,
"gpu.gc.num_tcps.60_present" => 1,
"gpu.gc.num_tcps.61_present" => 1,
"gpu.gc.num_tcps.62_present" => 1,
"gpu.gc.num_tcps.63_present" => 1,
"gpu.gc.num_tcps.64_present" => 1,
"gpu.gc.num_tcps.65_present" => 1,
"gpu.gc.num_tcps.66_present" => 1,
"gpu.gc.num_tcps.67_present" => 1,
"gpu.gc.num_tcps.68_present" => 1,
"gpu.gc.num_tcps.69_present" => 1,
"gpu.gc.num_tcps.70_present" => 1,
"gpu.gc.num_tcps.71_present" => 1,
"gc.num_tcps" => 72,
"gc.num_tcps.0_present" => 1,
"gc.num_tcps.1_present" => 1,
"gc.num_tcps.2_present" => 1,
"gc.num_tcps.3_present" => 1,
"gc.num_tcps.4_present" => 1,
"gc.num_tcps.5_present" => 1,
"gc.num_tcps.6_present" => 1,
"gc.num_tcps.7_present" => 1,
"gc.num_tcps.8_present" => 1,
"gc.num_tcps.9_present" => 1,
"gc.num_tcps.10_present" => 1,
"gc.num_tcps.11_present" => 1,
"gc.num_tcps.12_present" => 1,
"gc.num_tcps.13_present" => 1,
"gc.num_tcps.14_present" => 1,
"gc.num_tcps.15_present" => 1,
"gc.num_tcps.16_present" => 1,
"gc.num_tcps.17_present" => 1,
"gc.num_tcps.18_present" => 1,
"gc.num_tcps.19_present" => 1,
"gc.num_tcps.20_present" => 1,
"gc.num_tcps.21_present" => 1,
"gc.num_tcps.22_present" => 1,
"gc.num_tcps.23_present" => 1,
"gc.num_tcps.24_present" => 1,
"gc.num_tcps.25_present" => 1,
"gc.num_tcps.26_present" => 1,
"gc.num_tcps.27_present" => 1,
"gc.num_tcps.28_present" => 1,
"gc.num_tcps.29_present" => 1,
"gc.num_tcps.30_present" => 1,
"gc.num_tcps.31_present" => 1,
"gc.num_tcps.32_present" => 1,
"gc.num_tcps.33_present" => 1,
"gc.num_tcps.34_present" => 1,
"gc.num_tcps.35_present" => 1,
"gc.num_tcps.36_present" => 1,
"gc.num_tcps.37_present" => 1,
"gc.num_tcps.38_present" => 1,
"gc.num_tcps.39_present" => 1,
"gc.num_tcps.40_present" => 1,
"gc.num_tcps.41_present" => 1,
"gc.num_tcps.42_present" => 1,
"gc.num_tcps.43_present" => 1,
"gc.num_tcps.44_present" => 1,
"gc.num_tcps.45_present" => 1,
"gc.num_tcps.46_present" => 1,
"gc.num_tcps.47_present" => 1,
"gc.num_tcps.48_present" => 1,
"gc.num_tcps.49_present" => 1,
"gc.num_tcps.50_present" => 1,
"gc.num_tcps.51_present" => 1,
"gc.num_tcps.52_present" => 1,
"gc.num_tcps.53_present" => 1,
"gc.num_tcps.54_present" => 1,
"gc.num_tcps.55_present" => 1,
"gc.num_tcps.56_present" => 1,
"gc.num_tcps.57_present" => 1,
"gc.num_tcps.58_present" => 1,
"gc.num_tcps.59_present" => 1,
"gc.num_tcps.60_present" => 1,
"gc.num_tcps.61_present" => 1,
"gc.num_tcps.62_present" => 1,
"gc.num_tcps.63_present" => 1,
"gc.num_tcps.64_present" => 1,
"gc.num_tcps.65_present" => 1,
"gc.num_tcps.66_present" => 1,
"gc.num_tcps.67_present" => 1,
"gc.num_tcps.68_present" => 1,
"gc.num_tcps.69_present" => 1,
"gc.num_tcps.70_present" => 1,
"gc.num_tcps.71_present" => 1,
"gpu.gc.num_tcps.max" => 72,
"gc.num_tcps.max" => 72,
"gpu.tc.num_tcps" => 72,
"gpu.tc.num_tcps.0_present" => 1,
"gpu.tc.num_tcps.1_present" => 1,
"gpu.tc.num_tcps.2_present" => 1,
"gpu.tc.num_tcps.3_present" => 1,
"gpu.tc.num_tcps.4_present" => 1,
"gpu.tc.num_tcps.5_present" => 1,
"gpu.tc.num_tcps.6_present" => 1,
"gpu.tc.num_tcps.7_present" => 1,
"gpu.tc.num_tcps.8_present" => 1,
"gpu.tc.num_tcps.9_present" => 1,
"gpu.tc.num_tcps.10_present" => 1,
"gpu.tc.num_tcps.11_present" => 1,
"gpu.tc.num_tcps.12_present" => 1,
"gpu.tc.num_tcps.13_present" => 1,
"gpu.tc.num_tcps.14_present" => 1,
"gpu.tc.num_tcps.15_present" => 1,
"gpu.tc.num_tcps.16_present" => 1,
"gpu.tc.num_tcps.17_present" => 1,
"gpu.tc.num_tcps.18_present" => 1,
"gpu.tc.num_tcps.19_present" => 1,
"gpu.tc.num_tcps.20_present" => 1,
"gpu.tc.num_tcps.21_present" => 1,
"gpu.tc.num_tcps.22_present" => 1,
"gpu.tc.num_tcps.23_present" => 1,
"gpu.tc.num_tcps.24_present" => 1,
"gpu.tc.num_tcps.25_present" => 1,
"gpu.tc.num_tcps.26_present" => 1,
"gpu.tc.num_tcps.27_present" => 1,
"gpu.tc.num_tcps.28_present" => 1,
"gpu.tc.num_tcps.29_present" => 1,
"gpu.tc.num_tcps.30_present" => 1,
"gpu.tc.num_tcps.31_present" => 1,
"gpu.tc.num_tcps.32_present" => 1,
"gpu.tc.num_tcps.33_present" => 1,
"gpu.tc.num_tcps.34_present" => 1,
"gpu.tc.num_tcps.35_present" => 1,
"gpu.tc.num_tcps.36_present" => 1,
"gpu.tc.num_tcps.37_present" => 1,
"gpu.tc.num_tcps.38_present" => 1,
"gpu.tc.num_tcps.39_present" => 1,
"gpu.tc.num_tcps.40_present" => 1,
"gpu.tc.num_tcps.41_present" => 1,
"gpu.tc.num_tcps.42_present" => 1,
"gpu.tc.num_tcps.43_present" => 1,
"gpu.tc.num_tcps.44_present" => 1,
"gpu.tc.num_tcps.45_present" => 1,
"gpu.tc.num_tcps.46_present" => 1,
"gpu.tc.num_tcps.47_present" => 1,
"gpu.tc.num_tcps.48_present" => 1,
"gpu.tc.num_tcps.49_present" => 1,
"gpu.tc.num_tcps.50_present" => 1,
"gpu.tc.num_tcps.51_present" => 1,
"gpu.tc.num_tcps.52_present" => 1,
"gpu.tc.num_tcps.53_present" => 1,
"gpu.tc.num_tcps.54_present" => 1,
"gpu.tc.num_tcps.55_present" => 1,
"gpu.tc.num_tcps.56_present" => 1,
"gpu.tc.num_tcps.57_present" => 1,
"gpu.tc.num_tcps.58_present" => 1,
"gpu.tc.num_tcps.59_present" => 1,
"gpu.tc.num_tcps.60_present" => 1,
"gpu.tc.num_tcps.61_present" => 1,
"gpu.tc.num_tcps.62_present" => 1,
"gpu.tc.num_tcps.63_present" => 1,
"gpu.tc.num_tcps.64_present" => 1,
"gpu.tc.num_tcps.65_present" => 1,
"gpu.tc.num_tcps.66_present" => 1,
"gpu.tc.num_tcps.67_present" => 1,
"gpu.tc.num_tcps.68_present" => 1,
"gpu.tc.num_tcps.69_present" => 1,
"gpu.tc.num_tcps.70_present" => 1,
"gpu.tc.num_tcps.71_present" => 1,
"gpu.gc.num_logical_tccs" => 32,
"gc.num_logical_tccs" => 32,
"gpu.gc.num_logical_tccs_nonpow2" => 0,
"gc.num_logical_tccs_nonpow2" => 0,
"gpu.gc.tc_addr_width" => 44,
"gc.tc_addr_width" => 44,
"gpu.gc.num_tcirs" => 2,
"gc.num_tcirs" => 2,
"gpu.tc.num_tcirs" => 2,
"gpu.gc.num_tciws" => 51,
"gc.num_tciws" => 51,
"gpu.tc.num_tciws" => 51,
"gpu.gc.num_tcis" => 53,
"gpu.gc.num_tcis.0_present" => 1,
"gpu.gc.num_tcis.1_present" => 1,
"gpu.gc.num_tcis.2_present" => 1,
"gpu.gc.num_tcis.3_present" => 1,
"gpu.gc.num_tcis.4_present" => 1,
"gpu.gc.num_tcis.5_present" => 1,
"gpu.gc.num_tcis.6_present" => 1,
"gpu.gc.num_tcis.7_present" => 1,
"gpu.gc.num_tcis.8_present" => 1,
"gpu.gc.num_tcis.9_present" => 1,
"gpu.gc.num_tcis.10_present" => 1,
"gpu.gc.num_tcis.11_present" => 1,
"gpu.gc.num_tcis.12_present" => 1,
"gpu.gc.num_tcis.13_present" => 1,
"gpu.gc.num_tcis.14_present" => 1,
"gpu.gc.num_tcis.15_present" => 1,
"gpu.gc.num_tcis.16_present" => 1,
"gpu.gc.num_tcis.17_present" => 1,
"gpu.gc.num_tcis.18_present" => 1,
"gpu.gc.num_tcis.19_present" => 1,
"gpu.gc.num_tcis.20_present" => 1,
"gpu.gc.num_tcis.21_present" => 1,
"gpu.gc.num_tcis.22_present" => 1,
"gpu.gc.num_tcis.23_present" => 1,
"gpu.gc.num_tcis.24_present" => 1,
"gpu.gc.num_tcis.25_present" => 1,
"gpu.gc.num_tcis.26_present" => 1,
"gpu.gc.num_tcis.27_present" => 1,
"gpu.gc.num_tcis.28_present" => 1,
"gpu.gc.num_tcis.29_present" => 1,
"gpu.gc.num_tcis.30_present" => 1,
"gpu.gc.num_tcis.31_present" => 1,
"gpu.gc.num_tcis.32_present" => 1,
"gpu.gc.num_tcis.33_present" => 1,
"gpu.gc.num_tcis.34_present" => 1,
"gpu.gc.num_tcis.35_present" => 1,
"gpu.gc.num_tcis.36_present" => 1,
"gpu.gc.num_tcis.37_present" => 1,
"gpu.gc.num_tcis.38_present" => 1,
"gpu.gc.num_tcis.39_present" => 1,
"gpu.gc.num_tcis.40_present" => 1,
"gpu.gc.num_tcis.41_present" => 1,
"gpu.gc.num_tcis.42_present" => 1,
"gpu.gc.num_tcis.43_present" => 1,
"gpu.gc.num_tcis.44_present" => 1,
"gpu.gc.num_tcis.45_present" => 1,
"gpu.gc.num_tcis.46_present" => 1,
"gpu.gc.num_tcis.47_present" => 1,
"gpu.gc.num_tcis.48_present" => 1,
"gpu.gc.num_tcis.49_present" => 1,
"gpu.gc.num_tcis.50_present" => 1,
"gpu.gc.num_tcis.51_present" => 1,
"gpu.gc.num_tcis.52_present" => 1,
"gc.num_tcis" => 53,
"gc.num_tcis.0_present" => 1,
"gc.num_tcis.1_present" => 1,
"gc.num_tcis.2_present" => 1,
"gc.num_tcis.3_present" => 1,
"gc.num_tcis.4_present" => 1,
"gc.num_tcis.5_present" => 1,
"gc.num_tcis.6_present" => 1,
"gc.num_tcis.7_present" => 1,
"gc.num_tcis.8_present" => 1,
"gc.num_tcis.9_present" => 1,
"gc.num_tcis.10_present" => 1,
"gc.num_tcis.11_present" => 1,
"gc.num_tcis.12_present" => 1,
"gc.num_tcis.13_present" => 1,
"gc.num_tcis.14_present" => 1,
"gc.num_tcis.15_present" => 1,
"gc.num_tcis.16_present" => 1,
"gc.num_tcis.17_present" => 1,
"gc.num_tcis.18_present" => 1,
"gc.num_tcis.19_present" => 1,
"gc.num_tcis.20_present" => 1,
"gc.num_tcis.21_present" => 1,
"gc.num_tcis.22_present" => 1,
"gc.num_tcis.23_present" => 1,
"gc.num_tcis.24_present" => 1,
"gc.num_tcis.25_present" => 1,
"gc.num_tcis.26_present" => 1,
"gc.num_tcis.27_present" => 1,
"gc.num_tcis.28_present" => 1,
"gc.num_tcis.29_present" => 1,
"gc.num_tcis.30_present" => 1,
"gc.num_tcis.31_present" => 1,
"gc.num_tcis.32_present" => 1,
"gc.num_tcis.33_present" => 1,
"gc.num_tcis.34_present" => 1,
"gc.num_tcis.35_present" => 1,
"gc.num_tcis.36_present" => 1,
"gc.num_tcis.37_present" => 1,
"gc.num_tcis.38_present" => 1,
"gc.num_tcis.39_present" => 1,
"gc.num_tcis.40_present" => 1,
"gc.num_tcis.41_present" => 1,
"gc.num_tcis.42_present" => 1,
"gc.num_tcis.43_present" => 1,
"gc.num_tcis.44_present" => 1,
"gc.num_tcis.45_present" => 1,
"gc.num_tcis.46_present" => 1,
"gc.num_tcis.47_present" => 1,
"gc.num_tcis.48_present" => 1,
"gc.num_tcis.49_present" => 1,
"gc.num_tcis.50_present" => 1,
"gc.num_tcis.51_present" => 1,
"gc.num_tcis.52_present" => 1,
"gpu.gc.num_tcis.max" => 128,
"gc.num_tcis.max" => 128,
"gpu.tc.num_tcis" => 53,
"gpu.tc.num_tcis.0_present" => 1,
"gpu.tc.num_tcis.1_present" => 1,
"gpu.tc.num_tcis.2_present" => 1,
"gpu.tc.num_tcis.3_present" => 1,
"gpu.tc.num_tcis.4_present" => 1,
"gpu.tc.num_tcis.5_present" => 1,
"gpu.tc.num_tcis.6_present" => 1,
"gpu.tc.num_tcis.7_present" => 1,
"gpu.tc.num_tcis.8_present" => 1,
"gpu.tc.num_tcis.9_present" => 1,
"gpu.tc.num_tcis.10_present" => 1,
"gpu.tc.num_tcis.11_present" => 1,
"gpu.tc.num_tcis.12_present" => 1,
"gpu.tc.num_tcis.13_present" => 1,
"gpu.tc.num_tcis.14_present" => 1,
"gpu.tc.num_tcis.15_present" => 1,
"gpu.tc.num_tcis.16_present" => 1,
"gpu.tc.num_tcis.17_present" => 1,
"gpu.tc.num_tcis.18_present" => 1,
"gpu.tc.num_tcis.19_present" => 1,
"gpu.tc.num_tcis.20_present" => 1,
"gpu.tc.num_tcis.21_present" => 1,
"gpu.tc.num_tcis.22_present" => 1,
"gpu.tc.num_tcis.23_present" => 1,
"gpu.tc.num_tcis.24_present" => 1,
"gpu.tc.num_tcis.25_present" => 1,
"gpu.tc.num_tcis.26_present" => 1,
"gpu.tc.num_tcis.27_present" => 1,
"gpu.tc.num_tcis.28_present" => 1,
"gpu.tc.num_tcis.29_present" => 1,
"gpu.tc.num_tcis.30_present" => 1,
"gpu.tc.num_tcis.31_present" => 1,
"gpu.tc.num_tcis.32_present" => 1,
"gpu.tc.num_tcis.33_present" => 1,
"gpu.tc.num_tcis.34_present" => 1,
"gpu.tc.num_tcis.35_present" => 1,
"gpu.tc.num_tcis.36_present" => 1,
"gpu.tc.num_tcis.37_present" => 1,
"gpu.tc.num_tcis.38_present" => 1,
"gpu.tc.num_tcis.39_present" => 1,
"gpu.tc.num_tcis.40_present" => 1,
"gpu.tc.num_tcis.41_present" => 1,
"gpu.tc.num_tcis.42_present" => 1,
"gpu.tc.num_tcis.43_present" => 1,
"gpu.tc.num_tcis.44_present" => 1,
"gpu.tc.num_tcis.45_present" => 1,
"gpu.tc.num_tcis.46_present" => 1,
"gpu.tc.num_tcis.47_present" => 1,
"gpu.tc.num_tcis.48_present" => 1,
"gpu.tc.num_tcis.49_present" => 1,
"gpu.tc.num_tcis.50_present" => 1,
"gpu.tc.num_tcis.51_present" => 1,
"gpu.tc.num_tcis.52_present" => 1,
"gpu.gc.sqc_tci_contract" => 4,
"gc.sqc_tci_contract" => 4,
"gpu.tc.sqc_tci_contract" => 4,
"gpu.gc.rmi_tci_contract" => 7,
"gc.rmi_tci_contract" => 7,
"gpu.tc.rmi_tci_contract" => 7,
"gpu.gc.cpg_tci_contract" => 8,
"gc.cpg_tci_contract" => 8,
"gpu.tc.cpg_tci_contract" => 8,
"gpu.gc.cpf_tci_contract" => 6,
"gc.cpf_tci_contract" => 6,
"gpu.tc.cpf_tci_contract" => 6,
"gpu.gc.sqg_tci_contract" => 4,
"gc.sqg_tci_contract" => 4,
"gpu.tc.sqg_tci_contract" => 4,
"gpu.gc.tpi_tci_contract" => 12,
"gc.tpi_tci_contract" => 12,
"gpu.tc.tpi_tci_contract" => 12,
"gpu.gc.rlc_tci_contract" => 9,
"gc.rlc_tci_contract" => 9,
"gpu.tc.rlc_tci_contract" => 9,
"gpu.gc.utcl2_tci_contract" => 7,
"gc.utcl2_tci_contract" => 7,
"gpu.tc.utcl2_tci_contract" => 7,
"gpu.gc.ia_tci_contract" => 3,
"gc.ia_tci_contract" => 3,
"gpu.tc.ia_tci_contract" => 3,
"gpu.gc.pa_tci_contract" => 6,
"gc.pa_tci_contract" => 6,
"gpu.tc.pa_tci_contract" => 6,
"gpu.gc.wd_tci_contract" => 3,
"gc.wd_tci_contract" => 3,
"gpu.tc.wd_tci_contract" => 3,
"gpu.gc.scf_mp1_InitiatorId" => 1,
"gc.scf_mp1_InitiatorId" => 1,
"gpu.gc.scf_mp1_UnitId_DMAC" => 6,
"gc.scf_mp1_UnitId_DMAC" => 6,
"gpu.gc.scf_mp1_UnitId_SysHub" => 5,
"gc.scf_mp1_UnitId_SysHub" => 5,
"gpu.gc.scf_mp1_UnitId_SMN" => 4,
"gc.scf_mp1_UnitId_SMN" => 4,
"gpu.gc.scf_mp1_UnitId_CPU" => 2,
"gc.scf_mp1_UnitId_CPU" => 2,
"gpu.gc.scf_mp1_UnitId_JTAG" => 1,
"gc.scf_mp1_UnitId_JTAG" => 1,
"gpu.gc.scf_mp1_UnitId_TestMst" => 0,
"gc.scf_mp1_UnitId_TestMst" => 0,
"gpu.gc.scf_thm_InitiatorId" => 3,
"gc.scf_thm_InitiatorId" => 3,
"gpu.gc.scf_thm_UnitId_thm" => 0,
"gc.scf_thm_UnitId_thm" => 0,
"gpu.gc.scf_smuio_InitiatorId" => 4,
"gc.scf_smuio_InitiatorId" => 4,
"gpu.gc.scf_smuio_UnitId_smuio" => 0,
"gc.scf_smuio_UnitId_smuio" => 0,
"gpu.gc.scf_fuse_InitiatorId" => 5,
"gc.scf_fuse_InitiatorId" => 5,
"gpu.gc.scf_fuse_UnitId_fuse" => 0,
"gc.scf_fuse_UnitId_fuse" => 0,
"gpu.gc.scf_clka0_InitiatorId" => 6,
"gc.scf_clka0_InitiatorId" => 6,
"gpu.gc.scf_clka0_UnitId_clka0" => 0,
"gc.scf_clka0_UnitId_clka0" => 0,
"gpu.gc.scf_clka1_InitiatorId" => 7,
"gc.scf_clka1_InitiatorId" => 7,
"gpu.gc.scf_clka1_UnitId_clka1" => 0,
"gc.scf_clka1_UnitId_clka1" => 0,
"gpu.gc.scf_clka2_InitiatorId" => 8,
"gc.scf_clka2_InitiatorId" => 8,
"gpu.gc.scf_clka2_UnitId_clka2" => 0,
"gc.scf_clka2_UnitId_clka2" => 0,
"gpu.gc.scf_clka3_InitiatorId" => 9,
"gc.scf_clka3_InitiatorId" => 9,
"gpu.gc.scf_clka3_UnitId_clka3" => 0,
"gc.scf_clka3_UnitId_clka3" => 0,
"gpu.gc.scf_gc_InitiatorId" => 11,
"gc.scf_gc_InitiatorId" => 11,
"gpu.gc.scf_gc_hwmajver" => 9,
"gc.scf_gc_hwmajver" => 9,
"gpu.gc.scf_gc_hwminver" => 0,
"gc.scf_gc_hwminver" => 0,
"gpu.gc.scf_gc_hwrev" => 1,
"gc.scf_gc_hwrev" => 1,
"gpu.gc.scf_gc_swifid" => 11,
"gc.scf_gc_swifid" => 11,
"gpu.gc.scf_gc_swifmajver" => 1,
"gc.scf_gc_swifmajver" => 1,
"gpu.gc.scf_gc_swifminver" => 0,
"gc.scf_gc_swifminver" => 0,
"gpu.gc.scf_gc_swifver" => 1,
"gc.scf_gc_swifver" => 1,
"gpu.gc.scf_gc_UnitId_RLC_V" => 6,
"gc.scf_gc_UnitId_RLC_V" => 6,
"gpu.gc.scf_gc_UnitId_UTCL2" => 5,
"gc.scf_gc_UnitId_UTCL2" => 5,
"gpu.gc.scf_gc_UnitId_GRBM" => 3,
"gc.scf_gc_UnitId_GRBM" => 3,
"gpu.gc.scf_gc_UnitId_CPF" => 2,
"gc.scf_gc_UnitId_CPF" => 2,
"gpu.gc.scf_gc_UnitId_CP" => 1,
"gc.scf_gc_UnitId_CP" => 1,
"gpu.gc.scf_gc_UnitId__RLC" => 0,
"gc.scf_gc_UnitId__RLC" => 0,
"gpu.gc.scf_mmhub_InitiatorId" => 34,
"gc.scf_mmhub_InitiatorId" => 34,
"gpu.gc.scf_mmhub_UnitId_mmhub" => 0,
"gc.scf_mmhub_UnitId_mmhub" => 0,
"gpu.gc.scf_athub_InitiatorId" => 35,
"gc.scf_athub_InitiatorId" => 35,
"gpu.gc.scf_athub_UnitId_athub" => 0,
"gc.scf_athub_UnitId_athub" => 0,
"gpu.gc.scf_dbgu_nbio_InitiatorId" => 36,
"gc.scf_dbgu_nbio_InitiatorId" => 36,
"gpu.gc.scf_dbgu_nbio_UnitId_dbgu_nbio" => 0,
"gc.scf_dbgu_nbio_UnitId_dbgu_nbio" => 0,
"gpu.gc.scf_dfx_InitiatorId" => 37,
"gc.scf_dfx_InitiatorId" => 37,
"gpu.gc.scf_dfx_UnitId_AMD" => 2,
"gc.scf_dfx_UnitId_AMD" => 2,
"gpu.gc.scf_dfx_UnitId_ATI_JTAG" => 3,
"gc.scf_dfx_UnitId_ATI_JTAG" => 3,
"gpu.gc.scf_dfx_UnitId_TST_JTAG" => 4,
"gc.scf_dfx_UnitId_TST_JTAG" => 4,
"gpu.gc.scf_dbgu0_InitiatorId" => 38,
"gc.scf_dbgu0_InitiatorId" => 38,
"gpu.gc.scf_dbgu0_UnitId_dbgu0" => 0,
"gc.scf_dbgu0_UnitId_dbgu0" => 0,
"gpu.gc.scf_dbgu1_InitiatorId" => 39,
"gc.scf_dbgu1_InitiatorId" => 39,
"gpu.gc.scf_dbgu1_UnitId_dbgu1" => 0,
"gc.scf_dbgu1_UnitId_dbgu1" => 0,
"gpu.gc.scf_osssys_InitiatorId" => 40,
"gc.scf_osssys_InitiatorId" => 40,
"gpu.gc.scf_osssys_UnitId_SEM" => 0,
"gc.scf_osssys_UnitId_SEM" => 0,
"gpu.gc.scf_osssys_UnitId_IH" => 1,
"gc.scf_osssys_UnitId_IH" => 1,
"gpu.gc.scf_hdp_InitiatorId" => 41,
"gc.scf_hdp_InitiatorId" => 41,
"gpu.gc.scf_hdp_UnitId_hdp" => 0,
"gc.scf_hdp_UnitId_hdp" => 0,
"gpu.gc.scf_sdma0_InitiatorId" => 42,
"gc.scf_sdma0_InitiatorId" => 42,
"gpu.gc.scf_sdma0_UnitId_SDMA0" => 0,
"gc.scf_sdma0_UnitId_SDMA0" => 0,
"gpu.gc.scf_sdma1_InitiatorId" => 43,
"gc.scf_sdma1_InitiatorId" => 43,
"gpu.gc.scf_sdma1_UnitId_SDMA1" => 0,
"gc.scf_sdma1_UnitId_SDMA1" => 0,
"gpu.gc.scf_dbgu_io_InitiatorId" => 45,
"gc.scf_dbgu_io_InitiatorId" => 45,
"gpu.gc.scf_dbgu_io_UnitId_dbgu_io" => 0,
"gc.scf_dbgu_io_UnitId_dbgu_io" => 0,
"gpu.gc.scf_df_InitiatorId" => 46,
"gc.scf_df_InitiatorId" => 46,
"gpu.gc.scf_df_UnitId_PRQ0" => 2,
"gc.scf_df_UnitId_PRQ0" => 2,
"gpu.gc.scf_df_UnitId_PRQ1" => 3,
"gc.scf_df_UnitId_PRQ1" => 3,
"gpu.gc.scf_df_UnitId_PwrMgt0" => 4,
"gc.scf_df_UnitId_PwrMgt0" => 4,
"gpu.gc.scf_df_UnitId_PwrMgt1" => 5,
"gc.scf_df_UnitId_PwrMgt1" => 5,
"gpu.gc.scf_df_UnitId_Pint0" => 6,
"gc.scf_df_UnitId_Pint0" => 6,
"gpu.gc.scf_df_UnitId_Pint1" => 7,
"gc.scf_df_UnitId_Pint1" => 7,
"gpu.gc.scf_clkb0_InitiatorId" => 47,
"gc.scf_clkb0_InitiatorId" => 47,
"gpu.gc.scf_clkb0_UnitId_clkb0" => 0,
"gc.scf_clkb0_UnitId_clkb0" => 0,
"gpu.gc.scf_dfx_dap_InitiatorId" => 49,
"gc.scf_dfx_dap_InitiatorId" => 49,
"gpu.gc.scf_dfx_dap_UnitId_dfx_dap" => 0,
"gc.scf_dfx_dap_UnitId_dfx_dap" => 0,
"gpu.gc.scf_waflc_InitiatorId" => 66,
"gc.scf_waflc_InitiatorId" => 66,
"gpu.gc.scf_waflc_UnitId_MiscDie00" => 0,
"gc.scf_waflc_UnitId_MiscDie00" => 0,
"gpu.gc.scf_waflc_UnitId_MiscDie01" => 1,
"gc.scf_waflc_UnitId_MiscDie01" => 1,
"gpu.gc.scf_waflc_UnitId_MiscDie02" => 2,
"gc.scf_waflc_UnitId_MiscDie02" => 2,
"gpu.gc.scf_waflc_UnitId_MiscDie03" => 3,
"gc.scf_waflc_UnitId_MiscDie03" => 3,
"gpu.gc.scf_waflc_UnitId_MiscDie04" => 4,
"gc.scf_waflc_UnitId_MiscDie04" => 4,
"gpu.gc.scf_waflc_UnitId_MiscDie05" => 5,
"gc.scf_waflc_UnitId_MiscDie05" => 5,
"gpu.gc.scf_waflc_UnitId_MiscDie06" => 6,
"gc.scf_waflc_UnitId_MiscDie06" => 6,
"gpu.gc.scf_waflc_UnitId_MiscDie07" => 7,
"gc.scf_waflc_UnitId_MiscDie07" => 7,
"gpu.gc.scf_waflc_UnitId_MiscDie08" => 8,
"gc.scf_waflc_UnitId_MiscDie08" => 8,
"gpu.gc.scf_waflc_UnitId_MiscDie09" => 9,
"gc.scf_waflc_UnitId_MiscDie09" => 9,
"gpu.gc.scf_waflc_UnitId_MiscDie10" => 10,
"gc.scf_waflc_UnitId_MiscDie10" => 10,
"gpu.gc.scf_waflc_UnitId_MiscDie11" => 11,
"gc.scf_waflc_UnitId_MiscDie11" => 11,
"gpu.gc.scf_waflc_UnitId_MiscDie12" => 12,
"gc.scf_waflc_UnitId_MiscDie12" => 12,
"gpu.gc.scf_waflc_UnitId_MiscDie13" => 13,
"gc.scf_waflc_UnitId_MiscDie13" => 13,
"gpu.gc.scf_waflc_UnitId_MiscDie14" => 14,
"gc.scf_waflc_UnitId_MiscDie14" => 14,
"gpu.gc.scf_waflc_UnitId_MiscDie15" => 15,
"gc.scf_waflc_UnitId_MiscDie15" => 15,
"gpu.gc.scf_waflc_UnitId_Mp1Die00" => 16,
"gc.scf_waflc_UnitId_Mp1Die00" => 16,
"gpu.gc.scf_waflc_UnitId_Mp1Die01" => 17,
"gc.scf_waflc_UnitId_Mp1Die01" => 17,
"gpu.gc.scf_waflc_UnitId_Mp1Die02" => 18,
"gc.scf_waflc_UnitId_Mp1Die02" => 18,
"gpu.gc.scf_waflc_UnitId_Mp1Die03" => 19,
"gc.scf_waflc_UnitId_Mp1Die03" => 19,
"gpu.gc.scf_waflc_UnitId_Mp1Die04" => 20,
"gc.scf_waflc_UnitId_Mp1Die04" => 20,
"gpu.gc.scf_waflc_UnitId_Mp1Die05" => 21,
"gc.scf_waflc_UnitId_Mp1Die05" => 21,
"gpu.gc.scf_waflc_UnitId_Mp1Die06" => 22,
"gc.scf_waflc_UnitId_Mp1Die06" => 22,
"gpu.gc.scf_waflc_UnitId_Mp1Die07" => 23,
"gc.scf_waflc_UnitId_Mp1Die07" => 23,
"gpu.gc.scf_waflc_UnitId_Mp1Die08" => 24,
"gc.scf_waflc_UnitId_Mp1Die08" => 24,
"gpu.gc.scf_waflc_UnitId_Mp1Die09" => 25,
"gc.scf_waflc_UnitId_Mp1Die09" => 25,
"gpu.gc.scf_waflc_UnitId_Mp1Die10" => 26,
"gc.scf_waflc_UnitId_Mp1Die10" => 26,
"gpu.gc.scf_waflc_UnitId_Mp1Die11" => 27,
"gc.scf_waflc_UnitId_Mp1Die11" => 27,
"gpu.gc.scf_waflc_UnitId_Mp1Die12" => 28,
"gc.scf_waflc_UnitId_Mp1Die12" => 28,
"gpu.gc.scf_waflc_UnitId_Mp1Die13" => 29,
"gc.scf_waflc_UnitId_Mp1Die13" => 29,
"gpu.gc.scf_waflc_UnitId_Mp1Die14" => 30,
"gc.scf_waflc_UnitId_Mp1Die14" => 30,
"gpu.gc.scf_waflc_UnitId_Mp1Die15" => 31,
"gc.scf_waflc_UnitId_Mp1Die15" => 31,
"gpu.gc.scf_waflc_UnitId_Mp0Die00" => 32,
"gc.scf_waflc_UnitId_Mp0Die00" => 32,
"gpu.gc.scf_waflc_UnitId_Mp0Die01" => 33,
"gc.scf_waflc_UnitId_Mp0Die01" => 33,
"gpu.gc.scf_waflc_UnitId_Mp0Die02" => 34,
"gc.scf_waflc_UnitId_Mp0Die02" => 34,
"gpu.gc.scf_waflc_UnitId_Mp0Die03" => 35,
"gc.scf_waflc_UnitId_Mp0Die03" => 35,
"gpu.gc.scf_waflc_UnitId_Mp0Die04" => 36,
"gc.scf_waflc_UnitId_Mp0Die04" => 36,
"gpu.gc.scf_waflc_UnitId_Mp0Die05" => 37,
"gc.scf_waflc_UnitId_Mp0Die05" => 37,
"gpu.gc.scf_waflc_UnitId_Mp0Die06" => 38,
"gc.scf_waflc_UnitId_Mp0Die06" => 38,
"gpu.gc.scf_waflc_UnitId_Mp0Die07" => 39,
"gc.scf_waflc_UnitId_Mp0Die07" => 39,
"gpu.gc.scf_waflc_UnitId_Mp0Die08" => 40,
"gc.scf_waflc_UnitId_Mp0Die08" => 40,
"gpu.gc.scf_waflc_UnitId_Mp0Die09" => 41,
"gc.scf_waflc_UnitId_Mp0Die09" => 41,
"gpu.gc.scf_waflc_UnitId_Mp0Die10" => 42,
"gc.scf_waflc_UnitId_Mp0Die10" => 42,
"gpu.gc.scf_waflc_UnitId_Mp0Die11" => 43,
"gc.scf_waflc_UnitId_Mp0Die11" => 43,
"gpu.gc.scf_waflc_UnitId_Mp0Die12" => 44,
"gc.scf_waflc_UnitId_Mp0Die12" => 44,
"gpu.gc.scf_waflc_UnitId_Mp0Die13" => 45,
"gc.scf_waflc_UnitId_Mp0Die13" => 45,
"gpu.gc.scf_waflc_UnitId_Mp0Die14" => 46,
"gc.scf_waflc_UnitId_Mp0Die14" => 46,
"gpu.gc.scf_waflc_UnitId_Mp0Die15" => 47,
"gc.scf_waflc_UnitId_Mp0Die15" => 47,
"gpu.gc.scf_pcie0_InitiatorId" => 70,
"gc.scf_pcie0_InitiatorId" => 70,
"gpu.gc.scf_pcie0_UnitId_pcie0" => 0,
"gc.scf_pcie0_UnitId_pcie0" => 0,
"gpu.gc.scf_codec_dec_0_InitiatorId" => 73,
"gc.scf_codec_dec_0_InitiatorId" => 73,
"gpu.gc.scf_codec_dec_0_UnitId_codec_dec_0" => 0,
"gc.scf_codec_dec_0_UnitId_codec_dec_0" => 0,
"gpu.gc.scf_codec_dec_1_InitiatorId" => 74,
"gc.scf_codec_dec_1_InitiatorId" => 74,
"gpu.gc.scf_codec_dec_1_UnitId_codec_dec_1" => 0,
"gc.scf_codec_dec_1_UnitId_codec_dec_1" => 0,
"gpu.gc.scf_codec_dec_2_InitiatorId" => 75,
"gc.scf_codec_dec_2_InitiatorId" => 75,
"gpu.gc.scf_codec_dec_2_UnitId_codec_dec_2" => 0,
"gc.scf_codec_dec_2_UnitId_codec_dec_2" => 0,
"gpu.gc.scf_codec_dec_3_InitiatorId" => 76,
"gc.scf_codec_dec_3_InitiatorId" => 76,
"gpu.gc.scf_codec_dec_3_UnitId_codec_dec_3" => 0,
"gc.scf_codec_dec_3_UnitId_codec_dec_3" => 0,
"gpu.gc.scf_codec_dec_4_InitiatorId" => 77,
"gc.scf_codec_dec_4_InitiatorId" => 77,
"gpu.gc.scf_codec_dec_4_UnitId_codec_dec_4" => 0,
"gc.scf_codec_dec_4_UnitId_codec_dec_4" => 0,
"gpu.gc.scf_codec_dec_5_InitiatorId" => 78,
"gc.scf_codec_dec_5_InitiatorId" => 78,
"gpu.gc.scf_codec_dec_5_UnitId_codec_dec_5" => 0,
"gc.scf_codec_dec_5_UnitId_codec_dec_5" => 0,
"gpu.gc.scf_codec_enc_InitiatorId" => 79,
"gc.scf_codec_enc_InitiatorId" => 79,
"gpu.gc.scf_codec_enc_UnitId_codec_enc" => 0,
"gc.scf_codec_enc_UnitId_codec_enc" => 0,
"gpu.gc.scf_xgmi_pcs0_InitiatorId" => 80,
"gc.scf_xgmi_pcs0_InitiatorId" => 80,
"gpu.gc.scf_xgmi_pcs0_UnitId_xgmi_pcs0" => 0,
"gc.scf_xgmi_pcs0_UnitId_xgmi_pcs0" => 0,
"gpu.gc.scf_xgmi_pcs1_InitiatorId" => 81,
"gc.scf_xgmi_pcs1_InitiatorId" => 81,
"gpu.gc.scf_xgmi_pcs1_UnitId_xgmi_pcs1" => 0,
"gc.scf_xgmi_pcs1_UnitId_xgmi_pcs1" => 0,
"gpu.gc.scf_wafl_pcs0_InitiatorId" => 82,
"gc.scf_wafl_pcs0_InitiatorId" => 82,
"gpu.gc.scf_wafl_pcs0_UnitId_wafl_pcs0" => 0,
"gc.scf_wafl_pcs0_UnitId_wafl_pcs0" => 0,
"gpu.gc.scf_wafl_pcs1_InitiatorId" => 83,
"gc.scf_wafl_pcs1_InitiatorId" => 83,
"gpu.gc.scf_wafl_pcs1_UnitId_wafl_pcs1" => 0,
"gc.scf_wafl_pcs1_UnitId_wafl_pcs1" => 0,
"gpu.gc.scf_pcie_pcs_InitiatorId" => 84,
"gc.scf_pcie_pcs_InitiatorId" => 84,
"gpu.gc.scf_pcie_pcs_UnitId_pcie_pcs" => 0,
"gc.scf_pcie_pcs_UnitId_pcie_pcs" => 0,
"gpu.gc.scf_xgmi_pcs2_InitiatorId" => 86,
"gc.scf_xgmi_pcs2_InitiatorId" => 86,
"gpu.gc.scf_xgmi_pcs2_UnitId_xgmi_pcs2" => 0,
"gc.scf_xgmi_pcs2_UnitId_xgmi_pcs2" => 0,
"gpu.gc.scf_xgmi_pcs3_InitiatorId" => 87,
"gc.scf_xgmi_pcs3_InitiatorId" => 87,
"gpu.gc.scf_xgmi_pcs3_UnitId_xgmi_pcs3" => 0,
"gc.scf_xgmi_pcs3_UnitId_xgmi_pcs3" => 0,
"gpu.gc.scf_xgmi_pcs4_InitiatorId" => 88,
"gc.scf_xgmi_pcs4_InitiatorId" => 88,
"gpu.gc.scf_xgmi_pcs4_UnitId_xgmi_pcs4" => 0,
"gc.scf_xgmi_pcs4_UnitId_xgmi_pcs4" => 0,
"gpu.gc.scf_xgmi_pcs5_InitiatorId" => 89,
"gc.scf_xgmi_pcs5_InitiatorId" => 89,
"gpu.gc.scf_xgmi_pcs5_UnitId_xgmi_pcs5" => 0,
"gc.scf_xgmi_pcs5_UnitId_xgmi_pcs5" => 0,
"gpu.gc.scf_xgmi_pcs6_InitiatorId" => 90,
"gc.scf_xgmi_pcs6_InitiatorId" => 90,
"gpu.gc.scf_xgmi_pcs6_UnitId_xgmi_pcs6" => 0,
"gc.scf_xgmi_pcs6_UnitId_xgmi_pcs6" => 0,
"gpu.gc.scf_xgmi_pcs7_InitiatorId" => 91,
"gc.scf_xgmi_pcs7_InitiatorId" => 91,
"gpu.gc.scf_xgmi_pcs7_UnitId_xgmi_pcs7" => 0,
"gc.scf_xgmi_pcs7_UnitId_xgmi_pcs7" => 0,
"gpu.gc.scf_nbif0_InitiatorId" => 108,
"gc.scf_nbif0_InitiatorId" => 108,
"gpu.gc.scf_nbif0_UnitId_NBIF00" => 0,
"gc.scf_nbif0_UnitId_NBIF00" => 0,
"gpu.gc.scf_nbif0_UnitId_NBIF01" => 1,
"gc.scf_nbif0_UnitId_NBIF01" => 1,
"gpu.gc.scf_nbif0_UnitId_NBIF02" => 2,
"gc.scf_nbif0_UnitId_NBIF02" => 2,
"gpu.gc.scf_nbif0_UnitId_NBIF03" => 3,
"gc.scf_nbif0_UnitId_NBIF03" => 3,
"gpu.gc.scf_nbif0_UnitId_NBIF04" => 4,
"gc.scf_nbif0_UnitId_NBIF04" => 4,
"gpu.gc.scf_nbif0_UnitId_NBIF05" => 5,
"gc.scf_nbif0_UnitId_NBIF05" => 5,
"gpu.gc.scf_nbif0_UnitId_NBIF06" => 6,
"gc.scf_nbif0_UnitId_NBIF06" => 6,
"gpu.gc.scf_nbif0_UnitId_NBIF07" => 7,
"gc.scf_nbif0_UnitId_NBIF07" => 7,
"gpu.gc.scf_nbif0_UnitId_NBIF08" => 8,
"gc.scf_nbif0_UnitId_NBIF08" => 8,
"gpu.gc.scf_nbif0_UnitId_NBIF09" => 9,
"gc.scf_nbif0_UnitId_NBIF09" => 9,
"gpu.gc.scf_nbif0_UnitId_NBIF10" => 10,
"gc.scf_nbif0_UnitId_NBIF10" => 10,
"gpu.gc.scf_nbif0_UnitId_NBIF11" => 11,
"gc.scf_nbif0_UnitId_NBIF11" => 11,
"gpu.gc.scf_nbif0_UnitId_NBIF12" => 12,
"gc.scf_nbif0_UnitId_NBIF12" => 12,
"gpu.gc.scf_nbif0_UnitId_NBIF13" => 13,
"gc.scf_nbif0_UnitId_NBIF13" => 13,
"gpu.gc.scf_nbif0_UnitId_NBIF14" => 14,
"gc.scf_nbif0_UnitId_NBIF14" => 14,
"gpu.gc.scf_nbif0_UnitId_NBIF15" => 15,
"gc.scf_nbif0_UnitId_NBIF15" => 15,
"gpu.gc.scf_nbif0_UnitId_NBIF16" => 16,
"gc.scf_nbif0_UnitId_NBIF16" => 16,
"gpu.gc.scf_nbif0_UnitId_NBIF17" => 17,
"gc.scf_nbif0_UnitId_NBIF17" => 17,
"gpu.gc.scf_nbif0_UnitId_NBIF18" => 18,
"gc.scf_nbif0_UnitId_NBIF18" => 18,
"gpu.gc.scf_nbif0_UnitId_NBIF19" => 19,
"gc.scf_nbif0_UnitId_NBIF19" => 19,
"gpu.gc.scf_nbif0_UnitId_NBIF20" => 20,
"gc.scf_nbif0_UnitId_NBIF20" => 20,
"gpu.gc.scf_nbif0_UnitId_NBIF21" => 21,
"gc.scf_nbif0_UnitId_NBIF21" => 21,
"gpu.gc.scf_nbif0_UnitId_NBIF22" => 22,
"gc.scf_nbif0_UnitId_NBIF22" => 22,
"gpu.gc.scf_nbif0_UnitId_NBIF23" => 23,
"gc.scf_nbif0_UnitId_NBIF23" => 23,
"gpu.gc.scf_nbif0_UnitId_NBIF24" => 24,
"gc.scf_nbif0_UnitId_NBIF24" => 24,
"gpu.gc.scf_nbif0_UnitId_NBIF25" => 25,
"gc.scf_nbif0_UnitId_NBIF25" => 25,
"gpu.gc.scf_nbif0_UnitId_NBIF26" => 26,
"gc.scf_nbif0_UnitId_NBIF26" => 26,
"gpu.gc.scf_nbif0_UnitId_NBIF27" => 27,
"gc.scf_nbif0_UnitId_NBIF27" => 27,
"gpu.gc.scf_nbif0_UnitId_NBIF28" => 28,
"gc.scf_nbif0_UnitId_NBIF28" => 28,
"gpu.gc.scf_nbif0_UnitId_NBIF29" => 29,
"gc.scf_nbif0_UnitId_NBIF29" => 29,
"gpu.gc.scf_nbif0_UnitId_NBIF30" => 30,
"gc.scf_nbif0_UnitId_NBIF30" => 30,
"gpu.gc.scf_nbif0_UnitId_NBIF31" => 31,
"gc.scf_nbif0_UnitId_NBIF31" => 31,
"gpu.gc.scf_nbif0_UnitId_NBIF32" => 32,
"gc.scf_nbif0_UnitId_NBIF32" => 32,
"gpu.gc.scf_nbif0_UnitId_NBIF33" => 33,
"gc.scf_nbif0_UnitId_NBIF33" => 33,
"gpu.gc.scf_nbif0_UnitId_NBIF34" => 34,
"gc.scf_nbif0_UnitId_NBIF34" => 34,
"gpu.gc.scf_nbif0_UnitId_NBIF35" => 35,
"gc.scf_nbif0_UnitId_NBIF35" => 35,
"gpu.gc.scf_nbif0_UnitId_NBIF36" => 36,
"gc.scf_nbif0_UnitId_NBIF36" => 36,
"gpu.gc.scf_nbif0_UnitId_NBIF37" => 37,
"gc.scf_nbif0_UnitId_NBIF37" => 37,
"gpu.gc.scf_nbif0_UnitId_NBIF38" => 38,
"gc.scf_nbif0_UnitId_NBIF38" => 38,
"gpu.gc.scf_nbif0_UnitId_NBIF39" => 39,
"gc.scf_nbif0_UnitId_NBIF39" => 39,
"gpu.gc.scf_nbif0_UnitId_NBIF40" => 40,
"gc.scf_nbif0_UnitId_NBIF40" => 40,
"gpu.gc.scf_nbif0_UnitId_NBIF41" => 41,
"gc.scf_nbif0_UnitId_NBIF41" => 41,
"gpu.gc.scf_nbif0_UnitId_NBIF42" => 42,
"gc.scf_nbif0_UnitId_NBIF42" => 42,
"gpu.gc.scf_nbif0_UnitId_NBIF43" => 43,
"gc.scf_nbif0_UnitId_NBIF43" => 43,
"gpu.gc.scf_nbif0_UnitId_NBIF44" => 44,
"gc.scf_nbif0_UnitId_NBIF44" => 44,
"gpu.gc.scf_nbif0_UnitId_NBIF45" => 45,
"gc.scf_nbif0_UnitId_NBIF45" => 45,
"gpu.gc.scf_nbif0_UnitId_NBIF46" => 46,
"gc.scf_nbif0_UnitId_NBIF46" => 46,
"gpu.gc.scf_nbif0_UnitId_NBIF47" => 47,
"gc.scf_nbif0_UnitId_NBIF47" => 47,
"gpu.gc.scf_nbif0_UnitId_NBIF48" => 48,
"gc.scf_nbif0_UnitId_NBIF48" => 48,
"gpu.gc.scf_nbif0_UnitId_NBIF49" => 49,
"gc.scf_nbif0_UnitId_NBIF49" => 49,
"gpu.gc.scf_nbif0_UnitId_NBIF50" => 50,
"gc.scf_nbif0_UnitId_NBIF50" => 50,
"gpu.gc.scf_nbif0_UnitId_NBIF51" => 51,
"gc.scf_nbif0_UnitId_NBIF51" => 51,
"gpu.gc.scf_nbif0_UnitId_NBIF52" => 52,
"gc.scf_nbif0_UnitId_NBIF52" => 52,
"gpu.gc.scf_nbif0_UnitId_NBIF53" => 53,
"gc.scf_nbif0_UnitId_NBIF53" => 53,
"gpu.gc.scf_nbif0_UnitId_NBIF54" => 54,
"gc.scf_nbif0_UnitId_NBIF54" => 54,
"gpu.gc.scf_nbif0_UnitId_NBIF55" => 55,
"gc.scf_nbif0_UnitId_NBIF55" => 55,
"gpu.gc.scf_systemhub0_InitiatorId" => 128,
"gc.scf_systemhub0_InitiatorId" => 128,
"gpu.gc.scf_systemhub0_UnitId_systemhub0" => 0,
"gc.scf_systemhub0_UnitId_systemhub0" => 0,
"gpu.gc.scf_umc0_InitiatorId" => 150,
"gc.scf_umc0_InitiatorId" => 150,
"gpu.gc.scf_umc0_UnitId_umc0" => 0,
"gc.scf_umc0_UnitId_umc0" => 0,
"gpu.gc.scf_umc1_InitiatorId" => 151,
"gc.scf_umc1_InitiatorId" => 151,
"gpu.gc.scf_umc1_UnitId_umc1" => 0,
"gc.scf_umc1_UnitId_umc1" => 0,
"gpu.gc.scf_umc2_InitiatorId" => 152,
"gc.scf_umc2_InitiatorId" => 152,
"gpu.gc.scf_umc2_UnitId_umc2" => 0,
"gc.scf_umc2_UnitId_umc2" => 0,
"gpu.gc.scf_umc3_InitiatorId" => 153,
"gc.scf_umc3_InitiatorId" => 153,
"gpu.gc.scf_umc3_UnitId_umc3" => 0,
"gc.scf_umc3_UnitId_umc3" => 0,
"gpu.gc.scf_umc4_InitiatorId" => 154,
"gc.scf_umc4_InitiatorId" => 154,
"gpu.gc.scf_umc4_UnitId_umc4" => 0,
"gc.scf_umc4_UnitId_umc4" => 0,
"gpu.gc.scf_umc5_InitiatorId" => 155,
"gc.scf_umc5_InitiatorId" => 155,
"gpu.gc.scf_umc5_UnitId_umc5" => 0,
"gc.scf_umc5_UnitId_umc5" => 0,
"gpu.gc.scf_umc6_InitiatorId" => 156,
"gc.scf_umc6_InitiatorId" => 156,
"gpu.gc.scf_umc6_UnitId_umc6" => 0,
"gc.scf_umc6_UnitId_umc6" => 0,
"gpu.gc.scf_umc7_InitiatorId" => 157,
"gc.scf_umc7_InitiatorId" => 157,
"gpu.gc.scf_umc7_UnitId_umc7" => 0,
"gc.scf_umc7_UnitId_umc7" => 0,
"gpu.gc.scf_clka4_InitiatorId" => 182,
"gc.scf_clka4_InitiatorId" => 182,
"gpu.gc.scf_clka4_UnitId_clka4" => 0,
"gc.scf_clka4_UnitId_clka4" => 0,
"gpu.gc.scf_clka5_InitiatorId" => 185,
"gc.scf_clka5_InitiatorId" => 185,
"gpu.gc.scf_clka5_UnitId_clka5" => 0,
"gc.scf_clka5_UnitId_clka5" => 0,
"gpu.gc.scf_ras_InitiatorId" => 184,
"gc.scf_ras_InitiatorId" => 184,
"gpu.gc.scf_ras_UnitId_ras" => 0,
"gc.scf_ras_UnitId_ras" => 0,
"gpu.gc.scf_sdma_h0_InitiatorId" => 189,
"gc.scf_sdma_h0_InitiatorId" => 189,
"gpu.gc.scf_sdma_h0_UnitId_SDMA_H1" => 0,
"gc.scf_sdma_h0_UnitId_SDMA_H1" => 0,
"gpu.gc.scf_sdma_h1_InitiatorId" => 190,
"gc.scf_sdma_h1_InitiatorId" => 190,
"gpu.gc.scf_sdma_h1_UnitId_SDMA_H2" => 0,
"gc.scf_sdma_h1_UnitId_SDMA_H2" => 0,
"gpu.gc.scf_mmhub1_InitiatorId" => 191,
"gc.scf_mmhub1_InitiatorId" => 191,
"gpu.gc.scf_mmhub1_UnitId_mmhub1" => 0,
"gc.scf_mmhub1_UnitId_mmhub1" => 0,
"gpu.gc.scf_sdma_h2_InitiatorId" => 192,
"gc.scf_sdma_h2_InitiatorId" => 192,
"gpu.gc.scf_sdma_h2_UnitId_SDMA_H2" => 0,
"gc.scf_sdma_h2_UnitId_SDMA_H2" => 0,
"gpu.gc.scf_sdma_h3_InitiatorId" => 193,
"gc.scf_sdma_h3_InitiatorId" => 193,
"gpu.gc.scf_sdma_h3_UnitId_SDMA_H3" => 0,
"gc.scf_sdma_h3_UnitId_SDMA_H3" => 0,
"gpu.gc.scf_sdma_h4_InitiatorId" => 194,
"gc.scf_sdma_h4_InitiatorId" => 194,
"gpu.gc.scf_sdma_h4_UnitId_SDMA_H4" => 0,
"gc.scf_sdma_h4_UnitId_SDMA_H4" => 0,
"gpu.gc.scf_sdma_h5_InitiatorId" => 195,
"gc.scf_sdma_h5_InitiatorId" => 195,
"gpu.gc.scf_sdma_h5_UnitId_SDMA_H5" => 0,
"gc.scf_sdma_h5_UnitId_SDMA_H5" => 0,
"gpu.gc.scf_sdma_h6_InitiatorId" => 196,
"gc.scf_sdma_h6_InitiatorId" => 196,
"gpu.gc.scf_sdma_h6_UnitId_SDMA_H6" => 0,
"gc.scf_sdma_h6_UnitId_SDMA_H6" => 0,
"gpu.gc.scf_mp0_InitiatorId" => 255,
"gc.scf_mp0_InitiatorId" => 255,
"gpu.gc.scf_mp0_UnitId_CPUSec" => 55,
"gc.scf_mp0_UnitId_CPUSec" => 55,
"gpu.gc.scf_mp0_UnitId_CCP1" => 52,
"gc.scf_mp0_UnitId_CCP1" => 52,
"gpu.gc.scf_mp0_UnitId_SysHub" => 5,
"gc.scf_mp0_UnitId_SysHub" => 5,
"gpu.gc.scf_mp0_UnitId_SMN" => 4,
"gc.scf_mp0_UnitId_SMN" => 4,
"gpu.gc.scf_mp0_UnitId_CCP0" => 3,
"gc.scf_mp0_UnitId_CCP0" => 3,
"gpu.gc.scf_mp0_UnitId_CPU" => 2,
"gc.scf_mp0_UnitId_CPU" => 2,
"gpu.gc.scf_mp0_UnitId_JTAG" => 1,
"gc.scf_mp0_UnitId_JTAG" => 1,
"gpu.gc.scf_mp0_UnitId_TestMst" => 0,
"gc.scf_mp0_UnitId_TestMst" => 0,
"gpu.gc.num_sm_per_se_cs" => 288,
"gc.num_sm_per_se_cs" => 288,
"gpu.spi.num_sm_per_se_cs" => 288,
"gpu.gc.max_number_waves_cs" => 2304,
"gc.max_number_waves_cs" => 2304,
"gpu.spi.max_number_waves_cs" => 2304,
"gpu.gc.max_wave_id_cs" => 2303,
"gc.max_wave_id_cs" => 2303,
"gpu.spi.max_wave_id_cs" => 2303,
"gpu.gc.vs_crawler_depth_per_se" => 128,
"gc.vs_crawler_depth_per_se" => 128,
"gpu.spi.vs_crawler_depth_per_se" => 128,
"gpu.gc.max_number_waves_vs" => 1024,
"gc.max_number_waves_vs" => 1024,
"gpu.spi.max_number_waves_vs" => 1024,
"gpu.gc.max_wave_id_vs" => 1023,
"gc.max_wave_id_vs" => 1023,
"gpu.spi.max_wave_id_vs" => 1023,
"gpu.gc.gs_crawler_depth_per_se" => 256,
"gc.gs_crawler_depth_per_se" => 256,
"gpu.spi.gs_crawler_depth_per_se" => 256,
"gpu.gc.max_number_waves_gs" => 2048,
"gc.max_number_waves_gs" => 2048,
"gpu.spi.max_number_waves_gs" => 2048,
"gpu.gc.max_wave_id_gs" => 2047,
"gc.max_wave_id_gs" => 2047,
"gpu.spi.max_wave_id_gs" => 2047,
"gpu.gc.ps_crawler_depth_per_packer" => 256,
"gc.ps_crawler_depth_per_packer" => 256,
"gpu.spi.ps_crawler_depth_per_packer" => 256,
"gpu.gc.max_number_waves_per_packer_ps" => 256,
"gc.max_number_waves_per_packer_ps" => 256,
"gpu.spi.max_number_waves_per_packer_ps" => 256,
"gpu.gc.max_wave_id_per_packer_ps" => 255,
"gc.max_wave_id_per_packer_ps" => 255,
"gpu.spi.max_wave_id_per_packer_ps" => 255,
"gpu.gc.max_number_pix_waves_ps" => 4096,
"gc.max_number_pix_waves_ps" => 4096,
"gpu.spi.max_number_pix_waves_ps" => 4096,
"gpu.gc.gds_max_number_waves_per_packer" => 256,
"gc.gds_max_number_waves_per_packer" => 256,
"gpu.gds.gds_max_number_waves_per_packer" => 256,
"gpu.gc.pa_sc_fifo_depth" => 512,
"gc.pa_sc_fifo_depth" => 512,
"gpu.gc.gds_split" => 1,
"gc.gds_split" => 1,
"gpu.gds.gds_split" => 1,
"ea.variant" => "bowen_b0",
"ea.num_sdp" => 32,
"ea.num_sdp.0_present" => 1,
"ea.num_sdp.1_present" => 1,
"ea.num_sdp.2_present" => 1,
"ea.num_sdp.3_present" => 1,
"ea.num_sdp.4_present" => 1,
"ea.num_sdp.5_present" => 1,
"ea.num_sdp.6_present" => 1,
"ea.num_sdp.7_present" => 1,
"ea.num_sdp.8_present" => 1,
"ea.num_sdp.9_present" => 1,
"ea.num_sdp.10_present" => 1,
"ea.num_sdp.11_present" => 1,
"ea.num_sdp.12_present" => 1,
"ea.num_sdp.13_present" => 1,
"ea.num_sdp.14_present" => 1,
"ea.num_sdp.15_present" => 1,
"ea.num_sdp.16_present" => 1,
"ea.num_sdp.17_present" => 1,
"ea.num_sdp.18_present" => 1,
"ea.num_sdp.19_present" => 1,
"ea.num_sdp.20_present" => 1,
"ea.num_sdp.21_present" => 1,
"ea.num_sdp.22_present" => 1,
"ea.num_sdp.23_present" => 1,
"ea.num_sdp.24_present" => 1,
"ea.num_sdp.25_present" => 1,
"ea.num_sdp.26_present" => 1,
"ea.num_sdp.27_present" => 1,
"ea.num_sdp.28_present" => 1,
"ea.num_sdp.29_present" => 1,
"ea.num_sdp.30_present" => 1,
"ea.num_sdp.31_present" => 1,
"ea.no_retention" => 1,
"ea.vddgfx_power_gating" => 1,
"ea.gfx_island_power_gating" => 0,
"ea.mm_addrnorm_df" => 3,
"ea.mm_dbgclient_old" => 1,
"ea.mm_sdp_name" => "sdp_ncm512",
"ea.mm_sdpvdci_sideband" => 1,
"ea.mm_sdp_fullwrite" => 1,
"ea.mm_sdp_dbgmsk" => 0,
"ea.mm_sdp_tags" => 512,
"ea.mm_sdp_tagmem_depth" => 512,
"ea.mm_sdp_reqrdy_pipelined" => 0,
"ea.mm_sdp_datardy_pipelined" => 0,
"ea.mm_dea_depth" => 256,
"ea.mm_dea_banks" => 16,
"ea.mm_dea_groups" => 4,
"ea.mm_dea_groups.0_present" => 1,
"ea.mm_dea_groups.1_present" => 1,
"ea.mm_dea_groups.2_present" => 1,
"ea.mm_dea_groups.3_present" => 1,
"ea.mm_dea_groups.max" => 4,
"ea.mm_dea_group0_cam_depth" => 5,
"ea.mm_dea_group1_cam_depth" => 5,
"ea.mm_dea_group2_cam_depth" => 5,
"ea.mm_dea_group3_cam_depth" => 5,
"ea.mm_dea_single_addrdec" => 1,
"ea.mm_dea_addrdecs" => 1,
"ea.mm_dea_chbits_decode" => 5,
"ea.mm_dea_cs_decode" => 0,
"ea.mm_dea_cs_aware" => 0,
"ea.mm_dea_csgroup_swap" => 0,
"ea.mm_dea_rm_decode" => 0,
"ea.mm_dea_agebased_arb" => 0,
"ea.mm_gmi" => 1,
"ea.mm_gea_depth" => 64,
"ea.mm_gea_banks" => 4,
"ea.mm_gea_groups" => 2,
"ea.mm_gea_groups.0_present" => 1,
"ea.mm_gea_groups.1_present" => 1,
"ea.mm_gea_groups.max" => 4,
"ea.mm_gea_group0_cam_depth" => 8,
"ea.mm_gea_group1_cam_depth" => 8,
"ea.mm_gea_chbits_decode" => 5,
"ea.mm_gea_cs_decode" => 0,
"ea.mm_gea_cs_aware" => 0,
"ea.mm_gea_csgroup_swap" => 0,
"ea.mm_gea_rm_decode" => 0,
"ea.mm_gea_addrdec_flav" => "",
"ea.mm_gea_addrdecs" => 1,
"ea.mm_gea_addrdecs.0_present" => 1,
"ea.mm_gea_addrdecs.max" => 4,
"ea.mm_gea_addrmaps" => 2,
"ea.mm_gea_addrmaps.0_present" => 1,
"ea.mm_gea_addrmaps.1_present" => 1,
"ea.mm_gea_addrmaps.max" => 4,
"ea.mm_iea_depth" => 72,
"ea.mm_iea_groups" => 4,
"ea.mm_iea_groups.0_present" => 1,
"ea.mm_iea_groups.1_present" => 1,
"ea.mm_iea_groups.2_present" => 1,
"ea.mm_iea_groups.3_present" => 1,
"ea.mm_iea_groups.max" => 4,
"ea.mm_cid_width" => 5,
"ea.mm_cid_width.0_present" => 1,
"ea.mm_cid_width.1_present" => 1,
"ea.mm_cid_width.2_present" => 1,
"ea.mm_cid_width.3_present" => 1,
"ea.mm_cid_width.4_present" => 1,
"ea.mm_cid_width.max" => 5,
"ea.mm_tag_width" => 16,
"ea.mm_addr_width" => 44,
"ea.mm_data_width" => 512,
"ea.mm_nfo_interface" => 1,
"ea.mm_tmz" => 1,
"ea.mm_pg" => 0,
"ea.mm_mem_pg" => 0,
"eamm.mem_pg" => 0,
"ea.mm_fake_mems" => 0,
"ea.mm_fake_addrnormdec" => 0,
"ea.mm_edc" => 1,
"eamm.edcmem1" => 1,
"ea.mm_mam" => 1,
"ea.mm_mam_dbits" => 1,
"ea.mm_cli_intf_staging_nomemlog" => 0,
"ea.mm_sdp_credit_feedback" => 1,
"ea.mm_dram_pipelined" => 0,
"ea.gc_addrnorm_df" => 3,
"ea.gc_sdp_name" => "sdp_gcm512",
"ea.gc_sdpvdci_sideband" => 1,
"ea.gc_sdp_fullwrite" => 1,
"ea.gc_sdp_dbgmsk" => 0,
"ea.gc_sdp_tags" => 512,
"ea.gc_sdp_tagmem_depth" => 256,
"ea.gc_sdp_reqrdy_pipelined" => 1,
"ea.gc_sdp_datardy_pipelined" => 1,
"ea.gc_dea_depth" => 256,
"ea.gc_dea_banks" => 16,
"ea.gc_dea_groups" => 4,
"ea.gc_dea_groups.0_present" => 1,
"ea.gc_dea_groups.1_present" => 1,
"ea.gc_dea_groups.2_present" => 1,
"ea.gc_dea_groups.3_present" => 1,
"ea.gc_dea_groups.max" => 4,
"ea.gc_dea_group0_cam_depth" => 16,
"ea.gc_dea_group1_cam_depth" => 16,
"ea.gc_dea_group2_cam_depth" => 16,
"ea.gc_dea_group3_cam_depth" => 16,
"ea.gc_dea_single_addrdec" => 1,
"ea.gc_dea_addrdecs" => 1,
"ea.gc_dea_chbits_decode" => 5,
"ea.gc_dea_cs_decode" => 0,
"ea.gc_dea_cs_aware" => 0,
"ea.gc_dea_csgroup_swap" => 0,
"ea.gc_dea_rm_decode" => 0,
"ea.gc_dea_agebased_arb" => 1,
"ea.gc_gmi" => 1,
"ea.gc_gea_depth" => 64,
"ea.gc_gea_banks" => 4,
"ea.gc_gea_groups" => 2,
"ea.gc_gea_groups.0_present" => 1,
"ea.gc_gea_groups.1_present" => 1,
"ea.gc_gea_groups.max" => 4,
"ea.gc_gea_group0_cam_depth" => 8,
"ea.gc_gea_group1_cam_depth" => 8,
"ea.gc_gea_chbits_decode" => 5,
"ea.gc_gea_cs_decode" => 0,
"ea.gc_gea_cs_aware" => 0,
"ea.gc_gea_csgroup_swap" => 0,
"ea.gc_gea_rm_decode" => 0,
"ea.gc_gea_addrdec_flav" => "",
"ea.gc_gea_addrdecs" => 1,
"ea.gc_gea_addrdecs.0_present" => 1,
"ea.gc_gea_addrdecs.max" => 4,
"ea.gc_gea_addrmaps" => 2,
"ea.gc_gea_addrmaps.0_present" => 1,
"ea.gc_gea_addrmaps.1_present" => 1,
"ea.gc_gea_addrmaps.max" => 4,
"ea.gc_iea_depth" => 72,
"ea.gc_iea_groups" => 4,
"ea.gc_iea_groups.0_present" => 1,
"ea.gc_iea_groups.1_present" => 1,
"ea.gc_iea_groups.2_present" => 1,
"ea.gc_iea_groups.3_present" => 1,
"ea.gc_iea_groups.max" => 4,
"ea.gc_cid_width" => 4,
"ea.gc_cid_width.0_present" => 1,
"ea.gc_cid_width.1_present" => 1,
"ea.gc_cid_width.2_present" => 1,
"ea.gc_cid_width.3_present" => 1,
"ea.gc_cid_width.max" => 4,
"ea.gc_tag_width" => 16,
"ea.gc_addr_width" => 44,
"ea.gc_data_width" => 512,
"ea.gc_ret_cid" => 0,
"ea.gc_num_tcc_interfaces" => 1,
"ea.gc_tccxbar_depth" => 32,
"ea.gc_nfo_interface" => 0,
"ea.gc_tmz" => 1,
"ea.gc_pg" => 1,
"ea.gc_mem_pg" => 0,
"eagc.mem_pg" => 0,
"ea.gc_fake_mems" => 0,
"ea.gc_fake_addrnormdec" => 0,
"ea.gc_edc" => 1,
"eagc.edcmem1" => 1,
"ea.gc_mam" => 1,
"ea.gc_mam_dbits" => 1,
"ea.gc_cli_intf_staging_nomemlog" => 0,
"ea.gc_sdp_credit_feedback" => 0,
"ea.gc_dram_pipelined" => 1,
"ea.gc_probes" => 1,
"ea.mm_gddr6" => 0,
"ea.mm_addrnorm_discard_channel_bit" => 1,
"ea.mm_addrnorm_discard_pch_bit" => 1,
"ea.gc_gddr6" => 0,
"ea.gc_probe_tcc_credit" => 0,
"ea.gc_addrnorm_discard_channel_bit" => 1,
"ea.gc_addrnorm_discard_pch_bit" => 1,
"ea.atomic_decode_mode" => 0,
"utcl2.variant" => "bowen_b0",
"utcl2.atc.gc_utcl2_req_grp_id_size" => 5,
"gpu.atc.gc_utcl2_req_grp_id_size" => 5,
"utcl2.utcl2_input_req_credits" => 16,
"gpu.utcl2.input_req_credits" => 16,
"utcl2.atc.mm_utcl2_req_grp_id_size" => 5,
"gpu.atc.mm_utcl2_req_grp_id_size" => 5,
"utcl2.mm_utcl2_input_req_credits" => 32,
"utcl2.athub_sdp_dbgmsk_present" => 0,
"gpu.athub_sdp_dbgmsk_present" => 0,
"utcl2.athub_sdp_rspdelay_present" => 0,
"gpu.athub_sdp_rspdelay_present" => 0,
"utcl2.utcl2.mm_dbg_muxnxt_present" => 1,
"gpu.utcl2.mm_dbg_muxnxt_present" => 1,
"utcl2.gc_edc_support" => 1,
"utcl2.mm_edc_support" => 0,
"utcl2.need_edc_registers" => 1,
"utcl2.need_xgmi_registers" => 1,
"utcl2.gpu.gc.vddgfx_power_gating" => 1,
"utcl2.gpu.gc.gfx_island_power_gating" => 0,
"utcl2.rlc_gpuiov_present" => 1,
"utcl2.utcl2_no_sdp_dbgmsk" => 1,
"gpu.utcl2.utcl2_no_sdp_dbgmsk" => 1,
);
return 1;
