/*<simulation_settings>
<ftestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ISIE4_HDL_AP1_ExerciceA -c mux2vers1_1bit --vector_source="C:/Quartus/ISIE4_HDL_AP1/test_mux21_1b.vwf" --testbench_file="C:/Quartus/ISIE4_HDL_AP1/simulation/qsim/test_mux21_1b.vwf.vt"</ftestbench_cmd>
<ttestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ISIE4_HDL_AP1_ExerciceA -c mux2vers1_1bit --vector_source="C:/Quartus/ISIE4_HDL_AP1/test_mux21_1b.vwf" --testbench_file="C:/Quartus/ISIE4_HDL_AP1/simulation/qsim/test_mux21_1b.vwf.vt"</ttestbench_cmd>
<fnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Quartus/ISIE4_HDL_AP1/simulation/qsim/" ISIE4_HDL_AP1_ExerciceA -c mux2vers1_1bit</fnetlist_cmd>
<tnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Quartus/ISIE4_HDL_AP1/simulation/qsim/" ISIE4_HDL_AP1_ExerciceA -c mux2vers1_1bit</tnetlist_cmd>
<modelsim_script>onerror {exit -code 1}
vlib work
vlog -work work mux2vers1_1bit.vo
vlog -work work test_mux21_1b.vwf.vt
vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mux2vers1_1bit_vlg_vec_tst
vcd file -direction ISIE4_HDL_AP1_ExerciceA.msim.vcd
vcd add -internal mux2vers1_1bit_vlg_vec_tst/*
vcd add -internal mux2vers1_1bit_vlg_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f
</modelsim_script>
<modelsim_script_timing>onerror {exit -code 1}
vlib work
vlog -work work mux2vers1_1bit.vo
vlog -work work test_mux21_1b.vwf.vt
vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mux2vers1_1bit_vlg_vec_tst
vcd file -direction ISIE4_HDL_AP1_ExerciceA.msim.vcd
vcd add -internal mux2vers1_1bit_vlg_vec_tst/*
vcd add -internal mux2vers1_1bit_vlg_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f
</modelsim_script_timing>
<hdl_lang>verilog</hdl_lang>
</simulation_settings>*/
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 100000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("E0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("E1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("S")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Sel")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("E0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 11000.0;
		LEVEL 0 FOR 11000.0;
		LEVEL 1 FOR 55000.0;
		LEVEL 0 FOR 23000.0;
	}
}

TRANSITION_LIST("E1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 26000.0;
		LEVEL 1 FOR 26000.0;
		LEVEL 0 FOR 39000.0;
		LEVEL 1 FOR 9000.0;
	}
}

TRANSITION_LIST("S")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("Sel")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 46000.0;
		LEVEL 1 FOR 23000.0;
		LEVEL 0 FOR 23000.0;
		LEVEL 1 FOR 8000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "E0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "E1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Sel";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "S";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
