# Synthesis Settings Configuration File

[General]
# path to the Vivado HLS
VivadoHLSPath = /opt/xilinx/Vivado/2019.2/bin/vivado_hls

[Synthesis]
# top function name in project
TopFunctionName = my_top_function

# script to run for synthesis
SynthesisScript = run_synthesis.tcl

# flags or options for synthesis
SynthesisFlags = -flag1 -flag2

[Hardware]
# target FPGA part number
FPGAPart = xc7z020clg484-1

# clock period (nanoseconds)
ClockPeriod = 5.0
