// Seed: 135308712
module module_0 (
    input  supply0 id_0,
    output uwire   id_1
);
  always @(1 or posedge id_0) begin
    assume (1 || id_0)
    else;
  end
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri1 id_3,
    output wire id_4
);
  assign id_4 = 1;
  buf (id_4, id_1);
  module_0(
      id_3, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri  id_7;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(!id_7), .id_1(id_5), .id_2(id_7), .id_3(1)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_8 ? 1'b0 : 1'd0;
  module_2(
      id_4, id_17, id_6, id_2, id_2, id_3
  );
endmodule
