library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.all;

entity top is
	
	port(
		CLOCK_50			:	in std_logic;
		KEY				:	in std_logic_vector(3 downto 0);
		SW					:	in std_logic_vector(7 downto 0)
	);

end entity;


architecture bhv of top is
	
	signal baud_sig : std_logic; -- Signal for connecting baudrate generator to transmitter/receiver

begin

	-- Instantiation of Baud rate generator component
	baud_rate gen : entity work.baud_gen(bhv)
		port map(
			clk_in => CLOCK_50,
			reset => KEY(0),
			baud_out => baud_sig
		);
	
	

end architecture;