# 🏆 VHDL Digital Design Repository 🚀  

Welcome to my **VHDL Digital Design** repository! This repository contains fundamental digital circuits implemented in **VHDL** using a **structural approach**. Each module is accompanied by a **testbench** to verify functionality through simulation in tools like **ModelSim, Xilinx Vivado, or Intel Quartus**.

## 📂 Repository Structure  
VHDL-Digital-Design/
├── AND_Gate/
│   ├── AND_Gate.vhdl
│   ├── AND_Gate_TB.vhdl
├── XOR_Gate/
│   ├── XOR_Gate.vhdl
│   ├── XOR_Gate_TB.vhdl
├── Half_Adder/
│   ├── Half_Adder.vhdl
│   ├── Half_Adder_TB.vhdl
├── images/  # Simulation waveforms (optional)
├── README.md

## 🛠 Implemented Designs  
✔ **AND Gate** - Implements basic AND logic  
✔ **XOR Gate** - Implements basic XOR logic  
✔ **Half Adder** - Built using AND & XOR gates  
✔ **Testbenches** - Verifies all modules through simulation  

## 🎯 How to Use  
1. **Clone the repository**:  
   ```bash
   git clone https://github.com/yourusername/VHDL-Digital-Design.git
   cd VHDL-Digital-Design
