#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n5502.Q[0] (.latch clocked by pclk)
Endpoint  : n5491.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5502.clk[0] (.latch)                                            1.318     1.318
n5502.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5491.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5491.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 2
Startpoint: n7247.Q[0] (.latch clocked by pclk)
Endpoint  : n7184.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7247.clk[0] (.latch)                                            1.318     1.318
n7247.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7184.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7184.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 3
Startpoint: n4389.Q[0] (.latch clocked by pclk)
Endpoint  : n4539.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4389.clk[0] (.latch)                                            1.318     1.318
n4389.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4539.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4539.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 4
Startpoint: n2451.Q[0] (.latch clocked by pclk)
Endpoint  : n1960.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2451.clk[0] (.latch)                                            1.318     1.318
n2451.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1960.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1960.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 5
Startpoint: n2398.Q[0] (.latch clocked by pclk)
Endpoint  : n2399.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2398.clk[0] (.latch)                                            1.318     1.318
n2398.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2399.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2399.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 6
Startpoint: n6988.Q[0] (.latch clocked by pclk)
Endpoint  : n6992.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6988.clk[0] (.latch)                                            1.318     1.318
n6988.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6992.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6992.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 7
Startpoint: n6728.Q[0] (.latch clocked by pclk)
Endpoint  : n6791.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6728.clk[0] (.latch)                                            1.318     1.318
n6728.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6791.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6791.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 8
Startpoint: n6675.Q[0] (.latch clocked by pclk)
Endpoint  : n6676.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6675.clk[0] (.latch)                                            1.318     1.318
n6675.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6676.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6676.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 9
Startpoint: n4578.Q[0] (.latch clocked by pclk)
Endpoint  : n4557.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4578.clk[0] (.latch)                                            1.318     1.318
n4578.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4557.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4557.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 10
Startpoint: n5659.Q[0] (.latch clocked by pclk)
Endpoint  : n5669.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5659.clk[0] (.latch)                                            1.318     1.318
n5659.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5669.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5669.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 11
Startpoint: n7786.Q[0] (.latch clocked by pclk)
Endpoint  : n7787.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7786.clk[0] (.latch)                                            1.318     1.318
n7786.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7787.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7787.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 12
Startpoint: n4592.Q[0] (.latch clocked by pclk)
Endpoint  : n4593.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4592.clk[0] (.latch)                                            1.318     1.318
n4592.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4593.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4593.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 13
Startpoint: n5372.Q[0] (.latch clocked by pclk)
Endpoint  : n5730.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5372.clk[0] (.latch)                                            1.318     1.318
n5372.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5730.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5730.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 14
Startpoint: n4593.Q[0] (.latch clocked by pclk)
Endpoint  : n4599.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4593.clk[0] (.latch)                                            1.318     1.318
n4593.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4599.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4599.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 15
Startpoint: n5321.Q[0] (.latch clocked by pclk)
Endpoint  : n5322.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5321.clk[0] (.latch)                                            1.318     1.318
n5321.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5322.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5322.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 16
Startpoint: n5268.Q[0] (.latch clocked by pclk)
Endpoint  : n5269.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5268.clk[0] (.latch)                                            1.318     1.318
n5268.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5269.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5269.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 17
Startpoint: n4810.Q[0] (.latch clocked by pclk)
Endpoint  : n4815.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4810.clk[0] (.latch)                                            1.318     1.318
n4810.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4815.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4815.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 18
Startpoint: n4600.Q[0] (.latch clocked by pclk)
Endpoint  : n7681.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4600.clk[0] (.latch)                                            1.318     1.318
n4600.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7681.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7681.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 19
Startpoint: n9130.Q[0] (.latch clocked by pclk)
Endpoint  : n9137.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9130.clk[0] (.latch)                                            1.318     1.318
n9130.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9137.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9137.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 20
Startpoint: n2726.Q[0] (.latch clocked by pclk)
Endpoint  : n2733.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2726.clk[0] (.latch)                                            1.318     1.318
n2726.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2733.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2733.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 21
Startpoint: n2670.Q[0] (.latch clocked by pclk)
Endpoint  : n2924.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2670.clk[0] (.latch)                                            1.318     1.318
n2670.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2924.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2924.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 22
Startpoint: n3087.Q[0] (.latch clocked by pclk)
Endpoint  : n3095.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3087.clk[0] (.latch)                                            1.318     1.318
n3087.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3095.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3095.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 23
Startpoint: n4538.Q[0] (.latch clocked by pclk)
Endpoint  : n4518.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4538.clk[0] (.latch)                                            1.318     1.318
n4538.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4518.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4518.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 24
Startpoint: n4386.Q[0] (.latch clocked by pclk)
Endpoint  : n4404.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4386.clk[0] (.latch)                                            1.318     1.318
n4386.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4404.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4404.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 25
Startpoint: n10039.Q[0] (.latch clocked by pclk)
Endpoint  : n10040.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10039.clk[0] (.latch)                                           1.318     1.318
n10039.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10040.D[0] (.latch)                                             0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10040.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 26
Startpoint: n3722.Q[0] (.latch clocked by pclk)
Endpoint  : n3723.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3722.clk[0] (.latch)                                            1.318     1.318
n3722.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3723.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3723.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 27
Startpoint: n3544.Q[0] (.latch clocked by pclk)
Endpoint  : n3549.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3544.clk[0] (.latch)                                            1.318     1.318
n3544.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3549.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3549.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 28
Startpoint: n4098.Q[0] (.latch clocked by pclk)
Endpoint  : n4100.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4098.clk[0] (.latch)                                            1.318     1.318
n4098.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4100.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4100.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 29
Startpoint: n7574.Q[0] (.latch clocked by pclk)
Endpoint  : n7575.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7574.clk[0] (.latch)                                            1.318     1.318
n7574.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7575.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7575.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 30
Startpoint: n3973.Q[0] (.latch clocked by pclk)
Endpoint  : n3976.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3973.clk[0] (.latch)                                            1.318     1.318
n3973.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3976.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3976.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 31
Startpoint: n3534.Q[0] (.latch clocked by pclk)
Endpoint  : n3537.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3534.clk[0] (.latch)                                            1.318     1.318
n3534.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3537.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3537.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 32
Startpoint: n9646.Q[0] (.latch clocked by pclk)
Endpoint  : n9651.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9646.clk[0] (.latch)                                            1.318     1.318
n9646.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9651.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9651.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 33
Startpoint: n7450.Q[0] (.latch clocked by pclk)
Endpoint  : n7454.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7450.clk[0] (.latch)                                            1.318     1.318
n7450.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7454.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7454.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 34
Startpoint: n4683.Q[0] (.latch clocked by pclk)
Endpoint  : n4697.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4683.clk[0] (.latch)                                            1.318     1.318
n4683.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4697.D[0] (.latch)                                              0.268     1.623
data arrival time                                                          1.623

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4697.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.623
--------------------------------------------------------------------------------
slack (MET)                                                                0.268


#Path 35
Startpoint: n4518.Q[0] (.latch clocked by pclk)
Endpoint  : n4389.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4518.clk[0] (.latch)                                            1.318     1.318
n4518.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4389.D[0] (.latch)                                              0.270     1.625
data arrival time                                                          1.625

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4389.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.625
--------------------------------------------------------------------------------
slack (MET)                                                                0.270


#Path 36
Startpoint: n1997.Q[0] (.latch clocked by pclk)
Endpoint  : n2027.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1997.clk[0] (.latch)                                            1.318     1.318
n1997.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2027.D[0] (.latch)                                              0.275     1.630
data arrival time                                                          1.630

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2027.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.630
--------------------------------------------------------------------------------
slack (MET)                                                                0.275


#Path 37
Startpoint: n9118.Q[0] (.latch clocked by pclk)
Endpoint  : n9772.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9118.clk[0] (.latch)                                            1.318     1.318
n9118.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9772.D[0] (.latch)                                              0.275     1.630
data arrival time                                                          1.630

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9772.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.630
--------------------------------------------------------------------------------
slack (MET)                                                                0.275


#Path 38
Startpoint: n10323.Q[0] (.latch clocked by pclk)
Endpoint  : n10325.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10323.clk[0] (.latch)                                           1.318     1.318
n10323.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10324.in[1] (.names)                                            0.067     1.422
n10324.out[0] (.names)                                           0.193     1.615
n10325.D[0] (.latch)                                             0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10325.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 39
Startpoint: n10683.Q[0] (.latch clocked by pclk)
Endpoint  : n8828.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10683.clk[0] (.latch)                                           1.318     1.318
n10683.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n8827.in[0] (.names)                                             0.067     1.422
n8827.out[0] (.names)                                            0.193     1.615
n8828.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8828.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 40
Startpoint: n2726.Q[0] (.latch clocked by pclk)
Endpoint  : n1509.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2726.clk[0] (.latch)                                            1.318     1.318
n2726.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1317.in[0] (.names)                                             0.067     1.422
n1317.out[0] (.names)                                            0.193     1.615
n1509.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1509.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 41
Startpoint: n7687.Q[0] (.latch clocked by pclk)
Endpoint  : n7519.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7687.clk[0] (.latch)                                            1.318     1.318
n7687.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7518.in[1] (.names)                                             0.067     1.422
n7518.out[0] (.names)                                            0.193     1.615
n7519.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7519.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 42
Startpoint: n6911.Q[0] (.latch clocked by pclk)
Endpoint  : n6913.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6911.clk[0] (.latch)                                            1.318     1.318
n6911.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6912.in[1] (.names)                                             0.067     1.422
n6912.out[0] (.names)                                            0.193     1.615
n6913.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6913.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 43
Startpoint: n5184.Q[0] (.latch clocked by pclk)
Endpoint  : n5231.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5184.clk[0] (.latch)                                            1.318     1.318
n5184.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5222.in[0] (.names)                                             0.067     1.422
n5222.out[0] (.names)                                            0.193     1.615
n5231.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5231.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 44
Startpoint: n2847.Q[0] (.latch clocked by pclk)
Endpoint  : n2867.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2847.clk[0] (.latch)                                            1.318     1.318
n2847.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2845.in[1] (.names)                                             0.067     1.422
n2845.out[0] (.names)                                            0.193     1.615
n2867.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2867.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 45
Startpoint: n1511.Q[0] (.latch clocked by pclk)
Endpoint  : n1508.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1511.clk[0] (.latch)                                            1.318     1.318
n1511.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1512.in[1] (.names)                                             0.067     1.422
n1512.out[0] (.names)                                            0.193     1.615
n1508.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1508.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 46
Startpoint: n3398.Q[0] (.latch clocked by pclk)
Endpoint  : n3402.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3398.clk[0] (.latch)                                            1.318     1.318
n3398.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3399.in[0] (.names)                                             0.067     1.422
n3399.out[0] (.names)                                            0.193     1.615
n3402.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3402.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 47
Startpoint: n5378.Q[0] (.latch clocked by pclk)
Endpoint  : n5804.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5378.clk[0] (.latch)                                            1.318     1.318
n5378.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5799.in[1] (.names)                                             0.067     1.422
n5799.out[0] (.names)                                            0.193     1.615
n5804.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5804.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 48
Startpoint: n8365.Q[0] (.latch clocked by pclk)
Endpoint  : n8302.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8365.clk[0] (.latch)                                            1.318     1.318
n8365.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8295.in[1] (.names)                                             0.067     1.422
n8295.out[0] (.names)                                            0.193     1.615
n8302.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8302.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 49
Startpoint: n4545.Q[0] (.latch clocked by pclk)
Endpoint  : n4560.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4545.clk[0] (.latch)                                            1.318     1.318
n4545.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4546.in[1] (.names)                                             0.067     1.422
n4546.out[0] (.names)                                            0.193     1.615
n4560.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4560.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 50
Startpoint: n2583.Q[0] (.latch clocked by pclk)
Endpoint  : n5099.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2583.clk[0] (.latch)                                            1.318     1.318
n2583.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5098.in[2] (.names)                                             0.067     1.422
n5098.out[0] (.names)                                            0.193     1.615
n5099.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5099.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 51
Startpoint: n2271.Q[0] (.latch clocked by pclk)
Endpoint  : n1629.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2271.clk[0] (.latch)                                            1.318     1.318
n2271.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1628.in[1] (.names)                                             0.067     1.422
n1628.out[0] (.names)                                            0.193     1.615
n1629.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1629.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 52
Startpoint: n3449.Q[0] (.latch clocked by pclk)
Endpoint  : n1868.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3449.clk[0] (.latch)                                            1.318     1.318
n3449.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3150.in[0] (.names)                                             0.067     1.422
n3150.out[0] (.names)                                            0.193     1.615
n1868.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1868.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 53
Startpoint: n1078.Q[0] (.latch clocked by pclk)
Endpoint  : n1102.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1078.clk[0] (.latch)                                            1.318     1.318
n1078.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1104.in[0] (.names)                                             0.067     1.422
n1104.out[0] (.names)                                            0.193     1.615
n1102.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1102.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 54
Startpoint: n8975.Q[0] (.latch clocked by pclk)
Endpoint  : n8878.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8975.clk[0] (.latch)                                            1.318     1.318
n8975.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8877.in[1] (.names)                                             0.067     1.422
n8877.out[0] (.names)                                            0.193     1.615
n8878.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8878.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 55
Startpoint: n9712.Q[0] (.latch clocked by pclk)
Endpoint  : n8991.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9712.clk[0] (.latch)                                            1.318     1.318
n9712.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8826.in[1] (.names)                                             0.067     1.422
n8826.out[0] (.names)                                            0.193     1.615
n8991.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8991.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 56
Startpoint: n9712.Q[0] (.latch clocked by pclk)
Endpoint  : n653.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9712.clk[0] (.latch)                                            1.318     1.318
n9712.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8826.in[1] (.names)                                             0.067     1.422
n8826.out[0] (.names)                                            0.193     1.615
n653.D[0] (.latch)                                               0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n653.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 57
Startpoint: n6342.Q[0] (.latch clocked by pclk)
Endpoint  : n6359.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6342.clk[0] (.latch)                                            1.318     1.318
n6342.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6355.in[1] (.names)                                             0.067     1.422
n6355.out[0] (.names)                                            0.193     1.615
n6359.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6359.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 58
Startpoint: n1522.Q[0] (.latch clocked by pclk)
Endpoint  : n1522.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1522.clk[0] (.latch)                                            1.318     1.318
n1522.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1523.in[0] (.names)                                             0.067     1.422
n1523.out[0] (.names)                                            0.193     1.615
n1522.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1522.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 59
Startpoint: n5545.Q[0] (.latch clocked by pclk)
Endpoint  : n5358.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5545.clk[0] (.latch)                                            1.318     1.318
n5545.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5357.in[1] (.names)                                             0.067     1.422
n5357.out[0] (.names)                                            0.193     1.615
n5358.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5358.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 60
Startpoint: n3993.Q[0] (.latch clocked by pclk)
Endpoint  : n3995.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3993.clk[0] (.latch)                                            1.318     1.318
n3993.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3874.in[1] (.names)                                             0.067     1.422
n3874.out[0] (.names)                                            0.193     1.615
n3995.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3995.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 61
Startpoint: n4124.Q[0] (.latch clocked by pclk)
Endpoint  : n3812.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4124.clk[0] (.latch)                                            1.318     1.318
n4124.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3811.in[0] (.names)                                             0.067     1.422
n3811.out[0] (.names)                                            0.193     1.615
n3812.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3812.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 62
Startpoint: n3472.Q[0] (.latch clocked by pclk)
Endpoint  : n4891.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3472.clk[0] (.latch)                                            1.318     1.318
n3472.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5146.in[2] (.names)                                             0.067     1.422
n5146.out[0] (.names)                                            0.193     1.615
n4891.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4891.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 63
Startpoint: n3993.Q[0] (.latch clocked by pclk)
Endpoint  : n642.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3993.clk[0] (.latch)                                            1.318     1.318
n3993.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3874.in[1] (.names)                                             0.067     1.422
n3874.out[0] (.names)                                            0.193     1.615
n642.D[0] (.latch)                                               0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n642.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 64
Startpoint: n9805.Q[0] (.latch clocked by pclk)
Endpoint  : n9802.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9805.clk[0] (.latch)                                            1.318     1.318
n9805.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9806.in[0] (.names)                                             0.067     1.422
n9806.out[0] (.names)                                            0.193     1.615
n9802.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9802.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 65
Startpoint: n3492.Q[0] (.latch clocked by pclk)
Endpoint  : n4963.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3492.clk[0] (.latch)                                            1.318     1.318
n3492.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4967.in[1] (.names)                                             0.067     1.422
n4967.out[0] (.names)                                            0.193     1.615
n4963.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4963.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 66
Startpoint: n2367.Q[0] (.latch clocked by pclk)
Endpoint  : n6932.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2367.clk[0] (.latch)                                            1.318     1.318
n2367.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6873.in[2] (.names)                                             0.067     1.422
n6873.out[0] (.names)                                            0.193     1.615
n6932.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6932.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 67
Startpoint: n2820.Q[0] (.latch clocked by pclk)
Endpoint  : n1402.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2820.clk[0] (.latch)                                            1.318     1.318
n2820.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1401.in[0] (.names)                                             0.067     1.422
n1401.out[0] (.names)                                            0.193     1.615
n1402.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1402.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 68
Startpoint: n8365.Q[0] (.latch clocked by pclk)
Endpoint  : n8262.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8365.clk[0] (.latch)                                            1.318     1.318
n8365.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8295.in[1] (.names)                                             0.067     1.422
n8295.out[0] (.names)                                            0.193     1.615
n8262.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8262.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 69
Startpoint: n10367.Q[0] (.latch clocked by pclk)
Endpoint  : n10193.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10367.clk[0] (.latch)                                           1.318     1.318
n10367.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10192.in[1] (.names)                                            0.067     1.422
n10192.out[0] (.names)                                           0.193     1.615
n10193.D[0] (.latch)                                             0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10193.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 70
Startpoint: n5661.Q[0] (.latch clocked by pclk)
Endpoint  : n5745.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5661.clk[0] (.latch)                                            1.318     1.318
n5661.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5744.in[1] (.names)                                             0.131     1.486
n5744.out[0] (.names)                                            0.193     1.679
n5745.D[0] (.latch)                                              0.000     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5745.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 71
Startpoint: n3132.Q[0] (.latch clocked by pclk)
Endpoint  : n3136.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3132.clk[0] (.latch)                                            1.318     1.318
n3132.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3131.in[1] (.names)                                             0.067     1.422
n3131.out[0] (.names)                                            0.193     1.615
n3136.D[0] (.latch)                                              0.128     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3136.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 72
Startpoint: n8997.Q[0] (.latch clocked by pclk)
Endpoint  : n8907.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8997.clk[0] (.latch)                                            1.318     1.318
n8997.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8998.in[0] (.names)                                             0.067     1.422
n8998.out[0] (.names)                                            0.193     1.615
n8907.D[0] (.latch)                                              0.128     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8907.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 73
Startpoint: n7454.Q[0] (.latch clocked by pclk)
Endpoint  : n7456.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7454.clk[0] (.latch)                                            1.318     1.318
n7454.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7455.in[0] (.names)                                             0.067     1.422
n7455.out[0] (.names)                                            0.193     1.615
n7456.D[0] (.latch)                                              0.128     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7456.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 74
Startpoint: n4871.Q[0] (.latch clocked by pclk)
Endpoint  : n3816.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4871.clk[0] (.latch)                                            1.318     1.318
n4871.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3815.in[0] (.names)                                             0.131     1.486
n3815.out[0] (.names)                                            0.193     1.679
n3816.D[0] (.latch)                                              0.064     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3816.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 75
Startpoint: n960.Q[0] (.latch clocked by pclk)
Endpoint  : n962.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n960.clk[0] (.latch)                                             1.318     1.318
n960.Q[0] (.latch) [clock-to-output]                             0.037     1.355
n961.in[0] (.names)                                              0.131     1.486
n961.out[0] (.names)                                             0.193     1.679
n962.D[0] (.latch)                                               0.064     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n962.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 76
Startpoint: n5158.Q[0] (.latch clocked by pclk)
Endpoint  : n7053.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5158.clk[0] (.latch)                                            1.318     1.318
n5158.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7052.in[0] (.names)                                             0.131     1.486
n7052.out[0] (.names)                                            0.193     1.679
n7053.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7053.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 77
Startpoint: n8187.Q[0] (.latch clocked by pclk)
Endpoint  : n8213.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8187.clk[0] (.latch)                                            1.318     1.318
n8187.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8207.in[2] (.names)                                             0.131     1.486
n8207.out[0] (.names)                                            0.193     1.679
n8213.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8213.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 78
Startpoint: n4447.Q[0] (.latch clocked by pclk)
Endpoint  : n4454.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4447.clk[0] (.latch)                                            1.318     1.318
n4447.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4450.in[0] (.names)                                             0.131     1.486
n4450.out[0] (.names)                                            0.193     1.679
n4454.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4454.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 79
Startpoint: n2717.Q[0] (.latch clocked by pclk)
Endpoint  : n2713.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2717.clk[0] (.latch)                                            1.318     1.318
n2717.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2707.in[0] (.names)                                             0.131     1.486
n2707.out[0] (.names)                                            0.193     1.679
n2713.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2713.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 80
Startpoint: n10099.Q[0] (.latch clocked by pclk)
Endpoint  : n10099.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10099.clk[0] (.latch)                                           1.318     1.318
n10099.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10098.in[1] (.names)                                            0.263     1.618
n10098.out[0] (.names)                                           0.193     1.811
n10099.D[0] (.latch)                                             0.000     1.811
data arrival time                                                          1.811

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10099.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.811
--------------------------------------------------------------------------------
slack (MET)                                                                0.456


#Path 81
Startpoint: n1820.Q[0] (.latch clocked by pclk)
Endpoint  : n1762.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1820.clk[0] (.latch)                                            1.318     1.318
n1820.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n817.in[1] (.names)                                              0.272     1.627
n817.out[0] (.names)                                             0.193     1.820
n1762.D[0] (.latch)                                              0.000     1.820
data arrival time                                                          1.820

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1762.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.820
--------------------------------------------------------------------------------
slack (MET)                                                                0.465


#Path 82
Startpoint: n6734.Q[0] (.latch clocked by pclk)
Endpoint  : n6741.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6734.clk[0] (.latch)                                            1.318     1.318
n6734.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6737.in[2] (.names)                                             0.274     1.629
n6737.out[0] (.names)                                            0.193     1.822
n6741.D[0] (.latch)                                              0.000     1.822
data arrival time                                                          1.822

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6741.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.822
--------------------------------------------------------------------------------
slack (MET)                                                                0.467


#Path 83
Startpoint: n9325.Q[0] (.latch clocked by pclk)
Endpoint  : n9356.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9325.clk[0] (.latch)                                            1.318     1.318
n9325.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9352.in[3] (.names)                                             0.067     1.422
n9352.out[0] (.names)                                            0.193     1.615
n9353.in[0] (.names)                                             0.064     1.679
n9353.out[0] (.names)                                            0.193     1.872
n9356.D[0] (.latch)                                              0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9356.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 84
Startpoint: n6640.Q[0] (.latch clocked by pclk)
Endpoint  : n6645.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6640.clk[0] (.latch)                                            1.318     1.318
n6640.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6641.in[0] (.names)                                             0.067     1.422
n6641.out[0] (.names)                                            0.193     1.615
n6643.in[2] (.names)                                             0.064     1.679
n6643.out[0] (.names)                                            0.193     1.872
n6645.D[0] (.latch)                                              0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6645.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 85
Startpoint: n10096.Q[0] (.latch clocked by pclk)
Endpoint  : n10062.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10096.clk[0] (.latch)                                           1.318     1.318
n10096.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10097.in[0] (.names)                                            0.067     1.422
n10097.out[0] (.names)                                           0.193     1.615
n9988.in[0] (.names)                                             0.064     1.679
n9988.out[0] (.names)                                            0.193     1.872
n10062.D[0] (.latch)                                             0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10062.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 86
Startpoint: n3262.Q[0] (.latch clocked by pclk)
Endpoint  : n3264.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3262.clk[0] (.latch)                                            1.318     1.318
n3262.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3263.in[0] (.names)                                             0.263     1.618
n3263.out[0] (.names)                                            0.193     1.811
n3264.D[0] (.latch)                                              0.064     1.875
data arrival time                                                          1.875

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3264.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.875
--------------------------------------------------------------------------------
slack (MET)                                                                0.520


#Path 87
Startpoint: n5623.Q[0] (.latch clocked by pclk)
Endpoint  : n5620.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5623.clk[0] (.latch)                                            1.318     1.318
n5623.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5619.in[1] (.names)                                             0.067     1.422
n5619.out[0] (.names)                                            0.193     1.615
n5620.D[0] (.latch)                                              0.261     1.876
data arrival time                                                          1.876

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5620.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.876
--------------------------------------------------------------------------------
slack (MET)                                                                0.521


#Path 88
Startpoint: n3701.Q[0] (.latch clocked by pclk)
Endpoint  : n3701.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3701.clk[0] (.latch)                                            1.318     1.318
n3701.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3700.in[0] (.names)                                             0.067     1.422
n3700.out[0] (.names)                                            0.193     1.615
n3701.D[0] (.latch)                                              0.262     1.877
data arrival time                                                          1.877

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3701.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.877
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 89
Startpoint: n5127.Q[0] (.latch clocked by pclk)
Endpoint  : n6544.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5127.clk[0] (.latch)                                            1.318     1.318
n5127.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6489.in[0] (.names)                                             0.067     1.422
n6489.out[0] (.names)                                            0.193     1.615
n6544.D[0] (.latch)                                              0.262     1.877
data arrival time                                                          1.877

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6544.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.877
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 90
Startpoint: n3358.Q[0] (.latch clocked by pclk)
Endpoint  : n3360.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3358.clk[0] (.latch)                                            1.318     1.318
n3358.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3364.in[3] (.names)                                             0.265     1.620
n3364.out[0] (.names)                                            0.193     1.813
n3360.D[0] (.latch)                                              0.064     1.877
data arrival time                                                          1.877

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3360.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.877
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 91
Startpoint: n8651.Q[0] (.latch clocked by pclk)
Endpoint  : n7969.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8651.clk[0] (.latch)                                            1.318     1.318
n8651.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7968.in[0] (.names)                                             0.067     1.422
n7968.out[0] (.names)                                            0.193     1.615
n7969.D[0] (.latch)                                              0.262     1.877
data arrival time                                                          1.877

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7969.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.877
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 92
Startpoint: n7726.Q[0] (.latch clocked by pclk)
Endpoint  : n7726.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7726.clk[0] (.latch)                                            1.318     1.318
n7726.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7722.in[0] (.names)                                             0.265     1.620
n7722.out[0] (.names)                                            0.193     1.813
n7726.D[0] (.latch)                                              0.064     1.877
data arrival time                                                          1.877

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7726.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.877
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 93
Startpoint: n1181.Q[0] (.latch clocked by pclk)
Endpoint  : n2177.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1181.clk[0] (.latch)                                            1.318     1.318
n1181.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2298.in[1] (.names)                                             0.067     1.422
n2298.out[0] (.names)                                            0.193     1.615
n2177.D[0] (.latch)                                              0.263     1.878
data arrival time                                                          1.878

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2177.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.878
--------------------------------------------------------------------------------
slack (MET)                                                                0.523


#Path 94
Startpoint: n11043.Q[0] (.latch clocked by pclk)
Endpoint  : n11037.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11043.clk[0] (.latch)                                           1.318     1.318
n11043.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n11036.in[1] (.names)                                            0.067     1.422
n11036.out[0] (.names)                                           0.193     1.615
n11037.D[0] (.latch)                                             0.264     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11037.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 95
Startpoint: n4176.Q[0] (.latch clocked by pclk)
Endpoint  : n3366.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4176.clk[0] (.latch)                                            1.318     1.318
n4176.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3803.in[2] (.names)                                             0.067     1.422
n3803.out[0] (.names)                                            0.193     1.615
n3366.D[0] (.latch)                                              0.264     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3366.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 96
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : n6734.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.318     1.318
n6788.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6733.in[1] (.names)                                             0.267     1.622
n6733.out[0] (.names)                                            0.193     1.815
n6734.D[0] (.latch)                                              0.064     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6734.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 97
Startpoint: n6446.Q[0] (.latch clocked by pclk)
Endpoint  : n6444.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6446.clk[0] (.latch)                                            1.318     1.318
n6446.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6313.in[0] (.names)                                             0.067     1.422
n6313.out[0] (.names)                                            0.193     1.615
n6444.D[0] (.latch)                                              0.265     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6444.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#Path 98
Startpoint: n5401.Q[0] (.latch clocked by pclk)
Endpoint  : n821.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5401.clk[0] (.latch)                                            1.318     1.318
n5401.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n820.in[1] (.names)                                              0.067     1.422
n820.out[0] (.names)                                             0.193     1.615
n821.D[0] (.latch)                                               0.265     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n821.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#Path 99
Startpoint: n6034.Q[0] (.latch clocked by pclk)
Endpoint  : n5351.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6034.clk[0] (.latch)                                            1.318     1.318
n6034.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5350.in[1] (.names)                                             0.268     1.623
n5350.out[0] (.names)                                            0.193     1.816
n5351.D[0] (.latch)                                              0.064     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5351.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#Path 100
Startpoint: n5557.Q[0] (.latch clocked by pclk)
Endpoint  : n5570.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5557.clk[0] (.latch)                                            1.318     1.318
n5557.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5569.in[1] (.names)                                             0.268     1.623
n5569.out[0] (.names)                                            0.193     1.816
n5570.D[0] (.latch)                                              0.064     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5570.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#End of timing report
