{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696955745096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696955745097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 12:35:44 2023 " "Processing started: Tue Oct 10 12:35:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696955745097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955745097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hf_lab3_top -c hf_lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hf_lab3_top -c hf_lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955745097 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1696955745670 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "internal_pin_if.qsys " "Elaborating Platform Designer system entity \"internal_pin_if.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696955757025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:02 Progress: Loading handsfree/internal_pin_if.qsys " "2023.10.10.12:36:02 Progress: Loading handsfree/internal_pin_if.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955762101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:02 Progress: Reading input file " "2023.10.10.12:36:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955762543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:02 Progress: Adding CLK_IP \[clock_source 19.1\] " "2023.10.10.12:36:02 Progress: Adding CLK_IP \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955762674 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CLK_IP: Used clock_source 20.1 (instead of 19.1) " "CLK_IP: Used clock_source 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module CLK_IP " "2023.10.10.12:36:03 Progress: Parameterizing module CLK_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding JTAG_2_Avalon_IP \[altera_jtag_avalon_master 19.1\] " "2023.10.10.12:36:03 Progress: Adding JTAG_2_Avalon_IP \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763536 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JTAG_2_Avalon_IP: Used altera_jtag_avalon_master 20.1 (instead of 19.1) " "JTAG_2_Avalon_IP: Used altera_jtag_avalon_master 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module JTAG_2_Avalon_IP " "2023.10.10.12:36:03 Progress: Parameterizing module JTAG_2_Avalon_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding LED_IP_0 \[altera_avalon_pio 19.1\] " "2023.10.10.12:36:03 Progress: Adding LED_IP_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763737 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "LED_IP_0: Used altera_avalon_pio 20.1 (instead of 19.1) " "LED_IP_0: Used altera_avalon_pio 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module LED_IP_0 " "2023.10.10.12:36:03 Progress: Parameterizing module LED_IP_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding LED_IP_1 \[altera_avalon_pio 19.1\] " "2023.10.10.12:36:03 Progress: Adding LED_IP_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "LED_IP_1: Used altera_avalon_pio 20.1 (instead of 19.1) " "LED_IP_1: Used altera_avalon_pio 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module LED_IP_1 " "2023.10.10.12:36:03 Progress: Parameterizing module LED_IP_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding SW_IP \[altera_avalon_pio 19.1\] " "2023.10.10.12:36:03 Progress: Adding SW_IP \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763791 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SW_IP: Used altera_avalon_pio 20.1 (instead of 19.1) " "SW_IP: Used altera_avalon_pio 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module SW_IP " "2023.10.10.12:36:03 Progress: Parameterizing module SW_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding param1 \[altera_avalon_pio 19.1\] " "2023.10.10.12:36:03 Progress: Adding param1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Param1: Used altera_avalon_pio 20.1 (instead of 19.1) " "Param1: Used altera_avalon_pio 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module param1 " "2023.10.10.12:36:03 Progress: Parameterizing module param1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding param2 \[altera_avalon_pio 19.1\] " "2023.10.10.12:36:03 Progress: Adding param2 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Param2: Used altera_avalon_pio 20.1 (instead of 19.1) " "Param2: Used altera_avalon_pio 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module param2 " "2023.10.10.12:36:03 Progress: Parameterizing module param2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Adding param3 \[altera_avalon_pio 19.1\] " "2023.10.10.12:36:03 Progress: Adding param3 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Param3: Used altera_avalon_pio 20.1 (instead of 19.1) " "Param3: Used altera_avalon_pio 20.1 (instead of 19.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing module param3 " "2023.10.10.12:36:03 Progress: Parameterizing module param3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Building connections " "2023.10.10.12:36:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Parameterizing connections " "2023.10.10.12:36:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:03 Progress: Validating " "2023.10.10.12:36:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955763867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.10.12:36:05 Progress: Done reading input file " "2023.10.10.12:36:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955765572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955766210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955766210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if: Generating internal_pin_if \"internal_pin_if\" for QUARTUS_SYNTH " "Internal_pin_if: Generating internal_pin_if \"internal_pin_if\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955767747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP: \"internal_pin_if\" instantiated altera_jtag_avalon_master \"JTAG_2_Avalon_IP\" " "JTAG_2_Avalon_IP: \"internal_pin_if\" instantiated altera_jtag_avalon_master \"JTAG_2_Avalon_IP\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0' " "LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0:   Generation command is \[exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=/tmp/alt9640_4140765743336969572.dir/0002_LED_IP_0_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  \] " "LED_IP_0:   Generation command is \[exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=/tmp/alt9640_4140765743336969572.dir/0002_LED_IP_0_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0' " "LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: \"internal_pin_if\" instantiated altera_avalon_pio \"LED_IP_0\" " "LED_IP_0: \"internal_pin_if\" instantiated altera_avalon_pio \"LED_IP_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP' " "SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP:   Generation command is \[exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=/tmp/alt9640_4140765743336969572.dir/0003_SW_IP_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  \] " "SW_IP:   Generation command is \[exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=/tmp/alt9640_4140765743336969572.dir/0003_SW_IP_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955772880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP' " "SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955773056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: \"internal_pin_if\" instantiated altera_avalon_pio \"SW_IP\" " "SW_IP: \"internal_pin_if\" instantiated altera_avalon_pio \"SW_IP\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955773058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: Starting RTL generation for module 'internal_pin_if_param1' " "Param1: Starting RTL generation for module 'internal_pin_if_param1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955773065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1:   Generation command is \[exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=/tmp/alt9640_4140765743336969572.dir/0004_param1_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  \] " "Param1:   Generation command is \[exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=/tmp/alt9640_4140765743336969572.dir/0004_param1_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955773066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: Done RTL generation for module 'internal_pin_if_param1' " "Param1: Done RTL generation for module 'internal_pin_if_param1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955773260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: \"internal_pin_if\" instantiated altera_avalon_pio \"param1\" " "Param1: \"internal_pin_if\" instantiated altera_avalon_pio \"param1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955773265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955774006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955774106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955774188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955774282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955774381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955774463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"internal_pin_if\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"internal_pin_if\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"internal_pin_if\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"internal_pin_if\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_2_Avalon_IP\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_2_Avalon_IP\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_2_Avalon_IP\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_2_Avalon_IP\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_2_Avalon_IP_master_translator\" " "JTAG_2_Avalon_IP_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_2_Avalon_IP_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_IP_0_s1_translator\" " "LED_IP_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_IP_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_2_Avalon_IP_master_agent\" " "JTAG_2_Avalon_IP_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_2_Avalon_IP_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_IP_0_s1_agent\" " "LED_IP_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_IP_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_2_Avalon_IP_master_limiter\" " "JTAG_2_Avalon_IP_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_2_Avalon_IP_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if: Done \"internal_pin_if\" with 28 modules, 43 files " "Internal_pin_if: Done \"internal_pin_if\" with 28 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955775500 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "internal_pin_if.qsys " "Finished elaborating Platform Designer system entity \"internal_pin_if.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696955776553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svn_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file svn_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 svn_seg_decoder " "Found entity 1: svn_seg_decoder" {  } { { "svn_seg_decoder.sv" "" { Text "/home/tug30155/ece2613/lab3/svn_seg_decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file anode_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 anode_decoder " "Found entity 1: anode_decoder" {  } { { "anode_decoder.sv" "" { Text "/home/tug30155/ece2613/lab3/anode_decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_decoder " "Found entity 1: lab3_decoder" {  } { { "lab3_decoder.sv" "" { Text "/home/tug30155/ece2613/lab3/lab3_decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxed_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxed_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxed_display " "Found entity 1: muxed_display" {  } { { "muxed_display.sv" "" { Text "/home/tug30155/ece2613/lab3/muxed_display.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Temple_Top.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Temple_Top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Temple_Top " "Found entity 1: DE10_LITE_Temple_Top" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab3/DE10_LITE_Temple_Top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tug30155/ece2613/handsfree/pin_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tug30155/ece2613/handsfree/pin_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pin_ip " "Found entity 1: pin_ip" {  } { { "../handsfree/pin_ip.sv" "" { Text "/home/tug30155/ece2613/handsfree/pin_ip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hf_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hf_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hf_top " "Found entity 1: hf_top" {  } { { "hf_top.sv" "" { Text "/home/tug30155/ece2613/lab3/hf_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/internal_pin_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/internal_pin_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if " "Found entity 1: internal_pin_if" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/internal_pin_if.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776735 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776735 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776743 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776751 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_controller.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_timing_adt " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_timing_adt" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_LED_IP_0 " "Found entity 1: internal_pin_if_LED_IP_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_SW_IP " "Found entity 1: internal_pin_if_SW_IP" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0 " "Found entity 1: internal_pin_if_mm_interconnect_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_avalon_st_adapter " "Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_cmd_demux " "Found entity 1: internal_pin_if_mm_interconnect_0_cmd_demux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_cmd_mux " "Found entity 1: internal_pin_if_mm_interconnect_0_cmd_mux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel internal_pin_if_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696955776788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel internal_pin_if_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696955776788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_router_default_decode " "Found entity 1: internal_pin_if_mm_interconnect_0_router_default_decode" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776789 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_pin_if_mm_interconnect_0_router " "Found entity 2: internal_pin_if_mm_interconnect_0_router" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel internal_pin_if_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696955776790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel internal_pin_if_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696955776791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_router_001_default_decode " "Found entity 1: internal_pin_if_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776792 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_pin_if_mm_interconnect_0_router_001 " "Found entity 2: internal_pin_if_mm_interconnect_0_router_001" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_rsp_demux " "Found entity 1: internal_pin_if_mm_interconnect_0_rsp_demux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_rsp_mux " "Found entity 1: internal_pin_if_mm_interconnect_0_rsp_mux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_param1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_param1 " "Found entity 1: internal_pin_if_param1" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" "" { Text "/home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696955776798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776798 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "hex0 DE10_LITE_Temple_Top hf_top.sv(20) " "Verilog HDL Module Instantiation error at hf_top.sv(20): port \"hex0\" is not declared by module \"DE10_LITE_Temple_Top\"" {  } { { "hf_top.sv" "" { Text "/home/tug30155/ece2613/lab3/hf_top.sv" 20 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696955776800 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "hex1 DE10_LITE_Temple_Top hf_top.sv(20) " "Verilog HDL Module Instantiation error at hf_top.sv(20): port \"hex1\" is not declared by module \"DE10_LITE_Temple_Top\"" {  } { { "hf_top.sv" "" { Text "/home/tug30155/ece2613/lab3/hf_top.sv" 20 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696955776800 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "hex2 DE10_LITE_Temple_Top hf_top.sv(21) " "Verilog HDL Module Instantiation error at hf_top.sv(21): port \"hex2\" is not declared by module \"DE10_LITE_Temple_Top\"" {  } { { "hf_top.sv" "" { Text "/home/tug30155/ece2613/lab3/hf_top.sv" 21 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696955776800 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "hex3 DE10_LITE_Temple_Top hf_top.sv(21) " "Verilog HDL Module Instantiation error at hf_top.sv(21): port \"hex3\" is not declared by module \"DE10_LITE_Temple_Top\"" {  } { { "hf_top.sv" "" { Text "/home/tug30155/ece2613/lab3/hf_top.sv" 21 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696955776800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tug30155/ece2613/lab3/output_files/hf_lab3_top.map.smsg " "Generated suppressed messages file /home/tug30155/ece2613/lab3/output_files/hf_lab3_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776843 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696955776912 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 12:36:16 2023 " "Processing ended: Tue Oct 10 12:36:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696955776912 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696955776912 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696955776912 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696955776912 ""}
