.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ERed */
.set ERed__0__DR, CYREG_GPIO_PRT0_DR
.set ERed__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ERed__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ERed__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ERed__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ERed__0__HSIOM_MASK, 0x00000F00
.set ERed__0__HSIOM_SHIFT, 8
.set ERed__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ERed__0__INTR, CYREG_GPIO_PRT0_INTR
.set ERed__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ERed__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ERed__0__MASK, 0x04
.set ERed__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ERed__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ERed__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ERed__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ERed__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ERed__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ERed__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ERed__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ERed__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ERed__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ERed__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ERed__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ERed__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ERed__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ERed__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ERed__0__PC, CYREG_GPIO_PRT0_PC
.set ERed__0__PC2, CYREG_GPIO_PRT0_PC2
.set ERed__0__PORT, 0
.set ERed__0__PS, CYREG_GPIO_PRT0_PS
.set ERed__0__SHIFT, 2
.set ERed__DR, CYREG_GPIO_PRT0_DR
.set ERed__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ERed__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ERed__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ERed__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ERed__INTR, CYREG_GPIO_PRT0_INTR
.set ERed__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ERed__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ERed__MASK, 0x04
.set ERed__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ERed__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ERed__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ERed__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ERed__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ERed__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ERed__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ERed__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ERed__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ERed__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ERed__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ERed__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ERed__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ERed__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ERed__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ERed__PC, CYREG_GPIO_PRT0_PC
.set ERed__PC2, CYREG_GPIO_PRT0_PC2
.set ERed__PORT, 0
.set ERed__PS, CYREG_GPIO_PRT0_PS
.set ERed__SHIFT, 2

/* NRed */
.set NRed__0__DR, CYREG_GPIO_PRT2_DR
.set NRed__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NRed__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NRed__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NRed__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set NRed__0__HSIOM_MASK, 0x00000F00
.set NRed__0__HSIOM_SHIFT, 8
.set NRed__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NRed__0__INTR, CYREG_GPIO_PRT2_INTR
.set NRed__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NRed__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NRed__0__MASK, 0x04
.set NRed__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NRed__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NRed__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NRed__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NRed__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NRed__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NRed__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NRed__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NRed__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NRed__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NRed__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NRed__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NRed__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NRed__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NRed__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NRed__0__PC, CYREG_GPIO_PRT2_PC
.set NRed__0__PC2, CYREG_GPIO_PRT2_PC2
.set NRed__0__PORT, 2
.set NRed__0__PS, CYREG_GPIO_PRT2_PS
.set NRed__0__SHIFT, 2
.set NRed__DR, CYREG_GPIO_PRT2_DR
.set NRed__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NRed__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NRed__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NRed__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NRed__INTR, CYREG_GPIO_PRT2_INTR
.set NRed__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NRed__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NRed__MASK, 0x04
.set NRed__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NRed__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NRed__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NRed__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NRed__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NRed__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NRed__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NRed__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NRed__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NRed__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NRed__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NRed__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NRed__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NRed__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NRed__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NRed__PC, CYREG_GPIO_PRT2_PC
.set NRed__PC2, CYREG_GPIO_PRT2_PC2
.set NRed__PORT, 2
.set NRed__PS, CYREG_GPIO_PRT2_PS
.set NRed__SHIFT, 2

/* SRed */
.set SRed__0__DR, CYREG_GPIO_PRT1_DR
.set SRed__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SRed__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SRed__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SRed__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SRed__0__HSIOM_MASK, 0x00000F00
.set SRed__0__HSIOM_SHIFT, 8
.set SRed__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRed__0__INTR, CYREG_GPIO_PRT1_INTR
.set SRed__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRed__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SRed__0__MASK, 0x04
.set SRed__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SRed__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SRed__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SRed__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SRed__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SRed__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SRed__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SRed__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SRed__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SRed__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SRed__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SRed__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SRed__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SRed__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SRed__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SRed__0__PC, CYREG_GPIO_PRT1_PC
.set SRed__0__PC2, CYREG_GPIO_PRT1_PC2
.set SRed__0__PORT, 1
.set SRed__0__PS, CYREG_GPIO_PRT1_PS
.set SRed__0__SHIFT, 2
.set SRed__DR, CYREG_GPIO_PRT1_DR
.set SRed__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SRed__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SRed__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SRed__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRed__INTR, CYREG_GPIO_PRT1_INTR
.set SRed__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SRed__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SRed__MASK, 0x04
.set SRed__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SRed__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SRed__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SRed__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SRed__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SRed__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SRed__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SRed__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SRed__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SRed__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SRed__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SRed__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SRed__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SRed__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SRed__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SRed__PC, CYREG_GPIO_PRT1_PC
.set SRed__PC2, CYREG_GPIO_PRT1_PC2
.set SRed__PORT, 1
.set SRed__PS, CYREG_GPIO_PRT1_PS
.set SRed__SHIFT, 2

/* WRed */
.set WRed__0__DR, CYREG_GPIO_PRT0_DR
.set WRed__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WRed__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WRed__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WRed__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WRed__0__HSIOM_MASK, 0x0000F000
.set WRed__0__HSIOM_SHIFT, 12
.set WRed__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WRed__0__INTR, CYREG_GPIO_PRT0_INTR
.set WRed__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WRed__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WRed__0__MASK, 0x08
.set WRed__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WRed__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WRed__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WRed__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WRed__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WRed__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WRed__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WRed__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WRed__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WRed__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WRed__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WRed__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WRed__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WRed__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WRed__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WRed__0__PC, CYREG_GPIO_PRT0_PC
.set WRed__0__PC2, CYREG_GPIO_PRT0_PC2
.set WRed__0__PORT, 0
.set WRed__0__PS, CYREG_GPIO_PRT0_PS
.set WRed__0__SHIFT, 3
.set WRed__DR, CYREG_GPIO_PRT0_DR
.set WRed__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WRed__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WRed__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WRed__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WRed__INTR, CYREG_GPIO_PRT0_INTR
.set WRed__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WRed__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WRed__MASK, 0x08
.set WRed__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WRed__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WRed__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WRed__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WRed__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WRed__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WRed__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WRed__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WRed__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WRed__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WRed__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WRed__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WRed__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WRed__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WRed__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WRed__PC, CYREG_GPIO_PRT0_PC
.set WRed__PC2, CYREG_GPIO_PRT0_PC2
.set WRed__PORT, 0
.set WRed__PS, CYREG_GPIO_PRT0_PS
.set WRed__SHIFT, 3

/* NARed */
.set NARed__0__DR, CYREG_GPIO_PRT1_DR
.set NARed__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set NARed__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set NARed__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set NARed__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set NARed__0__HSIOM_MASK, 0x000000F0
.set NARed__0__HSIOM_SHIFT, 4
.set NARed__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set NARed__0__INTR, CYREG_GPIO_PRT1_INTR
.set NARed__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set NARed__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set NARed__0__MASK, 0x02
.set NARed__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set NARed__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set NARed__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set NARed__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set NARed__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set NARed__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set NARed__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set NARed__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set NARed__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set NARed__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set NARed__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set NARed__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set NARed__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set NARed__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set NARed__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set NARed__0__PC, CYREG_GPIO_PRT1_PC
.set NARed__0__PC2, CYREG_GPIO_PRT1_PC2
.set NARed__0__PORT, 1
.set NARed__0__PS, CYREG_GPIO_PRT1_PS
.set NARed__0__SHIFT, 1
.set NARed__DR, CYREG_GPIO_PRT1_DR
.set NARed__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set NARed__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set NARed__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set NARed__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set NARed__INTR, CYREG_GPIO_PRT1_INTR
.set NARed__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set NARed__INTSTAT, CYREG_GPIO_PRT1_INTR
.set NARed__MASK, 0x02
.set NARed__PA__CFG0, CYREG_UDB_PA1_CFG0
.set NARed__PA__CFG1, CYREG_UDB_PA1_CFG1
.set NARed__PA__CFG10, CYREG_UDB_PA1_CFG10
.set NARed__PA__CFG11, CYREG_UDB_PA1_CFG11
.set NARed__PA__CFG12, CYREG_UDB_PA1_CFG12
.set NARed__PA__CFG13, CYREG_UDB_PA1_CFG13
.set NARed__PA__CFG14, CYREG_UDB_PA1_CFG14
.set NARed__PA__CFG2, CYREG_UDB_PA1_CFG2
.set NARed__PA__CFG3, CYREG_UDB_PA1_CFG3
.set NARed__PA__CFG4, CYREG_UDB_PA1_CFG4
.set NARed__PA__CFG5, CYREG_UDB_PA1_CFG5
.set NARed__PA__CFG6, CYREG_UDB_PA1_CFG6
.set NARed__PA__CFG7, CYREG_UDB_PA1_CFG7
.set NARed__PA__CFG8, CYREG_UDB_PA1_CFG8
.set NARed__PA__CFG9, CYREG_UDB_PA1_CFG9
.set NARed__PC, CYREG_GPIO_PRT1_PC
.set NARed__PC2, CYREG_GPIO_PRT1_PC2
.set NARed__PORT, 1
.set NARed__PS, CYREG_GPIO_PRT1_PS
.set NARed__SHIFT, 1

/* SARed */
.set SARed__0__DR, CYREG_GPIO_PRT1_DR
.set SARed__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SARed__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SARed__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SARed__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SARed__0__HSIOM_MASK, 0x0F000000
.set SARed__0__HSIOM_SHIFT, 24
.set SARed__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SARed__0__INTR, CYREG_GPIO_PRT1_INTR
.set SARed__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SARed__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SARed__0__MASK, 0x40
.set SARed__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SARed__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SARed__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SARed__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SARed__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SARed__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SARed__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SARed__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SARed__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SARed__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SARed__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SARed__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SARed__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SARed__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SARed__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SARed__0__PC, CYREG_GPIO_PRT1_PC
.set SARed__0__PC2, CYREG_GPIO_PRT1_PC2
.set SARed__0__PORT, 1
.set SARed__0__PS, CYREG_GPIO_PRT1_PS
.set SARed__0__SHIFT, 6
.set SARed__DR, CYREG_GPIO_PRT1_DR
.set SARed__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SARed__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SARed__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SARed__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SARed__INTR, CYREG_GPIO_PRT1_INTR
.set SARed__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SARed__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SARed__MASK, 0x40
.set SARed__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SARed__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SARed__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SARed__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SARed__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SARed__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SARed__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SARed__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SARed__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SARed__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SARed__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SARed__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SARed__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SARed__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SARed__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SARed__PC, CYREG_GPIO_PRT1_PC
.set SARed__PC2, CYREG_GPIO_PRT1_PC2
.set SARed__PORT, 1
.set SARed__PS, CYREG_GPIO_PRT1_PS
.set SARed__SHIFT, 6

/* EGreen */
.set EGreen__0__DR, CYREG_GPIO_PRT0_DR
.set EGreen__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set EGreen__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set EGreen__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set EGreen__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set EGreen__0__HSIOM_MASK, 0x00F00000
.set EGreen__0__HSIOM_SHIFT, 20
.set EGreen__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set EGreen__0__INTR, CYREG_GPIO_PRT0_INTR
.set EGreen__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set EGreen__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set EGreen__0__MASK, 0x20
.set EGreen__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set EGreen__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set EGreen__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set EGreen__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set EGreen__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set EGreen__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set EGreen__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set EGreen__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set EGreen__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set EGreen__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set EGreen__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set EGreen__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set EGreen__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set EGreen__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set EGreen__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set EGreen__0__PC, CYREG_GPIO_PRT0_PC
.set EGreen__0__PC2, CYREG_GPIO_PRT0_PC2
.set EGreen__0__PORT, 0
.set EGreen__0__PS, CYREG_GPIO_PRT0_PS
.set EGreen__0__SHIFT, 5
.set EGreen__DR, CYREG_GPIO_PRT0_DR
.set EGreen__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set EGreen__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set EGreen__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set EGreen__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set EGreen__INTR, CYREG_GPIO_PRT0_INTR
.set EGreen__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set EGreen__INTSTAT, CYREG_GPIO_PRT0_INTR
.set EGreen__MASK, 0x20
.set EGreen__PA__CFG0, CYREG_UDB_PA0_CFG0
.set EGreen__PA__CFG1, CYREG_UDB_PA0_CFG1
.set EGreen__PA__CFG10, CYREG_UDB_PA0_CFG10
.set EGreen__PA__CFG11, CYREG_UDB_PA0_CFG11
.set EGreen__PA__CFG12, CYREG_UDB_PA0_CFG12
.set EGreen__PA__CFG13, CYREG_UDB_PA0_CFG13
.set EGreen__PA__CFG14, CYREG_UDB_PA0_CFG14
.set EGreen__PA__CFG2, CYREG_UDB_PA0_CFG2
.set EGreen__PA__CFG3, CYREG_UDB_PA0_CFG3
.set EGreen__PA__CFG4, CYREG_UDB_PA0_CFG4
.set EGreen__PA__CFG5, CYREG_UDB_PA0_CFG5
.set EGreen__PA__CFG6, CYREG_UDB_PA0_CFG6
.set EGreen__PA__CFG7, CYREG_UDB_PA0_CFG7
.set EGreen__PA__CFG8, CYREG_UDB_PA0_CFG8
.set EGreen__PA__CFG9, CYREG_UDB_PA0_CFG9
.set EGreen__PC, CYREG_GPIO_PRT0_PC
.set EGreen__PC2, CYREG_GPIO_PRT0_PC2
.set EGreen__PORT, 0
.set EGreen__PS, CYREG_GPIO_PRT0_PS
.set EGreen__SHIFT, 5

/* NGreen */
.set NGreen__0__DR, CYREG_GPIO_PRT2_DR
.set NGreen__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NGreen__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NGreen__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NGreen__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set NGreen__0__HSIOM_MASK, 0x0000000F
.set NGreen__0__HSIOM_SHIFT, 0
.set NGreen__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NGreen__0__INTR, CYREG_GPIO_PRT2_INTR
.set NGreen__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NGreen__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NGreen__0__MASK, 0x01
.set NGreen__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NGreen__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NGreen__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NGreen__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NGreen__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NGreen__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NGreen__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NGreen__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NGreen__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NGreen__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NGreen__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NGreen__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NGreen__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NGreen__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NGreen__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NGreen__0__PC, CYREG_GPIO_PRT2_PC
.set NGreen__0__PC2, CYREG_GPIO_PRT2_PC2
.set NGreen__0__PORT, 2
.set NGreen__0__PS, CYREG_GPIO_PRT2_PS
.set NGreen__0__SHIFT, 0
.set NGreen__DR, CYREG_GPIO_PRT2_DR
.set NGreen__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NGreen__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NGreen__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NGreen__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NGreen__INTR, CYREG_GPIO_PRT2_INTR
.set NGreen__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NGreen__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NGreen__MASK, 0x01
.set NGreen__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NGreen__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NGreen__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NGreen__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NGreen__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NGreen__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NGreen__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NGreen__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NGreen__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NGreen__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NGreen__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NGreen__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NGreen__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NGreen__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NGreen__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NGreen__PC, CYREG_GPIO_PRT2_PC
.set NGreen__PC2, CYREG_GPIO_PRT2_PC2
.set NGreen__PORT, 2
.set NGreen__PS, CYREG_GPIO_PRT2_PS
.set NGreen__SHIFT, 0

/* SGreen */
.set SGreen__0__DR, CYREG_GPIO_PRT1_DR
.set SGreen__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SGreen__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SGreen__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SGreen__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SGreen__0__HSIOM_MASK, 0xF0000000
.set SGreen__0__HSIOM_SHIFT, 28
.set SGreen__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SGreen__0__INTR, CYREG_GPIO_PRT1_INTR
.set SGreen__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SGreen__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SGreen__0__MASK, 0x80
.set SGreen__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SGreen__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SGreen__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SGreen__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SGreen__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SGreen__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SGreen__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SGreen__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SGreen__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SGreen__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SGreen__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SGreen__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SGreen__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SGreen__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SGreen__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SGreen__0__PC, CYREG_GPIO_PRT1_PC
.set SGreen__0__PC2, CYREG_GPIO_PRT1_PC2
.set SGreen__0__PORT, 1
.set SGreen__0__PS, CYREG_GPIO_PRT1_PS
.set SGreen__0__SHIFT, 7
.set SGreen__DR, CYREG_GPIO_PRT1_DR
.set SGreen__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SGreen__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SGreen__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SGreen__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SGreen__INTR, CYREG_GPIO_PRT1_INTR
.set SGreen__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SGreen__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SGreen__MASK, 0x80
.set SGreen__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SGreen__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SGreen__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SGreen__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SGreen__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SGreen__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SGreen__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SGreen__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SGreen__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SGreen__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SGreen__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SGreen__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SGreen__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SGreen__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SGreen__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SGreen__PC, CYREG_GPIO_PRT1_PC
.set SGreen__PC2, CYREG_GPIO_PRT1_PC2
.set SGreen__PORT, 1
.set SGreen__PS, CYREG_GPIO_PRT1_PS
.set SGreen__SHIFT, 7

/* WGreen */
.set WGreen__0__DR, CYREG_GPIO_PRT0_DR
.set WGreen__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WGreen__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WGreen__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WGreen__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WGreen__0__HSIOM_MASK, 0x0000000F
.set WGreen__0__HSIOM_SHIFT, 0
.set WGreen__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WGreen__0__INTR, CYREG_GPIO_PRT0_INTR
.set WGreen__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WGreen__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WGreen__0__MASK, 0x01
.set WGreen__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WGreen__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WGreen__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WGreen__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WGreen__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WGreen__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WGreen__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WGreen__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WGreen__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WGreen__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WGreen__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WGreen__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WGreen__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WGreen__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WGreen__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WGreen__0__PC, CYREG_GPIO_PRT0_PC
.set WGreen__0__PC2, CYREG_GPIO_PRT0_PC2
.set WGreen__0__PORT, 0
.set WGreen__0__PS, CYREG_GPIO_PRT0_PS
.set WGreen__0__SHIFT, 0
.set WGreen__DR, CYREG_GPIO_PRT0_DR
.set WGreen__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WGreen__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WGreen__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WGreen__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WGreen__INTR, CYREG_GPIO_PRT0_INTR
.set WGreen__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WGreen__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WGreen__MASK, 0x01
.set WGreen__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WGreen__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WGreen__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WGreen__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WGreen__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WGreen__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WGreen__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WGreen__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WGreen__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WGreen__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WGreen__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WGreen__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WGreen__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WGreen__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WGreen__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WGreen__PC, CYREG_GPIO_PRT0_PC
.set WGreen__PC2, CYREG_GPIO_PRT0_PC2
.set WGreen__PORT, 0
.set WGreen__PS, CYREG_GPIO_PRT0_PS
.set WGreen__SHIFT, 0

/* ESensor */
.set ESensor__0__DR, CYREG_GPIO_PRT2_DR
.set ESensor__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ESensor__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ESensor__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ESensor__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ESensor__0__HSIOM_MASK, 0x000F0000
.set ESensor__0__HSIOM_SHIFT, 16
.set ESensor__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ESensor__0__INTR, CYREG_GPIO_PRT2_INTR
.set ESensor__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ESensor__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ESensor__0__MASK, 0x10
.set ESensor__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ESensor__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ESensor__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ESensor__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ESensor__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ESensor__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ESensor__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ESensor__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ESensor__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ESensor__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ESensor__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ESensor__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ESensor__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ESensor__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ESensor__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ESensor__0__PC, CYREG_GPIO_PRT2_PC
.set ESensor__0__PC2, CYREG_GPIO_PRT2_PC2
.set ESensor__0__PORT, 2
.set ESensor__0__PS, CYREG_GPIO_PRT2_PS
.set ESensor__0__SHIFT, 4
.set ESensor__DR, CYREG_GPIO_PRT2_DR
.set ESensor__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ESensor__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ESensor__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ESensor__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ESensor__INTR, CYREG_GPIO_PRT2_INTR
.set ESensor__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ESensor__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ESensor__MASK, 0x10
.set ESensor__PA__CFG0, CYREG_UDB_PA2_CFG0
.set ESensor__PA__CFG1, CYREG_UDB_PA2_CFG1
.set ESensor__PA__CFG10, CYREG_UDB_PA2_CFG10
.set ESensor__PA__CFG11, CYREG_UDB_PA2_CFG11
.set ESensor__PA__CFG12, CYREG_UDB_PA2_CFG12
.set ESensor__PA__CFG13, CYREG_UDB_PA2_CFG13
.set ESensor__PA__CFG14, CYREG_UDB_PA2_CFG14
.set ESensor__PA__CFG2, CYREG_UDB_PA2_CFG2
.set ESensor__PA__CFG3, CYREG_UDB_PA2_CFG3
.set ESensor__PA__CFG4, CYREG_UDB_PA2_CFG4
.set ESensor__PA__CFG5, CYREG_UDB_PA2_CFG5
.set ESensor__PA__CFG6, CYREG_UDB_PA2_CFG6
.set ESensor__PA__CFG7, CYREG_UDB_PA2_CFG7
.set ESensor__PA__CFG8, CYREG_UDB_PA2_CFG8
.set ESensor__PA__CFG9, CYREG_UDB_PA2_CFG9
.set ESensor__PC, CYREG_GPIO_PRT2_PC
.set ESensor__PC2, CYREG_GPIO_PRT2_PC2
.set ESensor__PORT, 2
.set ESensor__PS, CYREG_GPIO_PRT2_PS
.set ESensor__SHIFT, 4

/* EYellow */
.set EYellow__0__DR, CYREG_GPIO_PRT0_DR
.set EYellow__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set EYellow__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set EYellow__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set EYellow__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set EYellow__0__HSIOM_MASK, 0x000F0000
.set EYellow__0__HSIOM_SHIFT, 16
.set EYellow__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set EYellow__0__INTR, CYREG_GPIO_PRT0_INTR
.set EYellow__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set EYellow__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set EYellow__0__MASK, 0x10
.set EYellow__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set EYellow__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set EYellow__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set EYellow__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set EYellow__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set EYellow__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set EYellow__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set EYellow__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set EYellow__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set EYellow__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set EYellow__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set EYellow__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set EYellow__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set EYellow__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set EYellow__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set EYellow__0__PC, CYREG_GPIO_PRT0_PC
.set EYellow__0__PC2, CYREG_GPIO_PRT0_PC2
.set EYellow__0__PORT, 0
.set EYellow__0__PS, CYREG_GPIO_PRT0_PS
.set EYellow__0__SHIFT, 4
.set EYellow__DR, CYREG_GPIO_PRT0_DR
.set EYellow__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set EYellow__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set EYellow__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set EYellow__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set EYellow__INTR, CYREG_GPIO_PRT0_INTR
.set EYellow__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set EYellow__INTSTAT, CYREG_GPIO_PRT0_INTR
.set EYellow__MASK, 0x10
.set EYellow__PA__CFG0, CYREG_UDB_PA0_CFG0
.set EYellow__PA__CFG1, CYREG_UDB_PA0_CFG1
.set EYellow__PA__CFG10, CYREG_UDB_PA0_CFG10
.set EYellow__PA__CFG11, CYREG_UDB_PA0_CFG11
.set EYellow__PA__CFG12, CYREG_UDB_PA0_CFG12
.set EYellow__PA__CFG13, CYREG_UDB_PA0_CFG13
.set EYellow__PA__CFG14, CYREG_UDB_PA0_CFG14
.set EYellow__PA__CFG2, CYREG_UDB_PA0_CFG2
.set EYellow__PA__CFG3, CYREG_UDB_PA0_CFG3
.set EYellow__PA__CFG4, CYREG_UDB_PA0_CFG4
.set EYellow__PA__CFG5, CYREG_UDB_PA0_CFG5
.set EYellow__PA__CFG6, CYREG_UDB_PA0_CFG6
.set EYellow__PA__CFG7, CYREG_UDB_PA0_CFG7
.set EYellow__PA__CFG8, CYREG_UDB_PA0_CFG8
.set EYellow__PA__CFG9, CYREG_UDB_PA0_CFG9
.set EYellow__PC, CYREG_GPIO_PRT0_PC
.set EYellow__PC2, CYREG_GPIO_PRT0_PC2
.set EYellow__PORT, 0
.set EYellow__PS, CYREG_GPIO_PRT0_PS
.set EYellow__SHIFT, 4

/* NAGreen */
.set NAGreen__0__DR, CYREG_GPIO_PRT3_DR
.set NAGreen__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set NAGreen__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set NAGreen__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set NAGreen__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set NAGreen__0__HSIOM_MASK, 0x0000000F
.set NAGreen__0__HSIOM_SHIFT, 0
.set NAGreen__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAGreen__0__INTR, CYREG_GPIO_PRT3_INTR
.set NAGreen__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAGreen__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set NAGreen__0__MASK, 0x01
.set NAGreen__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set NAGreen__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set NAGreen__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set NAGreen__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set NAGreen__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set NAGreen__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set NAGreen__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set NAGreen__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set NAGreen__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set NAGreen__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set NAGreen__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set NAGreen__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set NAGreen__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set NAGreen__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set NAGreen__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set NAGreen__0__PC, CYREG_GPIO_PRT3_PC
.set NAGreen__0__PC2, CYREG_GPIO_PRT3_PC2
.set NAGreen__0__PORT, 3
.set NAGreen__0__PS, CYREG_GPIO_PRT3_PS
.set NAGreen__0__SHIFT, 0
.set NAGreen__DR, CYREG_GPIO_PRT3_DR
.set NAGreen__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set NAGreen__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set NAGreen__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set NAGreen__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAGreen__INTR, CYREG_GPIO_PRT3_INTR
.set NAGreen__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAGreen__INTSTAT, CYREG_GPIO_PRT3_INTR
.set NAGreen__MASK, 0x01
.set NAGreen__PA__CFG0, CYREG_UDB_PA3_CFG0
.set NAGreen__PA__CFG1, CYREG_UDB_PA3_CFG1
.set NAGreen__PA__CFG10, CYREG_UDB_PA3_CFG10
.set NAGreen__PA__CFG11, CYREG_UDB_PA3_CFG11
.set NAGreen__PA__CFG12, CYREG_UDB_PA3_CFG12
.set NAGreen__PA__CFG13, CYREG_UDB_PA3_CFG13
.set NAGreen__PA__CFG14, CYREG_UDB_PA3_CFG14
.set NAGreen__PA__CFG2, CYREG_UDB_PA3_CFG2
.set NAGreen__PA__CFG3, CYREG_UDB_PA3_CFG3
.set NAGreen__PA__CFG4, CYREG_UDB_PA3_CFG4
.set NAGreen__PA__CFG5, CYREG_UDB_PA3_CFG5
.set NAGreen__PA__CFG6, CYREG_UDB_PA3_CFG6
.set NAGreen__PA__CFG7, CYREG_UDB_PA3_CFG7
.set NAGreen__PA__CFG8, CYREG_UDB_PA3_CFG8
.set NAGreen__PA__CFG9, CYREG_UDB_PA3_CFG9
.set NAGreen__PC, CYREG_GPIO_PRT3_PC
.set NAGreen__PC2, CYREG_GPIO_PRT3_PC2
.set NAGreen__PORT, 3
.set NAGreen__PS, CYREG_GPIO_PRT3_PS
.set NAGreen__SHIFT, 0

/* NYellow */
.set NYellow__0__DR, CYREG_GPIO_PRT2_DR
.set NYellow__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NYellow__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NYellow__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NYellow__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set NYellow__0__HSIOM_MASK, 0x000000F0
.set NYellow__0__HSIOM_SHIFT, 4
.set NYellow__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NYellow__0__INTR, CYREG_GPIO_PRT2_INTR
.set NYellow__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NYellow__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NYellow__0__MASK, 0x02
.set NYellow__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NYellow__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NYellow__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NYellow__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NYellow__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NYellow__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NYellow__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NYellow__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NYellow__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NYellow__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NYellow__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NYellow__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NYellow__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NYellow__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NYellow__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NYellow__0__PC, CYREG_GPIO_PRT2_PC
.set NYellow__0__PC2, CYREG_GPIO_PRT2_PC2
.set NYellow__0__PORT, 2
.set NYellow__0__PS, CYREG_GPIO_PRT2_PS
.set NYellow__0__SHIFT, 1
.set NYellow__DR, CYREG_GPIO_PRT2_DR
.set NYellow__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NYellow__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NYellow__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NYellow__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NYellow__INTR, CYREG_GPIO_PRT2_INTR
.set NYellow__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NYellow__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NYellow__MASK, 0x02
.set NYellow__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NYellow__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NYellow__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NYellow__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NYellow__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NYellow__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NYellow__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NYellow__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NYellow__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NYellow__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NYellow__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NYellow__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NYellow__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NYellow__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NYellow__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NYellow__PC, CYREG_GPIO_PRT2_PC
.set NYellow__PC2, CYREG_GPIO_PRT2_PC2
.set NYellow__PORT, 2
.set NYellow__PS, CYREG_GPIO_PRT2_PS
.set NYellow__SHIFT, 1

/* SAGreen */
.set SAGreen__0__DR, CYREG_GPIO_PRT1_DR
.set SAGreen__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SAGreen__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SAGreen__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SAGreen__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SAGreen__0__HSIOM_MASK, 0x000F0000
.set SAGreen__0__HSIOM_SHIFT, 16
.set SAGreen__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAGreen__0__INTR, CYREG_GPIO_PRT1_INTR
.set SAGreen__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAGreen__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SAGreen__0__MASK, 0x10
.set SAGreen__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SAGreen__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SAGreen__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SAGreen__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SAGreen__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SAGreen__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SAGreen__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SAGreen__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SAGreen__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SAGreen__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SAGreen__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SAGreen__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SAGreen__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SAGreen__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SAGreen__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SAGreen__0__PC, CYREG_GPIO_PRT1_PC
.set SAGreen__0__PC2, CYREG_GPIO_PRT1_PC2
.set SAGreen__0__PORT, 1
.set SAGreen__0__PS, CYREG_GPIO_PRT1_PS
.set SAGreen__0__SHIFT, 4
.set SAGreen__DR, CYREG_GPIO_PRT1_DR
.set SAGreen__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SAGreen__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SAGreen__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SAGreen__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAGreen__INTR, CYREG_GPIO_PRT1_INTR
.set SAGreen__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAGreen__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SAGreen__MASK, 0x10
.set SAGreen__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SAGreen__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SAGreen__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SAGreen__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SAGreen__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SAGreen__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SAGreen__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SAGreen__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SAGreen__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SAGreen__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SAGreen__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SAGreen__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SAGreen__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SAGreen__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SAGreen__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SAGreen__PC, CYREG_GPIO_PRT1_PC
.set SAGreen__PC2, CYREG_GPIO_PRT1_PC2
.set SAGreen__PORT, 1
.set SAGreen__PS, CYREG_GPIO_PRT1_PS
.set SAGreen__SHIFT, 4

/* SYellow */
.set SYellow__0__DR, CYREG_GPIO_PRT1_DR
.set SYellow__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SYellow__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SYellow__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SYellow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SYellow__0__HSIOM_MASK, 0x0000F000
.set SYellow__0__HSIOM_SHIFT, 12
.set SYellow__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SYellow__0__INTR, CYREG_GPIO_PRT1_INTR
.set SYellow__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SYellow__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SYellow__0__MASK, 0x08
.set SYellow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SYellow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SYellow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SYellow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SYellow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SYellow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SYellow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SYellow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SYellow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SYellow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SYellow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SYellow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SYellow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SYellow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SYellow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SYellow__0__PC, CYREG_GPIO_PRT1_PC
.set SYellow__0__PC2, CYREG_GPIO_PRT1_PC2
.set SYellow__0__PORT, 1
.set SYellow__0__PS, CYREG_GPIO_PRT1_PS
.set SYellow__0__SHIFT, 3
.set SYellow__DR, CYREG_GPIO_PRT1_DR
.set SYellow__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SYellow__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SYellow__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SYellow__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SYellow__INTR, CYREG_GPIO_PRT1_INTR
.set SYellow__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SYellow__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SYellow__MASK, 0x08
.set SYellow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SYellow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SYellow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SYellow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SYellow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SYellow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SYellow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SYellow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SYellow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SYellow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SYellow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SYellow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SYellow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SYellow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SYellow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SYellow__PC, CYREG_GPIO_PRT1_PC
.set SYellow__PC2, CYREG_GPIO_PRT1_PC2
.set SYellow__PORT, 1
.set SYellow__PS, CYREG_GPIO_PRT1_PS
.set SYellow__SHIFT, 3

/* TLCMode */
.set TLCMode__0__DR, CYREG_GPIO_PRT3_DR
.set TLCMode__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set TLCMode__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set TLCMode__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set TLCMode__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set TLCMode__0__HSIOM_MASK, 0x000F0000
.set TLCMode__0__HSIOM_SHIFT, 16
.set TLCMode__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode__0__INTR, CYREG_GPIO_PRT3_INTR
.set TLCMode__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set TLCMode__0__MASK, 0x10
.set TLCMode__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set TLCMode__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set TLCMode__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set TLCMode__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set TLCMode__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set TLCMode__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set TLCMode__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set TLCMode__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set TLCMode__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set TLCMode__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set TLCMode__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set TLCMode__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set TLCMode__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set TLCMode__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set TLCMode__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set TLCMode__0__PC, CYREG_GPIO_PRT3_PC
.set TLCMode__0__PC2, CYREG_GPIO_PRT3_PC2
.set TLCMode__0__PORT, 3
.set TLCMode__0__PS, CYREG_GPIO_PRT3_PS
.set TLCMode__0__SHIFT, 4
.set TLCMode__DR, CYREG_GPIO_PRT3_DR
.set TLCMode__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set TLCMode__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set TLCMode__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set TLCMode__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode__INTR, CYREG_GPIO_PRT3_INTR
.set TLCMode__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode__INTSTAT, CYREG_GPIO_PRT3_INTR
.set TLCMode__MASK, 0x10
.set TLCMode__PA__CFG0, CYREG_UDB_PA3_CFG0
.set TLCMode__PA__CFG1, CYREG_UDB_PA3_CFG1
.set TLCMode__PA__CFG10, CYREG_UDB_PA3_CFG10
.set TLCMode__PA__CFG11, CYREG_UDB_PA3_CFG11
.set TLCMode__PA__CFG12, CYREG_UDB_PA3_CFG12
.set TLCMode__PA__CFG13, CYREG_UDB_PA3_CFG13
.set TLCMode__PA__CFG14, CYREG_UDB_PA3_CFG14
.set TLCMode__PA__CFG2, CYREG_UDB_PA3_CFG2
.set TLCMode__PA__CFG3, CYREG_UDB_PA3_CFG3
.set TLCMode__PA__CFG4, CYREG_UDB_PA3_CFG4
.set TLCMode__PA__CFG5, CYREG_UDB_PA3_CFG5
.set TLCMode__PA__CFG6, CYREG_UDB_PA3_CFG6
.set TLCMode__PA__CFG7, CYREG_UDB_PA3_CFG7
.set TLCMode__PA__CFG8, CYREG_UDB_PA3_CFG8
.set TLCMode__PA__CFG9, CYREG_UDB_PA3_CFG9
.set TLCMode__PC, CYREG_GPIO_PRT3_PC
.set TLCMode__PC2, CYREG_GPIO_PRT3_PC2
.set TLCMode__PORT, 3
.set TLCMode__PS, CYREG_GPIO_PRT3_PS
.set TLCMode__SHIFT, 4

/* WYellow */
.set WYellow__0__DR, CYREG_GPIO_PRT0_DR
.set WYellow__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WYellow__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WYellow__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WYellow__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WYellow__0__HSIOM_MASK, 0x000000F0
.set WYellow__0__HSIOM_SHIFT, 4
.set WYellow__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WYellow__0__INTR, CYREG_GPIO_PRT0_INTR
.set WYellow__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WYellow__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WYellow__0__MASK, 0x02
.set WYellow__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WYellow__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WYellow__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WYellow__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WYellow__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WYellow__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WYellow__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WYellow__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WYellow__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WYellow__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WYellow__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WYellow__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WYellow__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WYellow__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WYellow__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WYellow__0__PC, CYREG_GPIO_PRT0_PC
.set WYellow__0__PC2, CYREG_GPIO_PRT0_PC2
.set WYellow__0__PORT, 0
.set WYellow__0__PS, CYREG_GPIO_PRT0_PS
.set WYellow__0__SHIFT, 1
.set WYellow__DR, CYREG_GPIO_PRT0_DR
.set WYellow__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WYellow__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WYellow__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WYellow__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WYellow__INTR, CYREG_GPIO_PRT0_INTR
.set WYellow__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WYellow__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WYellow__MASK, 0x02
.set WYellow__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WYellow__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WYellow__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WYellow__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WYellow__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WYellow__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WYellow__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WYellow__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WYellow__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WYellow__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WYellow__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WYellow__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WYellow__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WYellow__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WYellow__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WYellow__PC, CYREG_GPIO_PRT0_PC
.set WYellow__PC2, CYREG_GPIO_PRT0_PC2
.set WYellow__PORT, 0
.set WYellow__PS, CYREG_GPIO_PRT0_PS
.set WYellow__SHIFT, 1

/* NASensor */
.set NASensor__0__DR, CYREG_GPIO_PRT2_DR
.set NASensor__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NASensor__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NASensor__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NASensor__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set NASensor__0__HSIOM_MASK, 0x0000F000
.set NASensor__0__HSIOM_SHIFT, 12
.set NASensor__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NASensor__0__INTR, CYREG_GPIO_PRT2_INTR
.set NASensor__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NASensor__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NASensor__0__MASK, 0x08
.set NASensor__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NASensor__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NASensor__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NASensor__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NASensor__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NASensor__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NASensor__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NASensor__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NASensor__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NASensor__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NASensor__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NASensor__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NASensor__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NASensor__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NASensor__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NASensor__0__PC, CYREG_GPIO_PRT2_PC
.set NASensor__0__PC2, CYREG_GPIO_PRT2_PC2
.set NASensor__0__PORT, 2
.set NASensor__0__PS, CYREG_GPIO_PRT2_PS
.set NASensor__0__SHIFT, 3
.set NASensor__DR, CYREG_GPIO_PRT2_DR
.set NASensor__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set NASensor__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set NASensor__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set NASensor__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set NASensor__INTR, CYREG_GPIO_PRT2_INTR
.set NASensor__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set NASensor__INTSTAT, CYREG_GPIO_PRT2_INTR
.set NASensor__MASK, 0x08
.set NASensor__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NASensor__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NASensor__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NASensor__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NASensor__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NASensor__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NASensor__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NASensor__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NASensor__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NASensor__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NASensor__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NASensor__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NASensor__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NASensor__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NASensor__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NASensor__PC, CYREG_GPIO_PRT2_PC
.set NASensor__PC2, CYREG_GPIO_PRT2_PC2
.set NASensor__PORT, 2
.set NASensor__PS, CYREG_GPIO_PRT2_PS
.set NASensor__SHIFT, 3

/* NAYellow */
.set NAYellow__0__DR, CYREG_GPIO_PRT3_DR
.set NAYellow__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set NAYellow__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set NAYellow__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set NAYellow__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set NAYellow__0__HSIOM_MASK, 0x000000F0
.set NAYellow__0__HSIOM_SHIFT, 4
.set NAYellow__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAYellow__0__INTR, CYREG_GPIO_PRT3_INTR
.set NAYellow__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAYellow__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set NAYellow__0__MASK, 0x02
.set NAYellow__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set NAYellow__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set NAYellow__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set NAYellow__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set NAYellow__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set NAYellow__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set NAYellow__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set NAYellow__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set NAYellow__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set NAYellow__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set NAYellow__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set NAYellow__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set NAYellow__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set NAYellow__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set NAYellow__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set NAYellow__0__PC, CYREG_GPIO_PRT3_PC
.set NAYellow__0__PC2, CYREG_GPIO_PRT3_PC2
.set NAYellow__0__PORT, 3
.set NAYellow__0__PS, CYREG_GPIO_PRT3_PS
.set NAYellow__0__SHIFT, 1
.set NAYellow__DR, CYREG_GPIO_PRT3_DR
.set NAYellow__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set NAYellow__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set NAYellow__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set NAYellow__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAYellow__INTR, CYREG_GPIO_PRT3_INTR
.set NAYellow__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set NAYellow__INTSTAT, CYREG_GPIO_PRT3_INTR
.set NAYellow__MASK, 0x02
.set NAYellow__PA__CFG0, CYREG_UDB_PA3_CFG0
.set NAYellow__PA__CFG1, CYREG_UDB_PA3_CFG1
.set NAYellow__PA__CFG10, CYREG_UDB_PA3_CFG10
.set NAYellow__PA__CFG11, CYREG_UDB_PA3_CFG11
.set NAYellow__PA__CFG12, CYREG_UDB_PA3_CFG12
.set NAYellow__PA__CFG13, CYREG_UDB_PA3_CFG13
.set NAYellow__PA__CFG14, CYREG_UDB_PA3_CFG14
.set NAYellow__PA__CFG2, CYREG_UDB_PA3_CFG2
.set NAYellow__PA__CFG3, CYREG_UDB_PA3_CFG3
.set NAYellow__PA__CFG4, CYREG_UDB_PA3_CFG4
.set NAYellow__PA__CFG5, CYREG_UDB_PA3_CFG5
.set NAYellow__PA__CFG6, CYREG_UDB_PA3_CFG6
.set NAYellow__PA__CFG7, CYREG_UDB_PA3_CFG7
.set NAYellow__PA__CFG8, CYREG_UDB_PA3_CFG8
.set NAYellow__PA__CFG9, CYREG_UDB_PA3_CFG9
.set NAYellow__PC, CYREG_GPIO_PRT3_PC
.set NAYellow__PC2, CYREG_GPIO_PRT3_PC2
.set NAYellow__PORT, 3
.set NAYellow__PS, CYREG_GPIO_PRT3_PS
.set NAYellow__SHIFT, 1

/* SAYellow */
.set SAYellow__0__DR, CYREG_GPIO_PRT1_DR
.set SAYellow__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SAYellow__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SAYellow__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SAYellow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SAYellow__0__HSIOM_MASK, 0x00F00000
.set SAYellow__0__HSIOM_SHIFT, 20
.set SAYellow__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAYellow__0__INTR, CYREG_GPIO_PRT1_INTR
.set SAYellow__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAYellow__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SAYellow__0__MASK, 0x20
.set SAYellow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SAYellow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SAYellow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SAYellow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SAYellow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SAYellow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SAYellow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SAYellow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SAYellow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SAYellow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SAYellow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SAYellow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SAYellow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SAYellow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SAYellow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SAYellow__0__PC, CYREG_GPIO_PRT1_PC
.set SAYellow__0__PC2, CYREG_GPIO_PRT1_PC2
.set SAYellow__0__PORT, 1
.set SAYellow__0__PS, CYREG_GPIO_PRT1_PS
.set SAYellow__0__SHIFT, 5
.set SAYellow__DR, CYREG_GPIO_PRT1_DR
.set SAYellow__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SAYellow__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SAYellow__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SAYellow__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAYellow__INTR, CYREG_GPIO_PRT1_INTR
.set SAYellow__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SAYellow__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SAYellow__MASK, 0x20
.set SAYellow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SAYellow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SAYellow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SAYellow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SAYellow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SAYellow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SAYellow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SAYellow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SAYellow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SAYellow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SAYellow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SAYellow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SAYellow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SAYellow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SAYellow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SAYellow__PC, CYREG_GPIO_PRT1_PC
.set SAYellow__PC2, CYREG_GPIO_PRT1_PC2
.set SAYellow__PORT, 1
.set SAYellow__PS, CYREG_GPIO_PRT1_PS
.set SAYellow__SHIFT, 5

/* TLCMode1 */
.set TLCMode1__0__DR, CYREG_GPIO_PRT3_DR
.set TLCMode1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set TLCMode1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set TLCMode1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set TLCMode1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set TLCMode1__0__HSIOM_MASK, 0x00F00000
.set TLCMode1__0__HSIOM_SHIFT, 20
.set TLCMode1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode1__0__INTR, CYREG_GPIO_PRT3_INTR
.set TLCMode1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set TLCMode1__0__MASK, 0x20
.set TLCMode1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set TLCMode1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set TLCMode1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set TLCMode1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set TLCMode1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set TLCMode1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set TLCMode1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set TLCMode1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set TLCMode1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set TLCMode1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set TLCMode1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set TLCMode1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set TLCMode1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set TLCMode1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set TLCMode1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set TLCMode1__0__PC, CYREG_GPIO_PRT3_PC
.set TLCMode1__0__PC2, CYREG_GPIO_PRT3_PC2
.set TLCMode1__0__PORT, 3
.set TLCMode1__0__PS, CYREG_GPIO_PRT3_PS
.set TLCMode1__0__SHIFT, 5
.set TLCMode1__DR, CYREG_GPIO_PRT3_DR
.set TLCMode1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set TLCMode1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set TLCMode1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set TLCMode1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode1__INTR, CYREG_GPIO_PRT3_INTR
.set TLCMode1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set TLCMode1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set TLCMode1__MASK, 0x20
.set TLCMode1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set TLCMode1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set TLCMode1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set TLCMode1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set TLCMode1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set TLCMode1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set TLCMode1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set TLCMode1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set TLCMode1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set TLCMode1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set TLCMode1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set TLCMode1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set TLCMode1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set TLCMode1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set TLCMode1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set TLCMode1__PC, CYREG_GPIO_PRT3_PC
.set TLCMode1__PC2, CYREG_GPIO_PRT3_PC2
.set TLCMode1__PORT, 3
.set TLCMode1__PS, CYREG_GPIO_PRT3_PS
.set TLCMode1__SHIFT, 5

/* TLCMode2 */
.set TLCMode2__0__DR, CYREG_GPIO_PRT2_DR
.set TLCMode2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TLCMode2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TLCMode2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TLCMode2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set TLCMode2__0__HSIOM_MASK, 0x00F00000
.set TLCMode2__0__HSIOM_SHIFT, 20
.set TLCMode2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TLCMode2__0__INTR, CYREG_GPIO_PRT2_INTR
.set TLCMode2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TLCMode2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TLCMode2__0__MASK, 0x20
.set TLCMode2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TLCMode2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TLCMode2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TLCMode2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TLCMode2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TLCMode2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TLCMode2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TLCMode2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TLCMode2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TLCMode2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TLCMode2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TLCMode2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TLCMode2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TLCMode2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TLCMode2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TLCMode2__0__PC, CYREG_GPIO_PRT2_PC
.set TLCMode2__0__PC2, CYREG_GPIO_PRT2_PC2
.set TLCMode2__0__PORT, 2
.set TLCMode2__0__PS, CYREG_GPIO_PRT2_PS
.set TLCMode2__0__SHIFT, 5
.set TLCMode2__DR, CYREG_GPIO_PRT2_DR
.set TLCMode2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TLCMode2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TLCMode2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TLCMode2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TLCMode2__INTR, CYREG_GPIO_PRT2_INTR
.set TLCMode2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TLCMode2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TLCMode2__MASK, 0x20
.set TLCMode2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TLCMode2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TLCMode2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TLCMode2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TLCMode2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TLCMode2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TLCMode2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TLCMode2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TLCMode2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TLCMode2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TLCMode2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TLCMode2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TLCMode2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TLCMode2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TLCMode2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TLCMode2__PC, CYREG_GPIO_PRT2_PC
.set TLCMode2__PC2, CYREG_GPIO_PRT2_PC2
.set TLCMode2__PORT, 2
.set TLCMode2__PS, CYREG_GPIO_PRT2_PS
.set TLCMode2__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
