INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'bram_plane' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'bram_plane'...
WARNING:sim - A core named 'bram_plane' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'bram_plane'...
Delivering associated files for 'bram_plane'...
Delivering EJava files for 'bram_plane'...
Generating implementation netlist for 'bram_plane'...
INFO:sim - Pre-processing HDL files for 'bram_plane'...
Running synthesis for 'bram_plane'
Running ngcbuild...
Writing VHO instantiation template for 'bram_plane'...
Writing VHDL behavioral simulation model for 'bram_plane'...
WARNING:sim - Overwriting existing file
   D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane/
   doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_plane'...
Generating metadata file...
Regenerating ISE project file for 'bram_plane'...
Generating ISE project...
XCO file found: bram_plane.xco
XMDF file found: bram_plane_xmdf.tcl
Adding
D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.asy
-view all -origin_type imported
Adding
D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.ngc
-view all -origin_type created
Checking file
"D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.ng
c" for project device match ...
File
"D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.ng
c" device information matches project device.
Adding
D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.sym
-view all -origin_type imported
Adding
D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane
   .vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/git/VGA_application/src/ISE/VGA_application/ipcore_dir/tmp/_cg/bram_plane.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram_plane"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_plane'.
