<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="control_sub_axi_iic_0_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_pcie3_7x_1_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_pcie3_7x_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_axis_dwidth_dma_tx_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_dwidth_dma_tx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_axi_clock_converter_0_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axi_clock_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_axis_fifo_10g_rx_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_fifo_10g_rx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_axis_fifo_10g_tx_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_fifo_10g_tx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_axis_dwidth_dma_rx_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axis_dwidth_dma_rx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_axi_uartlite_0_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_s00_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m00_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_nf_riffa_dma_1_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_nf_riffa_dma_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_pcie_reset_inv_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_pcie_reset_inv_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_xbar_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_microblaze_0_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_microblaze_0_axi_intc_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_mdm_1_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_ilmb_v10_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_xbar_1_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_clk_wiz_1_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_dlmb_v10_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_lmb_bram_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_microblaze_0_xlconcat_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_microblaze_0_xlconcat_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m01_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m01_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m02_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m02_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m07_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m07_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m08_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m08_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m04_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m04_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m03_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m03_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m05_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m05_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_m06_data_fifo_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_m06_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="control_sub_auto_cc_0_synth_1" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth" LaunchDir="/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="control_sub_axi_iic_0_0_synth_1"/>
		<Parent Id="control_sub_pcie3_7x_1_0_synth_1"/>
		<Parent Id="control_sub_axis_dwidth_dma_tx_0_synth_1"/>
		<Parent Id="control_sub_axi_clock_converter_0_0_synth_1"/>
		<Parent Id="control_sub_axis_fifo_10g_rx_0_synth_1"/>
		<Parent Id="control_sub_axis_fifo_10g_tx_0_synth_1"/>
		<Parent Id="control_sub_axis_dwidth_dma_rx_0_synth_1"/>
		<Parent Id="control_sub_axi_uartlite_0_0_synth_1"/>
		<Parent Id="control_sub_s00_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m00_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_nf_riffa_dma_1_0_synth_1"/>
		<Parent Id="control_sub_pcie_reset_inv_0_synth_1"/>
		<Parent Id="control_sub_xbar_0_synth_1"/>
		<Parent Id="control_sub_microblaze_0_0_synth_1"/>
		<Parent Id="control_sub_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="control_sub_mdm_1_0_synth_1"/>
		<Parent Id="control_sub_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="control_sub_ilmb_v10_0_synth_1"/>
		<Parent Id="control_sub_xbar_1_synth_1"/>
		<Parent Id="control_sub_clk_wiz_1_0_synth_1"/>
		<Parent Id="control_sub_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="control_sub_dlmb_v10_0_synth_1"/>
		<Parent Id="control_sub_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="control_sub_lmb_bram_0_synth_1"/>
		<Parent Id="control_sub_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="control_sub_m01_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m02_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m07_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m08_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m04_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m03_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m05_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_m06_data_fifo_0_synth_1"/>
		<Parent Id="control_sub_auto_cc_0_synth_1"/>
	</Run>
</Runs>

