GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v'
Analyzing Verilog file 'D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\top.v'
Analyzing Verilog file 'D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v'
Compiling module 'top_hdl'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\top.v":1)
Compiling module 'Gowin_PLLVR'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\gowin_empu\gowin_empu.v":0)
Compiling module 'ahb_uart'("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":227)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":292)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":326)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":365)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":382)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":413)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":549)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":576)
NOTE  (EX0101) : Current top module is "top_hdl"
WARN  (EX0211) : The output port "INT_REQ" of module "ahb_uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\ahb_uart.v":18)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input adcSdo1 is unused("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\top.v":10)
WARN  (CV0016) : Input adcRvs is unused("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\top.v":11)
WARN  (CV0016) : Input dacDout is unused("D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\top.v":13)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\fpga\tang_4k\proj\fpga_project\ahb_test\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "D:\fpga\tang_4k\proj\fpga_project\ahb_test\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
