# The instructions that i observed in 2.07 MMU TLB

### PG 1077
<img width="735" height="768" alt="image" src="https://github.com/user-attachments/assets/d5a5ba05-a6a5-46fc-b14f-f361c61c9007" />
<img width="1280" height="1250" alt="image" src="https://github.com/user-attachments/assets/90d80dd5-a581-4eb5-aae9-77adce93c9ce" />

The effective address space is divided into pages. The
page represents the granularity of effective address
translation, access control, and storage control
attributes. In MMU Architecture Version 1.0, up to sixteen page sizes (1KB, 4KB, 16KB, 64KB, 256KB, 1MB,
4MB, 16MB, 64MB, 256MB, 1GB, 4GB, 16GB, 64GB,
256GB, 1TB) may be simultaneously supported. 
