; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = and i32 %7, 127, !dbg !12
  %9 = or disjoint i32 %6, %8, !dbg !13
  %10 = or disjoint i32 %9, 128, !dbg !13
  %11 = icmp slt i32 %9, 320, !dbg !14
  %12 = icmp slt i32 %10, 320, !dbg !14
  %13 = srem i32 %9, 5, !dbg !15
  %14 = srem i32 %10, 5, !dbg !15
  %15 = sdiv i32 %9, 80, !dbg !16
  %16 = sdiv i32 %10, 80, !dbg !16
  %17 = icmp slt i32 %13, 4, !dbg !17
  %18 = icmp slt i32 %14, 4, !dbg !17
  %19 = shl nsw i32 %13, 4, !dbg !18
  %20 = shl nsw i32 %14, 4, !dbg !18
  %21 = shl nsw i32 %15, 6, !dbg !19
  %22 = shl nsw i32 %16, 6, !dbg !19
  %23 = and i1 %11, %17, !dbg !20
  %24 = and i1 %12, %18, !dbg !20
  %25 = icmp sgt i32 %13, 3, !dbg !21
  %26 = icmp sgt i32 %14, 3, !dbg !21
  %27 = and i1 %11, %25, !dbg !22
  %28 = and i1 %12, %26, !dbg !22
  %29 = insertelement <2 x i32> poison, i32 %9, i64 0, !dbg !23
  %30 = shufflevector <2 x i32> %29, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !23
  %31 = sdiv <2 x i32> %30, <i32 20, i32 5>, !dbg !23
  %32 = extractelement <2 x i32> %31, i64 1, !dbg !24
  %33 = srem i32 %32, 16, !dbg !24
  %34 = srem <2 x i32> %31, splat (i32 4), !dbg !25
  %35 = add nsw i32 %21, %33, !dbg !26
  %36 = add nsw i32 %35, %19, !dbg !27
  %37 = sext i32 %36 to i64, !dbg !28
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !28
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %38, i1 %23, i32 0, i1 %23) #1, !dbg !29
  %40 = sext i32 %35 to i64, !dbg !30
  %41 = getelementptr float, ptr addrspace(1) %1, i64 %40, !dbg !30
  %42 = mul nsw <2 x i32> %34, <i32 5, i32 20>, !dbg !31
  %43 = insertelement <2 x i32> poison, i32 %10, i64 0, !dbg !23
  %44 = shufflevector <2 x i32> %43, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !23
  %45 = sdiv <2 x i32> %44, <i32 20, i32 5>, !dbg !23
  %46 = extractelement <2 x i32> %45, i64 1, !dbg !24
  %47 = srem i32 %46, 16, !dbg !24
  %48 = srem <2 x i32> %45, splat (i32 4), !dbg !25
  %49 = add nsw i32 %22, %47, !dbg !26
  %50 = add nsw i32 %49, %20, !dbg !27
  %51 = sext i32 %50 to i64, !dbg !28
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !28
  %53 = sext i32 %49 to i64, !dbg !30
  %54 = getelementptr float, ptr addrspace(1) %1, i64 %53, !dbg !30
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %52, i1 %24, i32 0, i1 %24) #1, !dbg !29
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %41, i1 %27, i32 0, i1 %27) #1, !dbg !32
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %54, i1 %28, i32 0, i1 %28) #1, !dbg !32
  %.v = select i1 %17, i32 %39, i32 %56, !dbg !33
  %.v1 = select i1 %18, i32 %55, i32 %57, !dbg !33
  %58 = mul nsw <2 x i32> %48, <i32 5, i32 20>, !dbg !31
  %59 = mul nsw i32 %15, 80, !dbg !34
  %60 = mul nsw i32 %16, 80, !dbg !34
  %61 = add nsw i32 %59, %13, !dbg !35
  %62 = extractelement <2 x i32> %42, i64 0, !dbg !36
  %63 = add nsw i32 %61, %62, !dbg !36
  %64 = extractelement <2 x i32> %42, i64 1, !dbg !37
  %65 = add i32 %63, %64, !dbg !37
  %66 = add nsw i32 %60, %14, !dbg !35
  %67 = extractelement <2 x i32> %58, i64 0, !dbg !36
  %68 = add nsw i32 %66, %67, !dbg !36
  %69 = extractelement <2 x i32> %58, i64 1, !dbg !37
  %70 = add i32 %68, %69, !dbg !37
  %71 = sext i32 %65 to i64, !dbg !38
  %72 = getelementptr float, ptr addrspace(1) %2, i64 %71, !dbg !38
  %73 = sext i32 %70 to i64, !dbg !38
  %74 = getelementptr float, ptr addrspace(1) %2, i64 %73, !dbg !38
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %.v, ptr addrspace(1) %72, i1 %11) #1, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %.v1, ptr addrspace(1) %74, i1 %12) #1, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccoi2v7lkwegkzqattgfjjsvkqnwxibuwhpfifllza6big2ofcuc.py", directory: "inductor_cache/co")
!4 = !{ptr @triton_poi_fused_cat_2, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_2, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_2", linkageName: "triton_poi_fused_cat_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 33, column: 18, scope: !7)
!18 = !DILocation(line: 34, column: 39, scope: !7)
!19 = !DILocation(line: 34, column: 48, scope: !7)
!20 = !DILocation(line: 34, column: 60, scope: !7)
!21 = !DILocation(line: 35, column: 19, scope: !7)
!22 = !DILocation(line: 38, column: 50, scope: !7)
!23 = !DILocation(line: 28, column: 21, scope: !7)
!24 = !DILocation(line: 26, column: 26, scope: !7)
!25 = !DILocation(line: 28, column: 27, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 34, column: 45, scope: !7)
!28 = !DILocation(line: 34, column: 30, scope: !7)
!29 = !DILocation(line: 34, column: 53, scope: !7)
!30 = !DILocation(line: 38, column: 30, scope: !7)
!31 = !DILocation(line: 40, column: 32, scope: !7)
!32 = !DILocation(line: 38, column: 43, scope: !7)
!33 = !DILocation(line: 39, column: 33, scope: !7)
!34 = !DILocation(line: 40, column: 48, scope: !7)
!35 = !DILocation(line: 40, column: 30, scope: !7)
!36 = !DILocation(line: 40, column: 37, scope: !7)
!37 = !DILocation(line: 40, column: 45, scope: !7)
!38 = !DILocation(line: 40, column: 25, scope: !7)
!39 = !DILocation(line: 40, column: 60, scope: !7)
!40 = !DILocation(line: 40, column: 4, scope: !7)
