Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/tb_BCDDisplay_isim_beh.exe -prj H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/tb_BCDDisplay_beh.prj work.tb_BCDDisplay 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/../../Practica13_ContadorDecimal/jk/jk.vhd" into library work
Parsing VHDL file "H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/../../Practica13_ContadorDecimal/ffjk/ffjk.vhd" into library work
Parsing VHDL file "H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/../../Practica13_ContadorDecimal/ContadorBCD/ContadorBCD.vhd" into library work
Parsing VHDL file "H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/BCDDisplay.vhd" into library work
Parsing VHDL file "H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/tb_BCDDisplay.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity jk [jk_default]
Compiling architecture behavioral of entity ffjk [ffjk_default]
Compiling architecture behavioral of entity ContadorBCD [contadorbcd_default]
Compiling architecture behavioral of entity BCDDisplay [bcddisplay_default]
Compiling architecture behavior of entity tb_bcddisplay
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: El sistema no puede encontrar la ruta especificada, "isim\tb_BCDDisplay_isim_beh.exe.sim\libPortability.dll".
Compiled 13 VHDL Units
Built simulation executable H:/Logica Secuencial/2do Parcial/Practica14_ContadorDisplay1/BCDDisplay/tb_BCDDisplay_isim_beh.exe
Fuse Memory Usage: 33788 KB
Fuse CPU Usage: 562 ms
