Found cmd = csl_unit
Found cmd = csl_list
Found cmd = csl_interface
Found cmd = csl_register_file
Found cmd = csl_read_interface
Found cmd = csl_write_interface
Found cmd = csl_register
Found cmd = csl_bool
Found cmd = csl_rom
Found cmd = csl_port
Found cmd = csl_signal
Found cmd = csl_bitrange
Found cmd = csl_cell
Found cmd = csl_signal_group
Found cmd = csl_design
Found cmd = csl_testbench
Found cmd = csl_event
Found cmd = csl_arch_state
Found cmd = csl_bool_equation
Found cmd = csl_signal_pattern_generator
Found cmd = csl_include
Found cmd = csl_isa_field
Found cmd = csl_isa_element
Found cmd = csl_enum
Found cmd = csl_field
Found cmd = csl_fifo
Found cmd = csl_address_range
Found cmd = csl_memory_map
Found cmd = csl_memory_map_page
Found cmd = csl_state_data
Found cmd = csl_vector
Found cmd = csl_memory
Found cmd = csl_multi_dim_bitrange
Found cmd = csl_pipeline
Found cmd = csl_pipestage
Found cmd = set_type
Found cmd = set_attr
Found cmd = set_unit_prefix
Found cmd = set_signal_prefix
Found cmd = set_signal_prefix_local
Found cmd = set_depth
Found cmd = set_const_value
Found cmd = set_external
Found cmd = set_number_of_ports
Found cmd = set_address
Found cmd = set_attributes
Found cmd = set_lock_enable_bit
Found cmd = set_mask
Found cmd = set_feedback_mask
Found cmd = set_feedback_element
Found cmd = set_shift_type
Found cmd = set_shift_amount
Found cmd = set_final_shift_value
Found cmd = set_width
Found cmd = set_dim_width
Found cmd = set_bitrange
Found cmd = set_dim_bitrange
Found cmd = set_range
Found cmd = set_dim_range
Found cmd = set_dim_lower_index
Found cmd = set_dim_upper_index
Found cmd = set_offset
Found cmd = set_dim_offset
Found cmd = set_number_of_dimensions
Found cmd = set_cell
Found cmd = set_instance_alteration_bit
Found cmd = set_testbench_verilog_filename
Found cmd = set_vc_timeout
Found cmd = set_period
Found cmd = set_timebase
Found cmd = set_transaction_timeout_count
Found cmd = set_dut_compare_trigger
Found cmd = set_generate_waves_filename
Found cmd = set_instance_name
Found cmd = set_dut_mem
Found cmd = set_dut_mem_init
Found cmd = set_single_line
Found cmd = set_vc_id
Found cmd = set_dut_input_filename
Found cmd = set_dut_output_filename
Found cmd = set_vc_max_num_states
Found cmd = set_connection_type
Found cmd = set_name
Found cmd = set_direction
Found cmd = set_max_num_vectors
Found cmd = set_mem_instance_name
Found cmd = set_event_type
Found cmd = set_stimulus_filename
Found cmd = set_expected_filename
Found cmd = set_vc_output_filename
Found cmd = set_tb_dut_name
Found cmd = set_csim_unit_name
Found cmd = set_pli_socket_name
Found cmd = set_max_error_count
Found cmd = set_radix
Found cmd = set_generator_type
Found cmd = set_pattern
Found cmd = set_start_signal
Found cmd = set_default_value
Found cmd = set_reset
Found cmd = set_duration
Found cmd = set_clk_divider
Found cmd = set_clk_multiplier
Found cmd = set_phase_difference
Found cmd = set_signal_name
Found cmd = set_isa
Found cmd = set_mnemonic
Found cmd = set_decoder_name
Found cmd = set_decoder_out_name_prefix
Found cmd = set_decoder_out_name_suffix
Found cmd = set_dimensions
Found cmd = set_physical_implementation
Found cmd = set_unit_id_address
Found cmd = set_unit_id
Found cmd = set_external_unit_enable
Found cmd = set_value
Found cmd = set_enum
Found cmd = set_enum_item
Found cmd = set_const
Found cmd = set_field
Found cmd = set_position
Found cmd = set_next
Found cmd = set_previous
Found cmd = set_field_position
Found cmd = set_top_unit
Found cmd = set_address_increment
Found cmd = set_next_address
Found cmd = set_access_rights
Found cmd = set_access_rights_enum
Found cmd = set_data_word_width
Found cmd = set_alignment
Found cmd = set_endianess
Found cmd = set_name_length
Found cmd = set_address_visibility
Found cmd = set_prefix
Found cmd = set_unit_name
Found cmd = set_suffix
Found cmd = set_addr_abs
Found cmd = set_addr_rel
Found cmd = set_page_no
Found cmd = set_name_max_length
Found cmd = set_symbol_max_length
Found cmd = set_source
Found cmd = set_compare_event
Found cmd = set_file_name
Found cmd = set_vc_cpp_rd_name
Found cmd = set_vc_cpp_wr_name
Found cmd = set_vc_start_generation_trigger
Found cmd = set_vc_max_number_of_mismatches
Found cmd = set_vc_max_number_of_valid_transactions
Found cmd = set_vc_valid_output_transaction
Found cmd = set_transaction_type
Found cmd = set_dut_mem_init_file
Found cmd = set_capture_event
Found cmd = set_vc_compare_trigger
Found cmd = add_clock
Found cmd = set_model
Found cmd = set_cpp_vector_rd_name
Found cmd = set_cpp_vector_wr_name
Found cmd = set_max_num_of_vectors
Found cmd = set_vc_max_cycles
Found cmd = set_number_of_pipestages
Found cmd = set_previous_pipestage
Found cmd = set_next_pipestage
Found cmd = set_pipestage_number
Found cmd = set_pipestage_name
Found cmd = set_pipestage_valid_input
Found cmd = set_pipestage_valid_output
Found cmd = set_vc_name
Found cmd = set_vc_header_comment
Found cmd = set_version
Found cmd = set_vc_clock
Found cmd = set_vc_reset
Found cmd = set_vc_stall
Found cmd = set_vc_end_generation_trigger
Found cmd = set_vc_capture_edge_type
Found cmd = set_vc_max_number_of_capture_events
Found cmd = set_vc_max_num_of_transaction_events
Found cmd = set_reset_name
Found cmd = set_clock_name
Found cmd = set_rd_clock_name
Found cmd = set_wr_clock_name
Found cmd = set_push_name
Found cmd = set_pop_name
Found cmd = set_full_name
Found cmd = set_empty_name
Found cmd = set_wr_data_name
Found cmd = set_rd_data_name
Found cmd = set_valid_name
Found cmd = set_wr_addr_name
Found cmd = set_rd_addr_name
Found cmd = set_wr_en_name
Found cmd = set_rd_en_name
Found cmd = set_method
Found cmd = set_pipestage
Found cmd = set_msb
Found cmd = set_lsb
Found cmd = set_upper_index
Found cmd = set_lower_index
Found cmd = set_num_rd_ifc
Found cmd = set_num_wr_ifc
Found cmd = get_interface
Found cmd = get_signal_value
Found cmd = get_type
Found cmd = get_attr
Found cmd = get_unit_prefix
Found cmd = get_signal_prefix
Found cmd = get_signal_prefix_local
Found cmd = get_depth
Found cmd = get_attributes
Found cmd = get_input_field
Found cmd = get_output_field
Found cmd = get_lock_enable_bit
Found cmd = get_cnt_dir_signal
Found cmd = get_width
Found cmd = get_dim_width
Found cmd = get_bitrange
Found cmd = get_dim_bitrange
Found cmd = get_range
Found cmd = get_lower
Found cmd = get_dim_lower
Found cmd = get_upper
Found cmd = get_dim_upper
Found cmd = get_offset
Found cmd = get_dim_offset
Found cmd = get_number_of_dimensions
Found cmd = get_cell
Found cmd = get_transaction_timeout_count
Found cmd = get_simulation_timeout_count
Found cmd = get_vc_id
Found cmd = get_vc_max_num_states
Found cmd = get_name
Found cmd = get_filename
Found cmd = get_max_num_vectors
Found cmd = get_max_error_count
Found cmd = get_isa
Found cmd = get_mnemonic
Found cmd = get_value
Found cmd = get_enum
Found cmd = get_enum_item
Found cmd = get_const
Found cmd = get_field
Found cmd = get_fieldlist
Found cmd = get_next_address
Found cmd = get_access_rights_enum
Found cmd = get_lower_bound
Found cmd = get_upper_bound
Found cmd = get_data_word_width
Found cmd = get_alignment
Found cmd = get_endianess
Found cmd = get_name_length
Found cmd = get_address_visibility
Found cmd = get_prefix
Found cmd = get_suffix
Found cmd = get_symbol_length
Found cmd = get_address_increment
Found cmd = get_vc_max_number_of_valid_transactions
Found cmd = get_vc_name
Found cmd = get_vc_header_comment
Found cmd = get_vc_clock
Found cmd = get_vc_reset
Found cmd = get_vc_stall
Found cmd = get_vc_compare_trigger
Found cmd = get_vc_start_generation_trigger
Found cmd = get_vc_end_generation_trigger
Found cmd = get_vc_capture_edge_type
Found cmd = get_vc_max_number_of_capture_events
Found cmd = get_vc_max_number_of_mismatches
Found cmd = get_vc_timeout
Found cmd = get_vc_output_filename
Found cmd = get_vc_cpp_rd_name
Found cmd = get_vc_cpp_wr_name
Found cmd = get_vc_radix
Found cmd = get_vc_module
Found cmd = get_output_filename
Found cmd = get_reset_name
Found cmd = get_clock_name
Found cmd = get_rd_clock_name
Found cmd = get_wr_clock_name
Found cmd = get_push_name
Found cmd = get_pop_name
Found cmd = get_full_name
Found cmd = get_empty_name
Found cmd = get_wr_data_name
Found cmd = get_rd_data_name
Found cmd = get_valid_name
Found cmd = get_wr_addr_name
Found cmd = get_rd_addr_name
Found cmd = get_wr_en_name
Found cmd = get_rd_en_name
Found cmd = get_pipestage
Found cmd = get_msb
Found cmd = get_lsb
Found cmd = get_radix
Found cmd = initialize
[INFO] generate_hdl_directory_list ls_cmd = ls /home/monicah/svn/misc/docs/lang_manuals/mif/*mif
[INFO] generate_hdl_directory_list = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_auto_router.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_fifo.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_interconnect.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_isa.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_language.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_memory_map.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_memory.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_pipeline.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_register_file.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_register.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_testbench.mif
/home/monicah/svn/misc/docs/lang_manuals/mif/csl_verification_components.mif

[INFO] generate_hdl_directory_list = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_auto_router.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_fifo.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_interconnect.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_isa.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_language.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_memory_map.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_memory.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_pipeline.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_register_file.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_register.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_testbench.mif /home/monicah/svn/misc/docs/lang_manuals/mif/csl_verification_components.mif
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_auto_router.mif

Command summary command list DIR: chapterName = csl_auto_router command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_auto_router Command summary cmd :0=  unit_object_name.set_auto_router(flag) appears in cmd order: Cmd summary cmd in chapter 0 
Cmd summary Chapter: csl_auto_router Command summary cmd :1=  unit_object_name.auto_connect_filter(//filter_enumeration_to_be_added//) appears in cmd order: Cmd summary cmd in chapter 1 
Cmd summary Chapter: csl_auto_router Command summary cmd :2=  signal_group_name.l\x92 st(list_of_signals) appears in cmd order: Cmd summary cmd in chapter 2 
Cmd summary Chapter: csl_auto_router Command summary cmd :3=  signal_group_or_port_object_name.connect(signal_group_or_port_object_name) appears in cmd order: 
Cmd summary Chapter: csl_auto_router Command summary cmd :4=  connect(connection_object_name1,connection_object_name0) appears in cmd order: Cmd summary cmd in chapter 3 
Cmd summary Chapter: csl_auto_router Command summary cmd :5=  autorouter_connect_bus_to_split_bus(ON|OFF) appears in cmd order: Cmd summary cmd in chapter 4 

Chapter command list DIR: chapterName = csl_auto_router commands found in chapter
Cmd Chapter: csl_auto_router 0=  unit_object_name.set_auto_router(flag) appears in command summary in cmd order: 
Cmd Chapter: csl_auto_router 1=  unit_object_name.auto_connect_filter(//filter_enumeration_to_be_added//) appears in command summary in cmd order: 
Cmd Chapter: csl_auto_router 2=  signal_group_name.l\x92 st(list_of_signals) appears in command summary in cmd order: 
Cmd Chapter: csl_auto_router 3=  connect(connection_object_name1,connection_object_name0) appears in command summary in cmd order: 
Cmd Chapter: csl_auto_router 4=  autorouter_connect_bus_to_split_bus(ON|OFF) appears in command summary in cmd order: 

DIR: chapterName = csl_auto_router command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_auto_router Command summary Cmd  signal_group_or_port_object_name.connect(signal_group_or_port_object_name) NOT defined in chapter commands

DIR: chapterName = csl_auto_router commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_auto_router componentName = auto_router tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = auto_router cmd =  signal_group_name.l\x92 st(list_of_signals) cmd = l\x92 st grep = grep l\x92 st /home/monicah/svn/test/csl/*auto_router*/*.csl
[ERROR] Test check DIR: chapterName = csl_auto_router cmd: l\x92 st does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = auto_router cmd =  connect(connection_object_name1,connection_object_name0) cmd =  connect grep = grep  connect /home/monicah/svn/test/csl/*auto_router*/*.csl
[ERROR] Test check DIR: chapterName = csl_auto_router cmd:  connect does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = auto_router cmd =  autorouter_connect_bus_to_split_bus(ON|OFF) cmd =  autorouter_connect_bus_to_split_bus grep = grep  autorouter_connect_bus_to_split_bus /home/monicah/svn/test/csl/*auto_router*/*.csl
[ERROR] Test check DIR: chapterName = csl_auto_router cmd:  autorouter_connect_bus_to_split_bus does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = auto_router cmd =  unit_object_name.set_auto_router(flag) cmd = set_auto_router grep = grep set_auto_router /home/monicah/svn/test/csl/*auto_router*/*.csl
[ERROR] Test check DIR: chapterName = csl_auto_router cmd: set_auto_router does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = auto_router cmd =  unit_object_name.auto_connect_filter(//filter_enumeration_to_be_added//) cmd = auto_connect_filter grep = grep auto_connect_filter /home/monicah/svn/test/csl/*auto_router*/*.csl
[ERROR] Test check DIR: chapterName = csl_auto_router cmd: auto_connect_filter does NOT appear in any WORK/test/csl tests 

Chapter: csl_auto_router Commands which contain formatting characters which need to be moved out of the command
[ERROR] Contains formatting char: line =     <XRefSrcText `10624: CSLInstruction: signal_group_name.l\x92 st(list_of_signals);'>

[ERROR] Contains formatting char: line =     <MText `10624: CSLInstruction: signal_group_name.l\x92 st(list_of_signals);'>

mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_fifo.mif

Command summary command list DIR: chapterName = csl_fifo command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_fifo Command summary cmd :0=  csl_fifo fifo_name appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: csl_fifo in summary cmd:  csl_fifo fifo_name
Cmd summary Chapter: csl_fifo Command summary cmd :1=  set_depth(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: set_depth in summary cmd:  set_depth numeric_expression 
Cmd summary Chapter: csl_fifo Command summary cmd :2=  csl_fifo fifo_name(depth, width) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: csl_fifo in summary cmd:  csl_fifo fifo_name depth, width 
Cmd summary Chapter: csl_fifo Command summary cmd :3=  fifo_name.arch_size (expression) appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :4=  fifo_name.arch_programmable_size (signal_name) appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :5=  fifo_name.arch_imp_type (implementation_type) appears in cmd order: Cmd summary cmd in chapter 3 
Cmd summary Chapter: csl_fifo Command summary cmd :6=  add_logic(priority_bypass) appears in cmd order: Cmd summary cmd in chapter 4 
Cmd summary Chapter: csl_fifo Command summary cmd :7=  fifo_name.arch_asynch_fifo ( ) appears in cmd order: Cmd summary cmd in chapter 5 
Cmd summary Chapter: csl_fifo Command summary cmd :8=  fifo_name.arch_input_reg ({number_of_pipestages}) appears in cmd order: Cmd summary cmd in chapter 6 
Cmd summary Chapter: csl_fifo Command summary cmd :9=  fifo_name.arch_width_extend(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_fifo Command summary cmd :10=  fifo_name.arch_wr_hold ( ) appears in cmd order: Cmd summary cmd in chapter 8 
Cmd summary Chapter: csl_fifo Command summary cmd :11=  set_prefix(prefix_name) appears in cmd order: Cmd summary cmd in chapter 10 
Found lexer cmd: set_prefix in summary cmd:  set_prefix prefix_name 
Cmd summary Chapter: csl_fifo Command summary cmd :12=  fifo_name.arch_high_prio_bypass(signal_name) appears in cmd order: Cmd summary cmd in chapter 11 
Cmd summary Chapter: csl_fifo Command summary cmd :13=  fifo_name.arch_connect_words_to_outputs ([all | list_of_signals]) appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :14=  fifo_name.arch_connect_inputs_to_words ([all | list_of_signals]) appears in cmd order: Cmd summary cmd in chapter 12 
Cmd summary Chapter: csl_fifo Command summary cmd :15=  fifo_name.prefix_name (prefix_name) appears in cmd order: Cmd summary cmd in chapter 9 
Cmd summary Chapter: csl_fifo Command summary cmd :18=  \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d  appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :18=  \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d  appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :18=  \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d  appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :19=  fifo_name.rd_data_connect_top_rd_words_to_ifc (address_range) appears in cmd order: Cmd summary cmd in chapter 13 
Cmd summary Chapter: csl_fifo Command summary cmd :20=  fifo_name.wr_data_connect_top_wr_words_to_ifc (address_range) appears in cmd order: Cmd summary cmd in chapter 14 
Cmd summary Chapter: csl_fifo Command summary cmd :21=  \x0d fifo_name.rd_data_word (signal_name,expression) appears in cmd order: 
Cmd summary Chapter: csl_fifo Command summary cmd :22=  fifo_name.rd_data_sram_rd_side ( ) appears in cmd order: Cmd summary cmd in chapter 15 
Cmd summary Chapter: csl_fifo Command summary cmd :23=  fifo_name.wr_data_sram_wr_side ( ) appears in cmd order: Cmd summary cmd in chapter 16 
Cmd summary Chapter: csl_fifo Command summary cmd :24=  \x0d add_logic(async_reset) appears in cmd order: Cmd summary cmd in chapter 17 
Cmd summary Chapter: csl_fifo Command summary cmd :25=  fifo_name.rd_cntl_pushback (signal_name) appears in cmd order: Cmd summary cmd in chapter 18 
Cmd summary Chapter: csl_fifo Command summary cmd :26=  add_logic(flow_through, numeric_expression) appears in cmd order: Cmd summary cmd in chapter 19 
Cmd summary Chapter: csl_fifo Command summary cmd :27=  fifo_name.rd_cntl_rd_stall (signal_name) appears in cmd order: Cmd summary cmd in chapter 20 
Cmd summary Chapter: csl_fifo Command summary cmd :28=  add_logic(stall_rd_side) appears in cmd order: Cmd summary cmd in chapter 21 
Cmd summary Chapter: csl_fifo Command summary cmd :29=  add_logic(stall_wr_side) appears in cmd order: Cmd summary cmd in chapter 22 
Cmd summary Chapter: csl_fifo Command summary cmd :30=  fifo_name.wr_cntl_wr_release (signal_name) appears in cmd order: Cmd summary cmd in chapter 23 
Cmd summary Chapter: csl_fifo Command summary cmd :31=  fifo_name.status_lwm(address) appears in cmd order: Cmd summary cmd in chapter 24 
Cmd summary Chapter: csl_fifo Command summary cmd :32=  fifo_name.status_hwm (address [,name]) appears in cmd order: Cmd summary cmd in chapter 25 
Cmd summary Chapter: csl_fifo Command summary cmd :33=  fifo_name.status_wr_addr_to_ifc (signal_name) appears in cmd order: Cmd summary cmd in chapter 26 
Cmd summary Chapter: csl_fifo Command summary cmd :34=  fifo_name.status_rd_addr_to_ifc (signal_name) appears in cmd order: Cmd summary cmd in chapter 27 
Cmd summary Chapter: csl_fifo Command summary cmd :35=  fifo_name.arch_credit ( ) appears in cmd order: Cmd summary cmd in chapter 28 
Cmd summary Chapter: csl_fifo Command summary cmd :36=  fifo_name.arch_rd_credit ( ) appears in cmd order: Cmd summary cmd in chapter 29 
Cmd summary Chapter: csl_fifo Command summary cmd :37=  fifo_name.arch_wr_credit ( ) appears in cmd order: Cmd summary cmd in chapter 30 
Cmd summary Chapter: csl_fifo Command summary cmd :38=  add_logic(flow) appears in cmd order: Cmd summary cmd in chapter 31 
Cmd summary Chapter: csl_fifo Command summary cmd :39=  set_reset_name(string) appears in cmd order: Cmd summary cmd in chapter 32 
Found lexer cmd: set_name in summary cmd:  set_reset_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :40=  set_clock_name(string) appears in cmd order: Cmd summary cmd in chapter 33 
Found lexer cmd: set_clock_name in summary cmd:  set_clock_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :41=  string register_file_hid.get_clock_name() appears in cmd order: 
Found lexer cmd: get_clock_name in summary cmd:  string register_file_hid.get_clock_name  
Cmd summary Chapter: csl_fifo Command summary cmd :42=  set_rd_clock_name(string) appears in cmd order: Cmd summary cmd in chapter 34 
Found lexer cmd: set_rd_clock_name in summary cmd:  set_rd_clock_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :43=  string fifo_hid.get_rd_clock_name() appears in cmd order: 
Found lexer cmd: get_rd_clock_name in summary cmd:  string fifo_hid.get_rd_clock_name  
Cmd summary Chapter: csl_fifo Command summary cmd :44=  set_wr_clock_name(string) appears in cmd order: Cmd summary cmd in chapter 35 
Found lexer cmd: set_wr_clock_name in summary cmd:  set_wr_clock_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :45=  string fifo_hid.get_wr_clock_name() appears in cmd order: 
Found lexer cmd: get_wr_clock_name in summary cmd:  string fifo_hid.get_wr_clock_name  
Cmd summary Chapter: csl_fifo Command summary cmd :46=  set_push_name(string) appears in cmd order: Cmd summary cmd in chapter 36 
Found lexer cmd: set_push_name in summary cmd:  set_push_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :47=  string fifo_hid.get_push_name() appears in cmd order: 
Found lexer cmd: get_push_name in summary cmd:  string fifo_hid.get_push_name  
Cmd summary Chapter: csl_fifo Command summary cmd :48=  set_pop_name(string) appears in cmd order: Cmd summary cmd in chapter 37 
Found lexer cmd: set_pop_name in summary cmd:  set_pop_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :49=  string fifo_hid.get_pop_name() appears in cmd order: 
Found lexer cmd: get_pop_name in summary cmd:  string fifo_hid.get_pop_name  
Cmd summary Chapter: csl_fifo Command summary cmd :50=  set_full_name(string) appears in cmd order: Cmd summary cmd in chapter 38 
Found lexer cmd: set_full_name in summary cmd:  set_full_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :53=  string fifo_hid.get_full_name() appears in cmd order: 
Found lexer cmd: get_full_name in summary cmd:  string fifo_hid.get_full_name  
Cmd summary Chapter: csl_fifo Command summary cmd :52=  set_empty_name(string) appears in cmd order: Cmd summary cmd in chapter 39 
Found lexer cmd: set_empty_name in summary cmd:  set_empty_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :53=  string fifo_hid.get_full_name() appears in cmd order: 
Found lexer cmd: get_full_name in summary cmd:  string fifo_hid.get_full_name  
Cmd summary Chapter: csl_fifo Command summary cmd :54=  set_wr_data_name(string) appears in cmd order: Cmd summary cmd in chapter 40 
Found lexer cmd: set_wr_data_name in summary cmd:  set_wr_data_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :55=  string register_file_hid.get_wr_data_name() appears in cmd order: 
Found lexer cmd: get_wr_data_name in summary cmd:  string register_file_hid.get_wr_data_name  
Cmd summary Chapter: csl_fifo Command summary cmd :56=  set_rd_data_name(string) appears in cmd order: Cmd summary cmd in chapter 41 
Found lexer cmd: set_rd_data_name in summary cmd:  set_rd_data_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :57=  string register_file_hid.get_rd_data_name() appears in cmd order: 
Found lexer cmd: get_rd_data_name in summary cmd:  string register_file_hid.get_rd_data_name  
Cmd summary Chapter: csl_fifo Command summary cmd :58=  set_wr_addr_name(string) appears in cmd order: Cmd summary cmd in chapter 42 
Found lexer cmd: set_wr_addr_name in summary cmd:  set_wr_addr_name string 
Cmd summary Chapter: csl_fifo Command summary cmd :59=  set_valid_name(string) appears in cmd order: 
Found lexer cmd: set_valid_name in summary cmd:  set_valid_name string 

Chapter command list DIR: chapterName = csl_fifo commands found in chapter
Cmd Chapter: csl_fifo 0=  csl_fifo fifo_name appears in command summary in cmd order: Chapter cmd in cmd summary 0 
Cmd Chapter: csl_fifo 1=  set_depth(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 2=  csl_fifo fifo_name(depth, width) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 3=  fifo_name.arch_imp_type (implementation_type) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 4=  add_logic(priority_bypass) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 5=  fifo_name.arch_asynch_fifo ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 6=  fifo_name.arch_input_reg ({number_of_pipestages}) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 7=  fifo_name.arch_width_extend(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 8=  fifo_name.arch_wr_hold ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 9=  fifo_name.prefix_name (prefix_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 10=  set_prefix(prefix_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 11=  fifo_name.arch_high_prio_bypass(signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 12=  fifo_name.arch_connect_inputs_to_words ([all | list_of_signals]) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 13=  fifo_name.rd_data_connect_top_rd_words_to_ifc (address_range) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 14=  fifo_name.wr_data_connect_top_wr_words_to_ifc (address_range) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 15=  fifo_name.rd_data_sram_rd_side ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 16=  fifo_name.wr_data_sram_wr_side ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 17=  \x0d add_logic(async_reset) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 18=  fifo_name.rd_cntl_pushback (signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 19=  add_logic(flow_through, numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 20=  fifo_name.rd_cntl_rd_stall (signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 21=  add_logic(stall_rd_side) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 22=  add_logic(stall_wr_side) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 23=  fifo_name.wr_cntl_wr_release (signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 24=  fifo_name.status_lwm(address) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 25=  fifo_name.status_hwm (address [,name]) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 26=  fifo_name.status_wr_addr_to_ifc (signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 27=  fifo_name.status_rd_addr_to_ifc (signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 28=  fifo_name.arch_credit ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 29=  fifo_name.arch_rd_credit ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 30=  fifo_name.arch_wr_credit ( ) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 31=  add_logic(flow) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 32=  set_reset_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 33=  set_clock_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 34=  set_rd_clock_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 35=  set_wr_clock_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 36=  set_push_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 37=  set_pop_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 38=  set_full_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 39=  set_empty_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 40=  set_wr_data_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 41=  set_rd_data_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_fifo 42=  set_wr_addr_name(string) appears in command summary in cmd order: 

DIR: chapterName = csl_fifo command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string fifo_hid.get_push_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  fifo_name.arch_connect_words_to_outputs ([all | list_of_signals]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string fifo_hid.get_pop_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string fifo_hid.get_wr_clock_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string register_file_hid.get_clock_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  fifo_name.arch_programmable_size (signal_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  set_valid_name(string) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  \x0d fifo_name.rd_data_word (signal_name,expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d  NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string register_file_hid.get_wr_data_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string fifo_hid.get_rd_clock_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  fifo_name.arch_size (expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string register_file_hid.get_rd_data_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_fifo Command summary Cmd  string fifo_hid.get_full_name() NOT defined in chapter commands

DIR: chapterName = csl_fifo commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_fifo componentName = fifo tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = fifo cmd =  set_wr_addr_name(string) cmd =  set_wr_addr_name grep = grep  set_wr_addr_name /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd:  set_wr_addr_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  set_wr_data_name(string) cmd =  set_wr_data_name grep = grep  set_wr_data_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_wr_data_name.csl:set_wr_data_name("write_data");
Test check DIR: chapterName = csl_fifo cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/fifo_valid/wr_data.csl:set_wr_data_name("write_data");
Test check DIR: componentName = fifo cmd =  set_clock_name(string) cmd =  set_clock_name grep = grep  set_clock_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_clock_name.csl:set_clock_name("clk");
Test check DIR: chapterName = csl_fifo cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/fifo_valid/clock_name.csl:set_clock_name("clk");
Test check DIR: componentName = fifo cmd =  add_logic(flow) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_input.csl:add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_output.csl:add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_programmable_depth.csl:add_logic(programmable_depth,16);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_sync_fifo.csl:add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/depth_extend.csl:add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow.csl:add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_wr.csl: add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sync_async_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/width_extend.csl:add_logic(width_extend,2);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_hold.csl:add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_words.csl:add_logic(wr_words,0,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl://add_logic second parameter invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_programable_depth.csl:add_logic(programable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_empty.csl: add_logic(almoust_empty,4);//command name is illegal
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_full.csl: add_logic(almoust_full,28);//first parameter 's name is invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(rd_words,45);//error second parameter should be address range
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(flow_through,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   f1.add_logic(flow);//error
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   add_logic(stall_rd);//error should be stall_rd_side
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(flow_through);  //error should be add_logic(flow_throgh,numeric_expression);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(async_fifo);//error f3 is sync   
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/set_dimensions_more_times.csl:	//	add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl://the add_logic cmds  must be called inside the constructor not for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:// the add_logic cmds can't be called for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f1.add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f2.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f3.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f5.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f6.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f7.add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f8.add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f9.add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f10.add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f11.add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f12.add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/wr_relese.csl:    add_logic(wr_relese);//invalid parameter
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/depth_extend.csl: add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_in_tb.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow.csl: add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_input.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_output.csl: add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/progr_depth.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_wr.csl:add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sync_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //add_logic(wr_release);  // to be erased?
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_empty,245);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(almost_full,23);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_empty,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/width_extend.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_hold.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_relese.csl:add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_words.csl:add_logic(wr_words,0,32);
Test check DIR: componentName = fifo cmd =  set_full_name(string) cmd =  set_full_name grep = grep  set_full_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_full_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_full_name.csl:set_full_name("full");
Test check DIR: chapterName = csl_fifo cmd:  set_full_name appears in test /home/monicah/svn/test/csl/fifo_valid/full.csl:set_full_name("full");
Test check DIR: componentName = fifo cmd =  set_pop_name(string) cmd =  set_pop_name grep = grep  set_pop_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_pop_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_pop_name.csl:set_pop_name("pop");
Test check DIR: chapterName = csl_fifo cmd:  set_pop_name appears in test /home/monicah/svn/test/csl/fifo_valid/pop.csl:set_pop_name("pop");
Test check DIR: componentName = fifo cmd =  fifo_name.wr_cntl_wr_release (signal_name) cmd = wr_cntl_wr_release  grep = grep wr_cntl_wr_release  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: wr_cntl_wr_release  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  add_logic(stall_wr_side) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_input.csl:add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_output.csl:add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_programmable_depth.csl:add_logic(programmable_depth,16);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_sync_fifo.csl:add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/depth_extend.csl:add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow.csl:add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_wr.csl: add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sync_async_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/width_extend.csl:add_logic(width_extend,2);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_hold.csl:add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_words.csl:add_logic(wr_words,0,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl://add_logic second parameter invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_programable_depth.csl:add_logic(programable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_empty.csl: add_logic(almoust_empty,4);//command name is illegal
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_full.csl: add_logic(almoust_full,28);//first parameter 's name is invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(rd_words,45);//error second parameter should be address range
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(flow_through,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   f1.add_logic(flow);//error
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   add_logic(stall_rd);//error should be stall_rd_side
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(flow_through);  //error should be add_logic(flow_throgh,numeric_expression);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(async_fifo);//error f3 is sync   
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/set_dimensions_more_times.csl:	//	add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl://the add_logic cmds  must be called inside the constructor not for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:// the add_logic cmds can't be called for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f1.add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f2.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f3.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f5.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f6.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f7.add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f8.add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f9.add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f10.add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f11.add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f12.add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/wr_relese.csl:    add_logic(wr_relese);//invalid parameter
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/depth_extend.csl: add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_in_tb.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow.csl: add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_input.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_output.csl: add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/progr_depth.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_wr.csl:add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sync_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //add_logic(wr_release);  // to be erased?
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_empty,245);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(almost_full,23);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_empty,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/width_extend.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_hold.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_relese.csl:add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_words.csl:add_logic(wr_words,0,32);
Test check DIR: componentName = fifo cmd =  fifo_name.arch_width_extend(numeric_expression) cmd = arch_width_extend grep = grep arch_width_extend /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_width_extend does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  set_rd_clock_name(string) cmd =  set_rd_clock_name grep = grep  set_rd_clock_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_rd_clock_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_rd_clock_name.csl:set_rd_clock_name("rd_clk");
Test check DIR: chapterName = csl_fifo cmd:  set_rd_clock_name appears in test /home/monicah/svn/test/csl/fifo_valid/rd_clk_name.csl:set_rd_clock_name("rd_clk");
Test check DIR: componentName = fifo cmd =  fifo_name.arch_wr_credit ( ) cmd = arch_wr_credit  grep = grep arch_wr_credit  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_wr_credit  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.status_rd_addr_to_ifc (signal_name) cmd = status_rd_addr_to_ifc  grep = grep status_rd_addr_to_ifc  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: status_rd_addr_to_ifc  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.status_lwm(address) cmd = status_lwm grep = grep status_lwm /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: status_lwm does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.arch_imp_type (implementation_type) cmd = arch_imp_type  grep = grep arch_imp_type  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_imp_type  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  add_logic(flow_through, numeric_expression) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_input.csl:add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_output.csl:add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_programmable_depth.csl:add_logic(programmable_depth,16);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_sync_fifo.csl:add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/depth_extend.csl:add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow.csl:add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_wr.csl: add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sync_async_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/width_extend.csl:add_logic(width_extend,2);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_hold.csl:add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_words.csl:add_logic(wr_words,0,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl://add_logic second parameter invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_programable_depth.csl:add_logic(programable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_empty.csl: add_logic(almoust_empty,4);//command name is illegal
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_full.csl: add_logic(almoust_full,28);//first parameter 's name is invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(rd_words,45);//error second parameter should be address range
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(flow_through,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   f1.add_logic(flow);//error
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   add_logic(stall_rd);//error should be stall_rd_side
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(flow_through);  //error should be add_logic(flow_throgh,numeric_expression);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(async_fifo);//error f3 is sync   
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/set_dimensions_more_times.csl:	//	add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl://the add_logic cmds  must be called inside the constructor not for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:// the add_logic cmds can't be called for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f1.add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f2.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f3.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f5.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f6.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f7.add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f8.add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f9.add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f10.add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f11.add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f12.add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/wr_relese.csl:    add_logic(wr_relese);//invalid parameter
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/depth_extend.csl: add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_in_tb.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow.csl: add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_input.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_output.csl: add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/progr_depth.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_wr.csl:add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sync_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //add_logic(wr_release);  // to be erased?
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_empty,245);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(almost_full,23);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_empty,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/width_extend.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_hold.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_relese.csl:add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_words.csl:add_logic(wr_words,0,32);
Test check DIR: componentName = fifo cmd =  fifo_name.arch_wr_hold ( ) cmd = arch_wr_hold  grep = grep arch_wr_hold  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_wr_hold  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  set_wr_clock_name(string) cmd =  set_wr_clock_name grep = grep  set_wr_clock_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_wr_clock_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_wr_clock_name.csl:set_wr_clock_name("wr_clk");
Test check DIR: chapterName = csl_fifo cmd:  set_wr_clock_name appears in test /home/monicah/svn/test/csl/fifo_valid/wr_clk_name.csl:set_wr_clock_name("wr_clk");
Test check DIR: componentName = fifo cmd =  csl_fifo fifo_name cmd =  csl_fifo fifo_name grep = grep  csl_fifo fifo_name /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd:  csl_fifo fifo_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  \x0d add_logic(async_reset) cmd =  \x0d add_logic grep = grep  \x0d add_logic /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd:  \x0d add_logic does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.arch_connect_inputs_to_words ([all | list_of_signals]) cmd = arch_connect_inputs_to_words  grep = grep arch_connect_inputs_to_words  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_connect_inputs_to_words  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.wr_data_connect_top_wr_words_to_ifc (address_range) cmd = wr_data_connect_top_wr_words_to_ifc  grep = grep wr_data_connect_top_wr_words_to_ifc  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: wr_data_connect_top_wr_words_to_ifc  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.prefix_name (prefix_name) cmd = prefix_name  grep = grep prefix_name  /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd: prefix_name  appears in test /home/monicah/svn/test/csl/fifo_invalid/prefix_name.csl:    set_prefix_name("fifo_a."); //no such command in fifo cmd summary
Test check DIR: chapterName = csl_fifo cmd: prefix_name  appears in test /home/monicah/svn/test/csl/fifo_invalid/set_prefix.csl:    set_prefix_name("fifo_a.");//invalid cmd he valid version is: set_prefix
Test check DIR: componentName = fifo cmd =  set_prefix(prefix_name) cmd =  set_prefix grep = grep  set_prefix /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_prefix.csl:set_prefix("fifo_a");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		set_prefix("pre");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    set_prefix("abc"); 
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   set_prefix("abc");   
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/prefix_name.csl:    set_prefix_name("fifo_a."); //no such command in fifo cmd summary
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/set_prefix.csl:    set_prefix_name("fifo_a.");//invalid cmd he valid version is: set_prefix
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f4.set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    set_prefix("pre");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    set_prefix("pre");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_prefix("abc");
Test check DIR: chapterName = csl_fifo cmd:  set_prefix appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    set_prefix("abc"); 
Test check DIR: componentName = fifo cmd =  fifo_name.arch_rd_credit ( ) cmd = arch_rd_credit  grep = grep arch_rd_credit  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_rd_credit  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.status_hwm (address [,name]) cmd = status_hwm  grep = grep status_hwm  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: status_hwm  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.arch_input_reg ({number_of_pipestages}) cmd = arch_input_reg  grep = grep arch_input_reg  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_input_reg  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  add_logic(stall_rd_side) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_input.csl:add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_output.csl:add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_programmable_depth.csl:add_logic(programmable_depth,16);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_sync_fifo.csl:add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/depth_extend.csl:add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow.csl:add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_wr.csl: add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sync_async_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/width_extend.csl:add_logic(width_extend,2);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_hold.csl:add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_words.csl:add_logic(wr_words,0,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl://add_logic second parameter invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_programable_depth.csl:add_logic(programable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_empty.csl: add_logic(almoust_empty,4);//command name is illegal
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_full.csl: add_logic(almoust_full,28);//first parameter 's name is invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(rd_words,45);//error second parameter should be address range
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(flow_through,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   f1.add_logic(flow);//error
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   add_logic(stall_rd);//error should be stall_rd_side
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(flow_through);  //error should be add_logic(flow_throgh,numeric_expression);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(async_fifo);//error f3 is sync   
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/set_dimensions_more_times.csl:	//	add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl://the add_logic cmds  must be called inside the constructor not for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:// the add_logic cmds can't be called for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f1.add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f2.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f3.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f5.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f6.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f7.add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f8.add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f9.add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f10.add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f11.add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f12.add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/wr_relese.csl:    add_logic(wr_relese);//invalid parameter
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/depth_extend.csl: add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_in_tb.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow.csl: add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_input.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_output.csl: add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/progr_depth.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_wr.csl:add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sync_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //add_logic(wr_release);  // to be erased?
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_empty,245);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(almost_full,23);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_empty,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/width_extend.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_hold.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_relese.csl:add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_words.csl:add_logic(wr_words,0,32);
Test check DIR: componentName = fifo cmd =  fifo_name.wr_data_sram_wr_side ( ) cmd = wr_data_sram_wr_side  grep = grep wr_data_sram_wr_side  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: wr_data_sram_wr_side  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  csl_fifo fifo_name(depth, width) cmd =  csl_fifo fifo_name grep = grep  csl_fifo fifo_name /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd:  csl_fifo fifo_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  add_logic(priority_bypass) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_input.csl:add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_output.csl:add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_programmable_depth.csl:add_logic(programmable_depth,16);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_sync_fifo.csl:add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/depth_extend.csl:add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow.csl:add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_wr.csl: add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall.csl:add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sync_async_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/width_extend.csl:add_logic(width_extend,2);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_hold.csl:add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_words.csl:add_logic(wr_words,0,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl://add_logic second parameter invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_parallel_output_invalid_parameter.csl:		add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_programable_depth.csl:add_logic(programable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_empty.csl: add_logic(almoust_empty,4);//command name is illegal
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_full.csl: add_logic(almoust_full,28);//first parameter 's name is invalid
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(depth_extend, 10);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_commands_works_inOthers_csl_elements.csl:		add_logic(sync_fifo);	
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(rd_words,45);//error second parameter should be address range
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   add_logic(flow_through,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(flow_through,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   f1.add_logic(flow);//error
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   add_logic(stall_rd);//error should be stall_rd_side
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   add_logic(flow_through);  //error should be add_logic(flow_throgh,numeric_expression);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   add_logic(async_fifo);//error f3 is sync   
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/set_dimensions_more_times.csl:	//	add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl://the add_logic cmds  must be called inside the constructor not for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f1.add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    f2.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:// the add_logic cmds can't be called for a fifo instance
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f1.add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f2.add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f3.add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f5.add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f6.add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f7.add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f8.add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f9.add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f10.add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f11.add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    f12.add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_invalid/wr_relese.csl:    add_logic(wr_relese);//invalid parameter
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_empty.csl:add_logic(almost_empty, 4);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_full.csl:add_logic(almost_full,28);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/async_reset.csl:add_logic(async_reset);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/credit.csl:add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/depth_extend.csl: add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_in_tb.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow.csl: add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/flow_through.csl:add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_rd_addr.csl:add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/out_wr_addr.csl:add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_input.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_output.csl: add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/priority_bypass.csl:add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/progr_depth.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/pushback.csl:add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_credit.csl:add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/rd_words.csl:add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_rd.csl:add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sram_wr.csl:add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_rd_side.csl:add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/stall_wr_side.csl:add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/sync_fifo.csl:add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(programmable_depth, 12);		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(depth_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(width_extend, 8);  //32+8=40
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_hold, 5);  //32+8=40		
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_output, a);    // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //		add_logic(parallel_input, b);     // the 2'nd parameter must be: "all" or vector_of_addresses
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_words, 12,24);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow_through,12);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    //add_logic(wr_release);  // to be erased?
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_empty, 23);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(almost_full, 46);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_empty,245);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(sync_fifo);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(output_rd_addr);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(credit);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   add_logic(almost_full,23);  
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(almost_full,23); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    add_logic(output_rd_addr); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(async_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(programmable_depth,1);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(priority_bypass);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sync_fifo);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(depth_extend,8);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(width_extend,6);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_hold,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_output,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(parallel_input,all);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_words,0,29);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_words,0,32);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_rd);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(sram_wr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(pushback);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow_through,9);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_rd_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(stall_wr_side);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_release); 
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_empty,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(almost_full,255);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_wr_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(output_rd_addr);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(rd_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    add_logic(flow);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/width_extend.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_credit.csl:add_logic(wr_credit);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_hold.csl: add_logic(wr_hold,5);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_relese.csl:add_logic(wr_release);
Test check DIR: chapterName = csl_fifo cmd:  add_logic appears in test /home/monicah/svn/test/csl/fifo_valid/wr_words.csl:add_logic(wr_words,0,32);
Test check DIR: componentName = fifo cmd =  fifo_name.rd_cntl_rd_stall (signal_name) cmd = rd_cntl_rd_stall  grep = grep rd_cntl_rd_stall  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: rd_cntl_rd_stall  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  set_depth(numeric_expression) cmd =  set_depth grep = grep  set_depth /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_input.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_parallel_output.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_programmable_depth.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_stall.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_sync_fifo.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/add_logic_write_release.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_empty.csl:set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/almost_full.csl:set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/async_reset.csl:set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/credit.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/csl_fifo.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/depth_extend.csl:set_depth(128);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/flow_through.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_rd_addr.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/output_wr_addr.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/priority_bypass.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/pushback.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_credit.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/rd_words.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_clock_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_empty_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_full_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_physical_implementation.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_pop_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_prefix.csl:set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_push_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_rd_clock_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_rd_data_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_reset_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_valid_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_wr_clock_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_wr_data_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_rd.csl:set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sram_wr.csl:set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_rd_side.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/stall_wr_side.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/sync_async_fifo.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/width_extend.csl:set_depth(128);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_credit.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_hold.csl:set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_doc_examples/wr_words.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/add_logic_programable_depth.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_empty.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/almoust_full.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_no_set_depth.csl:  set_width(32);//error.....we don't have set_depth
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/fifo_no_set_width.csl:  set_depth(4);//error.....we don't have set_width
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:   set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo10.csl:    set_depth(11);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo11.csl:   set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo12.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo13.csl://error we don't have set_depth,set_width
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl://error don't instantiate a fifo in other fifos and some of the fifos don't have set_width,set_depth
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo14.csl:    set_depth(8); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo15.csl://error we don't have set_depth
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo3.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   set_depth(7); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo4.csl:   set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   set_depth(6);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo6.csl:   set_depth(7); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo7.csl:   set_depth(7); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/invalid_fifo8.csl:   set_dimensions(5,7);//error should be set_width,set_depth
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/parallel_input.csl:    set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/parallel_output.csl:    set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/prefix_name.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/rf_no_set_depth.csl://error:we don't have set_depth
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/rf_no_set_width.csl:    set_depth(3);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/set_phisical_implementation.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/set_prefix.csl:    set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo14.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(12);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(23);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(11);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(5);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/test_fifo15.csl:    set_depth(35);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_invalid/wr_relese.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_empty.csl:set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/almoust_full.csl:set_depth(32);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/async_reset.csl:set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/clock_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/credit.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/depth_extend.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/empty.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_commands.csl:    set_depth(12);	
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_in_tb.csl:    set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_name.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/fifo_set_width_with_plus.csl:  set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/flow.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/flow_through.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/full.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/invalid_fifo1.csl:  set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/out_rd_addr.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/out_wr_addr.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_input.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/parallel_output.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/phisical_iplementatio.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/pop.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/priority_bypass.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/progr_depth.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/pushback.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/push.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/rd_clk_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/rd_credit.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/rd_data.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/rd_words.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/reset_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/sram_rd.csl:set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/sram_wr.csl:set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/stall.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/stall_rd_side.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/stall_wr_side.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/sync_fifo.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/temp.csl:    set_depth(32);	
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo10.csl:    set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    set_depth(6); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo11.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo12.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    set_depth(6);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo13.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:     set_depth(12);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(22);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(14);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(22);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(9);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(13);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(11);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo1.csl:    set_depth(9);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(12);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(23);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(11);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(5);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(2);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo2.csl:    set_depth(35);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    set_depth(6);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    set_depth(6);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo3.csl:    set_depth(33);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:   set_depth(80);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:   set_depth(54);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(34);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(12);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(56);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(34);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(6);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo4.csl:    set_depth(22);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(27); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo5.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:    set_depth(10);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   set_depth(37); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo6.csl:   set_depth(7);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo7.csl:   set_depth(67);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo7.csl:   set_depth(73); 
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo8.csl:   set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/test_fifo9.csl:    set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/valid.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/width_extend.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/wr_clk_name.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/wr_credit.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/wr_data.csl:set_depth(4);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/wr_hold.csl:set_depth(16);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/wr_relese.csl:set_depth(8);
Test check DIR: chapterName = csl_fifo cmd:  set_depth appears in test /home/monicah/svn/test/csl/fifo_valid/wr_words.csl:set_depth(8);
Test check DIR: componentName = fifo cmd =  fifo_name.rd_cntl_pushback (signal_name) cmd = rd_cntl_pushback  grep = grep rd_cntl_pushback  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: rd_cntl_pushback  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.arch_credit ( ) cmd = arch_credit  grep = grep arch_credit  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_credit  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  set_empty_name(string) cmd =  set_empty_name grep = grep  set_empty_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_empty_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_empty_name.csl:set_empty_name("empty");
Test check DIR: chapterName = csl_fifo cmd:  set_empty_name appears in test /home/monicah/svn/test/csl/fifo_valid/empty.csl:set_empty_name("empty");
Test check DIR: componentName = fifo cmd =  fifo_name.status_wr_addr_to_ifc (signal_name) cmd = status_wr_addr_to_ifc  grep = grep status_wr_addr_to_ifc  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: status_wr_addr_to_ifc  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.arch_high_prio_bypass(signal_name) cmd = arch_high_prio_bypass grep = grep arch_high_prio_bypass /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_high_prio_bypass does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.rd_data_sram_rd_side ( ) cmd = rd_data_sram_rd_side  grep = grep rd_data_sram_rd_side  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: rd_data_sram_rd_side  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  set_reset_name(string) cmd =  set_reset_name grep = grep  set_reset_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_reset_name.csl:set_reset_name("rst");
Test check DIR: chapterName = csl_fifo cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/fifo_valid/reset_name.csl:set_reset_name("rst");
Test check DIR: componentName = fifo cmd =  set_push_name(string) cmd =  set_push_name grep = grep  set_push_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_push_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_push_name.csl:set_push_name("push");
Test check DIR: chapterName = csl_fifo cmd:  set_push_name appears in test /home/monicah/svn/test/csl/fifo_valid/push.csl:set_push_name("push");
Test check DIR: componentName = fifo cmd =  set_rd_data_name(string) cmd =  set_rd_data_name grep = grep  set_rd_data_name /home/monicah/svn/test/csl/*fifo*/*.csl
Test check DIR: chapterName = csl_fifo cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/fifo_doc_examples/set_rd_data_name.csl:set_rd_data_name("read_data");
Test check DIR: chapterName = csl_fifo cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/fifo_valid/rd_data.csl:set_rd_data_name("read_data");
Test check DIR: componentName = fifo cmd =  fifo_name.arch_asynch_fifo ( ) cmd = arch_asynch_fifo  grep = grep arch_asynch_fifo  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: arch_asynch_fifo  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = fifo cmd =  fifo_name.rd_data_connect_top_rd_words_to_ifc (address_range) cmd = rd_data_connect_top_rd_words_to_ifc  grep = grep rd_data_connect_top_rd_words_to_ifc  /home/monicah/svn/test/csl/*fifo*/*.csl
[ERROR] Test check DIR: chapterName = csl_fifo cmd: rd_data_connect_top_rd_words_to_ifc  does NOT appear in any WORK/test/csl tests 

Chapter: csl_fifo Commands which contain formatting characters which need to be moved out of the command
[ERROR] Contains formatting char: line =     <XRefSrcText `89220: CSLInstruction: fifo_name.arch_imp_type (implementation_type);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `61424: CSLInstruction: fifo_name.arch_asynch_fifo ( );\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `62161: CSLInstruction: fifo_name.arch_input_reg ({number_of_pipestages});\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `46114: CSLInstruction: fifo_name.arch_width_extend(numeric_expression);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `70692: CSLInstruction: fifo_name.arch_wr_hold ( );\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `36659: CSLInstruction: fifo_name.prefix_name (prefix_name);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `17629: CSLInstruction: set_prefix(prefix_name);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `29058: CSLInstruction: fifo_name.arch_connect_inputs_to_words ([all | list_of_signals]);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `75304: CSLInstruction: fifo_name.rd_data_connect_top_rd_words_to_ifc (address_range);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `42052: CSLInstruction: fifo_name.rd_data_sram_rd_side ( );\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `59105: CSLInstruction: fifo_name.wr_data_sram_wr_side ( );\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `87222: CSLInstruction: \x0d add_logic(async_reset);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `30485: CSLInstruction: fifo_name.rd_cntl_pushback (signal_name);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `73602: CSLInstruction: fifo_name.wr_cntl_wr_release (signal_name);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `33332: CSLInstruction: fifo_name.status_hwm (address [,name]);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `35332: CSLInstruction: fifo_name.status_wr_addr_to_ifc (signal_name);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `45584: CSLInstruction: fifo_name.arch_rd_credit ( );\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `44623: CSLInstruction: fifo_name.arch_wr_credit ( );\x0d '>

[ERROR] Contains formatting char: line =     <MText `88780: CSLInstruction: fifo_name.arch_size (expression);\x0d '>

[ERROR] Contains formatting char: line =     <MText `89220: CSLInstruction: fifo_name.arch_imp_type (implementation_type);\x0d '>

[ERROR] Contains formatting char: line =     <MText `61424: CSLInstruction: fifo_name.arch_asynch_fifo ( );\x0d '>

[ERROR] Contains formatting char: line =     <MText `62161: CSLInstruction: fifo_name.arch_input_reg ({number_of_pipestages});\x0d '>

[ERROR] Contains formatting char: line =     <MText `46114: CSLInstruction: fifo_name.arch_width_extend(numeric_expression);\x0d '>

[ERROR] Contains formatting char: line =     <MText `70692: CSLInstruction: fifo_name.arch_wr_hold ( );\x0d '>

[ERROR] Contains formatting char: line =     <MText `17629: CSLInstruction: set_prefix(prefix_name);\x0d '>

[ERROR] Contains formatting char: line =     <MText `29058: CSLInstruction: fifo_name.arch_connect_inputs_to_words ([all | list_of_signals]);\x0d '>

[ERROR] Contains formatting char: line =     <MText `36659: CSLInstruction: fifo_name.prefix_name (prefix_name);\x0d '>

[ERROR] Contains formatting char: line =     <MText `66555: CSLInstruction: \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d ;'>

[ERROR] Contains formatting char: line =     <MText `78420: CSLInstruction: \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d ;'>

[ERROR] Contains formatting char: line =     <MText `83631: CSLInstruction: \x0d \x0d fifo_name.arch_rd_top_value([range, ]signal_name)\x0d ;'>

[ERROR] Contains formatting char: line =     <MText `75304: CSLInstruction: fifo_name.rd_data_connect_top_rd_words_to_ifc (address_range);\x0d '>

[ERROR] Contains formatting char: line =     <MText `44432: CSLInstruction: \x0d fifo_name.rd_data_word (signal_name,expression);\x0d '>

[ERROR] Contains formatting char: line =     <MText `42052: CSLInstruction: fifo_name.rd_data_sram_rd_side ( );\x0d '>

[ERROR] Contains formatting char: line =     <MText `59105: CSLInstruction: fifo_name.wr_data_sram_wr_side ( );\x0d '>

[ERROR] Contains formatting char: line =     <MText `87222: CSLInstruction: \x0d add_logic(async_reset);\x0d '>

[ERROR] Contains formatting char: line =     <MText `30485: CSLInstruction: fifo_name.rd_cntl_pushback (signal_name);\x0d '>

[ERROR] Contains formatting char: line =     <MText `73602: CSLInstruction: fifo_name.wr_cntl_wr_release (signal_name);\x0d '>

[ERROR] Contains formatting char: line =     <MText `33332: CSLInstruction: fifo_name.status_hwm (address [,name]);\x0d '>

[ERROR] Contains formatting char: line =     <MText `35332: CSLInstruction: fifo_name.status_wr_addr_to_ifc (signal_name);\x0d '>

[ERROR] Contains formatting char: line =     <MText `45584: CSLInstruction: fifo_name.arch_rd_credit ( );\x0d '>

[ERROR] Contains formatting char: line =     <MText `44623: CSLInstruction: fifo_name.arch_wr_credit ( );\x0d '>

mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_interconnect.mif

Command summary command list DIR: chapterName = csl_interconnect command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_interconnect Command summary cmd :0=  csl_bit_range bit_range_name(number_expression) appears in cmd order: 
Cmd summary Chapter: csl_interconnect Command summary cmd :1=  csl_signal signal_object_name appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_object_name
Cmd summary Chapter: csl_interconnect Command summary cmd :2=  csl_signal signal_name(width) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_name width 
Cmd summary Chapter: csl_interconnect Command summary cmd :3=  csl_signal signal_object_name([signal_data_type][,width]) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_object_name  signal_data_type  ,width  
Cmd summary Chapter: csl_interconnect Command summary cmd :4=  csl_signal signal_object_name(upper_limit,lower_limit) appears in cmd order: Cmd summary cmd in chapter 3 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_object_name upper_limit,lower_limit 
Cmd summary Chapter: csl_interconnect Command summary cmd :5=  csl_signal signal_object_name(bitrange_object_name) appears in cmd order: Cmd summary cmd in chapter 4 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_object_name bitrange_object_name 
Cmd summary Chapter: csl_interconnect Command summary cmd :6=  csl_signal signal_name([.dim(width)]+) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_name  .dim width  + 
Cmd summary Chapter: csl_interconnect Command summary cmd :7=  signal_object_name.set_bitrange(bitrange_object_name) appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: set_bitrange in summary cmd:  signal_object_name.set_bitrange bitrange_object_name 
Cmd summary Chapter: csl_interconnect Command summary cmd :8=  int signal_name.get_bit_range() appears in cmd order: 
Cmd summary Chapter: csl_interconnect Command summary cmd :9=  signal_object_name.set_range(upper_limit, lower_limit) appears in cmd order: Cmd summary cmd in chapter 7 
Found lexer cmd: set_range in summary cmd:  signal_object_name.set_range upper_limit, lower_limit 
Cmd summary Chapter: csl_interconnect Command summary cmd :10=  signal_object_name.set_lower_index(numeric_expression) appears in cmd order: 
Found lexer cmd: set_lower_index in summary cmd:  signal_object_name.set_lower_index numeric_expression 
Cmd summary Chapter: csl_interconnect Command summary cmd :11=  signal_object_name.set_offset(numeric_expression) appears in cmd order: 
Found lexer cmd: set_offset in summary cmd:  signal_object_name.set_offset numeric_expression 
Cmd summary Chapter: csl_interconnect Command summary cmd :12=  csl_signal_type signal_name.get_type() appears in cmd order: Cmd summary cmd in chapter 9 
Found lexer cmd: get_type in summary cmd:  csl_signal_type signal_name.get_type  
Cmd summary Chapter: csl_interconnect Command summary cmd :13=  csl_signal_type signal_object_name.get_type() appears in cmd order: 
Found lexer cmd: get_type in summary cmd:  csl_signal_type signal_object_name.get_type  
Cmd summary Chapter: csl_interconnect Command summary cmd :14=  signal_name.set_lower_index(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 10 
Found lexer cmd: set_lower_index in summary cmd:  signal_name.set_lower_index numeric_expression 
Cmd summary Chapter: csl_interconnect Command summary cmd :17=  csl_signal_attr signal_object_name.get_attr() appears in cmd order: 
Found lexer cmd: csl_signal in summary cmd:  csl_signal_attr signal_object_name.get_attr  
Cmd summary Chapter: csl_interconnect Command summary cmd :16=  csl_signal_attr signal_name.get_attr() appears in cmd order: 
Found lexer cmd: csl_signal in summary cmd:  csl_signal_attr signal_name.get_attr  
Cmd summary Chapter: csl_interconnect Command summary cmd :17=  csl_signal_attr signal_object_name.get_attr() appears in cmd order: 
Found lexer cmd: csl_signal in summary cmd:  csl_signal_attr signal_object_name.get_attr  
Cmd summary Chapter: csl_interconnect Command summary cmd :18=  csl_signal_group signal_group_name appears in cmd order: Cmd summary cmd in chapter 11 
Found lexer cmd: csl_signal in summary cmd:  csl_signal_group signal_group_name
Cmd summary Chapter: csl_interconnect Command summary cmd :19=  signal_group_instance.generate_individual_rtl_signals(on|off) appears in cmd order: Cmd summary cmd in chapter 12 
Cmd summary Chapter: csl_interconnect Command summary cmd :20=  csl_unit unit_name appears in cmd order: Cmd summary cmd in chapter 13 
Found lexer cmd: csl_unit in summary cmd:  csl_unit unit_name
Cmd summary Chapter: csl_interconnect Command summary cmd :21=  set_type( combinational | sequential ) appears in cmd order: 
Found lexer cmd: set_type in summary cmd:  set_type  combinational | sequential  
Cmd summary Chapter: csl_interconnect Command summary cmd :22=  csl_port port_name(port_direction[,port_type][,range]) appears in cmd order: Cmd summary cmd in chapter 14 
Found lexer cmd: csl_port in summary cmd:  csl_port port_name port_direction ,port_type  ,range  
Cmd summary Chapter: csl_interconnect Command summary cmd :23=  csl_port port_name(port_hierarchical_identifier) appears in cmd order: Cmd summary cmd in chapter 15 
Found lexer cmd: csl_port in summary cmd:  csl_port port_name port_hierarchical_identifier 
Cmd summary Chapter: csl_interconnect Command summary cmd :24=  port_object_name.reverse() appears in cmd order: Cmd summary cmd in chapter 16 
Cmd summary Chapter: csl_interconnect Command summary cmd :25=  unit_name.add_port_list([port_direction,]interface_object) appears in cmd order: 
Cmd summary Chapter: csl_interconnect Command summary cmd :26=  port_object_name.set_width(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 17 
Found lexer cmd: set_width in summary cmd:  port_object_name.set_width numeric_expression 
Cmd summary Chapter: csl_interconnect Command summary cmd :27=  int port_object_name.get_width() appears in cmd order: 
Found lexer cmd: get_width in summary cmd:  int port_object_name.get_width  
Cmd summary Chapter: csl_interconnect Command summary cmd :28=  port_object_name.set_bitrange(bitrange_object_name) appears in cmd order: Cmd summary cmd in chapter 18 
Found lexer cmd: set_bitrange in summary cmd:  port_object_name.set_bitrange bitrange_object_name 
Cmd summary Chapter: csl_interconnect Command summary cmd :29=  bitrange_object port_object_name.get_bitrange() appears in cmd order: 
Found lexer cmd: get_bitrange in summary cmd:  bitrange_object port_object_name.get_bitrange  
Cmd summary Chapter: csl_interconnect Command summary cmd :30=  port_object_name.set_range(upper_limit, lower_limit) appears in cmd order: Cmd summary cmd in chapter 19 
Found lexer cmd: set_range in summary cmd:  port_object_name.set_range upper_limit, lower_limit 
Cmd summary Chapter: csl_interconnect Command summary cmd :31=  int port_object_name.get_lower() appears in cmd order: 
Found lexer cmd: get_lower in summary cmd:  int port_object_name.get_lower  
Cmd summary Chapter: csl_interconnect Command summary cmd :32=  port_object_name.set_type(csl_port_type) appears in cmd order: Cmd summary cmd in chapter 20 
Found lexer cmd: set_type in summary cmd:  port_object_name.set_type csl_port_type 
Cmd summary Chapter: csl_interconnect Command summary cmd :33=  csl_port_type port_object_name.get_type() appears in cmd order: 
Found lexer cmd: csl_port in summary cmd:  csl_port_type port_object_name.get_type  
Cmd summary Chapter: csl_interconnect Command summary cmd :34=  port_object_name.set_attr(csl_port_attr) appears in cmd order: Cmd summary cmd in chapter 21 
Found lexer cmd: csl_port in summary cmd:  port_object_name.set_attr csl_port_attr 
Cmd summary Chapter: csl_interconnect Command summary cmd :35=  csl_port_attr port_object_name.get_attr() appears in cmd order: 
Found lexer cmd: csl_port in summary cmd:  csl_port_attr port_object_name.get_attr  
Cmd summary Chapter: csl_interconnect Command summary cmd :36=  csl_port_list port_list_name appears in cmd order: Cmd summary cmd in chapter 22 
Found lexer cmd: csl_port in summary cmd:  csl_port_list port_list_name
Cmd summary Chapter: csl_interconnect Command summary cmd :37=  unit_name.get_signal_prefix_io(prefix_string) appears in cmd order: 
Found lexer cmd: get_signal_prefix in summary cmd:  unit_name.get_signal_prefix_io prefix_string 
Cmd summary Chapter: csl_interconnect Command summary cmd :38=  unit_name.set_external_unit_enable(signal_name) appears in cmd order: Cmd summary cmd in chapter 23 
Found lexer cmd: set_external_unit_enable in summary cmd:  unit_name.set_external_unit_enable signal_name 
Cmd summary Chapter: csl_interconnect Command summary cmd :39=  unit_name.gen_internal_unit_enable(signal_name) appears in cmd order: Cmd summary cmd in chapter 24 
Cmd summary Chapter: csl_interconnect Command summary cmd :40=  signal_name.(field_name.)*add_logic(gen_decoder) appears in cmd order: Cmd summary cmd in chapter 25 

Chapter command list DIR: chapterName = csl_interconnect commands found in chapter
Cmd Chapter: csl_interconnect 0=  csl_signal signal_object_name appears in command summary in cmd order: Chapter cmd in cmd summary 1 
Cmd Chapter: csl_interconnect 1=  csl_signal signal_name(width) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 2=  csl_signal signal_object_name([signal_data_type][,width]) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 3=  csl_signal signal_object_name(upper_limit,lower_limit) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 4=  csl_signal signal_object_name(bitrange_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 5=  csl_signal signal_name([.dim(width)]+) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 6=  signal_object_name.set_bitrange(bitrange_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 7=  signal_object_name.set_range(upper_limit, lower_limit) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 8=  signal_object_name.set_number_of_dimensions(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 9=  csl_signal_type signal_name.get_type() appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 10=  signal_name.set_lower_index(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 11=  csl_signal_group signal_group_name appears in command summary in cmd order: Chapter cmd in cmd summary 18 
Cmd Chapter: csl_interconnect 12=  signal_group_instance.generate_individual_rtl_signals(on|off) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 13=  csl_unit unit_name appears in command summary in cmd order: Chapter cmd in cmd summary 20 
Cmd Chapter: csl_interconnect 14=  csl_port port_name(port_direction[,port_type][,range]) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 15=  csl_port port_name(port_hierarchical_identifier) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 16=  port_object_name.reverse() appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 17=  port_object_name.set_width(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 18=  port_object_name.set_bitrange(bitrange_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 19=  port_object_name.set_range(upper_limit, lower_limit) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 20=  port_object_name.set_type(csl_port_type) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 21=  port_object_name.set_attr(csl_port_attr) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 22=  csl_port_list port_list_name appears in command summary in cmd order: Chapter cmd in cmd summary 36 
Cmd Chapter: csl_interconnect 23=  unit_name.set_external_unit_enable(signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 24=  unit_name.gen_internal_unit_enable(signal_name) appears in command summary in cmd order: 
Cmd Chapter: csl_interconnect 25=  signal_name.(field_name.)*add_logic(gen_decoder) appears in command summary in cmd order: 

DIR: chapterName = csl_interconnect command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  unit_name.get_signal_prefix_io(prefix_string) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  int port_object_name.get_lower() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  csl_port_type port_object_name.get_type() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  csl_signal_attr signal_name.get_attr() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  int port_object_name.get_width() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  int signal_name.get_bit_range() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  csl_port_attr port_object_name.get_attr() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  bitrange_object port_object_name.get_bitrange() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  set_type( combinational | sequential ) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  csl_bit_range bit_range_name(number_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  csl_signal_attr signal_object_name.get_attr() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  signal_object_name.set_offset(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  csl_signal_type signal_object_name.get_type() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  signal_object_name.set_lower_index(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Command summary Cmd  unit_name.add_port_list([port_direction,]interface_object) NOT defined in chapter commands

DIR: chapterName = csl_interconnect commands
Test to see if the command found in the chapter is in the command summary
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_interconnect Chapter cmd  signal_object_name.set_number_of_dimensions(numeric_expression) NOT defined in command summary

DIR: chapterName = csl_interconnect componentName = interconnect tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = interconnect cmd =  port_object_name.set_width(numeric_expression) cmd = set_width grep = grep set_width /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_width.csl:     data.set_width(1);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/csl_signal_set_width_t11_4.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/csl_signal_set_width_t11_4.csl:    sgn8_4_t11.set_width(-4);           //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_width1.csl:       data1.set_width(16);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/temp0.csl:	   	p_data.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test2.csl:    s1.set_width(7);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test3.csl:    s1.set_width(7);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test5.csl:   // s1.set_width(7);//error we don't have a signal s1 declarated
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test6.csl:    s1.set_width(7);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_6.csl:    sgn11_1_t9.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_7.csl:    sgn13_1_t9.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_8.csl:    sgn15_1_t9.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_9.csl:    sgn17_1_t9.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_1.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_1.csl:    sgn1_1_t11.set_width(3); 
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_1.csl:    sgn2_1_t11.set_width(3); 
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_2.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_2.csl:    sgn3_1_t11.set_width(5);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_2.csl:    sgn4_1_t11.set_width(5);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_3.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_3.csl:    sgn8_1_t11.set_width(5<<1);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_3.csl:    sgn8_2_t11.set_width(1+2/2-2+10>>1);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_3.csl:    sgn8_3_t11.set_width(2*2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_5.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_5.csl:    sgn1_1_t11.set_width(3);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_5.csl:    sgn1_1_t11.set_width(3);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_6.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_8.csl://testing: signal_object_name.set_width(numeric_expr);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_1.csl:    sgn1_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_1.csl:    sgn2_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_2.csl:    sgn3_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_2.csl:    sgn4_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_2.csl:    sgn5_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_2.csl:    sgn6_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_3.csl:    sgn7_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_3.csl:    sgn8_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_3.csl:    sgn9_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_3.csl:    sgn10_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_4.csl:    sgn11_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_4.csl:    sgn12_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_4.csl:    sgn13_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_4.csl:    sgn14_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_5.csl:    sgn15_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_5.csl:    sgn16_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_5.csl:    sgn17_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_5.csl:    sgn18_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_7.csl:    sgn22_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_7.csl:    sgn23_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_8.csl:    sgn24_1_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t8_8.csl:    sgn25_2_t8.set_width(2);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_5.csl://testing: set_width,add_signal
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_5.csl:    sgn2_t2.set_width(32);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://testing: set_width,set_dim_width,set_number_of_dimensions,add_signal,add_instance
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t7_1.csl:    sgn1_1_t7.set_width(3);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t7_2.csl:    sgn4_1_t7.set_width(6);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_test4.csl:   s2.set_width(16);  
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_csl_signal_declaration.csl:		ref_data.set_width(8);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/set_signal_width_auto.csl:                        // set_width should be optional-is it?
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/set_signal_width_auto.csl:  // set_width should be optional-is it?
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/sgn_decl.csl:x.set_width(16);
Test check DIR: chapterName = csl_interconnect cmd: set_width appears in test /home/monicah/svn/test/csl/interconnect_valid/temp.csl:      sgn_ref_data.set_width(8);
Test check DIR: componentName = interconnect cmd =  signal_object_name.set_range(upper_limit, lower_limit) cmd = set_range grep = grep set_range /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_range_with_UpperLower.csl:    reg_out.set_range(31, 0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl://test13: signal_object_name.set_range(upper_limit, lower_limit);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn69.set_range(7,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn70.set_range(1,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn71.set_range(4,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn72.set_range(9,8);               
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn73.set_range(3,1);  
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn74.set_range(8,5);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_1.csl:    sgn1_1_t9.set_range(4,2);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_2.csl:    sgn3_1_t9.set_range(2,2);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_3.csl:    sgn5_1_t9.set_range(10,1);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_4.csl:    sgn7_1_t9.set_range(22,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_5.csl:    sgn9_1_t9.set_range(0,21);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://         set_dim_bitrange,set_type,set_range,add_signal,set_bitrange
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl:    sgn12_1_t2.set_range(2,3);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t7_1.csl:    sgn1_6_t7.set_range(9,9);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_test4.csl:   s1.set_range(23,46);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_set_range.csl:// signal_object_name.set_range(upper_limit, lower_limit);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_set_range.csl:      del_out.set_range(11,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/set_range.csl://the sintax for command is set_range(upper_limit,
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/set_range.csl:      x.set_range(0,20); // the numbers should be reversed
Test check DIR: componentName = interconnect cmd =  unit_name.gen_internal_unit_enable(signal_name) cmd = gen_internal_unit_enable grep = grep gen_internal_unit_enable /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd: gen_internal_unit_enable does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_signal_type signal_name.get_type() cmd = get_type grep = grep get_type /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd: get_type does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_signal signal_name(width) cmd =  csl_signal signal_name grep = grep  csl_signal signal_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_signal signal_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_port_list port_list_name cmd =  csl_port_list port_list_name grep = grep  csl_port_list port_list_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_port_list port_list_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_port port_name(port_hierarchical_identifier) cmd =  csl_port port_name grep = grep  csl_port port_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_port port_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  signal_name.set_lower_index(numeric_expression) cmd = set_lower_index grep = grep set_lower_index /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd: set_lower_index does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  signal_object_name.set_number_of_dimensions(numeric_expression) cmd = set_number_of_dimensions grep = grep set_number_of_dimensions /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_number_of_dimensions_to_an_inexistent_object.csl://set_number_of_dimensions to a signal that does not exist (or to anything else that is not declared)
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_number_of_dimensions_to_an_inexistent_object.csl:		sgn_sgn7.set_number_of_dimensions(3); // sgn_sgn7 does not exist
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_number_of_dimensions_to_an_inexistent_object.csl:		not_declared.set_number_of_dimensions(2);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_br_dim_no_br_obj_name.csl:    //    sgn66.set_number_of_dimensions(2);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_range_dim_no_up_lim_lo_lim.csl:    //    sgn75.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn0.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl:    sgn1.set_number_of_dimensions(2);         
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_6.csl:    // sgn.set_number_of_dimensions(2);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://testing: set_width,set_dim_width,set_number_of_dimensions,add_signal,add_instance
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl:		sgn_sgn4.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/set_number_of_dimensions.csl://set_number_of_dimensions
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/set_number_of_dimensions.csl://		sgn_sgn1.set_number_of_dimensions(4);
Test check DIR: chapterName = csl_interconnect cmd: set_number_of_dimensions appears in test /home/monicah/svn/test/csl/interconnect_valid/set_number_of_dimensions.csl:		sgn_sgn4.set_number_of_dimensions(3);
Test check DIR: componentName = interconnect cmd =  port_object_name.set_attr(csl_port_attr) cmd = set_attr grep = grep set_attr /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/set_type.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/clk_with_width.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/clk_with_width.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/csl_signal3.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/csl_signal3.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/empty_interface.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/interconnect_signalObjectName_set_attr_with_signal_attr.csl:    clock.set_attr(clk);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/interconnect_signalObjectName_set_attr_with_signal_attr.csl:    enable.set_attr(en);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/port_decl.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/port_in_tb.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/port_in_tb.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_width1.csl:       clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/signal_group.csl:    clk.set_attr(clock);}
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/signal_reverse.csl:       clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/test_i.csl:        clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/test_i.csl:        clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_invalid/test_i.csl:      clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_port.csl:         clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal1.csl:       clk.set_attr(clock);  }
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal2_0.csl:     clk.set_attr(clock);}
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal2.csl:     clk.set_attr(clock);}
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal3.csl:         clk.set_attr(clock);}
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal4.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal4.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/gen_individual_rtl_sign.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/set_instance_alter_bit.csl:     clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/set_range.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/sgn_decl.csl:    clk.set_attr(clock);
Test check DIR: chapterName = csl_interconnect cmd: set_attr appears in test /home/monicah/svn/test/csl/interconnect_valid/sgn_decl.csl:    clk.set_attr(clock);
Test check DIR: componentName = interconnect cmd =  port_object_name.set_bitrange(bitrange_object_name) cmd = set_bitrange grep = grep set_bitrange /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_bitrange.csl:   data.set_bitrange(br1);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_invalid/assign_br_to_sg.csl:    porta0.set_bitrange(bitrange);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_10.csl:    sgn17_1_t10.set_bitrange(br17_2_t10);    
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_10.csl:    sgn18_1_t10.set_bitrange(br18_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_10.csl:    sgn18_2_t10.set_bitrange(br17_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_1.csl:    sgn1_1_t10.set_bitrange(br1_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_2.csl:    sgn3_1_t10.set_bitrange(br3_1_t10);  
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_3.csl:    sgn5_1_t10.set_bitrange(br5_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_3.csl:    sgn6_1_t10.set_bitrange(u5_t10.br5_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_3.csl:    sgn6_2_t10.set_bitrange(u5_t10.br5_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_4.csl:    sgn7_1_t10.set_bitrange(br7_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_5.csl:    sgn9_1_t10.set_bitrange(br9_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_6.csl:    sgn11_1_t10.set_bitrange(br11_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_6.csl:    sgn12_1_t10.set_bitrange(br12_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_6.csl:    sgn12_2_t10.set_bitrange(u11_t10.br11_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_7.csl:    sgn13_1_t10.set_bitrange(br13_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_8.csl:    sgn15_1_t10.set_bitrange(br15_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl://test09: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn56.set_bitrange(br4);              //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    sgn57.set_bitrange(br5);                //legal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn57.set_bitrange(br5);              //OK, bitrange already defined in scope
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    sgn58.set_bitrange(br6);                //legal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn59.set_bitrange(b);                //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange(sgn58);            //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange(3);                //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange();                 //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange;                   //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_1_t13.set_bitrange(br1_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_2_t13.set_bitrange(br1_2_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_3_t13.set_bitrange(br1_3_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_4_t13.set_bitrange(br1_4_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_1_t13.set_bitrange(u1_t13.br1_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_2_t13.set_bitrange(u1_t13.br1_2_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_3_t13.set_bitrange(u1_t13.br1_3_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_4_t13.set_bitrange(u1_t13.br1_4_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl:    sgn3_1_t13.set_bitrange(br3_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl:    sgn3_2_t13.set_bitrange(br3_2_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl:    sgn3_3_t13.set_bitrange(br3_3_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_3.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_3.csl:    sgn4_1_t13.set_bitrange(br4_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_4.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_4.csl:    sgn5_1_t13.set_bitrange(br5_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl:    sgn6_1_t13.set_bitrange(br1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl:    sgn7_1_t13.set_bitrange(u6_t13.br1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl:    sgn7_2_t13.set_bitrange(br1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_6.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_6.csl:    sgn13_1_t13.set_bitrange(br13_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn75.set_bitrange(br75);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://         set_dim_bitrange,set_type,set_range,add_signal,set_bitrange
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl:    sgn12_2_t2.set_bitrange(br12_2_t2);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn1.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn2_1.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn2_2.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgna_2.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgnb_1.set_bitrange(t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgnb_2.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn_top.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_set_bitrange.csl://signal_object_name.set_bitrange(bitrange_object_name);; example 
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/set_signal_width_auto.csl:  s.set_bitrange(f); // this should set the width automatically
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:      sgn_sgn1.set_bitrange(mbr);
Test check DIR: componentName = interconnect cmd =  csl_unit unit_name cmd =  csl_unit unit_name grep = grep  csl_unit unit_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_unit unit_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  signal_group_instance.generate_individual_rtl_signals(on|off) cmd = generate_individual_rtl_signals grep = grep generate_individual_rtl_signals /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/bug_signalGrupRTL.csl:    generate_individual_rtl_signals(on);
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/CSLOMSignalGroup.csl:       generate_individual_rtl_signals(on);
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalGroupInstance.csl:generate_individual_rtl_signals(on);}
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/RTL.csl:  generate_individual_rtl_signals(on); 
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_valid/formal_to_actual8.csl:    generate_individual_rtl_signals(on);
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_valid/gen_individual_rtl_sign.csl:          generate_individual_rtl_signals(on);
Test check DIR: chapterName = csl_interconnect cmd: generate_individual_rtl_signals appears in test /home/monicah/svn/test/csl/interconnect_valid/invalid_formal_to_actual5.csl:    generate_individual_rtl_signals(on);
Test check DIR: componentName = interconnect cmd =  port_object_name.reverse() cmd = reverse grep = grep reverse /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_port_ObjectName_reverse.csl:     x.reverse();
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_port_ObjectName_reverse.csl:     y.reverse();
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/reverse_port_that_does_not_exist.csl://reverse a port that does not exist
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/reverse_port_that_does_not_exist.csl:							p_port.reverse();    //p_port does not exist
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/signal_reverse.csl:        a.reverse();
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/signal_reverse.csl:        b.reverse();
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test3.csl:    s1.reverse();//signal doesn't have method reverse
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test5.csl:    ifc1.reverse();
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_test5.csl:    p3.reverse();//error we don't have declarated a port p3
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_valid/reverse_interface.csl:    ifc1.reverse();
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl://set_dim_range parameters are reversed
Test check DIR: chapterName = csl_interconnect cmd: reverse appears in test /home/monicah/svn/test/csl/interconnect_valid/set_range.csl:      x.set_range(0,20); // the numbers should be reversed
Test check DIR: componentName = interconnect cmd =  csl_signal signal_object_name(upper_limit,lower_limit) cmd =  csl_signal signal_object_name grep = grep  csl_signal signal_object_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_signal signal_object_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_signal signal_object_name cmd =  csl_signal signal_object_name grep = grep  csl_signal signal_object_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_signal signal_object_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_signal signal_object_name([signal_data_type][,width]) cmd =  csl_signal signal_object_name grep = grep  csl_signal signal_object_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_signal signal_object_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_signal signal_object_name(bitrange_object_name) cmd =  csl_signal signal_object_name grep = grep  csl_signal signal_object_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_signal signal_object_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  signal_name.(field_name.)*add_logic(gen_decoder) cmd = )*add_logic grep = grep )*add_logic /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd: )*add_logic does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  port_object_name.set_type(csl_port_type) cmd = set_type grep = grep set_type /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_type.csl:clk1.set_type(reg);}
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_type_with_cslSignalType.csl:clk1.set_type(wire);
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/set_type.csl:    set_type(combinational);
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_invalid/sgn_in_mmap.csl:  set_type(hierarchical);
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_invalid/unit_in_mmap.csl:  set_type(hierarchical);
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://         set_dim_bitrange,set_type,set_range,add_signal,set_bitrange
Test check DIR: chapterName = csl_interconnect cmd: set_type appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl:    sgn12_3_t2.set_type(trireg);
Test check DIR: componentName = interconnect cmd =  signal_object_name.set_bitrange(bitrange_object_name) cmd = set_bitrange grep = grep set_bitrange /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_bitrange.csl:   data.set_bitrange(br1);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_invalid/assign_br_to_sg.csl:    porta0.set_bitrange(bitrange);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_10.csl:    sgn17_1_t10.set_bitrange(br17_2_t10);    
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_10.csl:    sgn18_1_t10.set_bitrange(br18_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_10.csl:    sgn18_2_t10.set_bitrange(br17_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_1.csl:    sgn1_1_t10.set_bitrange(br1_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_2.csl:    sgn3_1_t10.set_bitrange(br3_1_t10);  
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_3.csl:    sgn5_1_t10.set_bitrange(br5_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_3.csl:    sgn6_1_t10.set_bitrange(u5_t10.br5_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_3.csl:    sgn6_2_t10.set_bitrange(u5_t10.br5_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_4.csl:    sgn7_1_t10.set_bitrange(br7_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_5.csl:    sgn9_1_t10.set_bitrange(br9_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_6.csl:    sgn11_1_t10.set_bitrange(br11_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_6.csl:    sgn12_1_t10.set_bitrange(br12_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_6.csl:    sgn12_2_t10.set_bitrange(u11_t10.br11_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_7.csl:    sgn13_1_t10.set_bitrange(br13_2_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_br_t10_8.csl:    sgn15_1_t10.set_bitrange(br15_1_t10);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl://test09: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn56.set_bitrange(br4);              //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    sgn57.set_bitrange(br5);                //legal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn57.set_bitrange(br5);              //OK, bitrange already defined in scope
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    sgn58.set_bitrange(br6);                //legal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn59.set_bitrange(b);                //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange(sgn58);            //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange(3);                //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange();                 //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_obj_name.csl:    //sgn60.set_bitrange;                   //illegal
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_1_t13.set_bitrange(br1_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_2_t13.set_bitrange(br1_2_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_3_t13.set_bitrange(br1_3_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn1_4_t13.set_bitrange(br1_4_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_1_t13.set_bitrange(u1_t13.br1_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_2_t13.set_bitrange(u1_t13.br1_2_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_3_t13.set_bitrange(u1_t13.br1_3_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_1.csl:    sgn2_4_t13.set_bitrange(u1_t13.br1_4_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl:    sgn3_1_t13.set_bitrange(br3_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl:    sgn3_2_t13.set_bitrange(br3_2_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_2.csl:    sgn3_3_t13.set_bitrange(br3_3_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_3.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_3.csl:    sgn4_1_t13.set_bitrange(br4_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_4.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_4.csl:    sgn5_1_t13.set_bitrange(br5_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl:    sgn6_1_t13.set_bitrange(br1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl:    sgn7_1_t13.set_bitrange(u6_t13.br1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_5.csl:    sgn7_2_t13.set_bitrange(br1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_6.csl://testing: signal_object_name.set_bitrange(bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_br_t13_6.csl:    sgn13_1_t13.set_bitrange(br13_1_t13);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn75.set_bitrange(br75);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://         set_dim_bitrange,set_type,set_range,add_signal,set_bitrange
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl:    sgn12_2_t2.set_bitrange(br12_2_t2);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn1.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn2_1.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn2_2.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgna_2.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgnb_1.set_bitrange(t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgnb_2.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t6_1.csl:    t6_sgn_top.set_bitrange(t6_u11.t6_br11);
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_set_bitrange.csl://signal_object_name.set_bitrange(bitrange_object_name);; example 
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/set_signal_width_auto.csl:  s.set_bitrange(f); // this should set the width automatically
Test check DIR: chapterName = csl_interconnect cmd: set_bitrange appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:      sgn_sgn1.set_bitrange(mbr);
Test check DIR: componentName = interconnect cmd =  unit_name.set_external_unit_enable(signal_name) cmd = set_external_unit_enable grep = grep set_external_unit_enable /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd: set_external_unit_enable does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  csl_signal_group signal_group_name cmd =  csl_signal_group signal_group_name grep = grep  csl_signal_group signal_group_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_signal_group signal_group_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = interconnect cmd =  port_object_name.set_range(upper_limit, lower_limit) cmd = set_range grep = grep set_range /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_doc_examples/interconnect_signalObjectName_set_range_with_UpperLower.csl:    reg_out.set_range(31, 0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl://test13: signal_object_name.set_range(upper_limit, lower_limit);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn69.set_range(7,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn70.set_range(1,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn71.set_range(4,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn72.set_range(9,8);               
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn73.set_range(3,1);  
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    sgn74.set_range(8,5);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_1.csl:    sgn1_1_t9.set_range(4,2);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_2.csl:    sgn3_1_t9.set_range(2,2);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_3.csl:    sgn5_1_t9.set_range(10,1);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_4.csl:    sgn7_1_t9.set_range(22,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_5.csl:    sgn9_1_t9.set_range(0,21);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://         set_dim_bitrange,set_type,set_range,add_signal,set_bitrange
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl:    sgn12_1_t2.set_range(2,3);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t7_1.csl:    sgn1_6_t7.set_range(9,9);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_test4.csl:   s1.set_range(23,46);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_set_range.csl:// signal_object_name.set_range(upper_limit, lower_limit);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/docs_ex_set_range.csl:      del_out.set_range(11,0);
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/set_range.csl://the sintax for command is set_range(upper_limit,
Test check DIR: chapterName = csl_interconnect cmd: set_range appears in test /home/monicah/svn/test/csl/interconnect_valid/set_range.csl:      x.set_range(0,20); // the numbers should be reversed
Test check DIR: componentName = interconnect cmd =  csl_signal signal_name([.dim(width)]+) cmd = dim grep = grep dim /home/monicah/svn/test/csl/*interconnect*/*.csl
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:csl_multi_dim_bitrange mbr1(3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:mbr1.set_dim_width(0,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:mbr1.set_dim_width(1,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:mbr1.set_dim_width(2,8);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:csl_multi_dim_bitrange mbr2(3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:mbr2.set_dim_bitrange(0, mbr1);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:mbr2.set_dim_bitrange(1, mbr1);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_dim_bitrange_from_obj_name.csl:mbr2.set_dim_bitrange(2, mbr1);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_number_of_dimensions_to_an_inexistent_object.csl://set_number_of_dimensions to a signal that does not exist (or to anything else that is not declared)
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_number_of_dimensions_to_an_inexistent_object.csl:		sgn_sgn7.set_number_of_dimensions(3); // sgn_sgn7 does not exist
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_invalid/set_number_of_dimensions_to_an_inexistent_object.csl:		not_declared.set_number_of_dimensions(2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_br_dim_no_br_obj_name.csl://test11: signal_object_name.set_dim_bitrange(dimension_number,bitrange_object_name);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_br_dim_no_br_obj_name.csl:    //    sgn66.set_number_of_dimensions(2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_br_dim_no_br_obj_name.csl:    //   sgn66.set_dim_bitrange(1,br8);          
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_range_dim_no_up_lim_lo_lim.csl://test14: signal_object_name.set_dim_range(dimension_number,upper_limit, lower_limit);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_range_dim_no_up_lim_lo_lim.csl:    //    sgn75.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_range_dim_no_up_lim_lo_lim.csl:    //    sgn75.set_dim_range(1,2,0);             
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://test07: signal_object_name.set_dim_width(dimension_number, numeric_expression);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn0.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn0.set_dim_width(0,3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn0.set_dim_width(1,3); 
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn0.set_dim_width(2,3);              
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl:    sgn1.set_number_of_dimensions(2);         
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn1.set_dim_width(0,1);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_dim_width_dim_no_numeric_expr.csl://    sgn1.set_dim_width(1,1); 
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl://        signal_object_name.set_dim_range(dimension_number,upper_limit, lower_limit);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_range_t9_11.csl:    //sgn75.set_dim_range(1,2,0);             //PASSED without error
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_6.csl:    // sgn.set_number_of_dimensions(2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_6.csl://    sgn.set_dim_bitrange(0,br);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_set_width_t11_6.csl://    sgn.set_dim_bitrange(1,br);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://testing: set_width,set_dim_width,set_number_of_dimensions,add_signal,add_instance
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_signal_t2_7.csl://         set_dim_bitrange,set_type,set_range,add_signal,set_bitrange
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions0.csl://testing: csl_unit, csl_signal,  csl_port,csl_multi_dim_bitrange bitrange_name(numeric_expression), bitrange_object.set_dim_width(numeric_expresion,numeric_expression);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions0.csl:csl_multi_dim_bitrange br(4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions0.csl:br.set_dim_width(0,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions0.csl:br.set_dim_width(1,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions0.csl:br.set_dim_width(2,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions0.csl:br.set_dim_width(3,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions1.csl://testing: csl_unit, csl_signal, csl_port,csl_multi_dim_bitrange bitrange_name(numeric_expression), bitrange_object.set_dim_width(numeric_expresion,numeric_expression);  
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions1.csl:csl_multi_dim_bitrange br(4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions1.csl:br.set_dim_width(0,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions1.csl:br.set_dim_width(1,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions1.csl:br.set_dim_width(2,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions1.csl:br.set_dim_width(3,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl://testing: csl_unit, csl_signal, set_number_of_dimensioon;
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl:csl_multi_dim_bitrange br0(4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl:csl_multi_dim_bitrange br(br0);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl:br0.set_dim_width(0,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl:br0.set_dim_width(1,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl:br0.set_dim_width(2,2);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/csl_unit_set_number_of_dimensions2.csl:br0.set_dim_width(3,4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl://set_dim_range parameters are reversed
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl:		sgn_sgn4.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl:		sgn_sgn4.set_dim_bitrange(0,br_bitrange);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl:		sgn_sgn4.set_dim_bitrange(1,br_bitrange);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_dim_range_upper_lower.csl://		sgn_sgn4.set_dim_range(2,5,1);  //upper and lower-why warning?
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_number_of_dimensions.csl://set_number_of_dimensions
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_number_of_dimensions.csl://		sgn_sgn1.set_number_of_dimensions(4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/set_number_of_dimensions.csl:		sgn_sgn4.set_number_of_dimensions(3);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl://set_number of dimensions and set the dimensions width  for a signal;
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:    csl_multi_dim_bitrange mbr(4);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:      mbr.set_dim_width(0, 10);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:      mbr.set_dim_width(1, 11);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:      mbr.set_dim_bitrange(2, br_br);
Test check DIR: chapterName = csl_interconnect cmd: dim appears in test /home/monicah/svn/test/csl/interconnect_valid/temp3.csl:      mbr.set_dim_bitrange(3, br_br);
Test check DIR: componentName = interconnect cmd =  csl_port port_name(port_direction[,port_type][,range]) cmd =  csl_port port_name grep = grep  csl_port port_name /home/monicah/svn/test/csl/*interconnect*/*.csl
[ERROR] Test check DIR: chapterName = csl_interconnect cmd:  csl_port port_name does NOT appear in any WORK/test/csl tests 

Chapter: csl_interconnect Commands which contain formatting characters which need to be moved out of the command
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_isa.mif

Command summary command list DIR: chapterName = csl_isa command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_isa Command summary cmd :17=  csl_isa_element isa_obj_name [: isa_obj_name0] appears in cmd order: Cmd summary cmd in chapter 15 Cmd summary cmd in chapter 15 
Found lexer cmd: csl_isa_element in summary cmd:  csl_isa_element isa_obj_name  : isa_obj_name0 
Cmd summary Chapter: csl_isa Command summary cmd :1=  csl_isa_field isa_field_oject appears in cmd order: 
Found lexer cmd: csl_isa_field in summary cmd:  csl_isa_field isa_field_oject
Cmd summary Chapter: csl_isa Command summary cmd :2=  csl_isa_field isa_field_oject(width[,enum_or_enum_item]) appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: csl_isa_field in summary cmd:  csl_isa_field isa_field_oject width ,enum_or_enum_item  
Cmd summary Chapter: csl_isa Command summary cmd :3=  csl_isa_field isa_field_oject(field_object_name) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: csl_isa_field in summary cmd:  csl_isa_field isa_field_oject field_object_name 
Cmd summary Chapter: csl_isa Command summary cmd :4=  csl_isa_field isa_field_oject(lower, upper[,enum_or_enum_item]) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: csl_isa_field in summary cmd:  csl_isa_field isa_field_oject lower, upper ,enum_or_enum_item  
Cmd summary Chapter: csl_isa Command summary cmd :5=  isa_field_obj.set_name(string) appears in cmd order: Cmd summary cmd in chapter 3 
Found lexer cmd: set_name in summary cmd:  isa_field_obj.set_name string 
Cmd summary Chapter: csl_isa Command summary cmd :6=  isa_field_obj.set_mnemonic( string) appears in cmd order: Cmd summary cmd in chapter 12 
Found lexer cmd: set_mnemonic in summary cmd:  isa_field_obj.set_mnemonic  string 
Cmd summary Chapter: csl_isa Command summary cmd :7=  isa_field_obj_name.get_offset() appears in cmd order: 
Found lexer cmd: get_offset in summary cmd:  isa_field_obj_name.get_offset  
Cmd summary Chapter: csl_isa Command summary cmd :8=  field_obj_name.set_enum(enum_name) appears in cmd order: Cmd summary cmd in chapter 4 
Found lexer cmd: set_enum in summary cmd:  field_obj_name.set_enum enum_name 
Cmd summary Chapter: csl_isa Command summary cmd :9=  isa_field_obj_name.set_enum_item(enum_item_name) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_enum in summary cmd:  isa_field_obj_name.set_enum_item enum_item_name 
Cmd summary Chapter: csl_isa Command summary cmd :10=  field_obj_name.get_enum() appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: get_enum in summary cmd:  field_obj_name.get_enum  
Cmd summary Chapter: csl_isa Command summary cmd :11=  field_obj_name.set_value(num_expr) appears in cmd order: 
Found lexer cmd: set_value in summary cmd:  field_obj_name.set_value num_expr 
Cmd summary Chapter: csl_isa Command summary cmd :12=  set_next(field_name_left, field_name_right) appears in cmd order: 
Found lexer cmd: set_next in summary cmd:  set_next field_name_left, field_name_right 
Cmd summary Chapter: csl_isa Command summary cmd :13=  set_previous(field_name_right, field_name_left) appears in cmd order: 
Found lexer cmd: set_previous in summary cmd:  set_previous field_name_right, field_name_left 
Cmd summary Chapter: csl_isa Command summary cmd :14=  field_obj_name.get_value() appears in cmd order: 
Found lexer cmd: get_value in summary cmd:  field_obj_name.get_value  
Cmd summary Chapter: csl_isa Command summary cmd :15=  isa_field_obj_name.add_allowed_range(num_expr, num_expr) appears in cmd order: Cmd summary cmd in chapter 13 
Cmd summary Chapter: csl_isa Command summary cmd :26=  gen_decoder(csl_unit unit_object_name) appears in cmd order: Cmd summary cmd in chapter 21 Cmd summary cmd in chapter 21 
Found lexer cmd: csl_unit in summary cmd:  gen_decoder csl_unit unit_object_name 
Cmd summary Chapter: csl_isa Command summary cmd :17=  csl_isa_element isa_obj_name [: isa_obj_name0] appears in cmd order: Cmd summary cmd in chapter 15 Cmd summary cmd in chapter 15 
Found lexer cmd: csl_isa_element in summary cmd:  csl_isa_element isa_obj_name  : isa_obj_name0 
Cmd summary Chapter: csl_isa Command summary cmd :18=  set_type (instr_format | instr | root_format ) appears in cmd order: Cmd summary cmd in chapter 16 
Found lexer cmd: set_type in summary cmd:  set_type  instr_format | instr | root_format  
Cmd summary Chapter: csl_isa Command summary cmd :19=  set_width (numeric_expression) appears in cmd order: Cmd summary cmd in chapter 17 Cmd summary cmd in chapter 17 
Found lexer cmd: set_width in summary cmd:  set_width  numeric_expression 
Cmd summary Chapter: csl_isa Command summary cmd :20=  isa_element_name.short_description(string) appears in cmd order: Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_isa Command summary cmd :21=  isa_element_name.long_description(string) appears in cmd order: 
Cmd summary Chapter: csl_isa Command summary cmd :22=  isa_element_name.instruction(string) appears in cmd order: 
Cmd summary Chapter: csl_isa Command summary cmd :23=  set_position(isa_field, numeric expression) appears in cmd order: Cmd summary cmd in chapter 18 
Found lexer cmd: set_position in summary cmd:  set_position isa_field, numeric expression 
Cmd summary Chapter: csl_isa Command summary cmd :24=  set_next(isa_field left_field, isa_field right_field) appears in cmd order: Cmd summary cmd in chapter 19 Cmd summary cmd in chapter 19 
Found lexer cmd: set_next in summary cmd:  set_next isa_field left_field, isa_field right_field 
Cmd summary Chapter: csl_isa Command summary cmd :25=  set_previous(isa_field right_field, isa_field left_field) appears in cmd order: Cmd summary cmd in chapter 20 Cmd summary cmd in chapter 20 
Found lexer cmd: set_previous in summary cmd:  set_previous isa_field right_field, isa_field left_field 
Cmd summary Chapter: csl_isa Command summary cmd :26=  gen_decoder(csl_unit unit_object_name) appears in cmd order: Cmd summary cmd in chapter 21 Cmd summary cmd in chapter 21 
Found lexer cmd: csl_unit in summary cmd:  gen_decoder csl_unit unit_object_name 

Chapter command list DIR: chapterName = csl_isa commands found in chapter
Cmd Chapter: csl_isa 0=  csl_isa_field isa_field_oject(width[,enum_or_enum_item]) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 1=  csl_isa_field isa_field_oject(field_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 2=  csl_isa_field isa_field_oject(lower, upper[,enum_or_enum_item]) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 3=  isa_field_obj.set_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 4=  field_obj_name.set_enum(enum_name) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 5=  isa_field_obj_name.set_enum_item(enum_item_name) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 6=  field_obj_name.get_enum() appears in command summary in cmd order: 
Cmd Chapter: csl_isa 7=  isa_element_name.short_description(string) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 19=  set_next(isa_field left_field, isa_field right_field) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 20=  set_previous(isa_field right_field, isa_field left_field) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 17=  set_width (numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 15=  csl_isa_element isa_obj_name [: isa_obj_name0] appears in command summary in cmd order: 
Cmd Chapter: csl_isa 12=  isa_field_obj.set_mnemonic( string) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 13=  isa_field_obj_name.add_allowed_range(num_expr, num_expr) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 21=  gen_decoder(csl_unit unit_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 15=  csl_isa_element isa_obj_name [: isa_obj_name0] appears in command summary in cmd order: 
Cmd Chapter: csl_isa 16=  set_type (instr_format | instr | root_format ) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 17=  set_width (numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 18=  set_position(isa_field, numeric expression) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 19=  set_next(isa_field left_field, isa_field right_field) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 20=  set_previous(isa_field right_field, isa_field left_field) appears in command summary in cmd order: 
Cmd Chapter: csl_isa 21=  gen_decoder(csl_unit unit_object_name) appears in command summary in cmd order: 

DIR: chapterName = csl_isa command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  isa_element_name.instruction(string) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  field_obj_name.set_value(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  isa_element_name.long_description(string) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  set_previous(field_name_right, field_name_left) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  set_next(field_name_left, field_name_right) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  csl_isa_field isa_field_oject NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  isa_field_obj_name.get_offset() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_isa Command summary Cmd  field_obj_name.get_value() NOT defined in chapter commands

DIR: chapterName = csl_isa commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_isa componentName = isa tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = isa cmd =  csl_isa_field isa_field_oject(field_object_name) cmd =  csl_isa_field isa_field_oject grep = grep  csl_isa_field isa_field_oject /home/monicah/svn/test/csl/*isa*/*.csl
[ERROR] Test check DIR: chapterName = csl_isa cmd:  csl_isa_field isa_field_oject does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = isa cmd =  isa_field_obj.set_mnemonic( string) cmd = set_mnemonic grep = grep set_mnemonic /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_mnemonic("op"); 
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_mnemonic_string.csl://isa_field_obj_name.set_mnemonic( string); 
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_mnemonic_string.csl:    set_mnemonic("alu"); 
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:         op.set_mnemonic("SUB");  // ok
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:       op_i.set_mnemonic("math"); // can't set the mnemonic here
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:         op.set_mnemonic("ADD");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl://    add.set_mnemonic("ADD");  // ok
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl://    sub.set_mnemonic("SUB"); 
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:        set_mnemonic("add");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:     // i_op.set_mnemonic("add");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:      //f_op.set_mnemonic("add");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:    	    op1.set_mnemonic("bpa");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:	    op1.set_mnemonic("bpn");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_mnemonic("bpne");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_mnemonic("bpe");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:	    op1.set_mnemonic("bpg");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("BCC");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("CALLM");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("CALLRY");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("JMPM");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("JMPRY");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("HALT");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("NOP");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("RETI");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:                f_opcode.set_mnemonic("TRAP");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:      i_op.set_mnemonic("add");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:      //f_op.set_mnemonic("add");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl://	CALL.set_mnemonic("CALL");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl://	Bicc.set_mnemonic("Bicc");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl://	BPcc.set_mnemonic("BPcc");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl://	BPr.set_mnemonic("BPr");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl://	FBfcc.set_mnemonic("FBfcc");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl://	FBPfcc.set_mnemonic("FBPfcc");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:       f1_i.set_mnemonic("ADD");
Test check DIR: chapterName = csl_isa cmd: set_mnemonic appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    op.set_mnemonic("ADD"); 
Test check DIR: componentName = isa cmd =  csl_isa_field isa_field_oject(width[,enum_or_enum_item]) cmd =  csl_isa_field isa_field_oject grep = grep  csl_isa_field isa_field_oject /home/monicah/svn/test/csl/*isa*/*.csl
[ERROR] Test check DIR: chapterName = csl_isa cmd:  csl_isa_field isa_field_oject does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = isa cmd =  csl_isa_element isa_obj_name [: isa_obj_name0] cmd =  csl_isa_element isa_obj_name [: isa_obj_name0] grep = grep  csl_isa_element isa_obj_name [: isa_obj_name0] /home/monicah/svn/test/csl/*isa*/*.csl
[ERROR] Test check DIR: chapterName = csl_isa cmd:  csl_isa_element isa_obj_name [: isa_obj_name0] does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = isa cmd =  isa_field_obj_name.add_allowed_range(num_expr, num_expr) cmd = add_allowed_range grep = grep add_allowed_range /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd: add_allowed_range appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_add_allowed_range_num_expr_num_expr.csl://isa_field_obj_name.add_allowed_range(num_expr, num_expr)
Test check DIR: chapterName = csl_isa cmd: add_allowed_range appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_add_allowed_range_num_expr_num_expr.csl:add_allowed_range(1245,36); 
Test check DIR: componentName = isa cmd =  set_type (instr_format | instr | root_format ) cmd =  set_type  grep = grep  set_type  /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_element_isa_obj_name_isa_obj_name0.csl:f_op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_element_isa_obj_name_isa_obj_name0.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_element_isa_obj_name_isa_obj_name0.csl:    set_type(instr_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_csl_isa_field_object_name.csl:    set_type(opcode); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_field_object_name.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_lower_upper_enum_or_enum_item.csl:f_op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_lower_upper_enum_or_enum_item.csl:f_rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_lower_upper_enum_or_enum_item.csl:f_imm.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_width_enum_or_enum_item.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_width_enum_or_enum_item.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/gen_decoder_csl_unit_unit_object_name.csl:f_op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/gen_decoder_csl_unit_unit_object_name.csl:    set_type(opcode); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:      set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:op.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:regb.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:imm.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:op.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:regb.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:imm.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl://op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl://d.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl://file.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl://op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl://alu.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:      set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_add_allowed_range_num_expr_num_expr.csl:op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_add_allowed_range_num_expr_num_expr.csl:rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_add_allowed_range_num_expr_num_expr.csl:set_type(constant); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl:set_type(opcode); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl:set_type(selector); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_type(instr_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_type(instr); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_mnemonic_string.csl:f_op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_mnemonic_string.csl:    set_type(selector); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_name_string.csl:    set_type(opcode); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_name_string.csl:f_alu.set_type(selector); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_offset_num_expr.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_offset_num_expr.csl:set_type(opcode); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_value_num_expr.csl:op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_value_num_expr.csl:rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_value_num_expr.csl:    set_type(constant); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj.set_type_opcode_subopcode_address_selector_constant_unused_reserved.csl://isa_field_obj.set_type( opcode | subopcode | address | selector | constant | unused | reserved); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj.set_type_opcode_subopcode_address_selector_constant_unused_reserved.csl:f_op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj.set_type_opcode_subopcode_address_selector_constant_unused_reserved.csl:f_op2.set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj.set_type_opcode_subopcode_address_selector_constant_unused_reserved.csl:f_rd.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj.set_type_opcode_subopcode_address_selector_constant_unused_reserved.csl:f_rs1.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj.set_type_opcode_subopcode_address_selector_constant_unused_reserved.csl:f_rs2.set_type(address); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:     set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:     set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl://op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl://rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl://regb.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl://imm.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:op.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:regb.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:    set_type(instr_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:op.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:imm.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:    set_type(instr_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:f_op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:f_rega.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:f_alu.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:    set_type(instr_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl://set_type (instr_format | instr | root_format ); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:  set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_type(instr_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_type(instr); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_width_numeric_expression.csl:    set_type(root_format); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum2.csl:      set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum2.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_constructor_invalid.csl:       set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instanciate_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd1.csl://set_type -mandatory command for isa_field
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd2.csl://set_type -mandatory command for isa_element
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd2.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd3.csl://set_type -mandatory command for isa_element
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd3.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd3.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd4.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd4.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans3_invalid.csl:       set_type(flat);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans3_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans3_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans4_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans4_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans_invalid.csl:       set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_more_fields_same_position_invalid.csl:       set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:	 set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:	  set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_next_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_position_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_prev_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value2_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value2_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value2_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_format_invalid.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:	set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid2.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:	set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_invalid/test_isa5.csl://illegal because isa_field and isa_element don't have set_type
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:       set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:       set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:       set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:          set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/gen_decoder.csl:op.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/gen_decoder.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/gen_decoder.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f1.set_type( opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f2.set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f3.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f4.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f5.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f6.set_type(unused);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_field_set_type.csl:f7.set_type(reserved);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:		set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:		set_type (instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:                op1.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:                op2.set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:	set_type (instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:        rd.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:        imm22.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:	   set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:         a.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:         cond.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:         p.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:         c0.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:         c1.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:         disp19.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:	    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:   	    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:f_imm.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:  set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:unused.set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:regc.set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:          set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl: set_type(instr); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:       set_type(instr); 
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:       set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl: set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type (opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type( address );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( selector );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type( instr_format );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:f1_operand2.set_type( address );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:f1_rez.set_type( constant );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type( instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type( instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f2_operand.set_type ( address );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type( instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f3_spare.set_type( address  );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f3_rx.set_type( address );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_type ( instr );
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:        set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:        set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:       set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:      set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(constant);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(address);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:         set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:      set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:         set_type(instr_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:       set_type(instr);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:    set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:  rs.set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:    set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_type(opcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_type(subopcode);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:  set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:  set_type(selector);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:  set_type(root_format);
Test check DIR: chapterName = csl_isa cmd:  set_type  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_type(instr_format);
Test check DIR: componentName = isa cmd =  set_previous(isa_field right_field, isa_field left_field) cmd =  set_previous grep = grep  set_previous /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl:    set_previous(file1,d);
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl:    set_previous(d,op);
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl://set_previous(isa_field right_field, isa_field left_field);
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:    set_previous(f_alu,f_rega); 
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:    set_previous(f_rega,f_op); 
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_prev_invalid.csl://illegal: set_previous parameters
Test check DIR: chapterName = csl_isa cmd:  set_previous appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_prev_invalid.csl:       set_previous(field_i,0,op_i); // only 2 parameters(right and left field)
Test check DIR: componentName = isa cmd =  isa_element_name.short_description(string) cmd = short_description grep = grep short_description /home/monicah/svn/test/csl/*isa*/*.csl
[ERROR] Test check DIR: chapterName = csl_isa cmd: short_description does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = isa cmd =  field_obj_name.get_enum() cmd = get_enum grep = grep get_enum /home/monicah/svn/test/csl/*isa*/*.csl
[ERROR] Test check DIR: chapterName = csl_isa cmd: get_enum does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = isa cmd =  csl_isa_field isa_field_oject(lower, upper[,enum_or_enum_item]) cmd =  csl_isa_field isa_field_oject grep = grep  csl_isa_field isa_field_oject /home/monicah/svn/test/csl/*isa*/*.csl
[ERROR] Test check DIR: chapterName = csl_isa cmd:  csl_isa_field isa_field_oject does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = isa cmd =  set_next(isa_field left_field, isa_field right_field) cmd =  set_next grep = grep  set_next /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_next(op,rega);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_next(rega,regb);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_next(regb,imm);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_next(op,rega);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_next(rega,regb);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl://set_next(isa_field left_field, isa_field right_field);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:    set_next(op,rega); 
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:    set_next(rega,regb); 
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:    set_next(op,rega); 
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum2.csl:       	set_next(field_i1, field_i2);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    set_next(f_field, field_i2);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_constructor_invalid.csl:       set_next(field_i,field2_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:        set_next(f_op_i, f_dest_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:        set_next(f_dest_i, f_srca_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:        set_next(f_srca_i, f_srcb_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_next(f_op_i, f_dest_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_next(f_dest_i, f_srca_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_next(f_srca_i, f_srcb_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_next(f_op_i, f_dest_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_next(f_dest_i, f_srca_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_next(f_srca_i, f_srcb_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instanciate_invalid.csl:    set_next(f_op_i,            f_op2_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instanciate_invalid.csl:    set_next(f_op2_i,           f_cond_i2);  // can't add incorectly defined field
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        set_next(f_op_i, f_dest_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        set_next(f_dest_i, f_srca_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        set_next(f_srca_i, f_srcb_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans3_invalid.csl:       set_next(field_i,field2_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans4_invalid.csl:       set_next(field_i,field2_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans_invalid.csl:       set_next(field_i,field2_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_more_fields_same_position_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_next(op_i,field_i); //field_i has already set the position
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_next_invalid.csl://illegal: set_next parameters
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_next_invalid.csl:       set_next(op_i,0,field_i); // only 2 parameters(left and right field)
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_position_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value2_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:       set_next(op_i,field_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        set_next(f_op_i, f_dest_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        set_next(f_dest_i, f_srca_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        set_next(f_srca_i, f_srcb_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid2.csl:        set_next(f_op2_i, f_f_i);  // out of range with 1
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:    set_next(field_i, rf_i);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_next(op, rega);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_next(rega, regb);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:  set_next(regb, imm);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:          set_next(regb, unused);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:          set_next(unused, regc);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next( f_opcode, operand1 );
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(operand1,operand2);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(operand2,rez);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(operand1, f2_operand2);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(f2_operand2, f2_imm);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(f2_imm, f2_operand);		
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(operand1, f3_operand2);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(f3_operand2, f3_imm);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(f3_imm, f3_spare);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_next(f3_spare, f3_rx); 
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op,disp30);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op,               a_inst_fmt21Base);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(a_inst_fmt21Base,      cond);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op2,                   cc1_inst_fmt22);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(cc1_inst_fmt22,        cc0_inst_fmt22);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(cc0_inst_fmt22,        p_inst_fmt22);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(p_inst_fmt22,          disp19_inst_fmt22);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op,               a_inst_fmt23);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(a_inst_fmt23,          _0_inst_fmt23);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(_0_inst_fmt23,         rcond);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op2,                   d16hi_inst_fmt23);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(d16hi_inst_fmt23,      p_inst_fmt23);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(p_inst_fmt23,          rs1_inst_fmt23);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(rs1_inst_fmt23,        d16lo_inst_fmt23);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op,                  rd_i_fmt3_1);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(op3,                 rs1_i_fmt3_1);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_next(rs1_i_fmt3_1,          i_i_fmt3_1);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_next(op,rd);
Test check DIR: chapterName = csl_isa cmd:  set_next appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_next(rd,op3); 
Test check DIR: componentName = isa cmd =  set_width (numeric_expression) cmd =  set_width  grep = grep  set_width  /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_element_isa_obj_name_isa_obj_name0.csl:    set_width(32); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_csl_isa_field_object_name.csl:    set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_field_object_name.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_width_enum_or_enum_item.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_width_enum_or_enum_item.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/gen_decoder_csl_unit_unit_object_name.csl:    set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:      set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_width(16);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl:    set_width(14);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:     set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_add_allowed_range_num_expr_num_expr.csl:set_width(24); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl:set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl:set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_width(32); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_mnemonic_string.csl:    set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_name_string.csl:    set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_offset_num_expr.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_offset_num_expr.csl:set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_value_num_expr.csl:    set_width(16); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:     set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:     set_width(2); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:    set_width(32);         
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:    set_width(32); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:    set_width(32); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:  set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_width_numeric_expression.csl://set_width (numeric_expression); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_width_numeric_expression.csl:    set_width(32); 
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum2.csl:       	set_width(8);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    set_width(8);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/invalid_isa1.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_constructor_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:        set_width(8);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:        set_width(8);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:        set_width(11);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:        set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_width(11);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_width(11);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instanciate_invalid.csl:    set_width(9);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        set_width(11);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd1.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd2.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd2.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd3.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd3.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd4.csl://set_width -mandatory command for isa_element
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd4.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd4.csl:    //set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans3_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans4_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans_invalid.csl:       set_width(4);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_more_fields_same_position_invalid.csl:       set_width(6);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_next_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_position_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_prev_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value2_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:       set_width(4);            
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_field_invalid.csl:      set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_format_invalid.csl:       set_width(5);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_format_invalid.csl:    set_width(5);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        set_width(11);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid2.csl:        set_width(7);  // set_width(8);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:        set_width(4);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:    set_width(6);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:    //       set_width(6);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/bug970.csl:        set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/gen_decoder.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    set_width(16);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:		set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_width(16);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_width( 6 );
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_width( 6 );
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_width( 1 );
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/set_mnemonic.csl:        set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(22);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(4);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(17);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(5);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(12);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(28);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(6);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(5);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:         set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:      set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:  set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:    set_width(32);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_width(2);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:  set_width(3);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:  set_width(1);
Test check DIR: chapterName = csl_isa cmd:  set_width  appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:  set_width(32);
Test check DIR: componentName = isa cmd =  field_obj_name.set_enum(enum_name) cmd = set_enum grep = grep set_enum /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_csl_isa_field_object_name.csl:    set_enum(e_op); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_field_object_name.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_width_enum_or_enum_item.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_field_isa_field_object_width_enum_or_enum_item.csl:    set_enum(e_ALU);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_enum(eBranch); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     // op.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     //alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_enum(eBranch); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     op.set_enum_item(MOV);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     branch1.set_enum_item(BR1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    op.set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_enum(op_code);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:     set_enum(eBranch); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    op.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:     set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    set_enum(eBranch); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    op.set_enum_item(MOV);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    branch1.set_enum_item(BR0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_enum(op_code);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_enum(op_code);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     op.set_enum_item(MOV);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     alu.set_enum_item(ALU2);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl://isa_field_obj_name.set_enum(enum_name)
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl:set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_enum_name.csl:set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl://isa_field_obj_name.set_enum_item(enum_item_name)
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_enum(e_ALU);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    f_op.set_enum_item(ALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    f_alu.set_enum_item(XOR); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_offset_num_expr.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:    set_enum(eALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:     set_enum(op_code); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:     set_enum(eBranch);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    branch1.set_enum_item(BR1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_type_instr_format_instr_root_format.csl:  set_enum(e_alu);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    f_field.set_enum_item(b);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl://illegal because set_enum_item is called twice for the same isa_field
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:    //  set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     //     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:    //  set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     //     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     f0_1.set_enum_item(b);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:         op_i.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:         op.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:          op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        f_op_i.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        f_op_i.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:          op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd1.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:          op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid2.csl://set_enum_item
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid2.csl:  op12.set_enum(op_enum); //op2 has already set an enum
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl://illegal: set_enum_item
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:       op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:     // set_enum_item should work with instanciated field
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:          op.set_enum_item(MUL);   // MUL does not exist
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_item_invalid.csl://set_enum_item invalid
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_item_invalid.csl:    op12.set_enum_item(SETHI_Branches); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl://illegal: set_enum_item  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:       op.set_enum_item(ADD); 
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:         op.set_enum_item(SUB);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:         op.set_enum_item(SUB);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:         op_i.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        f_op_i.set_enum_item("add");
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        f_op_i.set_enum_item("sub");
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    //  set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     //     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     f0_1.set_enum_item(b);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    f1_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    //    set_enum(e);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    f1_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_enum(e_op3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    fld_rs1.set_enum(e_rs1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPA);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPN);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPNE);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPE);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPG);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_enum(e_opcodes);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_enum( e_opcode );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( add_op );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( adc );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( and_op );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( const_add );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( const_sub );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( const_h );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( or_op );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( rotl );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( sll );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( sra );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( srl );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( sub );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( subc );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( subr );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( subrc );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( xor_op );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( lp );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( sq );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( bcc );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( callm );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( callry );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( jmpm );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( jmpry);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( halt );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( nop );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( reti );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( trap );
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_enum(op_enum);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_enum(op2_enum);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_enum(cond_enum);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_enum(rcond_enum);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    //set_enum(op3_enum);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(CALL);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond2);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond5);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond6);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond7);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:         set_enum(e_field);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:       //f1_i.set_enum_item( b ); -the field has an enum so it cannot have an enum item also
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/test_isa10.csl:  set_enum(ers);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_enum(e_op);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_enum(e_op3);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    op.set_enum_item(OP_0);
Test check DIR: chapterName = csl_isa cmd: set_enum appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    op3.set_enum_item(OP3_0);
Test check DIR: componentName = isa cmd =  isa_field_obj_name.set_enum_item(enum_item_name) cmd = set_enum_item grep = grep set_enum_item /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     // op.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     //alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     op.set_enum_item(MOV);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     branch1.set_enum_item(BR1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    op.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    op.set_enum_item(MOV);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    branch1.set_enum_item(BR0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     op.set_enum_item(MOV);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     alu.set_enum_item(ALU2);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl://isa_field_obj_name.set_enum_item(enum_item_name)
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    f_op.set_enum_item(ALU); 
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    f_alu.set_enum_item(XOR); 
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     alu.set_enum_item(ALU0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    branch1.set_enum_item(BR1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    f_field.set_enum_item(b);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl://illegal because set_enum_item is called twice for the same isa_field
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:    //  set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     //     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_enum_enum_item.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:    //  set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     //     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/hierc_instr_f_set_dif_enum_items.csl:     f0_1.set_enum_item(b);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:         op_i.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:         op.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:          op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        f_op_i.set_enum_item(ADD);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        f_op_i.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:          op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:          op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid2.csl://set_enum_item
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl://illegal: set_enum_item
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:       op.set_enum_item(SUB);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:     // set_enum_item should work with instanciated field
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:          op.set_enum_item(MUL);   // MUL does not exist
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_item_invalid.csl://set_enum_item invalid
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_item_invalid.csl:    op12.set_enum_item(SETHI_Branches); 
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl://illegal: set_enum_item  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:       op.set_enum_item(ADD); 
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:         op.set_enum_item(SUB);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:         op.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:         op.set_enum_item(SUB);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:         op_i.set_enum_item(ADD);  
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        f_op_i.set_enum_item("add");
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        f_op_i.set_enum_item("sub");
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:    //  set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     //     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_2instr_f_set_enum_items.csl:     f0_1.set_enum_item(b);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_isa_el_set_enum_twice.csl:    f0_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    f1_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/hierc_set_enum_twice.csl:    f1_1.set_enum_item(a);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPA);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPN);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPNE);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPE);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          cond.set_enum_item(BPG);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/ISA_Sparc_FlashPresentation_Example.csl:          op1.set_enum_item(BR);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( add_op );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( adc );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( and_op );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( const_add );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( const_sub );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( const_h );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( or_op );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( rotl );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( sll );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( sra );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( srl );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( sub );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( subc );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( subr );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( subrc );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( xor_op );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( lp );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( sq );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( bcc );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( callm );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( callry );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( jmpm );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( jmpry);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( halt );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		//f_opcode.set_enum_item( nop );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( reti );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		f_opcode.set_enum_item( trap );
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(CALL);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(Bicc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond2);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond3);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond5);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond6);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    rcond.set_enum_item(rcond7);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(BPr);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond8);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond7);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond6);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond5);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond4);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond3);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond2);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond1);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond9);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:      cond.set_enum_item(cond10);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond11);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond12);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond13);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond14);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op.set_enum_item(SETHI_Branches);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    op2.set_enum_item(FBPfcc);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    cond.set_enum_item(cond15);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/temp.csl:       //f1_i.set_enum_item( b ); -the field has an enum so it cannot have an enum item also
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    op.set_enum_item(OP_0);
Test check DIR: chapterName = csl_isa cmd: set_enum_item appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    op3.set_enum_item(OP3_0);
Test check DIR: componentName = isa cmd =  set_position(isa_field, numeric expression) cmd =  set_position grep = grep  set_position /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/csl_isa_element_isa_obj_name_isa_obj_name0.csl:    set_position(f_op, 15); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:      //  set_position(op, 30);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element.csl:     set_position(branch1, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_next.csl:    set_position(op, 13);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_position(op, 0);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_position(regb,3);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_position(rega, 6);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_position.csl:    set_position(imm, 9);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_previous.csl:    set_position(file1,0);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_position(op, 30);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_type.csl:     set_position(branch1, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl:    set_position(op, 29);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_element_set_width.csl:    set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field.csl:    set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_enum.csl:    set_position(branch1, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:     set_position(branch1, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_mnemonic.csl:     set_position(op, 30);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:      set_position(op, 30);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_position(f_alu, 16); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_enum_item_enum_item_name.csl:    set_position(f_op, 30); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_offset.csl:     set_position(alu, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_type.csl:    set_position(branch1, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_position(op, 13);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_value.csl:    set_position(imm, 0);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_next_isa_field_left_field_isa_field_right_field.csl:    set_position(op, 30); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl://set_position(isa_field, numeric expression);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:    set_position(op, 30); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_position_isa_field_numeric_expression.csl:    set_position(imm,0); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_doc_examples/set_previous_isa_field_right_field_isa_field_left_field.csl:    set_position(f_alu, 16); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum2.csl:       	set_position(field_i1, 6);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum2.csl:	set_position(field_i3, 6); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:    set_position(f_field, 6);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/add_field_to_inheritance_format_field_with_enum.csl:		set_position(field_i3, 6); 
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/invalid_isa1.csl:    set_position(op,30);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field2_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_field_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_constructor_invalid.csl:       set_position(field_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:        set_position(f_op_i, 6);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:        set_position(f_op2_i, 0);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:        set_position(f_op_i, 6);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid2.csl:        set_position(f_op3_i, 1); //can't add at this position
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_inheritance_invalid.csl:        set_position(f_op_i, 9);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_position(f_op_i, 9);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_format_invalid.csl:        set_position(f_op_i, 9);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instanciate_invalid.csl:    set_position(f_op_i,        8);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_declaration_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        set_position(f_op_i, 9);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_invalid.csl:        set_position(f_op_i, 9);  // and either this
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_instruction_set_position_invalid.csl:         set_position(field2_i,2); //can't set the position
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd3.csl:    set_position(fld_op, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mandatory_cmd4.csl:    //set_position(fld_op, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans3_invalid.csl:       set_position(field_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans4_invalid.csl:       set_position(field_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_mm_commdans_invalid.csl:       set_position(field_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_more_fields_same_position_invalid.csl:       set_position(op_i, 4);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_more_fields_same_position_invalid.csl:       set_position(op3_i, 4); //position 4 has already used
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_redeclaration_field_invalid.csl:       set_position(op_i, 2);  //op_i has already set the position
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_enum_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic2_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_mnemonic_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_next_invalid.csl:       set_position(op_i, 2);  
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_position_invalid.csl://illegal: set_position parameters
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_position_invalid.csl:       set_position(op_i, 2,3);   //only start position
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_prev_invalid.csl:       set_position(field_i, 0);  
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value2_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/isa_set_value_invalid.csl:       set_position(op_i, 2);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/recursiv_instanciate_instruction.csl:        set_position(f_op_i, 9);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid2.csl:// set_position_invalid
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid2.csl:        set_position(f_op_i,  3);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid2.csl:        set_position(f_op2_i, 3);  // can't add this field
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_invalid/set_position_invalid.csl:    set_position(field_i, 2);//the width of the field is 6 and 2+5 is 7 so is not possible to put there the field
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/gen_decoder.csl:    set_position(op,30);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/isa_sample.csl:    set_position(fld_rs1, 16);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/RISC16ISA.csl:    set_position(op, 13);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/RISC_ISA.csl:		set_position( f_opcode, 24 );
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_position(op,28);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_position(op2,20);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_position(op3, 19);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/sparcV9.csl:    set_position(rs2_i_fmt3_2,       0);
Test check DIR: chapterName = csl_isa cmd:  set_position appears in test /home/monicah/svn/test/csl/isa_valid/test_isa8.csl:    set_position(op,29);
Test check DIR: componentName = isa cmd =  isa_field_obj.set_name(string) cmd = set_name grep = grep set_name /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd: set_name appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_name.csl:     set_name("opcode"); 
Test check DIR: chapterName = csl_isa cmd: set_name appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_name_string.csl://isa_field_obj_name.set_name(string)
Test check DIR: chapterName = csl_isa cmd: set_name appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_obj_name_set_name_string.csl:    set_name("opcode"); 
Test check DIR: componentName = isa cmd =  gen_decoder(csl_unit unit_object_name) cmd =  gen_decoder grep = grep  gen_decoder /home/monicah/svn/test/csl/*isa*/*.csl
Test check DIR: chapterName = csl_isa cmd:  gen_decoder appears in test /home/monicah/svn/test/csl/isa_doc_examples/gen_decoder_csl_unit_unit_object_name.csl://gen_decoder(csl_unit unit_object_name);
Test check DIR: chapterName = csl_isa cmd:  gen_decoder appears in test /home/monicah/svn/test/csl/isa_doc_examples/gen_decoder_csl_unit_unit_object_name.csl:    gen_decoder(u); 
Test check DIR: chapterName = csl_isa cmd:  gen_decoder appears in test /home/monicah/svn/test/csl/isa_doc_examples/isa_field_gen_decoder.csl:    branch1.gen_decoder(u);
Test check DIR: chapterName = csl_isa cmd:  gen_decoder appears in test /home/monicah/svn/test/csl/isa_invalid/invalid_isa1.csl:    rs.gen_decoder(u);//error unit u has not been declarated
Test check DIR: chapterName = csl_isa cmd:  gen_decoder appears in test /home/monicah/svn/test/csl/isa_valid/gen_decoder.csl:    gen_decoder(u);

Chapter: csl_isa Commands which contain formatting characters which need to be moved out of the command
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_language.mif

Command summary command list DIR: chapterName = csl_language command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_language Command summary cmd :0=  register_file_name.output_ff() appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :1=  register_file_name.name_register(register_address,register_name) appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :2=  csl_wr_interface ifc_name appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :3=  csl_field field_name appears in cmd order: 
Found lexer cmd: csl_field in summary cmd:  csl_field field_name
Cmd summary Chapter: csl_language Command summary cmd :4=  generate_decoder(csl_unit) appears in cmd order: Cmd summary cmd in chapter 12 
Found lexer cmd: csl_unit in summary cmd:  generate_decoder csl_unit 
Cmd summary Chapter: csl_language Command summary cmd :5=  csl_bitrange bitrange_name appears in cmd order: 
Found lexer cmd: csl_bitrange in summary cmd:  csl_bitrange bitrange_name
Cmd summary Chapter: csl_language Command summary cmd :6=  csl_bit_range bit_range_name(upper_limit, lower_limit) appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :7=  csl_bit_range bit_range_name(width_numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :8=  csl_bit_range br appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :9=  br.width(numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :10=  bitrange_object bitrange_name.get_bitrange() appears in cmd order: 
Found lexer cmd: get_bitrange in summary cmd:  bitrange_object bitrange_name.get_bitrange  
Cmd summary Chapter: csl_language Command summary cmd :11=  csl_signal signal_name(number_expression_y, number_expression_x) appears in cmd order: 
Found lexer cmd: csl_signal in summary cmd:  csl_signal signal_name number_expression_y, number_expression_x 
Cmd summary Chapter: csl_language Command summary cmd :12=  bitrange_name1.set_bitrange(bitrange_name0) appears in cmd order: 
Found lexer cmd: set_bitrange in summary cmd:  bitrange_name1.set_bitrange bitrange_name0 
Cmd summary Chapter: csl_language Command summary cmd :13=  bitrange_name.set_width(width_numeric_expression) appears in cmd order: 
Found lexer cmd: set_width in summary cmd:  bitrange_name.set_width width_numeric_expression 
Cmd summary Chapter: csl_language Command summary cmd :14=  bitrange_object_name.set_offset(numeric_expression) appears in cmd order: 
Found lexer cmd: set_offset in summary cmd:  bitrange_object_name.set_offset numeric_expression 
Cmd summary Chapter: csl_language Command summary cmd :15=  bitrange_object_name.get_offset() appears in cmd order: 
Found lexer cmd: get_offset in summary cmd:  bitrange_object_name.get_offset  
Cmd summary Chapter: csl_language Command summary cmd :16=  csl_multi_dim_bitrange obj_name(num_expr) appears in cmd order: 
Found lexer cmd: csl_multi_dim_bitrange in summary cmd:  csl_multi_dim_bitrange obj_name num_expr 
Cmd summary Chapter: csl_language Command summary cmd :17=  csl_multi_dim_bitrange obj_name(multi_dim_br_obj) appears in cmd order: 
Found lexer cmd: csl_multi_dim_bitrange in summary cmd:  csl_multi_dim_bitrange obj_name multi_dim_br_obj 
Cmd summary Chapter: csl_language Command summary cmd :18=  object_multi_dim.get_dim_width(num_expr) appears in cmd order: 
Found lexer cmd: get_dim_width in summary cmd:  object_multi_dim.get_dim_width num_expr 
Cmd summary Chapter: csl_language Command summary cmd :19=  object_multi_dim.set_dim_bitrange(num_expr,br_obj_name) appears in cmd order: Cmd summary cmd in chapter 4 Cmd summary cmd in chapter 4 
Found lexer cmd: set_dim_bitrange in summary cmd:  object_multi_dim.set_dim_bitrange num_expr,br_obj_name 
Cmd summary Chapter: csl_language Command summary cmd :20=  object_multi_dim.get_dim_bitrange(num_expr) appears in cmd order: 
Found lexer cmd: get_dim_bitrange in summary cmd:  object_multi_dim.get_dim_bitrange num_expr 
Cmd summary Chapter: csl_language Command summary cmd :21=  object_multi_dim.set_dim_range(num_expr,num_expr,num_expr) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_dim_range in summary cmd:  object_multi_dim.set_dim_range num_expr,num_expr,num_expr 
Cmd summary Chapter: csl_language Command summary cmd :22=  object_multi_dim.get_dim_lower(num_expr) appears in cmd order: 
Found lexer cmd: get_dim_lower in summary cmd:  object_multi_dim.get_dim_lower num_expr 
Cmd summary Chapter: csl_language Command summary cmd :23=  object_multi_dim.set_dim_offset(num_expr,num_expr) appears in cmd order: 
Found lexer cmd: set_dim_offset in summary cmd:  object_multi_dim.set_dim_offset num_expr,num_expr 
Cmd summary Chapter: csl_language Command summary cmd :24=  object_multi_dim.get_dim_offset(num_expr) appears in cmd order: 
Found lexer cmd: get_dim_offset in summary cmd:  object_multi_dim.get_dim_offset num_expr 
Cmd summary Chapter: csl_language Command summary cmd :25=  set_width(numeric expression) appears in cmd order: 
Found lexer cmd: set_width in summary cmd:  set_width numeric expression 
Cmd summary Chapter: csl_language Command summary cmd :26=  ir.instr.field.create_signal(signal_name) appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :27=  ir.inst_fmt_name.field_name.connect(signal_name) appears in cmd order: 
Cmd summary Chapter: csl_language Command summary cmd :28=  add_allowed_range(int lower, int upper) appears in cmd order: Cmd summary cmd in chapter 13 
Cmd summary Chapter: csl_language Command summary cmd :29=  csl_field field_name([enum_name | enum_item]) appears in cmd order: 
Found lexer cmd: csl_field in summary cmd:  csl_field field_name  enum_name | enum_item  
Cmd summary Chapter: csl_language Command summary cmd :30=  csl_field field_name(width[, enum_name | enum_item]) appears in cmd order: 
Found lexer cmd: csl_field in summary cmd:  csl_field field_name width , enum_name | enum_item  
Cmd summary Chapter: csl_language Command summary cmd :31=  csl_field field_name(lower, upper[, enum_name | enum_item]) appears in cmd order: 
Found lexer cmd: csl_field in summary cmd:  csl_field field_name lower, upper , enum_name | enum_item  
Cmd summary Chapter: csl_language Command summary cmd :32=  csl_field field_name(bitrange_name[, enum_name | enum_item]) appears in cmd order: 
Found lexer cmd: csl_field in summary cmd:  csl_field field_name bitrange_name , enum_name | enum_item  
Cmd summary Chapter: csl_language Command summary cmd :33=  set_width(num_expr) appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: set_width in summary cmd:  set_width num_expr 
Cmd summary Chapter: csl_language Command summary cmd :34=  set_bitrange(num_expr) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: set_bitrange in summary cmd:  set_bitrange num_expr 
Cmd summary Chapter: csl_language Command summary cmd :35=  [field_name.]set_msb(num_expr) appears in cmd order: 
Found lexer cmd: set_msb in summary cmd:   field_name. set_msb num_expr 
Cmd summary Chapter: csl_language Command summary cmd :36=  field_obj_name.set_offset(num_expr) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: set_offset in summary cmd:  field_obj_name.set_offset num_expr 
Cmd summary Chapter: csl_language Command summary cmd :37=  field_obj_name.get_offset() appears in cmd order: 
Found lexer cmd: get_offset in summary cmd:  field_obj_name.get_offset  
Cmd summary Chapter: csl_language Command summary cmd :38=  field_obj_name.set_enum(enum_name) appears in cmd order: Cmd summary cmd in chapter 7 
Found lexer cmd: set_enum in summary cmd:  field_obj_name.set_enum enum_name 
Cmd summary Chapter: csl_language Command summary cmd :39=  field_obj_name.set_enum_item(enum_item_name) appears in cmd order: Cmd summary cmd in chapter 8 
Found lexer cmd: set_enum in summary cmd:  field_obj_name.set_enum_item enum_item_name 
Cmd summary Chapter: csl_language Command summary cmd :40=  field_obj_name.get_enum() appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: get_enum in summary cmd:  field_obj_name.get_enum  
Cmd summary Chapter: csl_language Command summary cmd :41=  field_obj_name.set_value(num_expr) appears in cmd order: 
Found lexer cmd: set_value in summary cmd:  field_obj_name.set_value num_expr 
Cmd summary Chapter: csl_language Command summary cmd :42=  field_obj_name.get_value() appears in cmd order: 
Found lexer cmd: get_value in summary cmd:  field_obj_name.get_value  
Cmd summary Chapter: csl_language Command summary cmd :43=  identifier get_enum() appears in cmd order: 
Found lexer cmd: get_enum in summary cmd:  identifier get_enum  
Cmd summary Chapter: csl_language Command summary cmd :44=  identifier get_enum_item() appears in cmd order: 
Found lexer cmd: get_enum in summary cmd:  identifier get_enum_item  
Cmd summary Chapter: csl_language Command summary cmd :45=  int get_value() appears in cmd order: 
Found lexer cmd: get_value in summary cmd:  int get_value  
Cmd summary Chapter: csl_language Command summary cmd :46=  set_field_position(field_name, numeric_expression) appears in cmd order: Cmd summary cmd in chapter 9 
Found lexer cmd: set_field_position in summary cmd:  set_field_position field_name, numeric_expression 
Cmd summary Chapter: csl_language Command summary cmd :47=  set_next(field_name_left, field_name_right) appears in cmd order: Cmd summary cmd in chapter 10 
Found lexer cmd: set_next in summary cmd:  set_next field_name_left, field_name_right 
Cmd summary Chapter: csl_language Command summary cmd :48=  set_previous(field_name_right, field_name_left) appears in cmd order: Cmd summary cmd in chapter 11 
Found lexer cmd: set_previous in summary cmd:  set_previous field_name_right, field_name_left 

Chapter command list DIR: chapterName = csl_language commands found in chapter
Cmd Chapter: csl_language 0=  set_width(num_expr) appears in command summary in cmd order: 
Cmd Chapter: csl_language 1=  set_bitrange(num_expr) appears in command summary in cmd order: 
Cmd Chapter: csl_language 2=  field_obj_name.set_offset(num_expr) appears in command summary in cmd order: 
Cmd Chapter: csl_language 4=  object_multi_dim.set_dim_bitrange(num_expr,br_obj_name) appears in command summary in cmd order: 
Cmd Chapter: csl_language 4=  object_multi_dim.set_dim_bitrange(num_expr,br_obj_name) appears in command summary in cmd order: 
Cmd Chapter: csl_language 5=  object_multi_dim.set_dim_range(num_expr,num_expr,num_expr) appears in command summary in cmd order: 
Cmd Chapter: csl_language 6=  field_obj_name.get_enum() appears in command summary in cmd order: 
Cmd Chapter: csl_language 7=  field_obj_name.set_enum(enum_name) appears in command summary in cmd order: 
Cmd Chapter: csl_language 8=  field_obj_name.set_enum_item(enum_item_name) appears in command summary in cmd order: 
Cmd Chapter: csl_language 9=  set_field_position(field_name, numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_language 10=  set_next(field_name_left, field_name_right) appears in command summary in cmd order: 
Cmd Chapter: csl_language 11=  set_previous(field_name_right, field_name_left) appears in command summary in cmd order: 
Cmd Chapter: csl_language 12=  generate_decoder(csl_unit) appears in command summary in cmd order: 
Cmd Chapter: csl_language 13=  add_allowed_range(int lower, int upper) appears in command summary in cmd order: 

DIR: chapterName = csl_language command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_multi_dim_bitrange obj_name(multi_dim_br_obj) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  field_obj_name.get_offset() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_bit_range br NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  register_file_name.output_ff() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_field field_name([enum_name | enum_item]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  bitrange_object bitrange_name.get_bitrange() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  field_obj_name.set_value(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  object_multi_dim.get_dim_lower(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  object_multi_dim.set_dim_offset(num_expr,num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  bitrange_name1.set_bitrange(bitrange_name0) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  identifier get_enum_item() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_bit_range bit_range_name(width_numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_field field_name(bitrange_name[, enum_name | enum_item]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  bitrange_object_name.get_offset() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  ir.inst_fmt_name.field_name.connect(signal_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_bit_range bit_range_name(upper_limit, lower_limit) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  register_file_name.name_register(register_address,register_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  object_multi_dim.get_dim_bitrange(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  bitrange_name.set_width(width_numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  object_multi_dim.get_dim_width(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  [field_name.]set_msb(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  ir.instr.field.create_signal(signal_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_field field_name NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_field field_name(lower, upper[, enum_name | enum_item]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_bitrange bitrange_name NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_multi_dim_bitrange obj_name(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  br.width(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  int get_value() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_field field_name(width[, enum_name | enum_item]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  bitrange_object_name.set_offset(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_wr_interface ifc_name NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  identifier get_enum() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  field_obj_name.get_value() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  set_width(numeric expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  object_multi_dim.get_dim_offset(num_expr) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_language Command summary Cmd  csl_signal signal_name(number_expression_y, number_expression_x) NOT defined in chapter commands

DIR: chapterName = csl_language commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_language componentName = language tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = language cmd =  field_obj_name.set_enum_item(enum_item_name) cmd = set_enum_item grep = grep set_enum_item /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_in_child_withno_parent_enum.csl:    f1_0.set_enum_item(a); // << error on set_enum_item in hierarhcical field - no enum in parent field
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_twice.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_twice.csl:    set_enum_item(a); // <<<< this should fail on the second call to set_enum_item
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl://set_enum_item cmd must be called for a field instance
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    f1_1.set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_huge_value.csl:    set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_number_repeat.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_number_repeat.csl:    set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_set_enum_item.csl:// Fields cannot use set_enum_item unless an  parent of the instance has set
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_set_enum_item.csl:    set_enum_item(RDY); // ILLEGAL-see above note
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/field_set_enum_item_without_enum.csl:    set_enum_item(b);//enum item must be set for a field(that have set_enum) instance
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/fld_invalid_func_use.csl:// Only can set_enum_item on a field instance inside a constructor
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_invalid/fld_invalid_func_use.csl:f2.set_enum_item(ERR);
Test check DIR: chapterName = csl_language cmd: set_enum_item appears in test /home/monicah/svn/test/csl/language_valid/field_enum_with_hier_field_enum_item.csl:    f1_0.set_enum_item(a); // selects the enum item a from the enum e
Test check DIR: componentName = language cmd =  set_previous(field_name_right, field_name_left) cmd =  set_previous grep = grep  set_previous /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd:  set_previous appears in test /home/monicah/svn/test/csl/language_invalid/set_previous_field_name.csl://field3 doesn't have set_width & set_previous is not necessary
Test check DIR: chapterName = csl_language cmd:  set_previous appears in test /home/monicah/svn/test/csl/language_invalid/set_previous_field_name.csl:    set_previous(f1,f2);
Test check DIR: componentName = language cmd =  object_multi_dim.set_dim_range(num_expr,num_expr,num_expr) cmd = set_dim_range grep = grep set_dim_range /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd: set_dim_range appears in test /home/monicah/svn/test/csl/language_doc_examples/obj_multi_dim_set_dim_range.csl:mbr1.set_dim_range(0,0,1);
Test check DIR: chapterName = csl_language cmd: set_dim_range appears in test /home/monicah/svn/test/csl/language_doc_examples/obj_multi_dim_set_dim_range.csl:mbr1.set_dim_range(1,0,3);
Test check DIR: chapterName = csl_language cmd: set_dim_range appears in test /home/monicah/svn/test/csl/language_doc_examples/obj_multi_dim_set_dim_range.csl:mbr1.set_dim_range(2,0,7);
Test check DIR: componentName = language cmd =  set_next(field_name_left, field_name_right) cmd =  set_next grep = grep  set_next /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd:  set_next appears in test /home/monicah/svn/test/csl/language_invalid/set_next_field_name.csl://field3 must have set_width and set_next cmd is not necessary
Test check DIR: chapterName = csl_language cmd:  set_next appears in test /home/monicah/svn/test/csl/language_invalid/set_next_field_name.csl:    set_next(f1,f2);
Test check DIR: componentName = language cmd =  object_multi_dim.set_dim_bitrange(num_expr,br_obj_name) cmd = set_dim_bitrange grep = grep set_dim_bitrange /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/multi_dim_bitrange.csl: mbr2.set_dim_bitrange(0,br1);
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/multi_dim_bitrange.csl: mbr2.set_dim_bitrange(1,br1);
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/multi_dim_bitrange.csl: mbr2.set_dim_bitrange(2,br1);
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/set_dim_bitrange.csl://2nd param of set_dim_bitrange should be a simple bitrange
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/set_dim_bitrange.csl:mbr2.set_dim_bitrange(0,mbr1); // mbr1 is a multidim bitrange
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/set_dim_bitrange.csl:mbr2.set_dim_bitrange(1,mbr1); // mbr1 is a multidim bitrange
Test check DIR: chapterName = csl_language cmd: set_dim_bitrange appears in test /home/monicah/svn/test/csl/language_invalid/set_dim_bitrange.csl:mbr2.set_dim_bitrange(2,mbr1); // mbr1 is a multidim bitrange
Test check DIR: componentName = language cmd =  generate_decoder(csl_unit) cmd =  generate_decoder grep = grep  generate_decoder /home/monicah/svn/test/csl/*language*/*.csl
[ERROR] Test check DIR: chapterName = csl_language cmd:  generate_decoder does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = language cmd =  field_obj_name.get_enum() cmd = get_enum grep = grep get_enum /home/monicah/svn/test/csl/*language*/*.csl
[ERROR] Test check DIR: chapterName = csl_language cmd: get_enum does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = language cmd =  set_width(num_expr) cmd =  set_width grep = grep  set_width /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_doc_examples/csl_field.csl:    set_width(4);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_doc_examples/set_enum_csl_enum.csl:    set_width(4);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_doc_examples/set_field_position.csl:    set_width(26);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/csl_field.csl://set_width is mandatory
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_in_child_withno_parent_enum.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_in_child_withno_parent_enum.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_twice.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/field_with_wider_enum.csl:    set_width(2);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_g_p_c.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_g_p_c.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_p_c.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_p_c.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position1.csl:    set_width(3);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position1.csl:    set_width(15);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position2.csl:    set_width(8);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position2.csl:    set_width(20);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_next_field_name.csl://field3 must have set_width and set_next cmd is not necessary
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_previous_field_name.csl://field3 doesn't have set_width & set_previous is not necessary
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_width.csl:    set_width(8);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_invalid/set_width.csl:    set_width(10); //the width should be over 28
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_valid/field_enum_some_number.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_valid/field_enum_with_hier_field_enum_item.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_valid/field_enum_with_hier_field_enum_item.csl:    set_width(32);
Test check DIR: chapterName = csl_language cmd:  set_width appears in test /home/monicah/svn/test/csl/language_valid/field_set_value_with_enum_item.csl:    set_width(32);
Test check DIR: componentName = language cmd =  field_obj_name.set_enum(enum_name) cmd = set_enum grep = grep set_enum /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_doc_examples/field_obj_name_set_enum.csl:fd.set_enum(enum1);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_doc_examples/set_enum_csl_enum.csl:     set_enum( eee);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/csl_field.csl:   //  fd1_i.set_enum(enum_f);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_in_child_withno_parent_enum.csl:    f1_0.set_enum_item(a); // << error on set_enum_item in hierarhcical field - no enum in parent field
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_twice.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/enum_set_item_twice.csl:    set_enum_item(a); // <<<< this should fail on the second call to set_enum_item
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl://set_enum_item cmd must be called for a field instance
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum(e);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    f1_1.set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    f1_1.set_enum(e);//enum is already set
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_duplicate_sets_enum_items.csl:    set_enum(e);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_huge_value.csl:    set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_number_repeat.csl:    set_enum_item(a);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_number_repeat.csl:    set_enum_item(b);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_enum_number_repeat.csl:    set_enum(enum1);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_set_enum_item.csl:// Fields cannot use set_enum_item unless an  parent of the instance has set
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_set_enum_item.csl:    set_enum_item(RDY); // ILLEGAL-see above note
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_set_enum_item_without_enum.csl:    set_enum_item(b);//enum item must be set for a field(that have set_enum) instance
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/field_with_wider_enum.csl:    set_enum(e);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/fld_invalid_func_use.csl:// Only can set_enum_item on a field instance inside a constructor
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/fld_invalid_func_use.csl:f2.set_enum_item(ERR);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_g_p_c.csl:    f2_0.f1_0.set_enum(e); 
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_p_c.csl:    set_enum(e);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_invalid/hier_field_enum_in_p_c.csl:    f1_0.set_enum(e); // this is illegal because the num is already set
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_valid/field_03.csl:    set_enum(SET);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_valid/field_enum_no_number.csl:    set_enum(e);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_valid/field_enum_some_number.csl:    set_enum(e);
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_valid/field_enum_with_hier_field_enum_item.csl:    set_enum(e); // this means all instances of f1 are restricted to
Test check DIR: chapterName = csl_language cmd: set_enum appears in test /home/monicah/svn/test/csl/language_valid/field_enum_with_hier_field_enum_item.csl:    f1_0.set_enum_item(a); // selects the enum item a from the enum e
Test check DIR: componentName = language cmd =  set_field_position(field_name, numeric_expression) cmd =  set_field_position grep = grep  set_field_position /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_doc_examples/set_field_position.csl:    set_field_position(f1,0);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_doc_examples/set_field_position.csl:    set_field_position(f2,16);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position1.csl:    set_field_position(f1,0);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position1.csl:    set_field_position(f2,1); // 2nd param should be greater than 3
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position2.csl:    set_field_position(f2,0);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_field_position2.csl:    set_field_position(f1,7); // 2nd param should be greater than 8
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_next_field_name.csl:    set_field_position(f1,0);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_next_field_name.csl:    set_field_position(f2,16);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_previous_field_name.csl:    set_field_position(f1,0);
Test check DIR: chapterName = csl_language cmd:  set_field_position appears in test /home/monicah/svn/test/csl/language_invalid/set_previous_field_name.csl:    set_field_position(f2,16);
Test check DIR: componentName = language cmd =  set_bitrange(num_expr) cmd =  set_bitrange grep = grep  set_bitrange /home/monicah/svn/test/csl/*language*/*.csl
[ERROR] Test check DIR: chapterName = csl_language cmd:  set_bitrange does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = language cmd =  field_obj_name.set_offset(num_expr) cmd = set_offset grep = grep set_offset /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd: set_offset appears in test /home/monicah/svn/test/csl/language_doc_examples/bitrange_obj_name_set_offset.csl:br1.set_offset(8);
Test check DIR: chapterName = csl_language cmd: set_offset appears in test /home/monicah/svn/test/csl/language_doc_examples/field_obj_name_set_offset.csl:fd1.set_offset(8);
Test check DIR: chapterName = csl_language cmd: set_offset appears in test /home/monicah/svn/test/csl/language_invalid/bug725.csl://  set_offset(10);
Test check DIR: chapterName = csl_language cmd: set_offset appears in test /home/monicah/svn/test/csl/language_invalid/bug725.csl:    set_offset(10);
Test check DIR: chapterName = csl_language cmd: set_offset appears in test /home/monicah/svn/test/csl/language_invalid/csl_field.csl:    set_offset (2);
Test check DIR: componentName = language cmd =  add_allowed_range(int lower, int upper) cmd =  add_allowed_range grep = grep  add_allowed_range /home/monicah/svn/test/csl/*language*/*.csl
Test check DIR: chapterName = csl_language cmd:  add_allowed_range appears in test /home/monicah/svn/test/csl/language_doc_examples/field_obj_name_add_allowed_range.csl:fd1.add_allowed_range(0,8);

Chapter: csl_language Commands which contain formatting characters which need to be moved out of the command
[ERROR] Contains formatting char: line =     <MText `63948: CSLInstruction: register_file_name.name_register(register_address,register_name);\x0d '>

mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_memory_map.mif

Command summary command list DIR: chapterName = csl_memory_map command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_memory_map Command summary cmd :0=  set_unit(unit_name) appears in cmd order: Cmd summary cmd in chapter 3 Cmd summary cmd in chapter 3 Cmd summary cmd in chapter 3 Cmd summary cmd in chapter 3 
Cmd summary Chapter: csl_memory_map Command summary cmd :1=  csl_memory_map_page memory_map_page_name appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: csl_memory in summary cmd:  csl_memory_map_page memory_map_page_name
Cmd summary Chapter: csl_memory_map Command summary cmd :2=  memory_map_page_name.add_address_range(lower_bound,upper_bound) appears in cmd order: Cmd summary cmd in chapter 7 Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_memory_map Command summary cmd :3=  memory_map_page_name.set_address_increment(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 8 
Found lexer cmd: set_address in summary cmd:  memory_map_page_name.set_address_increment numeric_expression 
Cmd summary Chapter: csl_memory_map Command summary cmd :4=  memory_map_page_name.set_next_address(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 9 
Found lexer cmd: set_next_address in summary cmd:  memory_map_page_name.set_next_address numeric_expression 
Cmd summary Chapter: csl_memory_map Command summary cmd :5=  set_access_rights_enum( enum ) appears in cmd order: Cmd summary cmd in chapter 10 
Found lexer cmd: set_access_rights in summary cmd:  set_access_rights_enum  enum  
Cmd summary Chapter: csl_memory_map Command summary cmd :6=  memory_map_page_name.add(memory_map_page) appears in cmd order: Cmd summary cmd in chapter 11 
Cmd summary Chapter: csl_memory_map Command summary cmd :7=  int get_lower_bound() appears in cmd order: 
Found lexer cmd: get_lower_bound in summary cmd:  int get_lower_bound  
Cmd summary Chapter: csl_memory_map Command summary cmd :23=  csl_memory_map memory_map_name appears in cmd order: Cmd summary cmd in chapter 16 Cmd summary cmd in chapter 16 
Found lexer cmd: csl_memory in summary cmd:  csl_memory_map memory_map_name
Cmd summary Chapter: csl_memory_map Command summary cmd :9=  int memory_map_name.get_word_width() appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :24=  auto_gen_memory_map() appears in cmd order: Cmd summary cmd in chapter 17 
Cmd summary Chapter: csl_memory_map Command summary cmd :26=  object_name.add_to_memory_map([address],[group,access_right]) appears in cmd order: Cmd summary cmd in chapter 19 
Cmd summary Chapter: csl_memory_map Command summary cmd :27=  set_type(memory_map_type) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_type in summary cmd:  set_type memory_map_type 
Cmd summary Chapter: csl_memory_map Command summary cmd :13=  memory_map_name.align(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 13 
Cmd summary Chapter: csl_memory_map Command summary cmd :14=  int memory_map_name.get_align() appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :15=  memory_map_name.set_addr_inc(numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :16=  int memory_map_name.get_addr_inc() appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :17=  memory_map_name.auto_increment() appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :18=  unit_instance_name.set_unit_instance_addr(numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :19=  memory_map_name.endianess(endianess_type) appears in cmd order: Cmd summary cmd in chapter 14 
Cmd summary Chapter: csl_memory_map Command summary cmd :20=  enum memory_map_name.get_endianess() appears in cmd order: 
Found lexer cmd: get_endianess in summary cmd:  enum memory_map_name.get_endianess  
Cmd summary Chapter: csl_memory_map Command summary cmd :21=  set_symbol_max_length(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 15 
Found lexer cmd: set_symbol_max_length in summary cmd:  set_symbol_max_length numeric_expression 
Cmd summary Chapter: csl_memory_map Command summary cmd :22=  int get_symbol_length() appears in cmd order: 
Found lexer cmd: get_symbol_length in summary cmd:  int get_symbol_length  
Cmd summary Chapter: csl_memory_map Command summary cmd :23=  csl_memory_map memory_map_name appears in cmd order: Cmd summary cmd in chapter 16 Cmd summary cmd in chapter 16 
Found lexer cmd: csl_memory in summary cmd:  csl_memory_map memory_map_name
Cmd summary Chapter: csl_memory_map Command summary cmd :24=  auto_gen_memory_map() appears in cmd order: Cmd summary cmd in chapter 17 
Cmd summary Chapter: csl_memory_map Command summary cmd :25=  set_top_unit(unit_object_name) appears in cmd order: Cmd summary cmd in chapter 18 
Found lexer cmd: set_top_unit in summary cmd:  set_top_unit unit_object_name 
Cmd summary Chapter: csl_memory_map Command summary cmd :26=  object_name.add_to_memory_map([address],[group,access_right]) appears in cmd order: Cmd summary cmd in chapter 19 
Cmd summary Chapter: csl_memory_map Command summary cmd :27=  set_type(memory_map_type) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_type in summary cmd:  set_type memory_map_type 
Cmd summary Chapter: csl_memory_map Command summary cmd :28=  int get_data_word_width() appears in cmd order: 
Found lexer cmd: get_data_word_width in summary cmd:  int get_data_word_width  
Cmd summary Chapter: csl_memory_map Command summary cmd :29=  get_data_word_width() appears in cmd order: 
Found lexer cmd: get_data_word_width in summary cmd:  get_data_word_width  
Cmd summary Chapter: csl_memory_map Command summary cmd :30=  int memory_map_name.get_address_width() appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :31=  memory_map_name.set_word_width(width) appears in cmd order: 
Cmd summary Chapter: csl_memory_map Command summary cmd :32=  string get_prefix() appears in cmd order: 
Found lexer cmd: get_prefix in summary cmd:  string get_prefix  
Cmd summary Chapter: csl_memory_map Command summary cmd :33=  set_sufix(string) appears in cmd order: Cmd summary cmd in chapter 20 
Cmd summary Chapter: csl_memory_map Command summary cmd :34=  string get_sufix() appears in cmd order: 

Chapter command list DIR: chapterName = csl_memory_map commands found in chapter
Cmd Chapter: csl_memory_map 3=  set_unit(unit_name) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 3=  set_unit(unit_name) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 3=  set_unit(unit_name) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 3=  set_unit(unit_name) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 7=  memory_map_page_name.add_address_range(lower_bound,upper_bound) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 5=  set_type(memory_map_type) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 6=  csl_memory_map_page memory_map_page_name appears in command summary in cmd order: Chapter cmd in cmd summary 1 
Cmd Chapter: csl_memory_map 7=  memory_map_page_name.add_address_range(lower_bound,upper_bound) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 8=  memory_map_page_name.set_address_increment(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 9=  memory_map_page_name.set_next_address(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 10=  set_access_rights_enum( enum ) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 11=  memory_map_page_name.add(memory_map_page) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 16=  csl_memory_map memory_map_name appears in command summary in cmd order: Chapter cmd in cmd summary 23 Chapter cmd in cmd summary 23 
Cmd Chapter: csl_memory_map 13=  memory_map_name.align(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 14=  memory_map_name.endianess(endianess_type) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 15=  set_symbol_max_length(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 16=  csl_memory_map memory_map_name appears in command summary in cmd order: Chapter cmd in cmd summary 23 Chapter cmd in cmd summary 23 
Cmd Chapter: csl_memory_map 17=  auto_gen_memory_map() appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 18=  set_top_unit(unit_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 19=  object_name.add_to_memory_map([address],[group,access_right]) appears in command summary in cmd order: 
Cmd Chapter: csl_memory_map 20=  set_sufix(string) appears in command summary in cmd order: 

DIR: chapterName = csl_memory_map command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int get_data_word_width() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  string get_prefix() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  string get_sufix() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  get_data_word_width() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int memory_map_name.get_addr_inc() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int memory_map_name.get_address_width() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  memory_map_name.set_addr_inc(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  enum memory_map_name.get_endianess() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  memory_map_name.auto_increment() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  unit_instance_name.set_unit_instance_addr(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int memory_map_name.get_word_width() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int get_symbol_length() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int memory_map_name.get_align() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  memory_map_name.set_word_width(width) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory_map Command summary Cmd  int get_lower_bound() NOT defined in chapter commands

DIR: chapterName = csl_memory_map commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_memory_map componentName = memory_map tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = memory_map cmd =  memory_map_page_name.set_next_address(numeric_expression) cmd = set_next_address grep = grep set_next_address /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: set_next_address appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_09.csl:		mpage0.set_next_address(64);
Test check DIR: chapterName = csl_memory_map cmd: set_next_address appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl://illegal: set_next_address should not work in mm constructor
Test check DIR: chapterName = csl_memory_map cmd: set_next_address appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		set_next_address(4);
Test check DIR: chapterName = csl_memory_map cmd: set_next_address appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl://illegal: set_next_address invalid parameter
Test check DIR: chapterName = csl_memory_map cmd: set_next_address appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl:    set_next_address("s");
Test check DIR: componentName = memory_map cmd =  auto_gen_memory_map() cmd =  auto_gen_memory_map grep = grep  auto_gen_memory_map /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mem_map.csl:    auto_gen_memory_map();
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_does_not_have_top_unit.csl://legal: auto_gen_memory_map 
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_does_not_have_top_unit.csl:			auto_gen_memory_map();
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl://illegal: auto_gen_memory_map() should not work in mmpage.
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl:		auto_gen_memory_map();
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/temp.csl://illegal: auto_gen_memory_map should not work in mmpage
Test check DIR: chapterName = csl_memory_map cmd:  auto_gen_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/temp.csl:		auto_gen_memory_map();
Test check DIR: componentName = memory_map cmd =  memory_map_name.endianess(endianess_type) cmd = endianess grep = grep endianess /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_bitrange_to_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_bitrange_to_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_does_not_have_top_unit.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/connectivity_object_in_mmpage.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_width_mmpage_word_width.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_invalid_parameter.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_endianess_in_mm_constructor.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_endianess_in_mm_constructor.csl:		set_endianess(big_endian);  //big_endianess should work only with mmpage
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_page_no.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_in_mmpage.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_invalid_parameter.csl:		set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl:		//set_endianess(big_endian);
Test check DIR: chapterName = csl_memory_map cmd: endianess appears in test /home/monicah/svn/test/csl/memory_map_invalid/temp.csl:		set_endianess(big_endian);
Test check DIR: componentName = memory_map cmd =  memory_map_page_name.add(memory_map_page) cmd = add grep = grep add /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl://2 fifo's added to mpg; ff1 reserves the address range from 25 to 40 so ff2 
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl://can't have the base address inside of that range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    add(u.ff1,"ff1",25); 
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    add(u.ff2,"ff2",30);//ff2's base address should be over 41
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/access_rights.csl:               add_address_range(0,23);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl://illegal: add_address_range should not work in memory map constructor
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		add_address_range(0,31);//error
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_bitrange_to_mm.csl://add object that are not supposed to be in a memory map - bitrange
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_bitrange_to_mm.csl:		set_address(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_bitrange_to_mm.csl:		set_address(0,63);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl://illegal: add(mm) should not work in mm in this way
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl:		add(mm);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserv_addr_range.csl://the reserved address range starts before the 
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserv_addr_range.csl:     add_address_range(125,321);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserv_addr_range.csl:     add_reserved_address_range(120,170);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl://illegal: add_reserved_address_range should not work in mm
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl:		add_reserved_address_range(0,15);//error
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/addr_obj_add_to_mem_map.csl:    add_to_memory_map();
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl://the address specified by add_reserved_address_range is not contained in the 
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl://one specified by add_address_range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    add_address_range(2,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    add_reserved_address_range(6,130); // this address should be inside the
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:// address specified by add_address_range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    add(rf);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl://adding to many elements to a memory map page
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:		add_address_range(0,15);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl://illegal: add_to_memory_map should not work in mmpage
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		add_to_memory_map(1);  //		
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl://illegal: adding a unit to a memory map page that does not exist
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl:		add_address_range(0,3);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mem_map.csl:    add_address_range(0, 512);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_does_not_have_top_unit.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/connectivity_object_in_mmpage.csl:// connectivity object are not supposed to be added to memory map page
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/connectivity_object_in_mmpage.csl:		add_address_range(0, 3);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:// when adding rf1 to mmpage page0 rf1 depth should be in conflict with mpage address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:// rf depth (4) > page0_address (2);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:		add_address_range(0,1);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_width_mmpage_word_width.csl://when adding rf1 to mmpage page0 rf1 width should be in conflict with mpage data_word_width
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_width_mmpage_word_width.csl:		add_address_range(0, 3);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_hier_test2.csl:		add_address_range(0,255);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_hier_test2.csl:	  add(top2,"unit_top");//error we can't add a unit
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_hier_test2.csl:	  add(top2,"unit_top_bis");//error we can't add the same object
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_illegal_1_1.csl:// add an address range with illegal values for upper and lower
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_illegal_1_1.csl:     add_address_range(2048, 0);//here must be an error because the lower index is bigger than the upper index
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_illegal_1_1.csl:     add_reserved_address_range(2048, 1024);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_illegal_1_1.csl:     add_reserved_address_range(1024, 2048);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    add_address_range(0,511);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    add(rf, "rf", 64);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    add_address_range(0,32);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    add(top.ao.so,"a0_s0");//error
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    add(top.ao.s1,"ao_s1");//error
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    add(top.a1.s0,"a1_s0");//error
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    add(top.a1.s1,"a1_s1");//error
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mempage_add.csl://the width and depth of the register file is higher than the memory map's page //address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mempage_add.csl:    add_address_range(10,120);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mempage_add.csl:    add(u.rf1,"reg_file",15);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_09.csl:		mpage0.set_next_address(64);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_09.csl:       	mpage0.add(u1.rf, "RF");
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_11.csl:		mpage.address_range.set_access_rights(swr, RW);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_11.csl:		mpage.address_range.set_access_rights(hwr, R);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_12.csl:    add_address_range(0,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_12.csl:    address_range.set_access_rights(hwr, RW);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_12.csl:    address_range.set_access_rights(swr, R);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_13.csl:	  	add_reserved_address_range(0,127);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_13.csl:		  add_address_range(128,255);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_13.csl:		  set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_15.csl:		mpage.add(u1.rf, "rf");
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:// this test sets the reserved addr range before setting the addr range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:    add_reserved_address_range(0,127); // stmt needs to be after add_address_range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:    add_address_range(0,255);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:    set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_outside_rng.csl:// this test sets the reserved addr range outside the specified  addr range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_outside_rng.csl:    add_address_range(128,255);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_outside_rng.csl:    add_reserved_address_range(0,127);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_outside_rng.csl:    set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/negative_addr_range.csl:    add_address_range(-0, -312);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/negative_addr_range.csl:    add_address_range(-312, -0);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map.csl:    add_address_range(2,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map.csl:    add(rf);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_name_add_to_mem_map.csl:    add_to_memory_map(32);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl://fifo is added outside the specified address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl:    add_address_range(0,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl:    add(u.ff,"ff1",130); // the base address should be between 0 and 112
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl://fifo is partly added outside the specified address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl:    add_address_range(16,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl:    add(u.ff,"ff1",0); // the base address should be between 0 and 112
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl://fifo is partly added to a reserved address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    add_reserved_address_range(30,70);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    add(u.ff,"ff1",25); // the base address should be between 7-13 or 71-128
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl://fifo is partly added to a reserved address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    add_reserved_address_range(7,26);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    add(u.ff,"ff1",25); // the base address should be outside the reserved addr 
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl://fifo is  added to a reserved address range
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:add_reserved_address_range(7,26);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:    add(u.ff,"ff1",7); // the base address should be outside the reserved addr 
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:		add_address_range(0, 2);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:		add_address_range(0, 4);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl://illegal: set_address_increment  should not work in mm
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		set_address_increment(4);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl://illegal: set_address_increment parameter incorect
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		set_address_increment("a");
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_invalid_parameter.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_endianess_in_mm_constructor.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl://illegal: set_next_address should not work in mm constructor
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		set_next_address(4);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl://illegal: set_next_address invalid parameter
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl:    set_next_address("s");
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_page_no.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_in_mmpage.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_invalid_parameter.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/temp.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/test_im.csl://the address range for the mem map page is
Test check DIR: chapterName = csl_memory_map cmd: add appears in test /home/monicah/svn/test/csl/memory_map_invalid/test_im.csl:    add(u.f,"fifo",20);
Test check DIR: componentName = memory_map cmd =  object_name.add_to_memory_map([address],[group,access_right]) cmd = add_to_memory_map grep = grep add_to_memory_map /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: add_to_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/addr_obj_add_to_mem_map.csl:    add_to_memory_map();
Test check DIR: chapterName = csl_memory_map cmd: add_to_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl://illegal: add_to_memory_map should not work in mmpage
Test check DIR: chapterName = csl_memory_map cmd: add_to_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		add_to_memory_map(1);  //		
Test check DIR: chapterName = csl_memory_map cmd: add_to_memory_map appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_name_add_to_mem_map.csl:    add_to_memory_map(32);
Test check DIR: componentName = memory_map cmd =  set_type(memory_map_type) cmd =  set_type grep = grep  set_type /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/access_rights.csl:set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_bitrange_to_mm.csl:	  set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:		set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl:	set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_hier_test2.csl:		set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map_pg.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:	set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_endianess_in_mm_constructor.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_page_no.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl:		set_type(flat);
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl://illegal:memory map set_type works with mmpage
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl:		set_type(flat);   //set type works only with mm not mmp
Test check DIR: chapterName = csl_memory_map cmd:  set_type appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl:    //set_type(flat);
Test check DIR: componentName = memory_map cmd =  set_access_rights_enum( enum ) cmd =  set_access_rights_enum grep = grep  set_access_rights_enum /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd:  set_access_rights_enum appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl://illegal: set_access_rights_enum should not work in mmpage
Test check DIR: chapterName = csl_memory_map cmd:  set_access_rights_enum appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl:		set_access_rights_enum(enum);
Test check DIR: componentName = memory_map cmd =  csl_memory_map memory_map_name cmd =  csl_memory_map memory_map_name grep = grep  csl_memory_map memory_map_name /home/monicah/svn/test/csl/*memory_map*/*.csl
[ERROR] Test check DIR: chapterName = csl_memory_map cmd:  csl_memory_map memory_map_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = memory_map cmd =  memory_map_page_name.add_address_range(lower_bound,upper_bound) cmd = add_address_range grep = grep add_address_range /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/access_rights.csl:               add_address_range(0,23);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl://illegal: add_address_range should not work in memory map constructor
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		add_address_range(0,31);//error
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserv_addr_range.csl:     add_address_range(125,321);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl://one specified by add_address_range
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    add_address_range(2,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:// address specified by add_address_range
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:		add_address_range(0,15);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl:		add_address_range(0,3);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mem_map.csl:    add_address_range(0, 512);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_does_not_have_top_unit.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/connectivity_object_in_mmpage.csl:		add_address_range(0, 3);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:		add_address_range(0,1);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_width_mmpage_word_width.csl:		add_address_range(0, 3);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_hier_test2.csl:		add_address_range(0,255);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_illegal_1_1.csl:     add_address_range(2048, 0);//here must be an error because the lower index is bigger than the upper index
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    add_address_range(0,511);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    add_address_range(0,32);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mempage_add.csl:    add_address_range(10,120);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_12.csl:    add_address_range(0,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_13.csl:		  add_address_range(128,255);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:    add_reserved_address_range(0,127); // stmt needs to be after add_address_range
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:    add_address_range(0,255);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_outside_rng.csl:    add_address_range(128,255);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/negative_addr_range.csl:    add_address_range(-0, -312);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/negative_addr_range.csl:    add_address_range(-312, -0);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map.csl:    add_address_range(2,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl:    add_address_range(0,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl:    add_address_range(16,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:    add_address_range(7,128);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:		add_address_range(0, 2);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:		add_address_range(0, 4);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_invalid_parameter.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_endianess_in_mm_constructor.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_page_no.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_in_mmpage.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_invalid_parameter.csl:		add_address_range(0, 31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl:		add_address_range(0,31);
Test check DIR: chapterName = csl_memory_map cmd: add_address_range appears in test /home/monicah/svn/test/csl/memory_map_invalid/temp.csl:		add_address_range(0, 31);
Test check DIR: componentName = memory_map cmd =  set_sufix(string) cmd =  set_sufix grep = grep  set_sufix /home/monicah/svn/test/csl/*memory_map*/*.csl
[ERROR] Test check DIR: chapterName = csl_memory_map cmd:  set_sufix does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = memory_map cmd =  set_unit(unit_name) cmd =  set_unit grep = grep  set_unit /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd:  set_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    set_unit(u);
Test check DIR: chapterName = csl_memory_map cmd:  set_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map.csl:    set_unit(u);
Test check DIR: componentName = memory_map cmd =  csl_memory_map_page memory_map_page_name cmd =  csl_memory_map_page memory_map_page_name grep = grep  csl_memory_map_page memory_map_page_name /home/monicah/svn/test/csl/*memory_map*/*.csl
[ERROR] Test check DIR: chapterName = csl_memory_map cmd:  csl_memory_map_page memory_map_page_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = memory_map cmd =  memory_map_page_name.set_address_increment(numeric_expression) cmd = set_address_increment grep = grep set_address_increment /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_13.csl:		  set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_add_addr_rng.csl:    set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/mm_rsv_addr_outside_rng.csl:    set_address_increment(2);
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl://illegal: set_address_increment  should not work in mm
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		set_address_increment(4);
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl://illegal: set_address_increment parameter incorect
Test check DIR: chapterName = csl_memory_map cmd: set_address_increment appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		set_address_increment("a");
Test check DIR: componentName = memory_map cmd =  set_top_unit(unit_object_name) cmd =  set_top_unit grep = grep  set_top_unit /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd:  set_top_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/memory_map_flat_test1.csl:    set_top_unit(a);
Test check DIR: chapterName = csl_memory_map cmd:  set_top_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit.csl:    set_top_unit(top);
Test check DIR: chapterName = csl_memory_map cmd:  set_top_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_in_mmpage.csl://illegal: set_top_unit should not work in mmpage
Test check DIR: chapterName = csl_memory_map cmd:  set_top_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_in_mmpage.csl:		set_top_unit(a);
Test check DIR: chapterName = csl_memory_map cmd:  set_top_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_invalid_parameter.csl://illegal: set_top_unit invalid parameter
Test check DIR: chapterName = csl_memory_map cmd:  set_top_unit appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_top_unit_invalid_parameter.csl:		set_top_unit(a);
Test check DIR: componentName = memory_map cmd =  memory_map_name.align(numeric_expression) cmd = align grep = grep align /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_address_range_in_mm.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_in_mm.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserv_addr_range.csl://the alignment
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserv_addr_range.csl:     set_alignment(64);
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_reserved_address_range.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_memory_map_in_mmpage.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/auto_gen_mm_in_mmpage.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_access_rights_enum_in_mmpage.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_in_mm.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_address_increment_invalid_parameters.csl:		//set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl://illegal: set_alignment should not work in memory map constructor
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_in_mm.csl:		set_alignment(4);
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_invalid_parameter.csl://illegal: set_alignment invalid parameter
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_alignment_invalid_parameter.csl:		set_alignment(a);      
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_endianess_in_mm_constructor.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_in_mm.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_next_address_invalid_parameter.csl:		//set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_page_no.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl:		set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: chapterName = csl_memory_map cmd: align appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_type_in_mmpage.csl:		//set_alignment(4);           // increment = 16 / 4 = 4 
Test check DIR: componentName = memory_map cmd =  set_symbol_max_length(numeric_expression) cmd =  set_symbol_max_length grep = grep  set_symbol_max_length /home/monicah/svn/test/csl/*memory_map*/*.csl
Test check DIR: chapterName = csl_memory_map cmd:  set_symbol_max_length appears in test /home/monicah/svn/test/csl/memory_map_invalid/access_rights.csl:   mp1.set_symbol_max_length(20); // illegal-can't set for page
Test check DIR: chapterName = csl_memory_map cmd:  set_symbol_max_length appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl://illegal: set_symbol_max_length(2) should not work in mm constructor
Test check DIR: chapterName = csl_memory_map cmd:  set_symbol_max_length appears in test /home/monicah/svn/test/csl/memory_map_invalid/set_symbol_max_length_in_mm.csl:		set_symbol_max_length(2);

Chapter: csl_memory_map Commands which contain formatting characters which need to be moved out of the command
[ERROR] Contains formatting char: line =     <XRefSrcText `23579: CSLInstruction: memory_map_name.endianess(endianess_type);\x0d '>

[ERROR] Contains formatting char: line =     <XRefSrcText `78288: CSLInstruction: set_symbol_max_length(numeric_expression);\x0d '>

[ERROR] Contains formatting char: line =     <MText `23579: CSLInstruction: memory_map_name.endianess(endianess_type);\x0d '>

[ERROR] Contains formatting char: line =     <MText `77800: CSLInstruction: enum memory_map_name.get_endianess();\x0d '>

[ERROR] Contains formatting char: line =     <MText `78288: CSLInstruction: set_symbol_max_length(numeric_expression);\x0d '>

[ERROR] Contains formatting char: line =     <MText `29725: CSLInstruction: int get_symbol_length();\x0d '>

[ERROR] Contains formatting char: line =     <MText `89059: CSLInstruction: int memory_map_name.get_address_width();\x0d '>

[ERROR] Contains formatting char: line =     <MText `85439: CSLInstruction: string get_prefix();\x0d '>

[ERROR] Contains formatting char: line =     <MText `15671: CSLInstruction: string get_sufix();\x0d '>

mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_memory.mif

Command summary command list DIR: chapterName = csl_memory command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_memory Command summary cmd :0=  set_width(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: set_width in summary cmd:  set_width numeric_expression 
Cmd summary Chapter: csl_memory Command summary cmd :1=  set_depth(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: set_depth in summary cmd:  set_depth numeric_expression 
Cmd summary Chapter: csl_memory Command summary cmd :2=  csl_memory memory_name(width,depth) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: csl_memory in summary cmd:  csl_memory memory_name width,depth 
Cmd summary Chapter: csl_memory Command summary cmd :3=  initialize(filename) appears in cmd order: 
Found lexer cmd: initialize in summary cmd:  initialize filename 
Cmd summary Chapter: csl_memory Command summary cmd :4=  initialize_random_values(seed_value) appears in cmd order: Cmd summary cmd in chapter 3 
Found lexer cmd: initialize in summary cmd:  initialize_random_values seed_value 
Cmd summary Chapter: csl_memory Command summary cmd :5=  initialize_random(value) appears in cmd order: Cmd summary cmd in chapter 4 
Found lexer cmd: initialize in summary cmd:  initialize_random value 
Cmd summary Chapter: csl_memory Command summary cmd :6=  set_num_rd_ifc(numeric expression) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_num_rd_ifc in summary cmd:  set_num_rd_ifc numeric expression 
Cmd summary Chapter: csl_memory Command summary cmd :7=  set_num_wr_ifc(numeric expression) appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: set_num_wr_ifc in summary cmd:  set_num_wr_ifc numeric expression 
Cmd summary Chapter: csl_memory Command summary cmd :8=  add_logic(reset) appears in cmd order: Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_memory Command summary cmd :9=  add_logic(clock) appears in cmd order: Cmd summary cmd in chapter 8 

Chapter command list DIR: chapterName = csl_memory commands found in chapter
Cmd Chapter: csl_memory 0=  set_width(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 1=  set_depth(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 2=  csl_memory memory_name(width,depth) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 3=  initialize_random_values(seed_value) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 4=  initialize_random(value) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 5=  set_num_rd_ifc(numeric expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 6=  set_num_wr_ifc(numeric expression) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 7=  add_logic(reset) appears in command summary in cmd order: 
Cmd Chapter: csl_memory 8=  add_logic(clock) appears in command summary in cmd order: 

DIR: chapterName = csl_memory command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_memory Command summary Cmd  initialize(filename) NOT defined in chapter commands

DIR: chapterName = csl_memory commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_memory componentName = memory tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = memory cmd =  set_num_rd_ifc(numeric expression) cmd =  set_num_rd_ifc grep = grep  set_num_rd_ifc /home/monicah/svn/test/csl/*memory*/*.csl
Test check DIR: chapterName = csl_memory cmd:  set_num_rd_ifc appears in test /home/monicah/svn/test/csl/memory_doc_example/set_num_rd_ifc.csl:    //  set_num_rd_ifc(2);  //for version 2
Test check DIR: componentName = memory cmd =  initialize_random(value) cmd =  initialize_random grep = grep  initialize_random /home/monicah/svn/test/csl/*memory*/*.csl
Test check DIR: chapterName = csl_memory cmd:  initialize_random appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_init_random_value.csl:    initialize_random_values(8);
Test check DIR: componentName = memory cmd =  add_logic(clock) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*memory*/*.csl
[ERROR] Test check DIR: chapterName = csl_memory cmd:  add_logic does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = memory cmd =  add_logic(reset) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*memory*/*.csl
[ERROR] Test check DIR: chapterName = csl_memory cmd:  add_logic does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = memory cmd =  set_width(numeric_expression) cmd =  set_width grep = grep  set_width /home/monicah/svn/test/csl/*memory*/*.csl
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/add_logic_clock.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/add_logic_reset.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_initialize.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_init_random_value.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_mem_name.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/set_num_rd_ifc.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_doc_example/set_num_wr_ifc.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    set_width(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/addr_obj_add_to_mem_map.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    set_width(8);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:            set_width(64); 
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:            set_width(64);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl:            set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/connectivity_object_in_mmpage.csl:            set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:     set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_width_mmpage_word_width.csl:    set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    set_width(32);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/mempage_add.csl:    set_width(300);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_09.csl:		set_width(32);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_15.csl:		set_width(32);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map.csl:    set_width(32);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_name_add_to_mem_map.csl:    set_width(32);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl:    set_width(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl:    set_width(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    set_width(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    set_width(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:    set_width(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:            set_width(4); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_width appears in test /home/monicah/svn/test/csl/memory_map_invalid/test_im.csl:    set_width(32);
Test check DIR: componentName = memory cmd =  set_depth(numeric_expression) cmd =  set_depth grep = grep  set_depth /home/monicah/svn/test/csl/*memory*/*.csl
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/add_logic_clock.csl:    set_depth(64); 
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/add_logic_reset.csl:    set_depth(64); 
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_initialize.csl:    set_depth(64); 
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_init_random_value.csl:    set_depth(64);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_mem_name.csl:    set_depth(64);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/set_num_rd_ifc.csl:    set_depth(128);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_doc_example/set_num_wr_ifc.csl:    set_depth(64); 
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/2_obj.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/addr_obj_add_to_mem_map.csl:    set_depth(8);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_rsv_addr_rng_3.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:            set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_to_many_elements_to_mmpage.csl:            set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/add_unit_to_mmpage_does_not_exist.csl:            set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/connectivity_object_in_mmpage.csl:            set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_depth_mmpage_address.csl:     set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/incompatible_rf_width_mmpage_word_width.csl:    set_width(64); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/mem_map_pag_add.csl:    set_depth(128);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/mempage_add.csl:    set_depth(400);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_09.csl:		set_depth(128);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/mmap_15.csl:		set_depth(128);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/no_mem_map.csl:    set_depth(8);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_name_add_to_mem_map.csl:    set_depth(128);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_outside_add_rng.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_outside_add_rng.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng_1.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_partly_to_rsv_addr_rng.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/obj_to_rsv_addr_rng.csl:    set_depth(16);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/pages_with_the_same_name.csl:            set_width(4); set_depth(4);
Test check DIR: chapterName = csl_memory cmd:  set_depth appears in test /home/monicah/svn/test/csl/memory_map_invalid/test_im.csl:    set_depth(64);
Test check DIR: componentName = memory cmd =  set_num_wr_ifc(numeric expression) cmd =  set_num_wr_ifc grep = grep  set_num_wr_ifc /home/monicah/svn/test/csl/*memory*/*.csl
Test check DIR: chapterName = csl_memory cmd:  set_num_wr_ifc appears in test /home/monicah/svn/test/csl/memory_doc_example/set_num_wr_ifc.csl:    //  set_num_wr_ifc(2);  // for version 2
Test check DIR: componentName = memory cmd =  csl_memory memory_name(width,depth) cmd =  csl_memory memory_name grep = grep  csl_memory memory_name /home/monicah/svn/test/csl/*memory*/*.csl
[ERROR] Test check DIR: chapterName = csl_memory cmd:  csl_memory memory_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = memory cmd =  initialize_random_values(seed_value) cmd =  initialize_random_values grep = grep  initialize_random_values /home/monicah/svn/test/csl/*memory*/*.csl
Test check DIR: chapterName = csl_memory cmd:  initialize_random_values appears in test /home/monicah/svn/test/csl/memory_doc_example/csl_memory_init_random_value.csl:    initialize_random_values(8);

Chapter: csl_memory Commands which contain formatting characters which need to be moved out of the command
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_pipeline.mif

Command summary command list DIR: chapterName = csl_pipeline command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_pipeline Command summary cmd :0=  csl_pipeline pipeline_name appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: csl_pipeline in summary cmd:  csl_pipeline pipeline_name
Cmd summary Chapter: csl_pipeline Command summary cmd :1=  pipestage_naming_convention(NAMING_CONV) appears in cmd order: Cmd summary cmd in chapter 1 
Cmd summary Chapter: csl_pipeline Command summary cmd :2=  pipeline_name.prefix(PREFIX_NAME_CONV_TYPE) appears in cmd order: Cmd summary cmd in chapter 2 
Cmd summary Chapter: csl_pipeline Command summary cmd :3=  enum {NO_PREFIX, PIPELINE_NAME, PIPESTAGE_NAME, PIPELINE_PIPESTAGE_NAME} PREFIX_NAME_CONV_TYPE appears in cmd order: 
Cmd summary Chapter: csl_pipeline Command summary cmd :4=  pipeline_name.prefix(prefix_name) appears in cmd order: Cmd summary cmd in chapter 3 
Cmd summary Chapter: csl_pipeline Command summary cmd :5=  pipeline_name.set_suffix(suffix_TYPE) appears in cmd order: Cmd summary cmd in chapter 4 
Found lexer cmd: set_suffix in summary cmd:  pipeline_name.set_suffix suffix_TYPE 
Cmd summary Chapter: csl_pipeline Command summary cmd :6=  pipeline_name.set_suffix(suffix_name) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_suffix in summary cmd:  pipeline_name.set_suffix suffix_name 
Cmd summary Chapter: csl_pipeline Command summary cmd :7=  pipeline_name.total_stages(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 6 
Cmd summary Chapter: csl_pipeline Command summary cmd :8=  enum {NO_STALL, STALL } PIPELINE_ATTR appears in cmd order: Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_pipeline Command summary cmd :9=  pipeline_name.type(PIPELINE_TYPE) appears in cmd order: Cmd summary cmd in chapter 8 
Cmd summary Chapter: csl_pipeline Command summary cmd :10=  enum {VALID, DATA, CONTROL, OTHER } PIPELINE_TYPE appears in cmd order: 
Cmd summary Chapter: csl_pipeline Command summary cmd :11=  pipeline_name.associate_pipeline(pipeline_name1) appears in cmd order: Cmd summary cmd in chapter 9 
Cmd summary Chapter: csl_pipeline Command summary cmd :12=  pipeline_name.replicate(new_pipeline_name) appears in cmd order: Cmd summary cmd in chapter 10 
Cmd summary Chapter: csl_pipeline Command summary cmd :13=  csl_pipestage pipestage_object_name() appears in cmd order: Cmd summary cmd in chapter 11 
Found lexer cmd: csl_pipestage in summary cmd:  csl_pipestage pipestage_object_name  
Cmd summary Chapter: csl_pipeline Command summary cmd :14=  pipeline_object_name.add_pipestage(pipestage_object_name) appears in cmd order: Cmd summary cmd in chapter 12 
Cmd summary Chapter: csl_pipeline Command summary cmd :15=  pipestage_object_name.set_next_pipestage(pipestage_object_name) appears in cmd order: Cmd summary cmd in chapter 13 
Found lexer cmd: set_next in summary cmd:  pipestage_object_name.set_next_pipestage pipestage_object_name 
Cmd summary Chapter: csl_pipeline Command summary cmd :16=  pipestage_name.set_pipestage_number(n) appears in cmd order: Cmd summary cmd in chapter 14 
Found lexer cmd: set_pipestage in summary cmd:  pipestage_name.set_pipestage_number n 
Cmd summary Chapter: csl_pipeline Command summary cmd :17=  pipeline_name.stall(stall_signal_name0) appears in cmd order: Cmd summary cmd in chapter 15 
Cmd summary Chapter: csl_pipeline Command summary cmd :18=  pipeline_name.connect_stall(stall_signal_name0) appears in cmd order: Cmd summary cmd in chapter 16 
Cmd summary Chapter: csl_pipeline Command summary cmd :19=  pipeline_name.connect_enable(enable_signal_name0) appears in cmd order: Cmd summary cmd in chapter 17 
Cmd summary Chapter: csl_pipeline Command summary cmd :20=  pipeline_name.branch(list_of_pipestage_names) appears in cmd order: Cmd summary cmd in chapter 18 
Cmd summary Chapter: csl_pipeline Command summary cmd :21=  pipeline_name.merge(list_of_pipestage_names) appears in cmd order: Cmd summary cmd in chapter 19 
Cmd summary Chapter: csl_pipeline Command summary cmd :22=  pipeline_name.inline_file(pipestage_name, file_name) appears in cmd order: Cmd summary cmd in chapter 20 
Cmd summary Chapter: csl_pipeline Command summary cmd :23=  pipeline_name.inline_code( code_statements) appears in cmd order: Cmd summary cmd in chapter 21 
Cmd summary Chapter: csl_pipeline Command summary cmd :24=  pipeline_name.reset_init_value(init_value) appears in cmd order: Cmd summary cmd in chapter 22 
Cmd summary Chapter: csl_pipeline Command summary cmd :25=  state_element.add_pipeline_delay(expression) appears in cmd order: Cmd summary cmd in chapter 23 
Cmd summary Chapter: csl_pipeline Command summary cmd :26=  csl_pipeline_latency_match(in0, outn, in10, out1n) appears in cmd order: 
Found lexer cmd: csl_pipeline in summary cmd:  csl_pipeline_latency_match in0, outn, in10, out1n 

Chapter command list DIR: chapterName = csl_pipeline commands found in chapter
Cmd Chapter: csl_pipeline 0=  csl_pipeline pipeline_name appears in command summary in cmd order: Chapter cmd in cmd summary 0 
Cmd Chapter: csl_pipeline 1=  pipestage_naming_convention(NAMING_CONV) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 2=  pipeline_name.prefix(PREFIX_NAME_CONV_TYPE) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 3=  pipeline_name.prefix(prefix_name) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 4=  pipeline_name.set_suffix(suffix_TYPE) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 5=  pipeline_name.set_suffix(suffix_name) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 6=  pipeline_name.total_stages(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 7=  enum {NO_STALL, STALL } PIPELINE_ATTR appears in command summary in cmd order: Chapter cmd in cmd summary 8 
Cmd Chapter: csl_pipeline 8=  pipeline_name.type(PIPELINE_TYPE) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 9=  pipeline_name.associate_pipeline(pipeline_name1) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 10=  pipeline_name.replicate(new_pipeline_name) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 11=  csl_pipestage pipestage_object_name() appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 12=  pipeline_object_name.add_pipestage(pipestage_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 13=  pipestage_object_name.set_next_pipestage(pipestage_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 14=  pipestage_name.set_pipestage_number(n) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 15=  pipeline_name.stall(stall_signal_name0) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 16=  pipeline_name.connect_stall(stall_signal_name0) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 17=  pipeline_name.connect_enable(enable_signal_name0) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 18=  pipeline_name.branch(list_of_pipestage_names) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 19=  pipeline_name.merge(list_of_pipestage_names) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 20=  pipeline_name.inline_file(pipestage_name, file_name) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 21=  pipeline_name.inline_code( code_statements) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 22=  pipeline_name.reset_init_value(init_value) appears in command summary in cmd order: 
Cmd Chapter: csl_pipeline 23=  state_element.add_pipeline_delay(expression) appears in command summary in cmd order: 

DIR: chapterName = csl_pipeline command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_pipeline Command summary Cmd  enum {NO_PREFIX, PIPELINE_NAME, PIPESTAGE_NAME, PIPELINE_PIPESTAGE_NAME} PREFIX_NAME_CONV_TYPE NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_pipeline Command summary Cmd  csl_pipeline_latency_match(in0, outn, in10, out1n) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_pipeline Command summary Cmd  enum {VALID, DATA, CONTROL, OTHER } PIPELINE_TYPE NOT defined in chapter commands

DIR: chapterName = csl_pipeline commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_pipeline componentName = pipeline tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = pipeline cmd =  pipeline_object_name.add_pipestage(pipestage_object_name) cmd = add_pipestage grep = grep add_pipestage /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: add_pipestage does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.inline_code( code_statements) cmd = inline_code grep = grep inline_code /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: inline_code does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  csl_pipeline pipeline_name cmd =  csl_pipeline pipeline_name grep = grep  csl_pipeline pipeline_name /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd:  csl_pipeline pipeline_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.set_suffix(suffix_TYPE) cmd = set_suffix grep = grep set_suffix /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: set_suffix does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  enum {NO_STALL, STALL } PIPELINE_ATTR cmd =  enum {NO_STALL, STALL } PIPELINE_ATTR grep = grep  enum {NO_STALL, STALL } PIPELINE_ATTR /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd:  enum {NO_STALL, STALL } PIPELINE_ATTR does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  state_element.add_pipeline_delay(expression) cmd = add_pipeline_delay grep = grep add_pipeline_delay /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: add_pipeline_delay does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.set_suffix(suffix_name) cmd = set_suffix grep = grep set_suffix /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: set_suffix does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.reset_init_value(init_value) cmd = reset_init_value grep = grep reset_init_value /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: reset_init_value does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.stall(stall_signal_name0) cmd = stall grep = grep stall /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: stall does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.prefix(prefix_name) cmd = prefix grep = grep prefix /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: prefix does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.type(PIPELINE_TYPE) cmd = type grep = grep type /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: type does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.branch(list_of_pipestage_names) cmd = branch grep = grep branch /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: branch does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.connect_stall(stall_signal_name0) cmd = connect_stall grep = grep connect_stall /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: connect_stall does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipestage_object_name.set_next_pipestage(pipestage_object_name) cmd = set_next_pipestage grep = grep set_next_pipestage /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: set_next_pipestage does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipestage_naming_convention(NAMING_CONV) cmd =  pipestage_naming_convention grep = grep  pipestage_naming_convention /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd:  pipestage_naming_convention does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.replicate(new_pipeline_name) cmd = replicate grep = grep replicate /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: replicate does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.total_stages(numeric_expression) cmd = total_stages grep = grep total_stages /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: total_stages does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  csl_pipestage pipestage_object_name() cmd =  csl_pipestage pipestage_object_name grep = grep  csl_pipestage pipestage_object_name /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd:  csl_pipestage pipestage_object_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipestage_name.set_pipestage_number(n) cmd = set_pipestage_number grep = grep set_pipestage_number /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: set_pipestage_number does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.merge(list_of_pipestage_names) cmd = merge grep = grep merge /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: merge does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.connect_enable(enable_signal_name0) cmd = connect_enable grep = grep connect_enable /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: connect_enable does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.associate_pipeline(pipeline_name1) cmd = associate_pipeline grep = grep associate_pipeline /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: associate_pipeline does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.inline_file(pipestage_name, file_name) cmd = inline_file grep = grep inline_file /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: inline_file does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = pipeline cmd =  pipeline_name.prefix(PREFIX_NAME_CONV_TYPE) cmd = prefix grep = grep prefix /home/monicah/svn/test/csl/*pipeline*/*.csl
[ERROR] Test check DIR: chapterName = csl_pipeline cmd: prefix does NOT appear in any WORK/test/csl tests 

Chapter: csl_pipeline Commands which contain formatting characters which need to be moved out of the command
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_register_file.mif

Command summary command list DIR: chapterName = csl_register_file command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_register_file Command summary cmd :0=  set_width(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: set_width in summary cmd:  set_width numeric_expression 
Cmd summary Chapter: csl_register_file Command summary cmd :1=  set_depth(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: set_depth in summary cmd:  set_depth numeric_expression 
Cmd summary Chapter: csl_register_file Command summary cmd :2=  csl_register_file ID  appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: csl_register in summary cmd:  csl_register_file ID 
Cmd summary Chapter: csl_register_file Command summary cmd :4=  register_file_name.set_width(expression) appears in cmd order: 
Found lexer cmd: set_width in summary cmd:  register_file_name.set_width expression 
Cmd summary Chapter: csl_register_file Command summary cmd :4=  register_file_name.set_width(expression) appears in cmd order: 
Found lexer cmd: set_width in summary cmd:  register_file_name.set_width expression 
Cmd summary Chapter: csl_register_file Command summary cmd :5=  int register_file_name.get_width() appears in cmd order: 
Found lexer cmd: get_width in summary cmd:  int register_file_name.get_width  
Cmd summary Chapter: csl_register_file Command summary cmd :6=  signal_object register_file_name.get_clock_name() appears in cmd order: 
Found lexer cmd: get_clock_name in summary cmd:  signal_object register_file_name.get_clock_name  
Cmd summary Chapter: csl_register_file Command summary cmd :7=  register_file_name.add_valid_to_reg() appears in cmd order: Cmd summary cmd in chapter 3 
Cmd summary Chapter: csl_register_file Command summary cmd :8=  register_file_name.create_rtl_module() appears in cmd order: Cmd summary cmd in chapter 4 
Cmd summary Chapter: csl_register_file Command summary cmd :9=  register_file_name.write_channel([register_field_name | prefix]) appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :10=  register_file_name.re_event((rd | wr | rd_wr) (register_name[.field_name] | all_regs)) appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :11=  register_file_name.event(register_name) appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :12=  register_file_name.event( register_name.[field_name] ) appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :13=  register_file_name.out_prefix(register_name) appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :14=  register_file_name.out_prefix(prefix, [all_regs | regname.field] appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :15=  directive(register_group,group_name,[all | register_field_name]) appears in cmd order: 
Cmd summary Chapter: csl_register_file Command summary cmd :16=  set_reset_name(string) appears in cmd order: Cmd summary cmd in chapter 5 
Found lexer cmd: set_name in summary cmd:  set_reset_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :17=  set_clock_name(string) appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: set_clock_name in summary cmd:  set_clock_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :18=  string register_file_hid.get_clock_name() appears in cmd order: 
Found lexer cmd: get_clock_name in summary cmd:  string register_file_hid.get_clock_name  
Cmd summary Chapter: csl_register_file Command summary cmd :19=  set_wr_data_name(string) appears in cmd order: Cmd summary cmd in chapter 7 
Found lexer cmd: set_wr_data_name in summary cmd:  set_wr_data_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :20=  string register_file_hid.get_wr_data_name() appears in cmd order: 
Found lexer cmd: get_wr_data_name in summary cmd:  string register_file_hid.get_wr_data_name  
Cmd summary Chapter: csl_register_file Command summary cmd :21=  set_rd_data_name(string) appears in cmd order: Cmd summary cmd in chapter 8 
Found lexer cmd: set_rd_data_name in summary cmd:  set_rd_data_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :22=  string register_file_hid.get_rd_data_name() appears in cmd order: 
Found lexer cmd: get_rd_data_name in summary cmd:  string register_file_hid.get_rd_data_name  
Cmd summary Chapter: csl_register_file Command summary cmd :23=  set_wr_addr_name(string) appears in cmd order: Cmd summary cmd in chapter 9 
Found lexer cmd: set_wr_addr_name in summary cmd:  set_wr_addr_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :24=  string register_file_hid.get_wr_addr_name() appears in cmd order: 
Found lexer cmd: get_wr_addr_name in summary cmd:  string register_file_hid.get_wr_addr_name  
Cmd summary Chapter: csl_register_file Command summary cmd :25=  set_rd_addr_name(string) appears in cmd order: Cmd summary cmd in chapter 10 
Found lexer cmd: set_rd_addr_name in summary cmd:  set_rd_addr_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :26=  string register_file_hid.get_rd_addr_name() appears in cmd order: 
Found lexer cmd: get_rd_addr_name in summary cmd:  string register_file_hid.get_rd_addr_name  
Cmd summary Chapter: csl_register_file Command summary cmd :27=  set_wr_en_name(string) appears in cmd order: Cmd summary cmd in chapter 11 
Found lexer cmd: set_wr_en_name in summary cmd:  set_wr_en_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :28=  set_rd_en_name(string) appears in cmd order: Cmd summary cmd in chapter 12 
Found lexer cmd: set_rd_en_name in summary cmd:  set_rd_en_name string 
Cmd summary Chapter: csl_register_file Command summary cmd :29=  set_valid_name(string) appears in cmd order: Cmd summary cmd in chapter 13 
Found lexer cmd: set_valid_name in summary cmd:  set_valid_name string 

Chapter command list DIR: chapterName = csl_register_file commands found in chapter
Cmd Chapter: csl_register_file 0=  set_width(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 1=  set_depth(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 2=  csl_register_file ID  appears in command summary in cmd order: Chapter cmd in cmd summary 2 
Cmd Chapter: csl_register_file 3=  register_file_name.add_valid_to_reg() appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 4=  register_file_name.create_rtl_module() appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 5=  set_reset_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 6=  set_clock_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 7=  set_wr_data_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 8=  set_rd_data_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 9=  set_wr_addr_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 10=  set_rd_addr_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 11=  set_wr_en_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 12=  set_rd_en_name(string) appears in command summary in cmd order: 
Cmd Chapter: csl_register_file 13=  set_valid_name(string) appears in command summary in cmd order: 

DIR: chapterName = csl_register_file command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  string register_file_hid.get_wr_addr_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.event(register_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.event( register_name.[field_name] ) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.out_prefix(register_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  int register_file_name.get_width() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.re_event((rd | wr | rd_wr) (register_name[.field_name] | all_regs)) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.set_width(expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  string register_file_hid.get_clock_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  signal_object register_file_name.get_clock_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.out_prefix(prefix, [all_regs | regname.field] NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  string register_file_hid.get_wr_data_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  string register_file_hid.get_rd_addr_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  string register_file_hid.get_rd_data_name() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  directive(register_group,group_name,[all | register_field_name]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register_file Command summary Cmd  register_file_name.write_channel([register_field_name | prefix]) NOT defined in chapter commands

DIR: chapterName = csl_register_file commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_register_file componentName = register_file tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = register_file cmd =  set_wr_addr_name(string) cmd =  set_wr_addr_name grep = grep  set_wr_addr_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_wr_addr_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_addr_name.csl:set_wr_addr_name("write_address");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_addr_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:   set_wr_addr_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_addr_name.csl:// set_wr_addr_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_wr_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_addr_name.csl:set_wr_addr_name("write_address");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_wr_addr_name("wr_addr");
Test check DIR: componentName = register_file cmd =  set_wr_data_name(string) cmd =  set_wr_data_name grep = grep  set_wr_data_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_data_name.csl:set_wr_data_name("write_data");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:    set_wr_data_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_data_name.csl://set_wr_data_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_data_name.csl:set_wr_data_name("write_data");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_wr_data_name("data");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_wr_data_name("wr_data");
Test check DIR: componentName = register_file cmd =  set_clock_name(string) cmd =  set_clock_name grep = grep  set_clock_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_clock_name.csl:set_clock_name("clk");
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:    set_clock_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_clock_name.csl://set_clock_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_clock_name.csl:set_clock_name("clk");
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:     set_clock_name("clk");
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_clock_name("clk");
Test check DIR: chapterName = csl_register_file cmd:  set_clock_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_clock_name("clock");
Test check DIR: componentName = register_file cmd =  csl_register_file ID  cmd =  csl_register_file ID  grep = grep  csl_register_file ID  /home/monicah/svn/test/csl/*register_file*/*.csl
[ERROR] Test check DIR: chapterName = csl_register_file cmd:  csl_register_file ID  does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register_file cmd =  register_file_name.create_rtl_module() cmd = create_rtl_module grep = grep create_rtl_module /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_doc_examples/create_rtl_module.csl: create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r3.create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid3.csl:    create_rtl_module(2);//it shouldn't have a parameter
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid4.csl:    create_rtl_module(); 
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid5.csl:    create_rtl_module(); 
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    create_rtl_module(); 
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:      r2.create_rtl_module();    
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid2.csl:     rf1.create_rtl_module(); <<<<<<<<<<<<,illegal
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    create_rtl_module();
Test check DIR: chapterName = csl_register_file cmd: create_rtl_module appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    create_rtl_module();
Test check DIR: componentName = register_file cmd =  set_rd_en_name(string) cmd =  set_rd_en_name grep = grep  set_rd_en_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_en_name.csl:set_rd_en_name("read_enable");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_invalid/duplicated_strings_names.csl:   set_rd_en_name("something");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:   set_rd_en_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_enable_name.csl://set_rd_en_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_enable_name.csl:set_rd_en_name("read_enable");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_rd_en_name("read");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_rd_en_name("en_name");
Test check DIR: componentName = register_file cmd =  set_width(numeric_expression) cmd =  set_width grep = grep  set_width /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/create_rtl_module.csl: set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/csl_register_file.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_clock_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_en_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_reset_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_valid_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_en_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/csl_rd_interface.csl:set_width(8);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:     set_width(4+9);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    set_width(33);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    set_width(11);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid3.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid4.csl:    set_width(3t);//should be a numeric expression
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid5.csl:    set_width(3);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_width(3);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_width(4);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_width(10);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:    set_width(7);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid1.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid2.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_clock_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_enable_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_reset_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_enable_name.csl:set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    set_width(7);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:     set_width(23);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(6);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(33);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(11);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(52);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(12);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(45);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(22);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(14);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_width(16);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:     set_width(7);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_width(9);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(10);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(1);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(2);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(1);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(3);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(6);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(7);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(8);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(9);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(11);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(13);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(15);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(17);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(19);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(21);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(24);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(25);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(31);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(4);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(9);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(32);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(34);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(36);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(38);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(40);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(42);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(44);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(47);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(48);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(50);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register_file cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: componentName = register_file cmd =  set_valid_name(string) cmd =  set_valid_name grep = grep  set_valid_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_valid_name.csl:set_valid_name("valid");
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_invalid/duplicated_strings_names.csl:   set_valid_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:   set_valid_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl://set_valid_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl:set_valid_name("vld");
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_valid_name("reg");
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_valid_name("abc");
Test check DIR: chapterName = csl_register_file cmd:  set_valid_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_valid_name("valid");
Test check DIR: componentName = register_file cmd =  set_wr_en_name(string) cmd =  set_wr_en_name grep = grep  set_wr_en_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_wr_en_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_en_name.csl:set_wr_en_name("write_enable");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_en_name appears in test /home/monicah/svn/test/csl/register_file_invalid/duplicated_strings_names.csl:   set_wr_en_name("something");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_en_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:   set_wr_en_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_enable_name.csl://set_wr_en_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_wr_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_enable_name.csl:set_wr_en_name("write_enable");
Test check DIR: chapterName = csl_register_file cmd:  set_wr_en_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_wr_en_name("en_wr");
Test check DIR: componentName = register_file cmd =  set_depth(numeric_expression) cmd =  set_depth grep = grep  set_depth /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/create_rtl_module.csl: set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/csl_register_file.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_clock_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_addr_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_data_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_en_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_reset_name.csl: set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_valid_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_addr_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_data_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_en_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/csl_rd_interface.csl:set_depth(32);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:     set_depth(2);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    set_depth(6);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    set_depth(12);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    set_depth(a);//should be a numeric expresion
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid3.csl:    set_depth(2+4*7);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid4.csl:    set_depth(2+4*7);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid5.csl:    set_depth(2);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_depth(2);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_depth(5);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_depth(11);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:    set_depth(5);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:    set_depth(25);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid1.csl:    set_depth(24);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid2.csl:    set_depth(24);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_clock_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_addr_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_data_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_enable_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_reset_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_addr_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_data_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_enable_name.csl:set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    set_depth(5);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    set_depth(2+4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    set_depth(2);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(24);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:     set_depth(30);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(4);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(10);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(44);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(30);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(23);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(13);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(30);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_depth(12);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_depth(14);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:     set_depth(5);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_depth(8);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(2);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(1);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(2);   
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(2);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(4);   
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(5);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(10);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(6);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(8);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(10);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(12);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(14);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(16);  
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(18);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(20);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(23);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_depth(26);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(30);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(7);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(6);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(33);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(35);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(37);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(39);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(41);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(43);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(45);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(46);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(49);
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_depth(51);  
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_depth(52); 
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_depth(54); 
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_depth(55); 
Test check DIR: chapterName = csl_register_file cmd:  set_depth appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_depth(56); 
Test check DIR: componentName = register_file cmd =  set_rd_addr_name(string) cmd =  set_rd_addr_name grep = grep  set_rd_addr_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_addr_name.csl:set_rd_addr_name("read_address");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_invalid/duplicated_strings_names.csl:   set_rd_addr_name("something");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:   set_rd_addr_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_addr_name.csl:// set_rd_addr_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_addr_name.csl:set_rd_addr_name("read_address");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_rd_addr_name("addr");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_addr_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_rd_addr_name("rd_addr");
Test check DIR: componentName = register_file cmd =  set_reset_name(string) cmd =  set_reset_name grep = grep  set_reset_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_reset_name.csl: set_reset_name("rst");
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:    set_reset_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:      r1.set_reset_name("rst");
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_reset_name.csl://set_reset_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_reset_name.csl:set_reset_name("rst");
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    set_reset_name("abc");
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:     set_reset_name("rst");
Test check DIR: chapterName = csl_register_file cmd:  set_reset_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_reset_name("rst");
Test check DIR: componentName = register_file cmd =  set_rd_data_name(string) cmd =  set_rd_data_name grep = grep  set_rd_data_name /home/monicah/svn/test/csl/*register_file*/*.csl
Test check DIR: chapterName = csl_register_file cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_data_name.csl:set_rd_data_name("read_data");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:    set_rd_data_name("");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_data_name.csl://set_rd_data_name(string);
Test check DIR: chapterName = csl_register_file cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_data_name.csl:set_rd_data_name("read_data");
Test check DIR: chapterName = csl_register_file cmd:  set_rd_data_name appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_rd_data_name("rd_data");
Test check DIR: componentName = register_file cmd =  register_file_name.add_valid_to_reg() cmd = add_valid_to_reg grep = grep add_valid_to_reg /home/monicah/svn/test/csl/*register_file*/*.csl
[ERROR] Test check DIR: chapterName = csl_register_file cmd: add_valid_to_reg does NOT appear in any WORK/test/csl tests 

Chapter: csl_register_file Commands which contain formatting characters which need to be moved out of the command
[ERROR] Contains formatting char: line =     <MText `47874: CSLInstruction: signal_object register_file_name.get_clock_name();\x0d '>

[ERROR] Contains formatting char: line =     <MText `14121: CSLInstruction: directive(register_group,group_name,[all | register_field_name]);\x0d '>

mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_register.mif

Command summary command list DIR: chapterName = csl_register command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_register Command summary cmd :0=  csl_reg reg_obj_name appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :1=  set_type(type) appears in cmd order: Cmd summary cmd in chapter 0 
Found lexer cmd: set_type in summary cmd:  set_type type 
Cmd summary Chapter: csl_register Command summary cmd :2=  set_width(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: set_width in summary cmd:  set_width numeric_expression 
Cmd summary Chapter: csl_register Command summary cmd :3=  reg_obj_name.set_range([range,],[concatenation of ranges]) appears in cmd order: 
Found lexer cmd: set_range in summary cmd:  reg_obj_name.set_range  range, , concatenation of ranges  
Cmd summary Chapter: csl_register Command summary cmd :4=  reg_object_name.set_address(memory_map_name,[address]) appears in cmd order: 
Found lexer cmd: set_address in summary cmd:  reg_object_name.set_address memory_map_name, address  
Cmd summary Chapter: csl_register Command summary cmd :5=  object_name.set_attributes(attribute_list) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: set_attributes in summary cmd:  object_name.set_attributes attribute_list 
Cmd summary Chapter: csl_register Command summary cmd :6=  csl_list object_name.get_attributes() appears in cmd order: 
Found lexer cmd: get_attributes in summary cmd:  csl_list object_name.get_attributes  
Cmd summary Chapter: csl_register Command summary cmd :7=  add_logic(neg_output) appears in cmd order: Cmd summary cmd in chapter 3 
Cmd summary Chapter: csl_register Command summary cmd :8=  reg_object_name.connect_serial_input(signal_object_name) appears in cmd order: Cmd summary cmd in chapter 4 
Cmd summary Chapter: csl_register Command summary cmd :9=  signal_object_name reg_object_name.get_serial_output() appears in cmd order: Cmd summary cmd in chapter 5 
Cmd summary Chapter: csl_register Command summary cmd :10=  signal_object_name get_serial_output() appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :11=  reg_object_name.init_value(constant_numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :12=  add_logic(init,init_value) appears in cmd order: Cmd summary cmd in chapter 6 
Cmd summary Chapter: csl_register Command summary cmd :13=  object_name.set_val(constant_numeric_expression) appears in cmd order: Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_register Command summary cmd :14=  object_name.reset_val(constant_numeric_expression) appears in cmd order: Cmd summary cmd in chapter 8 
Cmd summary Chapter: csl_register Command summary cmd :15=  name.clr_val(constant_numeric_expression) appears in cmd order: Cmd summary cmd in chapter 9 
Cmd summary Chapter: csl_register Command summary cmd :16=  reg_name.counter([width][,initial][,final][,step][,direction]) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :17=  reg_name.interrupt([width],[mask]) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :18=  add_logic(gray_signal) appears in cmd order: Cmd summary cmd in chapter 10 
Cmd summary Chapter: csl_register Command summary cmd :19=  signal_object_name get_cnt_output() appears in cmd order: Cmd summary cmd in chapter 11 
Cmd summary Chapter: csl_register Command summary cmd :20=  register_counter_object_name.set_count_amount(numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :21=  add_logic(count_amount, numeric_expresion) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :22=  register_counter_object_name.set_start_value(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 13 
Cmd summary Chapter: csl_register Command summary cmd :23=  add_logic(end_value, numeric_expression) appears in cmd order: Cmd summary cmd in chapter 14 
Cmd summary Chapter: csl_register Command summary cmd :24=  register_counter_object_name.set_count_direction(up|down) appears in cmd order: Cmd summary cmd in chapter 12 
Cmd summary Chapter: csl_register Command summary cmd :25=  register_counter_object_name.set_end_value(numeric_expression) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :26=  register_counter_object_name.stop_at_end_value() appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :27=  register_counter_object_name.set_step(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 15 
Cmd summary Chapter: csl_register Command summary cmd :28=  add_logic(inc_signal) appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :29=  signal_object_name get_dec_signal() appears in cmd order: 
Cmd summary Chapter: csl_register Command summary cmd :30=  register_interrupt_object_name.set_mask(numeric_expression) appears in cmd order: 
Found lexer cmd: set_mask in summary cmd:  register_interrupt_object_name.set_mask numeric_expression 
Cmd summary Chapter: csl_register Command summary cmd :31=  set_type() appears in cmd order: 
Found lexer cmd: set_type in summary cmd:  set_type  
Cmd summary Chapter: csl_register Command summary cmd :32=  add_logic(reset) appears in cmd order: Cmd summary cmd in chapter 16 
Cmd summary Chapter: csl_register Command summary cmd :33=  add_logic(set) appears in cmd order: Cmd summary cmd in chapter 17 

Chapter command list DIR: chapterName = csl_register commands found in chapter
Cmd Chapter: csl_register 0=  set_type(type) appears in command summary in cmd order: 
Cmd Chapter: csl_register 1=  set_width(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 2=  object_name.set_attributes(attribute_list) appears in command summary in cmd order: 
Cmd Chapter: csl_register 3=  add_logic(neg_output) appears in command summary in cmd order: 
Cmd Chapter: csl_register 4=  reg_object_name.connect_serial_input(signal_object_name) appears in command summary in cmd order: 
Cmd Chapter: csl_register 5=  signal_object_name reg_object_name.get_serial_output() appears in command summary in cmd order: 
Cmd Chapter: csl_register 6=  add_logic(init,init_value) appears in command summary in cmd order: 
Cmd Chapter: csl_register 7=  object_name.set_val(constant_numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 8=  object_name.reset_val(constant_numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 9=  name.clr_val(constant_numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 10=  add_logic(gray_signal) appears in command summary in cmd order: 
Cmd Chapter: csl_register 11=  signal_object_name get_cnt_output() appears in command summary in cmd order: 
Cmd Chapter: csl_register 12=  register_counter_object_name.set_count_direction(up|down) appears in command summary in cmd order: 
Cmd Chapter: csl_register 13=  register_counter_object_name.set_start_value(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 14=  add_logic(end_value, numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 15=  register_counter_object_name.set_step(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_register 16=  add_logic(reset) appears in command summary in cmd order: 
Cmd Chapter: csl_register 17=  add_logic(set) appears in command summary in cmd order: 

DIR: chapterName = csl_register command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  add_logic(count_amount, numeric_expresion) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  signal_object_name get_serial_output() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  reg_obj_name.set_range([range,],[concatenation of ranges]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  register_interrupt_object_name.set_mask(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  set_type() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  reg_name.counter([width][,initial][,final][,step][,direction]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  reg_object_name.init_value(constant_numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  csl_list object_name.get_attributes() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  reg_name.interrupt([width],[mask]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  reg_object_name.set_address(memory_map_name,[address]) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  register_counter_object_name.set_count_amount(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  csl_reg reg_obj_name NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  signal_object_name get_dec_signal() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  add_logic(inc_signal) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  register_counter_object_name.set_end_value(numeric_expression) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_register Command summary Cmd  register_counter_object_name.stop_at_end_value() NOT defined in chapter commands

DIR: chapterName = csl_register commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_register componentName = register tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = register cmd =  reg_object_name.connect_serial_input(signal_object_name) cmd = connect_serial_input grep = grep connect_serial_input /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd: connect_serial_input does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register cmd =  set_type(type) cmd =  set_type grep = grep  set_type /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    set_type(register);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    set_type(counter);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    set_type(register);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    set_type(counter);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    set_type(register);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    set_type(counter);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid10.csl://set_type -mandatory command for register
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid11.csl:    set_type(register);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl:    set_type(sft);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid2.csl:    set_type(sft);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid3.csl:    set_type(sft);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_wto_type.csl:    set_type(hierarchical);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_wto_width.csl:    set_type(register);
Test check DIR: chapterName = csl_register cmd:  set_type appears in test /home/monicah/svn/test/csl/register_invalid/reg_wto_width.csl:    set_type(hierarchical);
Test check DIR: componentName = register cmd =  register_counter_object_name.set_step(numeric_expression) cmd = set_step grep = grep set_step /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd: set_step does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register cmd =  add_logic(init,init_value) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r2.add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    add_logic(bypas);//should be bypass
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    r10.add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl://add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     //add_logic(dec_signal); //ver 2.0 command
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    add_logic(gray_output); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(stop,10); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(direction_control); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(count_amount, 3);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(start_value, 21);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(dec_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(end_value, 5);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    // add_logic(neg_output);
Test check DIR: componentName = register cmd =  object_name.reset_val(constant_numeric_expression) cmd = reset_val grep = grep reset_val /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd: reset_val appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     reset_value(9);
Test check DIR: componentName = register cmd =  name.clr_val(constant_numeric_expression) cmd = clr_val grep = grep clr_val /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd: clr_val does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register cmd =  signal_object_name reg_object_name.get_serial_output() cmd = get_serial_output grep = grep get_serial_output /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd: get_serial_output does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register cmd =  add_logic(reset) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r2.add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    add_logic(bypas);//should be bypass
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    r10.add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl://add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     //add_logic(dec_signal); //ver 2.0 command
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    add_logic(gray_output); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(stop,10); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(direction_control); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(count_amount, 3);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(start_value, 21);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(dec_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(end_value, 5);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    // add_logic(neg_output);
Test check DIR: componentName = register cmd =  add_logic(end_value, numeric_expression) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r2.add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    add_logic(bypas);//should be bypass
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    r10.add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl://add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     //add_logic(dec_signal); //ver 2.0 command
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    add_logic(gray_output); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(stop,10); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(direction_control); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(count_amount, 3);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(start_value, 21);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(dec_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(end_value, 5);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    // add_logic(neg_output);
Test check DIR: componentName = register cmd =  set_width(numeric_expression) cmd =  set_width grep = grep  set_width /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/create_rtl_module.csl: set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/csl_register_file.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_clock_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_rd_en_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_reset_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_valid_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_wr_en_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/csl_rd_interface.csl:set_width(8);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:     set_width(4+9);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    set_width(33);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    set_width(11);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid3.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid4.csl:    set_width(3t);//should be a numeric expression
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid5.csl:    set_width(3);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_width(3);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_width(4);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    set_width(10);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:    set_width(7);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_test9.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid1.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_invalid/rf_instance_cmd_call_invalid2.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_clock_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_rd_enable_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_reset_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_addr_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_data_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_wr_enable_name.csl:set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    set_width(7);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test1.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:     set_width(23);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(6);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(33);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(11);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(52);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(12);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(45);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(22);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_width(14);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:     set_width(7);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_width(9);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(10);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(1);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(2);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(1);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(3);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(6);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(7);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(8);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(9);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(11);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(13);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(15);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(17);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(19);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(21);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(24);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test7.csl:    set_width(25);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(31);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(4);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(9);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(32);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(34);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(36);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(38);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(40);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(42);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(44);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(47);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(48);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_width(50);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:  set_width(50);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    set_width(37);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid10.csl:    set_width(10);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid11.csl://set_width -mandatory command for register
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl:    //  set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    //set_width(5);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid2.csl:    set_width(16g);//should be a numeric expression
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid3.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid4.csl://    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid5.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid6.csl:    set_width(16);
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid7.csl:    set_width(16);//error is already set_range
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid8.csl://error we don't have set_width sau set_range
Test check DIR: chapterName = csl_register cmd:  set_width appears in test /home/monicah/svn/test/csl/register_invalid/reg_wto_type.csl:    set_width(16);
Test check DIR: componentName = register cmd =  signal_object_name get_cnt_output() cmd =  signal_object_name get_cnt_output grep = grep  signal_object_name get_cnt_output /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd:  signal_object_name get_cnt_output does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register cmd =  add_logic(set) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r2.add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    add_logic(bypas);//should be bypass
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    r10.add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl://add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     //add_logic(dec_signal); //ver 2.0 command
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    add_logic(gray_output); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(stop,10); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(direction_control); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(count_amount, 3);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(start_value, 21);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(dec_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(end_value, 5);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    // add_logic(neg_output);
Test check DIR: componentName = register cmd =  register_counter_object_name.set_start_value(numeric_expression) cmd = set_start_value grep = grep set_start_value /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd: set_start_value appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid6.csl:    set_start_value(3);
Test check DIR: chapterName = csl_register cmd: set_start_value appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid7.csl:    set_start_value(3);
Test check DIR: chapterName = csl_register cmd: set_start_value appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid8.csl:    set_start_value(3);
Test check DIR: componentName = register cmd =  object_name.set_val(constant_numeric_expression) cmd = set_val grep = grep set_val /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_doc_examples/set_valid_name.csl:set_valid_name("valid");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_invalid/duplicated_strings_names.csl:   set_valid_name("");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_invalid/null_strings.csl:   set_valid_name("");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl://set_valid_name(string);
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_set_valid_name.csl:set_valid_name("vld");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    set_valid_name("reg");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test5.csl:    set_valid_name("abc");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    set_valid_name("valid");
Test check DIR: chapterName = csl_register cmd: set_val appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     reset_value(9);
Test check DIR: componentName = register cmd =  add_logic(neg_output) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r2.add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    add_logic(bypas);//should be bypass
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    r10.add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl://add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     //add_logic(dec_signal); //ver 2.0 command
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    add_logic(gray_output); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(stop,10); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(direction_control); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(count_amount, 3);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(start_value, 21);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(dec_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(end_value, 5);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    // add_logic(neg_output);
Test check DIR: componentName = register cmd =  add_logic(gray_signal) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*register*/*.csl
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_doc_examples/read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_instance_cmds_invalid.csl:    r2.add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid1.csl:    add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid2.csl:    add_logic(bypas);//should be bypass
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_invalid/register_file_invalid6.csl:    r10.add_logic(bypass);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl://add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/csl_register_file_add_logic_read_valid.csl:add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test2.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test4.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_file_valid/register_file_test8.csl:    add_logic(read_valid);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/bug843.csl:     //add_logic(dec_signal); //ver 2.0 command
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter1.csl:    add_logic(gray_output); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(stop,10); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter2.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(direction_control); //specific command for counter type regs
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_and_counter3.csl:    add_logic(serial_output);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(count_amount, 3);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(start_value, 21);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(cnt_dir_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(dec_signal);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/reg_count_down.csl:    add_logic(end_value, 5);
Test check DIR: chapterName = csl_register cmd:  add_logic appears in test /home/monicah/svn/test/csl/register_invalid/register_invalid1.csl://    // add_logic(neg_output);
Test check DIR: componentName = register cmd =  register_counter_object_name.set_count_direction(up|down) cmd = set_count_direction grep = grep set_count_direction /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd: set_count_direction does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = register cmd =  object_name.set_attributes(attribute_list) cmd = set_attributes grep = grep set_attributes /home/monicah/svn/test/csl/*register*/*.csl
[ERROR] Test check DIR: chapterName = csl_register cmd: set_attributes does NOT appear in any WORK/test/csl tests 

Chapter: csl_register Commands which contain formatting characters which need to be moved out of the command
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_testbench.mif

Command summary command list DIR: chapterName = csl_testbench command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_testbench Command summary cmd :0=  add_logic(clk,clock_name,period,time_base) appears in cmd order: Cmd summary cmd in chapter 0 
Cmd summary Chapter: csl_testbench Command summary cmd :1=  set_testbench_verilog_filename(name) appears in cmd order: Cmd summary cmd in chapter 1 
Found lexer cmd: set_testbench_verilog_filename in summary cmd:  set_testbench_verilog_filename name 
Cmd summary Chapter: csl_testbench Command summary cmd :2=  add_logic(simulation_timeout_counter, numeric_expresion) appears in cmd order: 
Cmd summary Chapter: csl_testbench Command summary cmd :3=  add_logic(stall_generation, dut_inst_name) appears in cmd order: 
Cmd summary Chapter: csl_testbench Command summary cmd :4=  add_logic(generate_waves, filename, wave_type, [list_of_scopes]) appears in cmd order: Cmd summary cmd in chapter 2 
Cmd summary Chapter: csl_testbench Command summary cmd :5=  add_logic(clock,clock_name,period,time_base) appears in cmd order: 
Cmd summary Chapter: csl_testbench Command summary cmd :6=  add_logic(generate_report [,columns|rows] ) appears in cmd order: Cmd summary cmd in chapter 3 

Chapter command list DIR: chapterName = csl_testbench commands found in chapter
Cmd Chapter: csl_testbench 0=  add_logic(clk,clock_name,period,time_base) appears in command summary in cmd order: 
Cmd Chapter: csl_testbench 1=  set_testbench_verilog_filename(name) appears in command summary in cmd order: 
Cmd Chapter: csl_testbench 2=  add_logic(generate_waves, filename, wave_type, [list_of_scopes]) appears in command summary in cmd order: 
Cmd Chapter: csl_testbench 3=  add_logic(generate_report [,columns|rows] ) appears in command summary in cmd order: 

DIR: chapterName = csl_testbench command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_testbench Command summary Cmd  add_logic(simulation_timeout_counter, numeric_expresion) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_testbench Command summary Cmd  add_logic(clock,clock_name,period,time_base) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_testbench Command summary Cmd  add_logic(stall_generation, dut_inst_name) NOT defined in chapter commands

DIR: chapterName = csl_testbench commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_testbench componentName = testbench tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = testbench cmd =  add_logic(generate_waves, filename, wave_type, [list_of_scopes]) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*testbench*/*.csl
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl://add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl:    add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_waves.csl:// add_logic(generate_waves,file_name,wave_type);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_waves.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_f2a.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_set_tb_verilog_fn.csl:         add_logic(clock, clk_p, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/tb_add_logic_clk.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/tb_has_clk_signal_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/2_duts.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl://time period in the add_logic command is 0
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl:    add_logic(clock,clk,0,s);  // the time period is 0
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl://add_logic(..) in tb is used before clk is set as clock 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl:    add_logic(depth_extend,4);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl:     add_logic(clock,clk,4,ns); //clk should be set as clock before this command     clk.set_attr(clock);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic.csl://testbench is missing mandatory command add_logic(..)
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic.csl:    clk.set_attr(clock); // the add_logic(..) command should be here 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_0_set_instance_name.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl://add_logic(simulation_timeout_counter, numeric_expresion)
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl:         add_logic ( clock, clk, 2 ,ns );
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl:         add_logic ( simulation_timeout_counter ,20);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/dut_with_unspecified_clock_port.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl://filename in add_logic(generate_waves,..) is missing it is only whitespace
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:    add_logic(clock,clk,10,ps);  
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:    add_logic(generate_waves," ",vcd); // filename is space
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:   // add_logic(generate_report,rows);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_has_clk_port_that_matches_aclk_port_inDUT_illegal.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_instance.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_must_have_clk_sgn_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_wto_clk_attr.csl:    add_logic(clock,clk,10,ps);  
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/add_logic1.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1244.csl:    add_logic(clock, clk, 10, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1245.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1245.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1285.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1286.csl:    add_logic(clock, clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1567.csl:add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench.csl:     add_logic(clock,clk,2,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl://add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl:    add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:// add_logic(generate_waves,file_name,wave_type);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:    add_logic(generate_waves,"waves", vcd);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test1.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test2.csl:         add_logic(clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_f2a.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_ifc.csl:        add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_ifc_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_set_tb_verilog_fn.csl:         add_logic(clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/DUT_with_multiple_clk_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/fifo_alu_rf.csl:     add_logic ( sync_fifo );
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/fifo_alu_rf.csl:     add_logic(clock,clk,2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/FIFO_with_multiple_clk_ports.csl:      add_logic (async_fifo);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/FIFO_with_multiple_clk_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/form_act.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report.csl:    add_logic(clock,clk,10,ps); 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report.csl://    add_logic(generate_report,row); // this should be taken out of the docs
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(generate_waves,"wave_dump", vcd);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_waves.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_waves.csl:    add_logic(generate_waves,"bla",vcd,dut);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/reg_tb1.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_has_clk_signal_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_must_have_clk_sgn_that_matches_aclk_port_inDUT_valid.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_verilog_filename.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_ff.csl:    add_logic(depth_extend,4);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_ff.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_instance_fifo.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg_file_instance.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg_instance.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_rf.csl:    add_logic(clock,clk,4,ns);
Test check DIR: componentName = testbench cmd =  set_testbench_verilog_filename(name) cmd =  set_testbench_verilog_filename grep = grep  set_testbench_verilog_filename /home/monicah/svn/test/csl/*testbench*/*.csl
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_set_tb_verilog_fn.csl:// set_testbench_verilog_filename command
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_set_tb_verilog_fn.csl:         set_testbench_verilog_filename("testbench_name");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl:    set_testbench_verilog_filename("tb");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    set_testbench_verilog_filename("alu_tb1");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    set_testbench_verilog_filename("alu_tb1");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    set_testbench_verilog_filename("alu_tb1");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    set_testbench_verilog_filename("alu_tb1");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_set_tb_verilog_fn.csl:// set_testbench_verilog_filename command
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_set_tb_verilog_fn.csl:         set_testbench_verilog_filename("testbench_name");
Test check DIR: chapterName = csl_testbench cmd:  set_testbench_verilog_filename appears in test /home/monicah/svn/test/csl/testbench_valid/tb_verilog_filename.csl:set_testbench_verilog_filename("testbench");
Test check DIR: componentName = testbench cmd =  add_logic(generate_report [,columns|rows] ) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*testbench*/*.csl
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl://add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl:    add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_waves.csl:// add_logic(generate_waves,file_name,wave_type);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_waves.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_f2a.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_set_tb_verilog_fn.csl:         add_logic(clock, clk_p, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/tb_add_logic_clk.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/tb_has_clk_signal_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/2_duts.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl://time period in the add_logic command is 0
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl:    add_logic(clock,clk,0,s);  // the time period is 0
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl://add_logic(..) in tb is used before clk is set as clock 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl:    add_logic(depth_extend,4);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl:     add_logic(clock,clk,4,ns); //clk should be set as clock before this command     clk.set_attr(clock);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic.csl://testbench is missing mandatory command add_logic(..)
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic.csl:    clk.set_attr(clock); // the add_logic(..) command should be here 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_0_set_instance_name.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl://add_logic(simulation_timeout_counter, numeric_expresion)
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl:         add_logic ( clock, clk, 2 ,ns );
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl:         add_logic ( simulation_timeout_counter ,20);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/dut_with_unspecified_clock_port.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl://filename in add_logic(generate_waves,..) is missing it is only whitespace
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:    add_logic(clock,clk,10,ps);  
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:    add_logic(generate_waves," ",vcd); // filename is space
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:   // add_logic(generate_report,rows);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_has_clk_port_that_matches_aclk_port_inDUT_illegal.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_instance.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_must_have_clk_sgn_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_wto_clk_attr.csl:    add_logic(clock,clk,10,ps);  
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/add_logic1.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1244.csl:    add_logic(clock, clk, 10, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1245.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1245.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1285.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1286.csl:    add_logic(clock, clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1567.csl:add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench.csl:     add_logic(clock,clk,2,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl://add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl:    add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:// add_logic(generate_waves,file_name,wave_type);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:    add_logic(generate_waves,"waves", vcd);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test1.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test2.csl:         add_logic(clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_f2a.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_ifc.csl:        add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_ifc_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_set_tb_verilog_fn.csl:         add_logic(clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/DUT_with_multiple_clk_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/fifo_alu_rf.csl:     add_logic ( sync_fifo );
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/fifo_alu_rf.csl:     add_logic(clock,clk,2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/FIFO_with_multiple_clk_ports.csl:      add_logic (async_fifo);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/FIFO_with_multiple_clk_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/form_act.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report.csl:    add_logic(clock,clk,10,ps); 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report.csl://    add_logic(generate_report,row); // this should be taken out of the docs
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(generate_waves,"wave_dump", vcd);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_waves.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_waves.csl:    add_logic(generate_waves,"bla",vcd,dut);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/reg_tb1.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_has_clk_signal_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_must_have_clk_sgn_that_matches_aclk_port_inDUT_valid.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_verilog_filename.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_ff.csl:    add_logic(depth_extend,4);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_ff.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_instance_fifo.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg_file_instance.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg_instance.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_rf.csl:    add_logic(clock,clk,4,ns);
Test check DIR: componentName = testbench cmd =  add_logic(clk,clock_name,period,time_base) cmd =  add_logic grep = grep  add_logic /home/monicah/svn/test/csl/*testbench*/*.csl
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl://add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_report.csl:    add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_waves.csl:// add_logic(generate_waves,file_name,wave_type);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_generate_waves.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_f2a.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/csl_testbench_test_set_tb_verilog_fn.csl:         add_logic(clock, clk_p, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/tb_add_logic_clk.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_doc_examples/tb_has_clk_signal_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/2_duts.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl://time period in the add_logic command is 0
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_1.csl:    add_logic(clock,clk,0,s);  // the time period is 0
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl://add_logic(..) in tb is used before clk is set as clock 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl:    add_logic(depth_extend,4);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic_bfr_set_clk.csl:     add_logic(clock,clk,4,ns); //clk should be set as clock before this command     clk.set_attr(clock);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic.csl://testbench is missing mandatory command add_logic(..)
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/add_logic.csl:    clk.set_attr(clock); // the add_logic(..) command should be here 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/bug1318.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_0_set_instance_name.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl://add_logic(simulation_timeout_counter, numeric_expresion)
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl:         add_logic ( clock, clk, 2 ,ns );
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/csl_testbench_test_add_logic.csl:         add_logic ( simulation_timeout_counter ,20);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/dut_with_unspecified_clock_port.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl://filename in add_logic(generate_waves,..) is missing it is only whitespace
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:    add_logic(clock,clk,10,ps);  
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:    add_logic(generate_waves," ",vcd); // filename is space
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/gen_waves_bug.csl:   // add_logic(generate_report,rows);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_has_clk_port_that_matches_aclk_port_inDUT_illegal.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_instance.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_must_have_clk_sgn_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk_sgn, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/tb_wto_clk_attr.csl:    add_logic(clock,clk,10,ps);  
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench1.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench2.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_invalid/testbench3.csl:    add_logic(simulation_timeout_counter, 500);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/add_logic1.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1244.csl:    add_logic(clock, clk, 10, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1245.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1245.csl:    add_logic(generate_waves,"alu_tb_waves",fsdb);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1285.csl:    add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1286.csl:    add_logic(clock, clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/bug1567.csl:add_logic(clock,clk,10,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench.csl:     add_logic(clock,clk,2,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl://add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_report.csl:    add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:// add_logic(generate_waves,file_name,wave_type);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:    add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_generate_waves.csl:    add_logic(generate_waves,"waves", vcd);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test1.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test2.csl:         add_logic(clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_f2a.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_ifc.csl:        add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_ifc_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/csl_testbench_test_set_tb_verilog_fn.csl:         add_logic(clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/DUT_with_multiple_clk_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/fifo_alu_rf.csl:     add_logic ( sync_fifo );
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/fifo_alu_rf.csl:     add_logic(clock,clk,2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/FIFO_with_multiple_clk_ports.csl:      add_logic (async_fifo);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/FIFO_with_multiple_clk_ports.csl:         add_logic(clock, clk,2,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/form_act.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report.csl:    add_logic(clock,clk,10,ps); 
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report.csl://    add_logic(generate_report,row); // this should be taken out of the docs
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(generate_waves,"wave_dump", vcd);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_report_gen_wave.csl:add_logic(generate_report);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_waves.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/gen_waves.csl:    add_logic(generate_waves,"bla",vcd,dut);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/reg_tb1.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_has_clk_signal_that_matches_aclk_port_inDUT.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_must_have_clk_sgn_that_matches_aclk_port_inDUT_valid.csl:      add_logic (clock, clk, 2, ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_verilog_filename.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_ff.csl:    add_logic(depth_extend,4);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_ff.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_instance_fifo.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg.csl:    add_logic(clock,clk,4,ns);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg_file_instance.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_reg_instance.csl:add_logic(clock,clk,10,ps);
Test check DIR: chapterName = csl_testbench cmd:  add_logic appears in test /home/monicah/svn/test/csl/testbench_valid/tb_with_rf.csl:    add_logic(clock,clk,4,ns);

Chapter: csl_testbench Commands which contain formatting characters which need to be moved out of the command
mifFile = /home/monicah/svn/misc/docs/lang_manuals/mif/csl_verification_components.mif

Command summary command list DIR: chapterName = csl_verification_components command summary cmds 
Test to see if the command is found in the chapter
Cmd summary Chapter: csl_verification_components Command summary cmd :0=  set_vc_header_comment(string) appears in cmd order: Cmd summary cmd in chapter 2 
Found lexer cmd: set_vc_header_comment in summary cmd:  set_vc_header_comment string 
Cmd summary Chapter: csl_verification_components Command summary cmd :1=  set_version(numeric_expression) appears in cmd order: Cmd summary cmd in chapter 3 
Found lexer cmd: set_version in summary cmd:  set_version numeric_expression 
Cmd summary Chapter: csl_verification_components Command summary cmd :2=  set_radix(binary|hex) appears in cmd order: Cmd summary cmd in chapter 4 
Found lexer cmd: set_radix in summary cmd:  set_radix binary|hex 
Cmd summary Chapter: csl_verification_components Command summary cmd :3=  vector_name.event(event_name) appears in cmd order: Cmd summary cmd in chapter 5 
Cmd summary Chapter: csl_verification_components Command summary cmd :4=  vector_name.add_reset(reset_name) appears in cmd order: 
Found lexer cmd: set_name in summary cmd:  vector_name.add_reset reset_name 
Cmd summary Chapter: csl_verification_components Command summary cmd :5=  vc_name.set_vc_stall_name(name) appears in cmd order: Cmd summary cmd in chapter 6 
Found lexer cmd: set_vc_stall in summary cmd:  vc_name.set_vc_stall_name name 
Cmd summary Chapter: csl_verification_components Command summary cmd :6=  vc_name.set_tb_compare_filename(filename) appears in cmd order: Cmd summary cmd in chapter 7 
Cmd summary Chapter: csl_verification_components Command summary cmd :7=  vc_name.set_vc_compare_trigger(event_object | clock_signal) appears in cmd order: 
Found lexer cmd: set_vc_compare_trigger in summary cmd:  vc_name.set_vc_compare_trigger event_object | clock_signal 
Cmd summary Chapter: csl_verification_components Command summary cmd :8=  vc_name.set_vc_start_generation_trigger(event) appears in cmd order: Cmd summary cmd in chapter 8 
Found lexer cmd: set_vc_start_generation_trigger in summary cmd:  vc_name.set_vc_start_generation_trigger event 
Cmd summary Chapter: csl_verification_components Command summary cmd :9=  vc_name.set_vc_end_generation_trigger(event) appears in cmd order: Cmd summary cmd in chapter 9 
Found lexer cmd: set_vc_end_generation_trigger in summary cmd:  vc_name.set_vc_end_generation_trigger event 
Cmd summary Chapter: csl_verification_components Command summary cmd :10=  vc_name.set_vc_capture_edge_type(rise|fall) appears in cmd order: Cmd summary cmd in chapter 10 
Found lexer cmd: set_vc_capture_edge_type in summary cmd:  vc_name.set_vc_capture_edge_type rise|fall 
Cmd summary Chapter: csl_verification_components Command summary cmd :11=  vc_name.set_vc_max_number_of_capture_events(number) appears in cmd order: Cmd summary cmd in chapter 11 
Found lexer cmd: set_vc_max_number_of_capture_events in summary cmd:  vc_name.set_vc_max_number_of_capture_events number 
Cmd summary Chapter: csl_verification_components Command summary cmd :12=  vc_name.set_vc_max_number_of_mismatches(number) appears in cmd order: Cmd summary cmd in chapter 12 
Found lexer cmd: set_vc_max_number_of_mismatches in summary cmd:  vc_name.set_vc_max_number_of_mismatches number 
Cmd summary Chapter: csl_verification_components Command summary cmd :13=  vc_name.set_vc_time_out(number) appears in cmd order: Cmd summary cmd in chapter 13 
Cmd summary Chapter: csl_verification_components Command summary cmd :14=  vc_name.set_vc_output_filename(filename) appears in cmd order: Cmd summary cmd in chapter 14 
Found lexer cmd: set_vc_output_filename in summary cmd:  vc_name.set_vc_output_filename filename 
Cmd summary Chapter: csl_verification_components Command summary cmd :15=  vc_name.set_vc_cpp_rd_name("function_name") appears in cmd order: 
Found lexer cmd: set_vc_cpp_rd_name in summary cmd:  vc_name.set_vc_cpp_rd_name "function_name" 
Cmd summary Chapter: csl_verification_components Command summary cmd :16=  int vector_name.get_max_error_count() appears in cmd order: 
Found lexer cmd: get_max_error_count in summary cmd:  int vector_name.get_max_error_count  
Cmd summary Chapter: csl_verification_components Command summary cmd :17=  set_max_mismatches(numeric_expresion) appears in cmd order: 
Cmd summary Chapter: csl_verification_components Command summary cmd :26=  set_name(bus_unit) appears in cmd order: 
Found lexer cmd: set_name in summary cmd:  set_name bus_unit 
Cmd summary Chapter: csl_verification_components Command summary cmd :19=  set_model(cpp|tb) appears in cmd order: 
Found lexer cmd: set_model in summary cmd:  set_model cpp|tb 
Cmd summary Chapter: csl_verification_components Command summary cmd :20=  set_cpp_rd_name("name") appears in cmd order: 
Cmd summary Chapter: csl_verification_components Command summary cmd :21=  set_cpp_wr_name("name") appears in cmd order: 
Cmd summary Chapter: csl_verification_components Command summary cmd :22=  int vc_name.get_vc_id() appears in cmd order: 
Found lexer cmd: get_vc_id in summary cmd:  int vc_name.get_vc_id  
Cmd summary Chapter: csl_verification_components Command summary cmd :23=  string vc_name.get_vc_cpp_wr_name() appears in cmd order: Cmd summary cmd in chapter 15 
Found lexer cmd: get_vc_cpp_wr_name in summary cmd:  string vc_name.get_vc_cpp_wr_name  
Cmd summary Chapter: csl_verification_components Command summary cmd :24=  testbench_object_name.add_randomizer() appears in cmd order: 
Cmd summary Chapter: csl_verification_components Command summary cmd :25=  arch_state_name.set_dut_mem(mem_instance_name) appears in cmd order: 
Found lexer cmd: set_dut_mem in summary cmd:  arch_state_name.set_dut_mem mem_instance_name 
Cmd summary Chapter: csl_verification_components Command summary cmd :26=  set_name(bus_unit) appears in cmd order: 
Found lexer cmd: set_name in summary cmd:  set_name bus_unit 
Cmd summary Chapter: csl_verification_components Command summary cmd :27=  csl_vector vector_name appears in cmd order: 
Found lexer cmd: csl_vector in summary cmd:  csl_vector vector_name
Cmd summary Chapter: csl_verification_components Command summary cmd :28=  set_module_name(unit_name) appears in cmd order: Cmd summary cmd in chapter 18 Cmd summary cmd in chapter 18 
Cmd summary Chapter: csl_verification_components Command summary cmd :29=  set_direction(direction) appears in cmd order: Cmd summary cmd in chapter 16 
Found lexer cmd: set_direction in summary cmd:  set_direction direction 
Cmd summary Chapter: csl_verification_components Command summary cmd :30=  vector_name.exclusion_list(connection_elements) appears in cmd order: Cmd summary cmd in chapter 19 Cmd summary cmd in chapter 19 
Cmd summary Chapter: csl_verification_components Command summary cmd :31=  vector_name.include_only(connection_elements) appears in cmd order: Cmd summary cmd in chapter 1 

Chapter command list DIR: chapterName = csl_verification_components commands found in chapter
Cmd Chapter: csl_verification_components 19=  vector_name.exclusion_list(connection_elements) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 1=  vector_name.include_only(connection_elements) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 2=  set_vc_header_comment(string) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 3=  set_version(numeric_expression) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 4=  set_radix(binary|hex) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 5=  vector_name.event(event_name) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 6=  vc_name.set_vc_stall_name(name) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 7=  vc_name.set_tb_compare_filename(filename) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 8=  vc_name.set_vc_start_generation_trigger(event) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 9=  vc_name.set_vc_end_generation_trigger(event) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 10=  vc_name.set_vc_capture_edge_type(rise|fall) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 11=  vc_name.set_vc_max_number_of_capture_events(number) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 12=  vc_name.set_vc_max_number_of_mismatches(number) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 13=  vc_name.set_vc_time_out(number) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 14=  vc_name.set_vc_output_filename(filename) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 15=  string vc_name.get_vc_cpp_wr_name() appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 16=  set_direction(direction) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 18=  set_module_name(unit_name) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 18=  set_module_name(unit_name) appears in command summary in cmd order: 
Cmd Chapter: csl_verification_components 19=  vector_name.exclusion_list(connection_elements) appears in command summary in cmd order: 

DIR: chapterName = csl_verification_components command summary commands
Test to see if the command found in the command summary is in the  chapter
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  set_model(cpp|tb) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  csl_vector vector_name NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  set_cpp_rd_name("name") NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  set_name(bus_unit) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  vector_name.add_reset(reset_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  set_cpp_wr_name("name") NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  vc_name.set_vc_compare_trigger(event_object | clock_signal) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  int vc_name.get_vc_id() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  int vector_name.get_max_error_count() NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  set_max_mismatches(numeric_expresion) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  arch_state_name.set_dut_mem(mem_instance_name) NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  vc_name.set_vc_cpp_rd_name("function_name") NOT defined in chapter commands
[ERROR] Cmd summary Doc Chk DIR: chapterName = csl_verification_components Command summary Cmd  testbench_object_name.add_randomizer() NOT defined in chapter commands

DIR: chapterName = csl_verification_components commands
Test to see if the command found in the chapter is in the command summary

DIR: chapterName = csl_verification_components componentName = verification_components tests
Test to see if the command in chapter is found in a csl test
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_max_number_of_capture_events(number) cmd = set_vc_max_number_of_capture_events grep = grep set_vc_max_number_of_capture_events /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd: set_vc_max_number_of_capture_events does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_end_generation_trigger(event) cmd = set_vc_end_generation_trigger grep = grep set_vc_end_generation_trigger /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: set_vc_end_generation_trigger appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_end_generation_trigger.csl:set_vc_end_generation_trigger(s);
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_output_filename(filename) cmd = set_vc_output_filename grep = grep set_vc_output_filename /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: set_vc_output_filename appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_output_filename.csl:    set_vc_output_filename("expectvec");
Test check DIR: chapterName = csl_verification_components cmd: set_vc_output_filename appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:   set_vc_output_filename("exp_vect");
Test check DIR: chapterName = csl_verification_components cmd: set_vc_output_filename appears in test /home/monicah/svn/test/csl/verification_components_valid/vector_hierarchical_interfaces.csl:    set_vc_output_filename("stimulus_vector_file"); 
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_capture_edge_type(rise|fall) cmd = set_vc_capture_edge_type grep = grep set_vc_capture_edge_type /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: set_vc_capture_edge_type appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_capture_edge_type.csl:  set_vc_capture_edge_type(rise);
Test check DIR: componentName = verification_components cmd =  vector_name.exclusion_list(connection_elements) cmd = exclusion_list grep = grep exclusion_list /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: exclusion_list appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_exclusion_list.csl://exclusion_list (connection_elements);
Test check DIR: chapterName = csl_verification_components cmd: exclusion_list appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_exclusion_list.csl:      exclusion_list  ( stim_in_a1 );
Test check DIR: chapterName = csl_verification_components cmd: exclusion_list appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_include_only.csl:      // exclusion_list  ( stim_in_a1 );
Test check DIR: chapterName = csl_verification_components cmd: exclusion_list appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:    exclusion_list(ifc_1.stim_i2);
Test check DIR: componentName = verification_components cmd =  set_version(numeric_expression) cmd =  set_version grep = grep  set_version /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd:  set_version appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_header_comment.csl:    set_version(2);
Test check DIR: chapterName = csl_verification_components cmd:  set_version appears in test /home/monicah/svn/test/csl/verification_components_valid/set_version.csl:    set_version(2);
Test check DIR: componentName = verification_components cmd =  set_radix(binary|hex) cmd =  set_radix grep = grep  set_radix /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd:  set_radix appears in test /home/monicah/svn/test/csl/verification_components_valid/set_radix.csl:    set_radix(hex);
Test check DIR: chapterName = csl_verification_components cmd:  set_radix appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:    set_radix(bin);
Test check DIR: chapterName = csl_verification_components cmd:  set_radix appears in test /home/monicah/svn/test/csl/verification_components_valid/vector_hierarchical_interfaces.csl:    set_radix(bin); 
Test check DIR: componentName = verification_components cmd =  set_module_name(unit_name) cmd =  set_module_name grep = grep  set_module_name /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd:  set_module_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  set_vc_header_comment(string) cmd =  set_vc_header_comment grep = grep  set_vc_header_comment /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd:  set_vc_header_comment appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_header_comment.csl:    set_vc_header_comment("stimvec");
Test check DIR: chapterName = csl_verification_components cmd:  set_vc_header_comment appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:    set_vc_header_comment("stim_vect");
Test check DIR: chapterName = csl_verification_components cmd:  set_vc_header_comment appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:   set_vc_header_comment("exp_vect");
Test check DIR: componentName = verification_components cmd =  vector_name.event(event_name) cmd = event grep = grep event /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd: event does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_start_generation_trigger(event) cmd = set_vc_start_generation_trigger grep = grep set_vc_start_generation_trigger /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: set_vc_start_generation_trigger appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_cycles.csl:    set_vc_start_generation_trigger(trigg);
Test check DIR: chapterName = csl_verification_components cmd: set_vc_start_generation_trigger appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_number_of_mismatches.csl:    set_vc_start_generation_trigger(trigg);
Test check DIR: chapterName = csl_verification_components cmd: set_vc_start_generation_trigger appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_output_filename.csl:    set_vc_start_generation_trigger(trigg);
Test check DIR: chapterName = csl_verification_components cmd: set_vc_start_generation_trigger appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_start_generation_trigger.csl:    set_vc_start_generation_trigger(trigg);
Test check DIR: componentName = verification_components cmd =  set_direction(direction) cmd =  set_direction grep = grep  set_direction /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/clk_port_wto_attr.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/clk_port_wto_attr.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_exclusion_list.csl:      set_direction   ( input );
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_exclusion_list.csl:      set_direction   ( output );
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_include_only.csl:      set_direction   ( input );
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_include_only.csl:      set_direction   ( output );
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/no_set_dir.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/obj_in_vect.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/obj_in_vect.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/vect_same_dir.csl:    set_direction(output);  // the direction should be input
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_invalid/vect_same_dir.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/csl_state_data.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/csl_state_data.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/inject_stalls.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/inject_stalls.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_clock.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_clock.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_radix.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_radix.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_capture_edge_type.csl:  set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_capture_edge_type.csl:  set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_clock.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_clock.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_end_generation_trigger.csl:set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_end_generation_trigger.csl:set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_header_comment.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_header_comment.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_cycles.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_cycles.csl:    set_direction(output);      
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_number_of_mismatches.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_number_of_mismatches.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_output_filename.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_output_filename.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_reset.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_reset.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_stall1.csl:set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_stall1.csl:set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_stall.csl:set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_stall.csl:set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_start_generation_trigger.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_start_generation_trigger.csl:set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_valid_output_transaction.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_valid_output_transaction.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_version.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/set_version.csl:    set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:    set_direction(input);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:   set_direction(output);
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/vector_hierarchical_interfaces.csl:    set_direction(input); 
Test check DIR: chapterName = csl_verification_components cmd:  set_direction appears in test /home/monicah/svn/test/csl/verification_components_valid/vector_hierarchical_interfaces.csl:    set_direction(output); 
Test check DIR: componentName = verification_components cmd =  string vc_name.get_vc_cpp_wr_name() cmd = get_vc_cpp_wr_name grep = grep get_vc_cpp_wr_name /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd: get_vc_cpp_wr_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_stall_name(name) cmd = set_vc_stall_name grep = grep set_vc_stall_name /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd: set_vc_stall_name does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  vector_name.include_only(connection_elements) cmd = include_only grep = grep include_only /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: include_only appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_include_only.csl://include_only (connection_elements);
Test check DIR: chapterName = csl_verification_components cmd: include_only appears in test /home/monicah/svn/test/csl/verification_components_invalid/csl_testbench_test_include_only.csl:      include_only    ( exp_out_a0 );
Test check DIR: chapterName = csl_verification_components cmd: include_only appears in test /home/monicah/svn/test/csl/verification_components_valid/test.csl:   include_only(ifc_1.exp_o1);
Test check DIR: componentName = verification_components cmd =  vc_name.set_tb_compare_filename(filename) cmd = set_tb_compare_filename grep = grep set_tb_compare_filename /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd: set_tb_compare_filename does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_time_out(number) cmd = set_vc_time_out grep = grep set_vc_time_out /home/monicah/svn/test/csl/*verification_components*/*.csl
[ERROR] Test check DIR: chapterName = csl_verification_components cmd: set_vc_time_out does NOT appear in any WORK/test/csl tests 
Test check DIR: componentName = verification_components cmd =  vc_name.set_vc_max_number_of_mismatches(number) cmd = set_vc_max_number_of_mismatches grep = grep set_vc_max_number_of_mismatches /home/monicah/svn/test/csl/*verification_components*/*.csl
Test check DIR: chapterName = csl_verification_components cmd: set_vc_max_number_of_mismatches appears in test /home/monicah/svn/test/csl/verification_components_valid/set_vc_max_number_of_mismatches.csl:    set_vc_max_number_of_mismatches(5);

Chapter: csl_verification_components Commands which contain formatting characters which need to be moved out of the command
List of commands in the lexer which do not appear in the command summary
Lexer Command missing in cmd summary : set_dut_compare_trigger
Lexer Command missing in cmd summary : get_vc_module
Lexer Command missing in cmd summary : csl_bool
Lexer Command missing in cmd summary : get_filename
Lexer Command missing in cmd summary : get_address_increment
Lexer Command missing in cmd summary : set_data_word_width
Lexer Command missing in cmd summary : get_upper
Lexer Command missing in cmd summary : set_vc_max_number_of_valid_transactions
Lexer Command missing in cmd summary : set_dim_lower_index
Lexer Command missing in cmd summary : set_start_signal
Lexer Command missing in cmd summary : set_vc_timeout
Lexer Command missing in cmd summary : get_depth
Lexer Command missing in cmd summary : set_duration
Lexer Command missing in cmd summary : set_previous_pipestage
Lexer Command missing in cmd summary : csl_arch_state
Lexer Command missing in cmd summary : set_number_of_ports
Lexer Command missing in cmd summary : csl_signal_pattern_generator
Lexer Command missing in cmd summary : set_dut_mem_init_file
Lexer Command missing in cmd summary : get_transaction_timeout_count
Lexer Command missing in cmd summary : set_period
Lexer Command missing in cmd summary : get_output_field
Lexer Command missing in cmd summary : set_final_shift_value
Lexer Command missing in cmd summary : csl_interface
Lexer Command missing in cmd summary : get_msb
Lexer Command missing in cmd summary : get_next_address
Lexer Command missing in cmd summary : add_clock
Lexer Command missing in cmd summary : set_decoder_name
Lexer Command missing in cmd summary : get_radix
Lexer Command missing in cmd summary : set_dut_output_filename
Lexer Command missing in cmd summary : get_valid_name
Lexer Command missing in cmd summary : get_rd_en_name
Lexer Command missing in cmd summary : get_unit_prefix
Lexer Command missing in cmd summary : get_vc_name
Lexer Command missing in cmd summary : get_signal_value
Lexer Command missing in cmd summary : get_dim_upper
Lexer Command missing in cmd summary : get_cell
Lexer Command missing in cmd summary : set_default_value
Lexer Command missing in cmd summary : set_generator_type
Lexer Command missing in cmd summary : get_vc_header_comment
Lexer Command missing in cmd summary : set_expected_filename
Lexer Command missing in cmd summary : get_lock_enable_bit
Lexer Command missing in cmd summary : set_mem_instance_name
Lexer Command missing in cmd summary : get_vc_max_number_of_valid_transactions
Lexer Command missing in cmd summary : csl_memory_map_page
Lexer Command missing in cmd summary : set_capture_event
Lexer Command missing in cmd summary : get_fieldlist
Lexer Command missing in cmd summary : set_vc_max_cycles
Lexer Command missing in cmd summary : get_vc_output_filename
Lexer Command missing in cmd summary : get_vc_end_generation_trigger
Lexer Command missing in cmd summary : get_name
Lexer Command missing in cmd summary : set_pipestage_valid_input
Lexer Command missing in cmd summary : set_compare_event
Lexer Command missing in cmd summary : set_pattern
Lexer Command missing in cmd summary : get_address_visibility
Lexer Command missing in cmd summary : set_decoder_out_name_prefix
Lexer Command missing in cmd summary : set_endianess
Lexer Command missing in cmd summary : get_input_field
Lexer Command missing in cmd summary : get_interface
Lexer Command missing in cmd summary : get_alignment
Lexer Command missing in cmd summary : set_attr
Lexer Command missing in cmd summary : set_method
Lexer Command missing in cmd summary : set_clk_multiplier
Lexer Command missing in cmd summary : set_transaction_type
Lexer Command missing in cmd summary : csl_enum
Lexer Command missing in cmd summary : csl_state_data
Lexer Command missing in cmd summary : csl_event
Lexer Command missing in cmd summary : set_transaction_timeout_count
Lexer Command missing in cmd summary : get_vc_clock
Lexer Command missing in cmd summary : get_mnemonic
Lexer Command missing in cmd summary : get_vc_reset
Lexer Command missing in cmd summary : set_generate_waves_filename
Lexer Command missing in cmd summary : set_alignment
Lexer Command missing in cmd summary : set_feedback_element
Lexer Command missing in cmd summary : csl_design
Lexer Command missing in cmd summary : csl_write_interface
Lexer Command missing in cmd summary : set_cpp_vector_wr_name
Lexer Command missing in cmd summary : set_instance_alteration_bit
Lexer Command missing in cmd summary : set_dim_width
Lexer Command missing in cmd summary : set_reset
Lexer Command missing in cmd summary : set_pli_socket_name
Lexer Command missing in cmd summary : get_vc_max_number_of_capture_events
Lexer Command missing in cmd summary : set_max_error_count
Lexer Command missing in cmd summary : set_number_of_dimensions
Lexer Command missing in cmd summary : set_const
Lexer Command missing in cmd summary : set_dimensions
Lexer Command missing in cmd summary : set_file_name
Lexer Command missing in cmd summary : get_range
Lexer Command missing in cmd summary : set_timebase
Lexer Command missing in cmd summary : set_vc_max_num_of_transaction_events
Lexer Command missing in cmd summary : set_decoder_out_name_suffix
Lexer Command missing in cmd summary : set_addr_rel
Lexer Command missing in cmd summary : get_cnt_dir_signal
Lexer Command missing in cmd summary : set_lsb
Lexer Command missing in cmd summary : get_wr_en_name
Lexer Command missing in cmd summary : set_address_visibility
Lexer Command missing in cmd summary : set_physical_implementation
Lexer Command missing in cmd summary : set_name_max_length
Lexer Command missing in cmd summary : csl_include
Lexer Command missing in cmd summary : get_pipestage
Lexer Command missing in cmd summary : get_number_of_dimensions
Lexer Command missing in cmd summary : set_csim_unit_name
Lexer Command missing in cmd summary : csl_read_interface
Lexer Command missing in cmd summary : get_vc_start_generation_trigger
Lexer Command missing in cmd summary : set_signal_prefix_local
Lexer Command missing in cmd summary : get_reset_name
Lexer Command missing in cmd summary : get_output_filename
Lexer Command missing in cmd summary : set_cell
Lexer Command missing in cmd summary : set_source
Lexer Command missing in cmd summary : get_access_rights_enum
Lexer Command missing in cmd summary : get_empty_name
Lexer Command missing in cmd summary : set_max_num_of_vectors
Lexer Command missing in cmd summary : csl_address_range
Lexer Command missing in cmd summary : get_suffix
Lexer Command missing in cmd summary : get_vc_cpp_rd_name
Lexer Command missing in cmd summary : set_pipestage_valid_output
Lexer Command missing in cmd summary : get_attr
Lexer Command missing in cmd summary : set_instance_name
Lexer Command missing in cmd summary : set_vc_clock
Lexer Command missing in cmd summary : set_dut_mem_init
Lexer Command missing in cmd summary : set_enum_item
Lexer Command missing in cmd summary : set_vc_valid_output_transaction
Lexer Command missing in cmd summary : set_name_length
Lexer Command missing in cmd summary : set_clk_divider
Lexer Command missing in cmd summary : set_connection_type
Lexer Command missing in cmd summary : set_shift_type
Lexer Command missing in cmd summary : set_number_of_pipestages
Lexer Command missing in cmd summary : set_next_pipestage
Lexer Command missing in cmd summary : set_dut_input_filename
Lexer Command missing in cmd summary : get_vc_max_num_states
Lexer Command missing in cmd summary : set_vc_name
Lexer Command missing in cmd summary : set_unit_prefix
Lexer Command missing in cmd summary : set_event_type
Lexer Command missing in cmd summary : set_field
Lexer Command missing in cmd summary : get_name_length
Lexer Command missing in cmd summary : get_lsb
Lexer Command missing in cmd summary : set_lock_enable_bit
Lexer Command missing in cmd summary : csl_list
Lexer Command missing in cmd summary : get_max_num_vectors
Lexer Command missing in cmd summary : get_const
Lexer Command missing in cmd summary : get_signal_prefix_local
Lexer Command missing in cmd summary : csl_memory_map
Lexer Command missing in cmd summary : set_reset_name
Lexer Command missing in cmd summary : get_upper_bound
Lexer Command missing in cmd summary : csl_rom
Lexer Command missing in cmd summary : set_unit_name
Lexer Command missing in cmd summary : set_addr_abs
Lexer Command missing in cmd summary : get_vc_compare_trigger
Lexer Command missing in cmd summary : set_vc_cpp_wr_name
Lexer Command missing in cmd summary : set_vc_max_num_states
Lexer Command missing in cmd summary : get_simulation_timeout_count
Lexer Command missing in cmd summary : csl_register_file
Lexer Command missing in cmd summary : set_access_rights_enum
Lexer Command missing in cmd summary : set_signal_name
Lexer Command missing in cmd summary : set_page_no
Lexer Command missing in cmd summary : set_unit_id_address
Lexer Command missing in cmd summary : set_external
Lexer Command missing in cmd summary : csl_bool_equation
Lexer Command missing in cmd summary : set_vc_reset
Lexer Command missing in cmd summary : set_cpp_vector_rd_name
Lexer Command missing in cmd summary : set_pipestage_number
Lexer Command missing in cmd summary : set_const_value
Lexer Command missing in cmd summary : set_dim_upper_index
Lexer Command missing in cmd summary : set_single_line
Lexer Command missing in cmd summary : get_isa
Lexer Command missing in cmd summary : set_signal_prefix
Lexer Command missing in cmd summary : set_shift_amount
Lexer Command missing in cmd summary : set_isa
Lexer Command missing in cmd summary : set_max_num_vectors
Lexer Command missing in cmd summary : csl_cell
Lexer Command missing in cmd summary : set_upper_index
Lexer Command missing in cmd summary : set_pipestage_name
Lexer Command missing in cmd summary : get_vc_max_number_of_mismatches
Lexer Command missing in cmd summary : get_enum_item
Lexer Command missing in cmd summary : set_stimulus_filename
Lexer Command missing in cmd summary : get_field
Lexer Command missing in cmd summary : csl_testbench
Lexer Command missing in cmd summary : set_feedback_mask
Lexer Command missing in cmd summary : get_vc_capture_edge_type
Lexer Command missing in cmd summary : set_tb_dut_name
Lexer Command missing in cmd summary : get_vc_radix
Lexer Command missing in cmd summary : get_vc_timeout
Lexer Command missing in cmd summary : set_vc_id
Lexer Command missing in cmd summary : csl_signal_group
Lexer Command missing in cmd summary : get_vc_stall
Lexer Command missing in cmd summary : set_address_increment
Lexer Command missing in cmd summary : set_unit_id
Lexer Command missing in cmd summary : set_phase_difference
Lexer error count = 187
Lexer cmd count   = 294
Total error count = 296
