|CPU_top
fastclk => fastclk.IN1
n_reset => n_reset.IN1
ReadyIn => ReadyIn.IN1
sw[0] => sw[0].IN1
sw[1] => sw[1].IN1
sw[2] => sw[2].IN1
sw[3] => sw[3].IN1
sw[4] => sw[4].IN1
sw[5] => sw[5].IN1
sw[6] => sw[6].IN1
sw[7] => sw[7].IN1
led[0] <= CPU:cpu0.out_port
led[1] <= CPU:cpu0.out_port
led[2] <= CPU:cpu0.out_port
led[3] <= CPU:cpu0.out_port
led[4] <= CPU:cpu0.out_port
led[5] <= CPU:cpu0.out_port
led[6] <= CPU:cpu0.out_port
led[7] <= CPU:cpu0.out_port


|CPU_top|clk_divider:cd0
fastclk => count[0].CLK
fastclk => count[1].CLK
fastclk => count[2].CLK
fastclk => count[3].CLK
fastclk => count[4].CLK
fastclk => count[5].CLK
fastclk => count[6].CLK
fastclk => count[7].CLK
fastclk => count[8].CLK
fastclk => count[9].CLK
fastclk => count[10].CLK
fastclk => count[11].CLK
fastclk => count[12].CLK
fastclk => count[13].CLK
fastclk => count[14].CLK
fastclk => count[15].CLK
fastclk => count[16].CLK
fastclk => count[17].CLK
fastclk => count[18].CLK
fastclk => count[19].CLK
fastclk => count[20].CLK
fastclk => count[21].CLK
fastclk => count[22].CLK
fastclk => count[23].CLK
fastclk => count[24].CLK
clk <= count[24].DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0
clk => clk.IN2
n_reset => n_reset.IN1
in_port[0] => sw[0][0].DATAIN
in_port[1] => sw[0][1].DATAIN
in_port[2] => sw[0][2].DATAIN
in_port[3] => sw[0][3].DATAIN
in_port[4] => sw[0][4].DATAIN
in_port[5] => sw[0][5].DATAIN
in_port[6] => sw[0][6].DATAIN
in_port[7] => sw[0][7].DATAIN
ready_in => ready_in.IN1
out_port[0] <= ALU_result[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= ALU_result[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= ALU_result[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= ALU_result[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= ALU_result[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= ALU_result[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= ALU_result[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= ALU_result[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|mux_21:PC_en_mux
s => out.OUTPUTSELECT
a[0] => out.DATAB
b[0] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|program_counter:pc
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
n_reset => count[0]~reg0.ACLR
n_reset => count[1]~reg0.ACLR
n_reset => count[2]~reg0.ACLR
n_reset => count[3]~reg0.ACLR
en => count[0]~reg0.ENA
en => count[3]~reg0.ENA
en => count[2]~reg0.ENA
en => count[1]~reg0.ENA
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|program_memory:pm
addr[0] => prog_mem.RADDR
addr[1] => prog_mem.RADDR1
addr[2] => prog_mem.RADDR2
addr[3] => prog_mem.RADDR3
instr[0] <= prog_mem.DATAOUT
instr[1] <= prog_mem.DATAOUT1
instr[2] <= prog_mem.DATAOUT2
instr[3] <= prog_mem.DATAOUT3
instr[4] <= prog_mem.DATAOUT4
instr[5] <= prog_mem.DATAOUT5
instr[6] <= prog_mem.DATAOUT6
instr[7] <= prog_mem.DATAOUT7
instr[8] <= prog_mem.DATAOUT8
instr[9] <= prog_mem.DATAOUT9
instr[10] <= prog_mem.DATAOUT10
instr[11] <= prog_mem.DATAOUT11


|CPU_top|CPU:cpu0|register_file:rf
clk => clk.IN1
we => we.IN1
sw[0] => rd_data_a.DATAB
sw[0] => rd_data_b.DATAB
sw[1] => rd_data_a.DATAB
sw[1] => rd_data_b.DATAB
sw[2] => rd_data_a.DATAB
sw[2] => rd_data_b.DATAB
sw[3] => rd_data_a.DATAB
sw[3] => rd_data_b.DATAB
sw[4] => rd_data_a.DATAB
sw[4] => rd_data_b.DATAB
sw[5] => rd_data_a.DATAB
sw[5] => rd_data_b.DATAB
sw[6] => rd_data_a.DATAB
sw[6] => rd_data_b.DATAB
sw[7] => rd_data_a.DATAB
sw[7] => rd_data_b.DATAB
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
rd_addr_a[0] => rd_addr_a[0].IN1
rd_addr_a[1] => rd_addr_a[1].IN1
rd_addr_b[0] => rd_addr_b[0].IN1
rd_addr_b[1] => rd_addr_b[1].IN1
rd_data_a[0] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[1] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[2] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[3] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[4] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[5] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[6] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[7] <= rd_data_a.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[0] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[1] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[2] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[3] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[4] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[5] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[6] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[7] <= rd_data_b.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|register_file:rf|dual_port_SRAM:sr0
clk => gpr.we_a.CLK
clk => gpr.waddr_a[1].CLK
clk => gpr.waddr_a[0].CLK
clk => gpr.data_a[7].CLK
clk => gpr.data_a[6].CLK
clk => gpr.data_a[5].CLK
clk => gpr.data_a[4].CLK
clk => gpr.data_a[3].CLK
clk => gpr.data_a[2].CLK
clk => gpr.data_a[1].CLK
clk => gpr.data_a[0].CLK
clk => rd_data_a[0]~reg0.CLK
clk => rd_data_a[1]~reg0.CLK
clk => rd_data_a[2]~reg0.CLK
clk => rd_data_a[3]~reg0.CLK
clk => rd_data_a[4]~reg0.CLK
clk => rd_data_a[5]~reg0.CLK
clk => rd_data_a[6]~reg0.CLK
clk => rd_data_a[7]~reg0.CLK
clk => rd_data_b[0]~reg0.CLK
clk => rd_data_b[1]~reg0.CLK
clk => rd_data_b[2]~reg0.CLK
clk => rd_data_b[3]~reg0.CLK
clk => rd_data_b[4]~reg0.CLK
clk => rd_data_b[5]~reg0.CLK
clk => rd_data_b[6]~reg0.CLK
clk => rd_data_b[7]~reg0.CLK
clk => gpr.CLK0
we => gpr.we_a.DATAIN
we => gpr.WE
wr_addr[0] => gpr.waddr_a[0].DATAIN
wr_addr[0] => gpr.WADDR
wr_addr[1] => gpr.waddr_a[1].DATAIN
wr_addr[1] => gpr.WADDR1
wr_data[0] => gpr.data_a[0].DATAIN
wr_data[0] => gpr.DATAIN
wr_data[1] => gpr.data_a[1].DATAIN
wr_data[1] => gpr.DATAIN1
wr_data[2] => gpr.data_a[2].DATAIN
wr_data[2] => gpr.DATAIN2
wr_data[3] => gpr.data_a[3].DATAIN
wr_data[3] => gpr.DATAIN3
wr_data[4] => gpr.data_a[4].DATAIN
wr_data[4] => gpr.DATAIN4
wr_data[5] => gpr.data_a[5].DATAIN
wr_data[5] => gpr.DATAIN5
wr_data[6] => gpr.data_a[6].DATAIN
wr_data[6] => gpr.DATAIN6
wr_data[7] => gpr.data_a[7].DATAIN
wr_data[7] => gpr.DATAIN7
rd_addr_a[0] => gpr.PORTBRADDR
rd_addr_a[1] => gpr.PORTBRADDR1
rd_addr_b[0] => gpr.RADDR
rd_addr_b[1] => gpr.RADDR1
rd_data_a[0] <= rd_data_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[1] <= rd_data_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[2] <= rd_data_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[3] <= rd_data_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[4] <= rd_data_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[5] <= rd_data_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[6] <= rd_data_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_a[7] <= rd_data_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[0] <= rd_data_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[1] <= rd_data_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[2] <= rd_data_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[3] <= rd_data_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[4] <= rd_data_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[5] <= rd_data_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[6] <= rd_data_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_b[7] <= rd_data_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|instruction_decoder:id
opcode[0] => Decoder0.IN2
opcode[0] => Decoder1.IN1
opcode[1] => Decoder0.IN1
opcode[1] => Decoder1.IN0
opcode[1] => Decoder2.IN1
opcode[2] => Decoder0.IN0
opcode[2] => Decoder2.IN0
f_add <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
wr_res <= wr_res.DB_MAX_OUTPUT_PORT_TYPE
ALU_reg_en[0] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
ALU_reg_en[1] <= ALU_reg_en.DB_MAX_OUTPUT_PORT_TYPE
ALU_reg_en[2] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
ALU_reg_en[3] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ALU_reg_en[4] <= ALU_reg_en.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|ALU:alu
clk => op_e_reg[0].CLK
clk => op_e_reg[1].CLK
clk => op_e_reg[2].CLK
clk => op_e_reg[3].CLK
clk => op_e_reg[4].CLK
clk => op_e_reg[5].CLK
clk => op_e_reg[6].CLK
clk => op_e_reg[7].CLK
clk => op_d_reg[0].CLK
clk => op_d_reg[1].CLK
clk => op_d_reg[2].CLK
clk => op_d_reg[3].CLK
clk => op_d_reg[4].CLK
clk => op_d_reg[5].CLK
clk => op_d_reg[6].CLK
clk => op_d_reg[7].CLK
clk => op_c_reg[0].CLK
clk => op_c_reg[1].CLK
clk => op_c_reg[2].CLK
clk => op_c_reg[3].CLK
clk => op_c_reg[4].CLK
clk => op_c_reg[5].CLK
clk => op_c_reg[6].CLK
clk => op_c_reg[7].CLK
clk => op_b_reg[0].CLK
clk => op_b_reg[1].CLK
clk => op_b_reg[2].CLK
clk => op_b_reg[3].CLK
clk => op_b_reg[4].CLK
clk => op_b_reg[5].CLK
clk => op_b_reg[6].CLK
clk => op_b_reg[7].CLK
clk => op_a_reg[0].CLK
clk => op_a_reg[1].CLK
clk => op_a_reg[2].CLK
clk => op_a_reg[3].CLK
clk => op_a_reg[4].CLK
clk => op_a_reg[5].CLK
clk => op_a_reg[6].CLK
clk => op_a_reg[7].CLK
ops[0][0] => ops[0][0].IN1
ops[0][1] => ops[0][1].IN1
ops[0][2] => ops[0][2].IN1
ops[0][3] => ops[0][3].IN1
ops[0][4] => ops[0][4].IN1
ops[0][5] => ops[0][5].IN1
ops[0][6] => ops[0][6].IN1
ops[0][7] => ops[0][7].IN1
ops[1][0] => op_b_reg.DATAA
ops[1][1] => op_b_reg.DATAA
ops[1][2] => op_b_reg.DATAA
ops[1][3] => op_b_reg.DATAA
ops[1][4] => op_b_reg.DATAA
ops[1][5] => op_b_reg.DATAA
ops[1][6] => op_b_reg.DATAA
ops[1][7] => op_b_reg.DATAA
ops[2][0] => op_c_reg.DATAB
ops[2][1] => op_c_reg.DATAB
ops[2][2] => op_c_reg.DATAB
ops[2][3] => op_c_reg.DATAB
ops[2][4] => op_c_reg.DATAB
ops[2][5] => op_c_reg.DATAB
ops[2][6] => op_c_reg.DATAB
ops[2][7] => op_c_reg.DATAB
ops[3][0] => op_d_reg.DATAA
ops[3][1] => op_d_reg.DATAA
ops[3][2] => op_d_reg.DATAA
ops[3][3] => op_d_reg.DATAA
ops[3][4] => op_d_reg.DATAA
ops[3][5] => op_d_reg.DATAA
ops[3][6] => op_d_reg.DATAA
ops[3][7] => op_d_reg.DATAA
ops[4][0] => ops[4][0].IN1
ops[4][1] => ops[4][1].IN1
ops[4][2] => ops[4][2].IN1
ops[4][3] => ops[4][3].IN1
ops[4][4] => ops[4][4].IN1
ops[4][5] => ops[4][5].IN1
ops[4][6] => ops[4][6].IN1
ops[4][7] => ops[4][7].IN1
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[0] => op_a_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[1] => op_b_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[2] => op_c_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[3] => op_d_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
reg_en[4] => op_e_reg.OUTPUTSELECT
f_add => f_add.IN1
result[0] <= sfixed_adder:a1.out
result[1] <= sfixed_adder:a1.out
result[2] <= sfixed_adder:a1.out
result[3] <= sfixed_adder:a1.out
result[4] <= sfixed_adder:a1.out
result[5] <= sfixed_adder:a1.out
result[6] <= sfixed_adder:a1.out
result[7] <= sfixed_adder:a1.out


|CPU_top|CPU:cpu0|ALU:alu|mux_21:e_mux
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
s => out.OUTPUTSELECT
a[0] => out.DATAB
a[1] => out.DATAB
a[2] => out.DATAB
a[3] => out.DATAB
a[4] => out.DATAB
a[5] => out.DATAB
a[6] => out.DATAB
a[7] => out.DATAB
b[0] => out.DATAA
b[1] => out.DATAA
b[2] => out.DATAA
b[3] => out.DATAA
b[4] => out.DATAA
b[5] => out.DATAA
b[6] => out.DATAA
b[7] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|ALU:alu|sfixed_mult:m0
a[0] => Mult0.IN7
a[1] => Mult0.IN6
a[2] => Mult0.IN5
a[3] => Mult0.IN4
a[4] => Mult0.IN3
a[5] => Mult0.IN2
a[6] => Mult0.IN1
a[7] => Mult0.IN0
b[0] => Mult0.IN15
b[1] => Mult0.IN14
b[2] => Mult0.IN13
b[3] => Mult0.IN12
b[4] => Mult0.IN11
b[5] => Mult0.IN10
b[6] => Mult0.IN9
b[7] => Mult0.IN8
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|ALU:alu|sfixed_mult:m1
a[0] => Mult0.IN7
a[1] => Mult0.IN6
a[2] => Mult0.IN5
a[3] => Mult0.IN4
a[4] => Mult0.IN3
a[5] => Mult0.IN2
a[6] => Mult0.IN1
a[7] => Mult0.IN0
b[0] => Mult0.IN15
b[1] => Mult0.IN14
b[2] => Mult0.IN13
b[3] => Mult0.IN12
b[4] => Mult0.IN11
b[5] => Mult0.IN10
b[6] => Mult0.IN9
b[7] => Mult0.IN8
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|ALU:alu|sfixed_adder:a0
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[0] => Add0.IN18
b[1] => Add0.IN17
b[2] => Add0.IN16
b[3] => Add0.IN15
b[4] => Add0.IN14
b[5] => Add0.IN13
b[6] => Add0.IN12
b[7] => Add0.IN10
b[7] => Add0.IN11
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_top|CPU:cpu0|ALU:alu|sfixed_adder:a1
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[0] => Add0.IN18
b[1] => Add0.IN17
b[2] => Add0.IN16
b[3] => Add0.IN15
b[4] => Add0.IN14
b[5] => Add0.IN13
b[6] => Add0.IN12
b[7] => Add0.IN10
b[7] => Add0.IN11
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


