LAST_LIBRARY_SELECTED=SemesterProject_2014_lib
SCHEM_FILE_OPEN_HISTORY_1=SemesterProject_2014_lib:FET_IV_Gm_PowerCalcs:schematic




DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=/home/lars-arne/Documents/TTT4212/git/SemesterProject_2014/CGH40/CGH40_r6_converted/circuit/symbols:/home/lars-arne/Documents/TTT4212/git/SemesterProject_2014/CGH40/CGH40_r6_converted/circuit/symbols

DESIGN_KIT_DATA_FILES=/home/lars-arne/Documents/TTT4212/git/SemesterProject_2014/CGH40/CGH40_r6_converted/circuit/data;/home/lars-arne/Documents/TTT4212/git/SemesterProject_2014/CGH40/CGH40_r6_converted/circuit/models

SCHEM_FILE_OPEN_HISTORY_2=Johanson_lib:JTCap0603:schematic
SCHEM_FILE_OPEN_HISTORY_3=SemesterProject_2014_lib:Bias_filter:schematic
SCHEM_FILE_OPEN_HISTORY_4=SemesterProject_2014_lib:Amp_2GHz:schematic
SCHEM_FILE_OPEN_HISTORY_5=SemesterProject_2014_lib:Amp_2GHz:schematic
SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{$HPEESOF_DIR}/custom/{%PROJECT1}/symbols
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{$HPEESOF_DIR}/custom/{%PROJECT1}/designs
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}:{%DESIGN_KIT_VIA_CONFIG_PATH};{%DESIGN_KIT_VIA_CONFIG_PATH}:.:{%PROJECT_SEARCH_PATH}:{$HOME}/hpeesof/de/defaults:{$HPEESOF_DIR}/de/defaults:{%USER_VIA_CONFIG_PATH}
