/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 */
/*****************************************************************************
 *
 * Filename:
 * ---------
 *	 ov48b2q_Sensor_setting.h
 *
 * Project:
 * --------
 * Description:
 * ------------
 *	 CMOS sensor header file
 *
 ****************************************************************************/
#ifndef _OV48B2Q_SENSOR_SETTING_H
#define _OV48B2Q_SENSOR_SETTING_H

u8 data_xtalk_ov48b2q[] = {
	0x88,
	0x8b,
	0x8a,
	0x88,
	0x8b,
	0x8b,
	0x75,
	0x74,
	0x77,
	0x8a,
	0x8a,
	0x8b,
	0x76,
	0x71,
	0x71,
	0x8a,
	0x88,
	0x8e,
	0x71,
	0x71,
	0x70,
	0x8b,
	0x8e,
	0x8f,
	0x70,
	0x72,
	0x7d,
	0x77,
	0x8a,
	0x88,
	0x72,
	0x7f,
	0x7e,
	0x72,
	0x76,
	0x74,
	0x74,
	0x74,
	0x77,
	0x77,
	0x75,
	0x8a,
	0x75,
	0x74,
	0x77,
	0x71,
	0x77,
	0x77,
	0x88,
	0x8b,
	0x74,
	0x70,
	0x71,
	0x71,
	0x89,
	0x89,
	0x8b,
	0x71,
	0x76,
	0x71,
	0x8b,
	0x8a,
	0x76,
	0x7d,
	0x73,
	0x73,
	0x74,
	0x76,
	0x7d,
	0x79,
	0x7f,
	0x7d,
	0x70,
	0x73,
	0x72,
	0x76,
	0x8a,
	0x88,
	0x77,
	0x71,
	0x76,
	0x8b,
	0x8e,
	0x8f,
	0x77,
	0x76,
	0x76,
	0x88,
	0x8f,
	0x8d,
	0x76,
	0x71,
	0x71,
	0x8a,
	0x88,
	0x8e,
	0x75,
	0x77,
	0x77,
	0x8a,
	0x75,
	0x8b,
	0x89,
	0x88,
	0x88,
	0x88,
	0x8a,
	0x8b,
	0x8a,
	0x77,
	0x72,
	0x7f,
	0x7c,
	0x72,
	0x88,
	0x8b,
	0x74,
	0x70,
	0x71,
	0x71,
	0x8e,
	0x89,
	0x8b,
	0x76,
	0x74,
	0x76,
	0x88,
	0x8b,
	0x75,
	0x76,
	0x77,
	0x77,
	0x8a,
	0x74,
	0x75,
	0x77,
	0x75,
	0x75,
	0x8b,
	0x8b,
	0x88,
	0x88,
	0x89,
	0x89,
	0x8f,
	0x89,
	0x8b,
	0x8b,
	0x77,
	0x72,
	0x89,
	0x8a,
	0x74,
	0x8a,
	0x76,
	0x73,
	0x89,
	0x8a,
	0x74,
	0x75,
	0x71,
	0x73,
	0x8e,
	0x88,
	0x88,
	0x8e,
	0x74,
	0x71,
	0x8e,
	0x89,
	0x8e,
	0x8c,
	0x88,
	0x74,
	0x8e,
	0x89,
	0x8e,
	0x8c,
	0x88,
	0x74,
	0x7f,
	0x73,
	0x77,
	0x76,
	0x75,
	0x8b,
	0x7c,
	0x70,
	0x77,
	0x71,
	0x77,
	0x75,
	0x7d,
	0x70,
	0x74,
	0x71,
	0x77,
	0x75,
	0x71,
	0x75,
	0x8e,
	0x8a,
	0x75,
	0x8a,
	0x77,
	0x89,
	0x8d,
	0x89,
	0x8b,
	0x88,
	0x77,
	0x89,
	0x8f,
	0x89,
	0x88,
	0x8e,
	0x8e,
	0x89,
	0x8c,
	0x83,
	0x8e,
	0x8b,
	0x8e,
	0x88,
	0x8e,
	0x8d,
	0x89,
	0x8a,
	0x8e,
	0x88,
	0x88,
	0x8f,
	0x8a,
	0x76,
	0x8e,
	0x8b,
	0x74,
	0x8a,
	0x77,
	0x71,
	0x8e,
	0x8b,
	0x75,
	0x8a,
	0x77,
	0x70,
	0x8f,
	0x88,
	0x8a,
	0x8a,
	0x76,
	0x73,
	0x8a,
	0x8e,
	0x8d,
	0x88,
	0x8b,
	0x88,
	0x74,
	0x8e,
	0x8c,
	0x8b,
	0x8a,
	0x88,
	0x76,
	0x8a,
	0x8f,
	0x8b,
	0x8a,
	0x8b,
	0x73,
	0x76,
	0x8a,
	0x77,
	0x8a,
	0x88,
	0x73,
	0x77,
	0x8a,
	0x74,
	0x8b,
	0x89,
	0x73,
	0x76,
	0x8a,
	0x8a,
	0x88,
	0x8f,
	0x7E,
	0x7C,
	0x75,
	0x8A,
	0x82,
	0x8E,
	0x75,
	0x7E,
	0x71,
	0x8A,
	0x87,
	0x8E,
	0x83,
	0x77,
	0x89,
	0x89,
	0x87,
	0x88,
	0x83,
	0x8A,
	0x8E,
	0x8E,
	0x8D,
	0x7D,
	0x8D,
	0x75,
	0x8B,
	0x77,
	0x8E,
	0x89,
	0x8B,
	0x71,
	0x7D,
	0x7A,
	0x75,
	0x89,
	0x80,
	0x8B,
	0x7A,
	0x7A,
	0x66,
	0x7F,
	0x8C,
	0x81,
	0x76,
	0x7D,
	0x65,
	0x71,
	0x8A,
	0x8D,
	0x71,
	0x71,
	0x7C,
	0x89,
	0x75,
	0x89,
	0x70,
	0x71,
	0x76,
	0x86,
	0x75,
	0x8E,
	0x71,
	0x8A,
	0x74,
	0x75,
	0x89,
	0x8D,
	0x8E,
	0x86,
	0x88,
	0x8A,
	0x7E,
	0x8B,
	0x9E,
	0x9E,
	0x9E,
	0x80,
	0x7B,
	0x7F,
	0x8D,
	0x80,
	0x87,
	0x88,
	0x78,
	0x79,
	0x8B,
	0x88,
	0x89,
	0x70,
	0x79,
	0x7D,
	0x89,
	0x88,
	0x75,
	0x7F,
	0x7C,
	0x72,
	0x8E,
	0x75,
	0x75,
	0x74,
	0x7C,
	0x73,
	0x8A,
	0x73,
	0x74,
	0x74,
	0x8F,
	0x88,
	0x8B,
	0x89,
	0x76,
	0x8B,
	0x81,
	0x80,
	0x8A,
	0x77,
	0x73,
	0x83,
	0x87,
	0x99,
	0x8D,
	0x8C,
	0x8F,
	0x93,
	0x8D,
	0x84,
	0x8D,
	0x8C,
	0x8D,
	0x91,
	0x86,
	0x81,
	0x89,
	0x89,
	0x75,
	0x86,
	0x83,
	0x8D,
	0x72,
	0x70,
	0x70,
	0x8B,
	0x7F,
	0x79,
	0x7B,
	0x65,
	0x75,
	0x88,
	0x7E,
	0x7B,
	0x7D,
	0x76,
	0x83,
	0x8A,
	0x72,
	0x7A,
	0x72,
	0x70,
	0x8E,
	0x7F,
	0x74,
	0x7C,
	0x73,
	0x71,
	0x8A,
	0x79,
	0x72,
	0x72,
	0x76,
	0x71,
	0x8C,
	0x74,
	0x71,
	0x76,
	0x8C,
	0x8F,
	0x86,
	0x83,
	0x83,
	0x85,
	0x98,
	0x98,
	0x74,
	0x79,
	0x8C,
	0x80,
	0x80,
	0x8F,
	0x7B,
	0x65,
	0x75,
	0x8F,
	0x88,
	0x8A,
	0x7B,
	0x78,
	0x71,
	0x8A,
	0x88,
	0x8A,
	0x7E,
	0x7F,
	0x8A,
	0x8B,
	0x8B,
	0x88,
	0x78,
	0x7B,
	0x74,
	0x8A,
	0x76,
	0x74,
	0x7B,
	0x67,
	0x75,
	0x8A,
	0x71,
	0x65,
	0x74,
	0x89,
	0x8F,
	0x75,
	0x88,
	0x76,
	0x89,
	0x88,
	0x83,
	0x8A,
	0x8B,
	0x8B,
	0x8F,
	0x7C,
	0x81,
	0x75,
	0x8E,
	0x88,
	0x83,
	0x76,
	0x8F,
	0x72,
	0x71,
	0x8B,
	0x9A,
	0x8F,
	0x71,
	0x70,
	0x75,
	0x88,
	0x86,
	0x82,
	0x8C,
	0x88,
	0x8B,
	0x84,
	0x89,
	0x75,
	0x8A,
	0x88,
	0x70,
	0x8A,
	0x75,
	0x8B,
	0x74,
	0x8E,
	0x76,
	0x77,
	0x77,
	0x87,
	0x74,
	0x8D,
	0x71,
	0x77,
	0x71,
	0x83,
	0x8B,
	0x83,
	0x74,
	0x7D,
	0x64,
	0x71,
	0x8F,
	0x75,
	0x7E,
	0x7B,
	0x66,
	0x7E,
	0x7E,
	0x76,
	0x88,
	0x73,
	0x74,
	0x75,
	0x7C,
	0x73,
	0x8F,
	0x8A,
	0x75,
	0x77,
	0x7E,
	0x7C,
	0x88,
	0x8B,
	0x74,
	0x7E,
	0x78,
	0x79,
	0x8A,
	0x75,
	0x75,
	0x7C,
	0x78,
	0x7F,
	0x8F,
	0x83,
	0x86,
	0x8B,
	0x7C,
	0x8B,
	0x85,
	0x9B,
	0x98,
	0x82,
	0x86,
	0x8F,
	0x73,
	0x77,
	0x74,
	0x88,
	0x81,
	0x86,
	0x89,
	0x8F,
	0x8B,
	0x84,
	0x8F,
	0x87,
	0x8C,
	0x8E,
	0x8D,
	0x93,
	0x84,
	0x98,
	0x8F,
	0x8F,
	0x8C,
	0x94,
	0x83,
	0x81,
	0x8A,
	0x71,
	0x77,
	0x84,
	0x82,
	0x8F,
	0x8A,
	0x88,
	0x8B,
	0x8F,
	0x72,
	0x77,
	0x8F,
	0x8A,
	0x8D,
	0x8C,
	0x73,
	0x7D,
	0x71,
	0x72,
	0x8E,
	0x77,
	0x8A,
	0x7C,
	0x70,
	0x71,
	0x8A,
	0x7F,
	0x72,
	0x79,
	0x71,
	0x71,
	0x88,
	0x7B,
	0x72,
	0x78,
	0x70,
	0x8A,
	0x8D,
	0x76,
	0x79,
	0x78,
	0x7E,
	0x7E,
	0x74,
	0x75,
	0x8A,
	0x8A,
	0x74,
	0x8B,
	0x7E,
	0x65,
	0x8A,
	0x88,
	0x88,
	0x8E,
	0x79,
	0x7B,
	0x70,
	0x75,
	0x8B,
	0x8A,
	0x7E,
	0x79,
	0x74,
	0x88,
	0x8A,
	0x74,
	0x7B,
	0x7E,
	0x8B,
	0x82,
	0x8D,
	0x88,
	0x7B,
	0x7A,
	0x83,
	0x84,
	0x9A,
	0x84,
	0x76,
	0x7E,
	0x7C,
	0x76,
	0x8F,
	0x82,
	0x88,
	0x74,
	0x73,
	0x7D,
	0x70,
	0x8B,
	0x8E,
	0x73,
	0x74,
	0x70,
	0x8B,
	0x89,
	0x75,
	0x7B,
	0x70,
	0x72,
	0x73,
	0x76,
	0x7D,
	0x6D,
	0x76,
	0x8B,
	0x82,
	0x8C,
	0x75,
	0x78,
	0x89,
	0x8E,
	0x83,
	0x8D,
	0x8A,
	0x8A,
	0x8E,
	0x8E,
	0x8E,
	0x8B,
	0x8F,
	0x82,
	0x77,
	0x8F,
	0x80,
	0x8E,
	0x8A,
	0x82,
	0x78,
	0x76,
	0x74,
	0x74,
	0x74,
	0x81,
	0x7E,
	0x76,
	0x8E,
	0x88,
	0x8C,
	0x99,
	0x7E,
	0x7F,
	0x73,
	0x71,
	0x8A,
	0x86,
	0x7A,
	0x7F,
	0x73,
	0x76,
	0x8B,
	0x75,
	0x77,
	0x7F,
	0x65,
	0x65,
	0x65,
	0x78,
	0x8C,
	0x76,
	0x7A,
	0x79,
	0x73,
	0x70,
	0x98,
	0x82,
	0x75,
	0x77,
	0x8B,
	0x77,
	0x99,
	0x81,
	0x74,
	0x77,
	0x77,
	0x73,
	0x99,
	0x85,
	0x8E,
	0x8A,
	0x8A,
	0x77,
	0x9E,
	0x86,
	0x8B,
	0x74,
	0x8A,
	0x89,
	0x71,
	0x77,
	0x89,
	0x88,
	0x72,
	0x7C,
	0x7C,
	0x76,
	0x73,
	0x7E,
	0x7B,
	0x70,
	0x7B,
	0x72,
	0x73,
	0x70,
	0x7C,
	0x75,
	0x62,
	0x64,
	0x78,
	0x79,
	0x79,
	0x77,
	0x66,
	0x7C,
	0x74,
	0x8B,
	0x7D,
	0x72,
	0x72,
	0x70,
	0x8B,
	0x88,
	0x70,
	0x73,
	0x83,
	0x83,
	0x8F,
	0x8C,
	0x8F,
	0x8A,
	0x81,
	0x8C,
	0x80,
	0x84,
	0x8D,
	0x72,
	0x86,
	0x8E,
	0x8F,
	0x88,
	0x77,
	0x64,
	0x99,
	0x86,
	0x80,
	0x8D,
	0x77,
	0x64,
	0x9B,
	0x82,
	0x8B,
	0x77,
	0x70,
	0x7E,
	0x8D,
	0x8D,
	0x8B,
	0x74,
	0x70,
	0x7F,
	0x78,
	0x64,
	0x65,
	0x7A,
	0x72,
	0x88,
	0x7D,
	0x7F,
	0x7B,
	0x7A,
	0x77,
	0x81,
	0x71,
	0x77,
	0x70,
	0x74,
	0x80,
	0x9C,
	0x7D,
	0x73,
	0x73,
	0x74,
	0x87,
	0x93,
	0x72,
	0x71,
	0x76,
	0x89,
	0x85,
	0x9D,
	0x76,
	0x70,
	0x70,
	0x8A,
	0x87,
	0x9F,
	0x89,
	0x8F,
	0x8B,
	0x8B,
	0x88,
	0x8A,
	0x70,
	0x88,
	0x8C,
	0x8C,
	0x74,
	0x78,
	0x73,
	0x72,
	0x73,
	0x76,
	0x7F,
	0x6D,
	0x76,
	0x71,
	0x8A,
	0x8B,
	0x71,
	0x61,
	0x74,
	0x72,
	0x70,
	0x8B,
	0x88,
	0x79,
	0x70,
	0x77,
	0x8B,
	0x8E,
	0x88,
	0x76,
	0x65,
	0x7F,
	0x88,
	0x88,
	0x75,
	0x75,
	0x7F,
	0x7F,
	0x70,
	0x76,
	0x8A,
	0x81,
	0x7F,
	0x77,
	0x89,
	0x88,
	0x8D,
	0x99,
	0x79,
	0x71,
	0x77,
	0x74,
	0x8B,
	0x9A,
	0x7C,
	0x88,
	0x82,
	0x8B,
	0x75,
	0x86,
	0x74,
	0x8B,
	0x8F,
	0x88,
	0x8B,
	0x8F,
	0x9C,
	0x86,
	0x76,
	0x71,
	0x8A,
	0x89,
	0x98,
	0x85,
	0x89,
	0x8A,
	0x8A,
	0x77,
	0x99,
	0x80,
	0x74,
	0x77,
	0x76,
	0x73,
	0x98,
	0x83,
	0x8A,
	0x75,
	0x8A,
	0x71,
	0x86,
	0x75,
	0x7E,
	0x7D,
	0x76,
	0x73,
	0x88,
	0x70,
	0x7B,
	0x79,
	0x7F,
	0x7D,
	0x8A,
	0x77,
	0x71,
	0x74,
	0x71,
	0x70,
	0x7F,
	0x71,
	0x75,
	0x75,
	0x71,
	0x7C,
	0x66,
	0x7B,
	0x79,
	0x7B,
	0x7B,
	0x72,
	0x7B,
	0x72,
	0x72,
	0x72,
	0x7C,
	0x74,
	0x7B,
	0x71,
	0x70,
	0x79,
	0x7A,
	0x72,
	0x7C,
	0x77,
	0x8A,
	0x74,
	0x7C,
	0x78,
	0x8A,
	0x8E,
	0x8D,
	0x88,
	0x70,
	0x7E,
	0x82,
	0x89,
	0x8B,
	0x74,
	0x7C,
	0x7F,
	0x9A,
	0x80,
	0x83,
	0x83,
	0x75,
	0x7B,
	0x81,
	0x88,
	0x8F,
	0x89,
	0x76,
	0x64,
	0x84,
	0x8E,
	0x8D,
	0x87,
	0x8D,
	0x72,
	0x86,
	0x8C,
	0x8C,
	0x8C,
	0x8E,
	0x89,
	0x8B,
	0x77,
	0x72,
	0x74,
	0x87,
	0x9C,
	0x77,
	0x74,
	0x77,
	0x88,
	0x98,
	0x9C,
	0x73,
	0x71,
	0x70,
	0x74,
	0x86,
	0x92,
	0x77,
	0x75,
	0x76,
	0x74,
	0x81,
	0x9D,
	0x7D,
	0x72,
	0x7E,
	0x79,
	0x75,
	0x86,
	0x79,
	0x78,
	0x7B,
	0x78,
	0x71,
	0x8B,
};
u16 addr_data_pair_init_ov48b2q[] = {
	0x0102, 0x01,
	0x0301, 0xc8,//bit[3]: pll_divpix
	0x0302, 0x31,
	0x0303, 0x03,
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xf8,//pll_divp[7:0]
	0x0306, 0x04,//3: 3-trio, 4: 4-lane
	0x0309, 0x52,
	0x0320, 0x12,
	0x0323, 0x03,
	0x0324, 0x01,
	0x0325, 0xe0,
	0x0326, 0xd9,
	0x0327, 0x0a,
	0x0329, 0x01,
	0x032a, 0x07,
	0x032b, 0x02,
	0x032f, 0x0c,
	0x0343, 0x03,
	0x0344, 0x01,
	0x0345, 0x04,
	0x0346, 0xc0,
	0x0349, 0x01,
	0x0350, 0x01,
	0x034b, 0x00,
	0x034a, 0x05,
	0x0361, 0x00,
	0x3010, 0x01,
	0x3012, 0x41,
	0x3016, 0xf0,
	0x3018, 0xf0,
	0x3019, 0xd2,
	0x301b, 0x16,
	0x3022, 0xd0,
	0x3025, 0x03,
	0x3026, 0x00,
	0x3027, 0x00,
	0x3028, 0xc3,
	0x3107, 0x0a,
	0x3200, 0x00,
	0x3201, 0x16,
	0x3202, 0x2c,
	0x3203, 0x42,
	0x3204, 0x58,
	0x3205, 0x5a,
	0x3223, 0x5b,
	0x3224, 0x5c,
	0x3225, 0x5d,
	0x3226, 0x5e,
	0x3216, 0x00,
	0x3218, 0x00,
	0x3400, 0x04,
	0x3406, 0x20,
	0x340c, 0xff,
	0x340e, 0xff,
	0x3421, 0x08,
	0x3423, 0x15,
	0x3424, 0x40,
	0x3425, 0x10,
	0x3426, 0x11,
	0x3501, 0x0b,
	0x3502, 0x00,
	0x3504, 0x08,
	0x3508, 0x03,
	0x3509, 0x00,
	0x350a, 0x01,
	0x350b, 0x00,
	0x350c, 0x00,
	0x3602, 0x00,
	0x3603, 0x00,
	0x3607, 0x01,
	0x3608, 0x35,
	0x3609, 0x80,
	0x360a, 0x00,
	0x360b, 0x7f,
	0x3618, 0x2a,
	0x3619, 0x90,
	0x361b, 0x2a,
	0x361c, 0x90,
	0x361d, 0x98,
	0x361e, 0x07,
	0x3621, 0x08,
	0x3622, 0x11,
	0x3623, 0x08,
	0x3624, 0x18,
	0x3626, 0xf9,
	0x3627, 0x11,
	0x3628, 0x88,
	0x3629, 0x0d,
	0x362c, 0x77,
	0x362e, 0x00,
	0x3631, 0xf2,
	0x3632, 0xf2,
	0x3633, 0x08,
	0x3634, 0x08,
	0x3635, 0x28,
	0x3636, 0x28,
	0x3637, 0xcc,
	0x3638, 0xcc,
	0x3639, 0xc0,
	0x363a, 0x52,
	0x363b, 0x0b,
	0x363c, 0x13,
	0x363e, 0x47,
	0x363d, 0x25,
	0x363f, 0x08,
	0x3643, 0x00,
	0x3644, 0x40,
	0x3680, 0x00,
	0x3683, 0x00,
	0x3684, 0x07,
	0x3685, 0x12,
	0x3688, 0x00,
	0x3689, 0x27,
	0x368a, 0x3a,
	0x368b, 0x04,
	0x368e, 0x0f,
	0x3700, 0x2e,
	0x3701, 0x08,
	0x3702, 0x46,
	0x3703, 0x35,
	0x3704, 0x06,
	0x3705, 0x00,
	0x3706, 0x2a,
	0x3707, 0x08,
	0x3708, 0x3a,
	0x3709, 0x7a,
	0x370a, 0x00,
	0x370b, 0x62,
	0x370c, 0x0b,
	0x3711, 0x00,
	0x3712, 0x50,
	0x3713, 0x00,
	0x3714, 0x63,
	0x3716, 0x44,
	0x3717, 0x02,
	0x3718, 0x14,
	0x3719, 0x11,
	0x371a, 0x1c,
	0x371b, 0xd0,
	0x371c, 0x04,
	0x371d, 0x22,
	0x371e, 0x13,
	0x371f, 0x0b,
	0x3720, 0x08,
	0x3721, 0x15,
	0x3722, 0x05,
	0x3723, 0x00,
	0x3724, 0x08,
	0x3725, 0x32,
	0x3727, 0x22,
	0x3728, 0x11,
	0x372a, 0x00,
	0x372b, 0x8a,
	0x3730, 0x00,
	0x3731, 0x00,
	0x3732, 0x06,
	0x3733, 0x06,
	0x3734, 0x06,
	0x3735, 0x06,
	0x3736, 0x0a,
	0x3737, 0x02,
	0x3738, 0x0a,
	0x3739, 0x02,
	0x373a, 0x0a,
	0x373b, 0x20,
	0x373c, 0x0a,
	0x373d, 0x26,
	0x373e, 0x0a,
	0x373f, 0x28,
	0x3740, 0x06,
	0x3741, 0x04,
	0x3742, 0x06,
	0x3743, 0x0a,
	0x3744, 0x16,
	0x3745, 0x0a,
	0x3746, 0x16,
	0x3747, 0x50,
	0x3748, 0x00,
	0x3749, 0xf0,
	0x374a, 0x02,
	0x374b, 0x02,
	0x374c, 0x08,
	0x374d, 0x03,
	0x374e, 0x05,
	0x374f, 0x08,
	0x3751, 0x07,
	0x3752, 0x02,
	0x3753, 0x01,
	0x3754, 0x66,
	0x3758, 0x03,
	0x375b, 0x00,
	0x375c, 0x00,
	0x375d, 0x02,
	0x375e, 0x02,
	0x3760, 0x08,
	0x3761, 0x10,
	0x3762, 0x08,
	0x3763, 0x08,
	0x3764, 0x08,
	0x3765, 0x10,
	0x3766, 0x18,
	0x3767, 0x28,
	0x3768, 0x00,
	0x3769, 0x08,
	0x376a, 0x10,
	0x376b, 0x00,
	0x376d, 0x1b,
	0x3770, 0x30,
	0x3773, 0x42,
	0x3774, 0x10,
	0x3775, 0x00,
	0x3776, 0x12,
	0x3777, 0x14,
	0x3778, 0x0e,
	0x3779, 0x22,
	0x377a, 0x24,
	0x377b, 0x46,
	0x377c, 0x14,
	0x377d, 0x04,
	0x377e, 0x16,
	0x377f, 0x04,
	0x379b, 0x10,
	0x379c, 0x10,
	0x379d, 0x10,
	0x379e, 0x30,
	0x379f, 0x30,
	0x37a0, 0x0c,
	0x37a1, 0x0c,
	0x37a2, 0x04,
	0x37a3, 0x0c,
	0x37a4, 0x04,
	0x37a5, 0x00,
	0x37a6, 0x00,
	0x37a7, 0x18,
	0x37a8, 0x0a,
	0x37a9, 0x08,
	0x37aa, 0x08,
	0x37ab, 0x0d,
	0x37ac, 0x14,
	0x37ad, 0x14,
	0x37ae, 0x14,
	0x37b0, 0x40,
	0x37b1, 0x40,
	0x37b2, 0x30,
	0x37b3, 0x46,
	0x37b4, 0x46,
	0x37b5, 0x36,
	0x37b6, 0x00,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37b9, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x37bd, 0x00,
	0x37be, 0x00,
	0x37bf, 0x00,
	0x37c0, 0x03,
	0x37c1, 0x02,
	0x37c2, 0x06,
	0x37c3, 0x04,
	0x37c4, 0x01,
	0x37c5, 0x06,
	0x37c8, 0x04,
	0x37c9, 0x04,
	0x37ca, 0xf9,
	0x37cb, 0x10,
	0x37cc, 0xf0,
	0x37cd, 0x02,
	0x37ce, 0x0a,
	0x37cf, 0x02,
	0x37d0, 0x0a,
	0x37d1, 0x02,
	0x37d2, 0x0a,
	0x37d3, 0x02,
	0x37d4, 0x00,
	0x37d5, 0x10,
	0x37d6, 0x01,
	0x37d7, 0x44,
	0x37d8, 0x06,
	0x37d9, 0x00,
	0x37da, 0x10,
	0x37dc, 0x06,
	0x37de, 0x02,
	0x37df, 0x80,
	0x37e0, 0x03,
	0x37e1, 0x04,
	0x37e2, 0x06,
	0x37e3, 0x18,
	0x37e4, 0x0a,
	0x37e5, 0x16,
	0x37e6, 0x0a,
	0x37e7, 0x16,
	0x37e8, 0x0a,
	0x37e9, 0x1c,
	0x37eb, 0x06,
	0x37ec, 0x06,
	0x37ed, 0x0a,
	0x37ee, 0x02,
	0x37f0, 0x0a,
	0x37f1, 0x02,
	0x37f2, 0x0a,
	0x37f3, 0x02,
	0x37f6, 0x03,
	0x37f7, 0x02,
	0x37f8, 0x3c,
	0x37f9, 0x02,
	0x37fa, 0x02,
	0x37fb, 0x02,
	0x37fc, 0x00,
	0x37fd, 0x00,
	0x37fe, 0x00,
	0x37ff, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1f,
	0x3805, 0x5f,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x0f,
	0x3809, 0xa0,
	0x380a, 0x0b,
	0x380b, 0xb8,
	0x380c, 0x04,
	0x380d, 0x50,
	0x380e, 0x0d,
	0x380f, 0x96,
	0x3810, 0x00,
	0x3811, 0x09,
	0x3812, 0x00,
	0x3813, 0x08,
	0x3814, 0x11,
	0x3815, 0x11,
	0x3816, 0x01,
	0x3817, 0x10,
	0x3818, 0x01,
	0x3819, 0x00,
	0x381a, 0x1B,
	0x381b, 0x1C,
	0x381c, 0x01,
	0x381d, 0x14,
	0x381f, 0x02,
	0x3820, 0x02,
	0x3821, 0x06,
	0x3822, 0x10,
	0x3823, 0x04,
	0x3824, 0x01,
	0x3825, 0x14,
	0x3826, 0x1B,
	0x3827, 0x1C,
	0x3837, 0x18,
	0x383a, 0x00,
	0x383b, 0x00,
	0x383c, 0x00,
	0x383d, 0x09,
	0x383e, 0x0c,
	0x383f, 0x33,
	0x3840, 0x00,
	0x3841, 0x00,
	0x3848, 0x12,
	0x3849, 0x40,
	0x384a, 0x0d,
	0x384b, 0xb0,
	0x3854, 0x11,
	0x3855, 0x11,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x3860, 0x20,
	0x3a01, 0x7f,
	0x3d85, 0x8b,
	0x3d8c, 0x77,
	0x3d8d, 0xa0,
	0x3dab, 0x10,
	0x3dac, 0x05,
	0x3dad, 0x8b,
	0x3dae, 0x05,
	0x3daf, 0x8f,
	0x3f01, 0x12,
	0x4002, 0x13,
	0x4009, 0x01,
	0x400e, 0xc6,
	0x4010, 0xe8,
	0x4011, 0x01,
	0x4012, 0x7d,
	0x4015, 0x00,
	0x4016, 0x0f,
	0x4017, 0x00,
	0x4018, 0x03,
	0x401a, 0x40,
	0x401b, 0x10,
	0x401e, 0x01,
	0x401f, 0xaa,
	0x4020, 0x04,
	0x4021, 0x00,
	0x4022, 0x04,
	0x4023, 0x00,
	0x4024, 0x04,
	0x4025, 0x00,
	0x4026, 0x04,
	0x4027, 0x00,
	0x4028, 0x01,
	0x4030, 0x00,
	0x4031, 0x04,
	0x4032, 0x00,
	0x4033, 0x04,
	0x4034, 0x00,
	0x4035, 0x04,
	0x4036, 0x00,
	0x4037, 0x04,
	0x4040, 0x00,
	0x4041, 0x00,
	0x4042, 0x00,
	0x4043, 0x00,
	0x4044, 0x00,
	0x4045, 0x00,
	0x4046, 0x00,
	0x4047, 0x00,
	0x4056, 0x25,
	0x4500, 0x04,
	0x4502, 0x10,
	0x4510, 0x00,
	0x4512, 0x00,
	0x4513, 0x00,
	0x4514, 0x00,
	0x4515, 0x00,
	0x4516, 0x55,
	0x4517, 0x55,
	0x4518, 0x55,
	0x4519, 0x55,
	0x451a, 0x11,
	0x451b, 0xbb,
	0x451c, 0x11,
	0x451d, 0xbb,
	0x451e, 0x11,
	0x451f, 0xbb,
	0x4520, 0x11,
	0x4521, 0xbb,
	0x4522, 0x00,
	0x4523, 0x00,
	0x4524, 0x00,
	0x4525, 0x00,
	0x4526, 0x00,
	0x4600, 0x00,
	0x4601, 0xc8,
	0x4603, 0x17,
	0x4641, 0x3e,
	0x4643, 0x0c,
	0x4800, 0x64,
	0x480e, 0x04,
	0x4810, 0x00,
	0x4811, 0x02,
	0x4815, 0x2b,
	0x481e, 0x6f,
	0x481f, 0x47,
	0x4826, 0x42,
	0x4837, 0x0d,
	0x4853, 0x04,
	0x484b, 0x27,
	0x4850, 0x40,
	0x4858, 0x05,
	0x4860, 0x00,
	0x4861, 0xec,
	0x4862, 0x04,
	0x4883, 0x00,
	0x4888, 0x90,
	0x4889, 0x03,
	0x4a00, 0x10,
	0x4d00, 0x04,
	0x4d01, 0x49,
	0x4d02, 0xbf,
	0x4d03, 0xfb,
	0x4d04, 0x2a,
	0x4d05, 0x9b,
	0x5000, 0xcd,
	0x5001, 0x23,
	0x5002, 0x9e,
	0x5003, 0x92,
	0x5004, 0x01,
	0x5006, 0x00,
	0x5015, 0x02,
	0x501d, 0x00,
	0x5051, 0x14,
	0x5080, 0x00,
	0x5081, 0x00,
	0x5180, 0x00,
	0x5181, 0x10,
	0x5182, 0x05,
	0x5183, 0x8f,
	0x5184, 0x01,
	0x5185, 0x0b,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x518c, 0x02,
	0x518d, 0x06,
	0x518e, 0x02,
	0x518f, 0x06,
	0x5200, 0x6f,
	0x52a5, 0x08,
	0x522a, 0x44,
	0x522b, 0x44,
	0x5300, 0x7b,
	0x5308, 0x44,
	0x5310, 0x00,
	0x5311, 0x01,
	0x5312, 0x01,
	0x5313, 0x02,
	0x5314, 0x04,
	0x5315, 0x06,
	0x5316, 0x08,
	0x5317, 0x0a,
	0x5318, 0x0c,
	0x5319, 0x0e,
	0x531a, 0x10,
	0x531b, 0x12,
	0x531c, 0x14,
	0x531d, 0x16,
	0x531e, 0x18,
	0x533d, 0x00,
	0x5380, 0x0f,
	0x5860, 0x00,
	0x5880, 0x81,
	0x5881, 0x10,
	0x5882, 0x10,
	0x5883, 0x10,
	0x5884, 0x10,
	0x5885, 0x10,
	0x5886, 0x10,
	0x5887, 0x10,
	0x588a, 0x00,
	0x58cb, 0x03,
	0x5c00, 0x41,
	0x5c01, 0x04,
	0x5c02, 0x00,
	0x5c03, 0x41,
	0x5c16, 0x00,
	0x5c17, 0x50,
	0x5c18, 0x00,
	0x5c19, 0x50,
	0x5c1a, 0x00,
	0x5c1b, 0x50,
	0x5c1c, 0x00,
	0x5c1d, 0x50,
	0x5c1e, 0x00,
	0x5c1f, 0x50,
	0x5c20, 0x00,
	0x5c21, 0x50,
	0x5c22, 0x00,
	0x5c23, 0x50,
	0x5c24, 0x00,
	0x5c25, 0x50,
	0x5c26, 0x00,
	0x5c27, 0x50,
	0x5c28, 0x00,
	0x5c29, 0x50,
	0x5c2a, 0x00,
	0x5c2b, 0x50,
	0x5c2c, 0x00,
	0x5c2d, 0x50,
	0x5c2e, 0x02,
	0x5c2f, 0x03,
	0x5c36, 0x0a,
	0x5c37, 0x0b,
	0x5c44, 0x08,
	0x5c45, 0x07,
	0x5c46, 0x06,
	0x5c47, 0x05,
	0x5c48, 0x0a,
	0x5c49, 0x02,
	0x5c4a, 0x01,
	0x5c4b, 0x09,
	0x5c4c, 0x0c,
	0x5c4d, 0x04,
	0x5c4e, 0x03,
	0x5c4f, 0x0b,
	0x5c50, 0x10,
	0x5c51, 0x0f,
	0x5c52, 0x0e,
	0x5c53, 0x0d,
	0x5c54, 0x10,
	0x5c55, 0x10,
	0x5c56, 0x04,
	0x5c57, 0x0c,
	0x5c58, 0x04,
	0x5c59, 0x0c,
	0x5c5a, 0x04,
	0x5c5b, 0x0c,
	0x5c5c, 0x04,
	0x5c5d, 0x0c,
	0x5c5e, 0x01,
	0x5c5f, 0x01,
	0x5c68, 0x02,
	0x5c69, 0x03,
	0x5c6a, 0x03,
	0x5c6b, 0x02,
	0x5c6c, 0x40,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d00, 0x66,
	0x5d01, 0x08,
	0x5d02, 0x84,
	0x5d03, 0x04,
	0x5d05, 0x02,
	0x5d08, 0x08,
	0x5d09, 0x08,
	0x5d0a, 0x02,
	0x5d0b, 0x06,
	0x5d0c, 0x02,
	0x5d0d, 0x06,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x5d11, 0x06,
	0x5d12, 0x00,
	0x5d13, 0x00,
	0x5d14, 0xff,
	0x5d15, 0x10,
	0x5d16, 0x10,
	0x5d17, 0x10,
	0x5d18, 0x10,
	0x5d19, 0xff,
	0x5d1a, 0x10,
	0x5d1b, 0x10,
	0x5d1c, 0x10,
	0x5d1d, 0x10,
	0x5d1e, 0x04,
	0x5d1f, 0x04,
	0x5d20, 0x04,
	0x5d21, 0xff,
	0x5d27, 0x64,
	0x5d28, 0xc8,
	0x5d29, 0x96,
	0x5d2a, 0xff,
	0x5d2b, 0xc8,
	0x5d2c, 0xff,
	0x5d2d, 0x04,
	0x5d37, 0x08,
	0x5d38, 0x1f,
	0x5d39, 0x60,
	0x5d3a, 0x17,
	0x5d3b, 0x80,
	0x5d80, 0x21,
	0x5d85, 0x19,
	0x5d88, 0x04,
	0x5d89, 0x0c,
	0x5d8a, 0x04,
	0x5d8b, 0x0c,
	0x5d8c, 0x04,
	0x5d8d, 0x0c,
	0x5d8e, 0x04,
	0x5d8f, 0x0c,
	0x5d90, 0x01,
	0x5d91, 0x01,
	0x5db0, 0x0f,
	0x5ec1, 0x08,
	0x5ec2, 0x04,
	0x5ec3, 0x0c,
	0x5ec4, 0x04,
	0x5ec5, 0x0c,
	0x5ec6, 0x02,
	0x5ec7, 0x06,
	0x5ec8, 0x02,
	0x5ec9, 0x06,
	0x5eca, 0x01,
	0x5ecb, 0x00,
	0x5ece, 0x00,
	0x5ecf, 0x04,
	0x5e40, 0x03,
	0x5ea0, 0x11,
	0x382a, 0x81,//for long exp
	0x0100, 0x00,//stream off
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xb4,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x10,//pclk_period[7:0], global timing for 0.864Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
};
/* Binning 4000*3000@60fps PD disabled */
u16 addr_data_pair_preview_ov48b2q[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x0350, 0x01,
	0x3500, 0x00,
	0x3501, 0x0b,
	0x3502, 0x68,
	0x3608, 0x35,
	0x3622, 0x11,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x0F,
	0x3703, 0x35,
	0x3706, 0x2A,
	0x3709, 0x7A,
	0x370b, 0x62,
	0x3712, 0x50,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x0F,
	0x3809, 0xA0,
	0x380a, 0x0B,
	0x380b, 0xB8,
	0x380c, 0x04,
	0x380d, 0xb0,
	0x380e, 0x0c,
	0x380f, 0x80,
	0x3811, 0x09,
	0x3813, 0x08,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x02,
	0x3821, 0x06,
	0x3822, 0x10,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x18,
	0x383d, 0x09,
	0x3840, 0x00,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0x13,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0xC8,
	0x4641, 0x3E,
	0x4643, 0x0C,
	0x480e, 0x04,
	0x484b, 0x27,
	0x5000, 0xcD,
	0x5001, 0x23,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x00,
	0x0305, 0xf8,
	0x4837, 0x0d,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x08,
	0x3812, 0x00,
	0x3813, 0x09,
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x06,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_capture_ov48b2q[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x0350, 0x01,
	0x3500, 0x00,
	0x3501, 0x0b,
	0x3502, 0x68,
	0x3608, 0x35,
	0x3622, 0x11,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x0F,
	0x3703, 0x35,
	0x3706, 0x2A,
	0x3709, 0x7A,
	0x370b, 0x62,
	0x3712, 0x50,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x0F,
	0x3809, 0xA0,
	0x380a, 0x0B,
	0x380b, 0xB8,
	0x380c, 0x04,
	0x380d, 0xb0,
	0x380e, 0x0c,
	0x380f, 0x80,
	0x3811, 0x09,
	0x3813, 0x08,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x02,
	0x3821, 0x06,
	0x3822, 0x10,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x18,
	0x383d, 0x09,
	0x3840, 0x00,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0x13,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0xC8,
	0x4641, 0x3E,
	0x4643, 0x0C,
	0x480e, 0x04,
	0x484b, 0x27,
	0x5000, 0xcD,
	0x5001, 0x23,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x00,
	0x0305, 0xf8,
	0x4837, 0x0d,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x08,
	0x3812, 0x00,
	0x3813, 0x09,
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x06,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_video_ov48b2q[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x0350, 0x01,
	0x3500, 0x00,
	0x3501, 0x0b,
	0x3502, 0x68,
	0x3608, 0x35,
	0x3622, 0x11,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x0F,
	0x3703, 0x35,
	0x3706, 0x2A,
	0x3709, 0x7A,
	0x370b, 0x62,
	0x3712, 0x50,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x0f,//;0F
	0x3809, 0xa0,//;A0
	0x380a, 0x0a,//;0B
	0x380b, 0x28,//;B8
	0x380c, 0x04,
	0x380d, 0xb0,
	0x380e, 0x0c,
	0x380f, 0x80,
	0x3811, 0x09,//;09
	0x3813, 0xd0,//;08
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x02,
	0x3821, 0x06,
	0x3822, 0x10,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x18,
	0x383d, 0x09,
	0x3840, 0x00,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0x13,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0xC8,
	0x4641, 0x3E,
	0x4643, 0x0C,
	0x480e, 0x04,
	0x484b, 0x27,
	0x5000, 0xcD,
	0x5001, 0x23,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x00,
	0x0305, 0xf8,
	0x4837, 0x0d,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0, //; bit[3]: pll_divpix
	0x0304, 0x00, //; pll_divp[9:8]
	0x0305, 0xfa, //; 1200 Msps
	0x0306, 0x03, //; 3: 3-trio, 4: 4-lane
	0x4837, 0x0d, //; 14 ; 1200 Msps
	0x3012, 0x31, //; bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02, //; bit[1]: hs_trail_sel
	0x4850, 0x40, //; bit[0]: DHY1.2
	0x481b, 0x26, //; CPHY Post = 32*7 UI
	0x4826, 0x60, //; CPHY HS_Prepare = 96 ns
	0x4831, 0x60, //; CPHY HS_Prepare
	0x4860, 0x01, //; CPHY enable
	0x4861, 0xef, //; CPHY control
	0x4862, 0x20, //; CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23, //; CPHY control
	0x4888, 0x80, //; CPHY control
	0x4889, 0x01, //; CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x08,
	0x3812, 0x00,
	0x3813, 0xd1,//;09
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x06,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_hs_video_ov48b2q[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x03,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x10,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x76,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x05,
	0x3801, 0xA0,
	0x3802, 0x06,
	0x3803, 0x20,
	0x3804, 0x19,
	0x3805, 0xBF,
	0x3806, 0x11,
	0x3807, 0x6F,
	0x3808, 0x05,
	0x3809, 0x00,
	0x380A, 0x02,
	0x380B, 0xd0,
	0x380c, 0x04,
	0x380d, 0x80,
	0x380e, 0x03,
	0x380f, 0x41,
	0x3811, 0x05,
	0x3813, 0x02,
	0x3814, 0x11,
	0x3815, 0x31,
	0x3820, 0x03,
	0x3821, 0x14,
	0x3822, 0x10,
	0x3837, 0x07,
	0x383d, 0x04,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xe8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x40,
	0x4641, 0x3e,
	0x4643, 0x08,
	0x480e, 0x00,
	0x484b, 0x07,
	0x4850, 0x40,
	0x5000, 0xa9,
	0x5001, 0x03,
	0x5002, 0x9e,
	0x5185, 0x0B,
	0x5187, 0x88,
	0x5188, 0x18,
	0x5198, 0x88,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x00,
	0x5d0f, 0x02,
	0x5d10, 0x04,
	0x0304, 0x00,
	0x0305, 0xa6,//800Mbps
	0x4837, 0x14,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x04,
	0x3812, 0x00,
	0x3813, 0x01,
	0x383D, 0x03,
	0x3820, 0x07,
	0x3821, 0x10,
};
u16 addr_data_pair_slim_video_ov48b2q[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x0350, 0x01,
	0x3500, 0x00,
	0x3501, 0x09,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x11,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x0F,
	0x3703, 0x35,
	0x3706, 0x2A,
	0x3709, 0x7A,
	0x370b, 0x62,
	0x3712, 0x50,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x01,
	0x3803, 0x90,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x15,
	0x3807, 0xff,
	0x3808, 0x0F,
	0x3809, 0xA0,
	0x380a, 0x0A,
	0x380b, 0x28,
	0x380c, 0x04,
	0x380d, 0xb0,
	0x380e, 0x0c,
	0x380f, 0x80,
	0x3811, 0x09,
	0x3813, 0x08,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x02,
	0x3821, 0x06,
	0x3822, 0x10,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x18,
	0x383d, 0x09,
	0x3840, 0x00,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0x13,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0xC8,
	0x4641, 0x3E,
	0x4643, 0x0C,
	0x480e, 0x04,
	0x484b, 0x27,
	0x5000, 0xcD,
	0x5001, 0x23,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x00,
	0x0305, 0xf8,
	0x4837, 0x0d,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x08,
	0x3812, 0x00,
	0x3813, 0x09,
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x06,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_custom1[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x0b,
	0x3502, 0x68,
	0x3608, 0x35,
	0x3622, 0x10,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3a,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6a,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x0F,
	0x3809, 0xA0,
	0x380a, 0x08,//;0B
	0x380b, 0xca,//;B8
	0x380c, 0x02,
	0x380d, 0x40,
	0x380e, 0x0d,
	0x380f, 0x05,
	0x3810, 0x00,
	0x3811, 0x09,
	0x3812, 0x00,
	0x3813, 0x04,
	0x3814, 0x11,
	0x3815, 0x11,
	0x3820, 0x02,
	0x3821, 0x14,
	0x3822, 0x00,
	0x3837, 0x0b,
	0x383d, 0x09,
	0x3856, 0x10,
	0x3857, 0x04,
	0x3858, 0x20,
	0x3859, 0x08,
	0x4002, 0xd3,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0xC8,
	0x4641, 0x1f,
	0x4643, 0x08,
	0x480e, 0x00,
	0x4837, 0x06,
	0x484b, 0x07,
	0x4850, 0x43,
	0x5000, 0x89,
	0x5001, 0x03,
	0x5002, 0x9E,
	0x5004, 0x01,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c01, 0x04,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0xea,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0, //; bit[3]: pll_divpix
	0x0304, 0x01, //;00;01 ; pll_divp[9:8]
	0x0305, 0x22, //;fa;22 ; 1392 Msps
	0x0306, 0x03, //; 3: 3-trio, 4: 4-lane
	0x4837, 0x0b, //;0d;0b ; 1392 Msps
	0x3012, 0x31, //; bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02, //; bit[1]: hs_trail_sel
	0x4850, 0x40, //; bit[0]: DHY1.2
	0x481b, 0x26, //; CPHY Post = 32*7 UI
	0x4826, 0x60, //; CPHY HS_Prepare = 96 ns
	0x4831, 0x60, //; CPHY HS_Prepare
	0x4860, 0x01, //; CPHY enable
	0x4861, 0xef, //; CPHY control
	0x4862, 0x20, //; CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23, //; CPHY control
	0x4888, 0x80, //; CPHY control
	0x4889, 0x01, //; CPHY control
/* mirror on */
	0x3680, 0x04,
	0x5004, 0x03,
	0x5c01, 0x05,
	0x3810, 0x00,
	0x3811, 0x08,
	0x3812, 0x01,//;00
	0x3813, 0x7b,//;7a;03
	0x3820, 0x06,
	0x3821, 0x10,
};
u16 addr_data_pair_custom2[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x0350, 0x01,
	0x3500, 0x00,
	0x3501, 0x09,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x11,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x0F,
	0x3703, 0x35,
	0x3706, 0x2A,
	0x3709, 0x7A,
	0x370b, 0x62,
	0x3712, 0x50,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0xA0,
	0x3802, 0x03,
	0x3803, 0x50,
	0x3804, 0x1E,
	0x3805, 0xBF,
	0x3806, 0x14,
	0x3807, 0x3f,
	0x3808, 0x0F,
	0x3809, 0x00,
	0x380a, 0x08,
	0x380b, 0x70,
	0x380c, 0x04,
	0x380d, 0xb0,
	0x380e, 0x0c,
	0x380f, 0x80,
	0x3811, 0x09,
	0x3813, 0x04,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x02,
	0x3821, 0x06,
	0x3822, 0x10,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x18,
	0x383d, 0x09,
	0x3840, 0x00,
	0x3856, 0x00,
	0x3857, 0x00,
	0x3858, 0x00,
	0x3859, 0x00,
	0x4002, 0x13,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0xC0,
	0x4641, 0x3c,
	0x4643, 0x0C,
	0x480e, 0x04,
	0x484b, 0x27,
	0x5000, 0xcD,
	0x5001, 0x23,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x00,
	0x0305, 0xf8,
	0x4837, 0x0d,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x08,
	0x3812, 0x00,
	0x3813, 0x05,
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x06,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_custom3[] = {
	0x0344, 0x00,
	0x0345, 0xC8,
	0x0350, 0x00,
	0x3500, 0x00,
	0x3501, 0x16,
	0x3502, 0xF4,
	0x3608, 0x57,
	0x3622, 0x10,
	0x3624, 0x10,
	0x3639, 0xC8,
	0x363b, 0x09,
	0x363d, 0x23,
	0x363e, 0x45,
	0x3680, 0x00,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x4C,
	0x3706, 0x34,
	0x3709, 0x74,
	0x370b, 0x74,
	0x3712, 0x51,
	0x3714, 0x63,
	0x3729, 0x00,
	0x372b, 0x8A,
	0x373b, 0x40,
	0x373d, 0x46,
	0x375d, 0x0A,
	0x375e, 0x0A,
	0x37b2, 0x40,
	0x37b5, 0x46,
	0x37b7, 0x06,
	0x37b8, 0x08,
	0x37ba, 0x06,
	0x37bc, 0x08,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x1F,
	0x3809, 0x40,
	0x380a, 0x17,
	0x380b, 0x70,
	0x380c, 0x07,
	0x380d, 0x50,
	0x380e, 0x18,
	0x380f, 0x08,
	0x3811, 0x11,
	0x3813, 0x10,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x30,
	0x381b, 0x00,
	0x381c, 0x01,
	0x381d, 0xd4,
	0x3820, 0x00,
	0x3821, 0x06,
	0x3822, 0x00,
	0x3824, 0x01,
	0x3825, 0xd4,
	0x3826, 0x30,
	0x3827, 0x00,
	0x3837, 0x2C,
	0x383d, 0x11,
	0x3840, 0x00,
	0x3856, 0x00,
	0x3857, 0x00,
	0x3858, 0x00,
	0x3859, 0x00,
	0x4002, 0xD3,
	0x4010, 0xF8,
	0x4016, 0x1F,
	0x4018, 0x0F,
	0x4510, 0x07,
	0x4600, 0x01,
	0x4601, 0x90,
	0x4641, 0x00,
	0x4643, 0x08,
	0x480e, 0x00,
	0x484b, 0x07,
	0x5000, 0xCB,
	0x5001, 0x43,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x02,
	0x5880, 0x81,
	0x5c00, 0x45,
	0x5c6d, 0x0A,
	0x5c7a, 0x43,
	0x5c7b, 0x45,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0x30,
	0x4837, 0x0a,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x10,
	0x3812, 0x00,
	0x3813, 0x11,
	0x383C, 0x00,
	0x383D, 0x10,
	0x3820, 0x04,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};

u16 addr_data_pair_custom4[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x0350, 0x00,
	0x3500, 0x00,
	0x3501, 0x03,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x18,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x8a,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x02,
	0x3803, 0xF0,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x14,
	0x3807, 0x9F,
	0x3808, 0x07,
	0x3809, 0xD0,
	0x380A, 0x04,
	0x380B, 0x68,
	0x380c, 0x01,
	0x380d, 0x80,
	0x380e, 0x04,
	0x380f, 0xea,
	0x3811, 0x05,
	0x3813, 0x02,
	0x3814, 0x31,
	0x3815, 0x31,
	0x381a, 0x02,
	0x381b, 0x6d,
	0x381c, 0x01,
	0x381d, 0x60,
	0x3820, 0x42,
	0x3821, 0x1d,
	0x3822, 0x08,
	0x3824, 0x01,
	0x3825, 0x60,
	0x3826, 0x02,
	0x3827, 0x6d,
	0x3837, 0x05,
	0x383d, 0x05,
	0x3840, 0x00,
	0x3856, 0x00,
	0x3857, 0x00,
	0x3858, 0x00,
	0x3859, 0x00,
	0x4002, 0xD3,
	0x4010, 0xe8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x64,
	0x4641, 0x00,
	0x4643, 0x08,
	0x480e, 0x00,
	0x484b, 0x07,
	0x5000, 0x89,
	0x5001, 0x02,
	0x5002, 0x92,
	0x5185, 0x0B,
	0x5187, 0x88,
	0x5188, 0x18,
	0x5198, 0x88,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x00,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0x75,
	0x4837, 0x09,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xfa,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x0d,//pclk_period[7:0], global timing for 1.200Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x04,
	0x3812, 0x00,
	0x3813, 0x03,
	0x383C, 0x00,
	0x383D, 0x04,
	0x3820, 0x46,
	0x3821, 0x19,
	0x3680, 0x04,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};

u16 addr_data_pair_custom5[] = {
	0x0304, 0x00,
	0x0305, 0xfa,//;b4;A6; 1200 Msps
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x03,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x18,//;10
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x8a,//;76
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x05,
	0x3801, 0xA0,
	0x3802, 0x06,
	0x3803, 0x20,
	0x3804, 0x19,
	0x3805, 0xbF,
	0x3806, 0x11,
	0x3807, 0x6f,
	0x3808, 0x05,
	0x3809, 0x00,
	0x380A, 0x02,
	0x380B, 0xd0,
	0x380c, 0x01,//;02
	0x380d, 0x20,//;40
	0x380e, 0x03,
	0x380f, 0x41,
	0x3811, 0x05,
	0x3813, 0x02,
	0x3814, 0x31,//;11
	0x3815, 0x31,
	0x3820, 0x42,//;03
	0x3821, 0x1d,//;14
	0x3822, 0x08,//;10
	0x3837, 0x05,//;07
	0x383d, 0x04,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xE8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x40,
	0x4641, 0x3e,
	0x4643, 0x08,
	0x480e, 0x00,
	0x4837, 0x0d,//;12;14 ;for 1200 Msps
	0x484b, 0x07,
	0x4850, 0x40,
	0x5000, 0x89,//;A9
	0x5001, 0x02,//;03
	0x5002, 0x92,//;9E
	0x5185, 0x2b,//;0B
	0x5187, 0x88,
	0x5188, 0x08,//;18
	0x5198, 0xc8,//;88
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x01,//;02
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,//;00
	0x5d0f, 0x06,//;02
	0x5d10, 0x02,//;04
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xfa,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x0d,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
//@@ Enable Mirror & Flip
	0x5004, 0x01,
	0x5C01, 0x04,
	0x3680, 0x00,
	0x3810, 0x00,
	0x3811, 0x04, //;05
	0x3812, 0x00,
	0x3813, 0x01, //;02
	0x383d, 0x03, //;04
	0x3820, 0x46, //;07;03
	0x3821, 0x19, //;10;14
};

u16 addr_data_pair_custom6[] = {
	0x0304, 0x00,
	0x0305, 0xfa, //;b4;A6; 1200 Msps
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x04,
	0x3502, 0x60,
	0x3608, 0x35,
	0x3622, 0x18, //;10
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x8a, //;76
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0xA0,
	0x3802, 0x03,
	0x3803, 0x50,
	0x3804, 0x1E,
	0x3805, 0xBF,
	0x3806, 0x14,
	0x3807, 0x3F,
	0x3808, 0x07,
	0x3809, 0x80,
	0x380A, 0x04,
	0x380B, 0x38,
	0x380c, 0x01, //;03
	0x380d, 0x98, //;00
	0x380e, 0x04,
	0x380f, 0x98, //;e2
	0x3811, 0x05,
	0x3813, 0x04, //;02
	0x3814, 0x31, //;11
	0x3815, 0x31,
	0x3820, 0x42, //;03
	0x3821, 0x1d, //;14
	0x3822, 0x08, //;10
	0x3837, 0x05, //;07
	0x383d, 0x04,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xE8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x64,
	0x4641, 0x3e,
	0x4643, 0x08,
	0x480e, 0x00,
	0x4837, 0x0d,//;12;14 ;for 1200 Msps
	0x484b, 0x07,
	0x4850, 0x40,
	0x5000, 0x89,//;A9
	0x5001, 0x02,//;03
	0x5002, 0x92,//;9E
	0x5185, 0x2b,//;0B
	0x5187, 0x88,
	0x5188, 0x08,//;18
	0x5198, 0xc8,//;88
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x00,//;02
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,//;00
	0x5d0f, 0x06,//;02
	0x5d10, 0x02,//;04
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xfa,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x0d,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
//@@ Enable Mirror & Flip
	0x3810, 0x00,
	0x3811, 0x04, //;05
	0x3812, 0x00,
	0x3813, 0x03, //;01;02
	0x383d, 0x03, //;04
	0x3820, 0x46, //;07;03
	0x3821, 0x19, //;10;14
};
u16 addr_data_pair_custom7[] = {
	0x0304, 0x00,
	0x0305, 0xa5,//792Msps
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x03,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x10,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x76,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x05,
	0x3801, 0xA0,
	0x3802, 0x06,
	0x3803, 0x20,
	0x3804, 0x19,
	0x3805, 0xbF,
	0x3806, 0x11,
	0x3807, 0x6f,
	0x3808, 0x05,
	0x3809, 0x00,
	0x380A, 0x02,
	0x380B, 0xd0,
	0x380c, 0x02,
	0x380d, 0x40,
	0x380e, 0x03,
	0x380f, 0x41,
	0x3811, 0x05,
	0x3813, 0x02,
	0x3814, 0x11,
	0x3815, 0x31,
	0x3820, 0x03,
	0x3821, 0x14,
	0x3822, 0x10,
	0x3837, 0x07,
	0x383d, 0x04,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xE8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x40,
	0x4641, 0x3e,
	0x4643, 0x08,
	0x480e, 0x00,
	0x4837, 0x14,//for 792Msps
	0x484b, 0x07,
	0x4850, 0x40,
	0x5000, 0xA9,
	0x5001, 0x03,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x88,
	0x5188, 0x18,
	0x5198, 0x88,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x00,
	0x5d0f, 0x02,
	0x5d10, 0x04,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0, //; bit[3]: pll_divpix
	0x0304, 0x00, //; pll_divp[9:8]
	0x0305, 0xa5, //; 864 Msps
	0x0306, 0x03, //; 3: 3-trio, 4: 4-lane
	0x4837, 0x14, //; 14 ; 864 Msps
	0x3012, 0x31, //; bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02, //; bit[1]: hs_trail_sel
	0x4850, 0x40, //; bit[0]: DHY1.2
	0x481b, 0x26, //; CPHY Post = 32*7 UI
	0x4826, 0x60, //; CPHY HS_Prepare = 96 ns
	0x4831, 0x60, //; CPHY HS_Prepare
	0x4860, 0x01, //; CPHY enable
	0x4861, 0xef, //; CPHY control
	0x4862, 0x20, //; CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23, //; CPHY control
	0x4888, 0x80, //; CPHY control
	0x4889, 0x01, //; CPHY control
	//Enable Mirror & Flip
	0x3810, 0x00,
	0x3811,	0x04, //;05
	0x3812, 0x00,
	0x3813,	0x01, //;02
	0x383d,	0x03, //;04
	0x3820,	0x07, //;03
	0x3821,	0x10, //;14
};
u16 addr_data_pair_custom8[] = {
	0x0304, 0x00,
	0x0305, 0xa5, // 792Msps
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x04,
	0x3502, 0x60,
	0x3608, 0x35,
	0x3622, 0x10,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x76,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0xA0,
	0x3802, 0x03,
	0x3803, 0x50,
	0x3804, 0x1E,
	0x3805, 0xBF,
	0x3806, 0x14,
	0x3807, 0x3F,
	0x3808, 0x07,
	0x3809, 0x80,
	0x380A, 0x04,
	0x380B, 0x38,
	0x380c, 0x03,
	0x380d, 0x00,
	0x380e, 0x04,
	0x380f, 0xe2,
	0x3811, 0x05,
	0x3813, 0x02,
	0x3814, 0x11,
	0x3815, 0x31,
	0x3820, 0x03,
	0x3821, 0x14,
	0x3822, 0x10,
	0x3837, 0x07,
	0x383d, 0x04,
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xE8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x64,
	0x4641, 0x3e,
	0x4643, 0x08,
	0x480e, 0x00,
	0x4837, 0x14,// for 792Msps
	0x484b, 0x07,
	0x4850, 0x40,
	0x5000, 0xA9,
	0x5001, 0x03,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x88,
	0x5188, 0x18,
	0x5198, 0x88,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x00,
	0x5d0f, 0x02,
	0x5d10, 0x04,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa5,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
//@@ Enable Mirror & Flip
	0x3810, 0x00,
	0x3811, 0x04,//;05
	0x3812, 0x00,
	0x3813, 0x01,//;02
	0x383d, 0x03,//;04
	0x3820, 0x07,//;03
	0x3821, 0x10,//;14
};
u16 addr_data_pair_custom9[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x0b,
	0x3502, 0x68,
	0x3608, 0x35,
	0x3622, 0x10,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3680, 0x00,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3a,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6a,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x8A,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x09,//;0F
	0x3809, 0x18,//;A0
	0x380a, 0x06,//;0B
	0x380b, 0xd0,//;B8
	0x380c, 0x02,
	0x380d, 0x40,
	0x380e, 0x0d,
	0x380f, 0x05,
	0x3810, 0x03,
	0x3811, 0x44,
	0x3812, 0x02,
	0x3813, 0x74,
	0x3814, 0x11,
	0x3815, 0x11,
	0x3820, 0x02,
	0x3821, 0x14,
	0x3822, 0x00,
	0x3837, 0x0b,
	0x383d, 0x09,
	0x3856, 0x10,
	0x3857, 0x04,
	0x3858, 0x20,
	0x3859, 0x08,
	0x4002, 0xd3,
	0x4010, 0xE8,
	0x4016, 0x0F,
	0x4018, 0x07,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x74,//;C8
	0x4641, 0x1f,
	0x4643, 0x08,
	0x480e, 0x00,
	0x4837, 0x06,
	0x484b, 0x07,
	0x4850, 0x43,
	0x5000, 0x89,
	0x5001, 0x03,
	0x5002, 0x9E,
	0x5004, 0x01,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c01, 0x04,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0xea,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0, //; bit[3]: pll_divpix
	0x0304, 0x00, //; 864 Msps
	0x0305, 0xb4, //
	0x0306, 0x03, //; 3: 3-trio, 4: 4-lane
	0x4837, 0x12, //; 864 Msps
	0x3012, 0x31, //; bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02, //; bit[1]: hs_trail_sel
	0x4850, 0x40, //; bit[0]: DHY1.2
	0x481b, 0x26, //; CPHY Post = 32*7 UI
	0x4826, 0x60, //; CPHY HS_Prepare = 96 ns
	0x4831, 0x60, //; CPHY HS_Prepare
	0x4860, 0x01, //; CPHY enable
	0x4861, 0xef, //; CPHY control
	0x4862, 0x20, //; CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23, //; CPHY control
	0x4888, 0x80, //; CPHY control
	0x4889, 0x01, //; CPHY control
/* mirror on */
	0x3680, 0x04,
	0x5004, 0x03,
	0x5c01, 0x05,
	0x3810, 0x03, //;00
	0x3811, 0x4e, //;08
	0x3812, 0x02, //;00
	0x3813, 0x79, //;78;03
	0x3820, 0x06,
	0x3821, 0x10,
};
u16 addr_data_pair_custom10[] = {
	0x0344, 0x00,
	0x0345, 0xC8,
	0x0350, 0x00,
	0x3500, 0x00,
	0x3501, 0x16,
	0x3502, 0xF4,
	0x3608, 0x57,
	0x3622, 0x10,
	0x3624, 0x10,
	0x3639, 0xC8,
	0x363b, 0x09,
	0x363d, 0x23,
	0x363e, 0x45,
	0x3680, 0x00,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x4C,
	0x3706, 0x34,
	0x3709, 0x74,
	0x370b, 0x74,
	0x3712, 0x51,
	0x3714, 0x63,
	0x3729, 0x00,
	0x372b, 0x8A,
	0x373b, 0x40,
	0x373d, 0x46,
	0x375d, 0x0A,
	0x375e, 0x0A,
	0x37b2, 0x40,
	0x37b5, 0x46,
	0x37b7, 0x06,
	0x37b8, 0x08,
	0x37ba, 0x06,
	0x37bc, 0x08,
	0x3800, 0x00,
	0x3801, 0x00,
	0x3802, 0x00,
	0x3803, 0x00,
	0x3804, 0x1F,
	0x3805, 0x5F,
	0x3806, 0x17,
	0x3807, 0x8f,
	0x3808, 0x1F,
	0x3809, 0x40,
	0x380a, 0x17,
	0x380b, 0x70,
	0x380c, 0x07,
	0x380d, 0x50,
	0x380e, 0x18,
	0x380f, 0x08,
	0x3811, 0x11,
	0x3813, 0x10,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x30,
	0x381b, 0x00,
	0x381c, 0x01,
	0x381d, 0xd4,
	0x3820, 0x00,
	0x3821, 0x06,
	0x3822, 0x00,
	0x3824, 0x01,
	0x3825, 0xd4,
	0x3826, 0x30,
	0x3827, 0x00,
	0x3837, 0x2C,
	0x383d, 0x11,
	0x3840, 0x00,
	0x3856, 0x00,
	0x3857, 0x00,
	0x3858, 0x00,
	0x3859, 0x00,
	0x4002, 0xD3,
	0x4010, 0xF8,
	0x4016, 0x1F,
	0x4018, 0x0F,
	0x4510, 0x07,
	0x4600, 0x01,
	0x4601, 0x90,
	0x4641, 0x00,
	0x4643, 0x08,
	0x480e, 0x00,
	0x484b, 0x07,
	0x5000, 0xCB,
	0x5001, 0x03,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x533d, 0x02,
	0x5880, 0x81,
	0x5c00, 0x45,
	0x5c6d, 0x0A,
	0x5c7a, 0x43,
	0x5c7b, 0x45,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0x30,
	0x4837, 0x0a,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x10,
	0x3812, 0x00,
	0x3813, 0x11,
	0x383C, 0x00,
	0x383D, 0x10,
	0x3820, 0x04,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_custom11[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3500, 0x00,
	0x3501, 0x0e,
	0x3502, 0x00,
	0x3608, 0x57,
	0x3622, 0x11,
	0x3624, 0x10,
	0x3639, 0xC8,
	0x363b, 0x09,
	0x363d, 0x23,
	0x363e, 0x45,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x00,
	0x3703, 0x35,
	0x3706, 0x2a,
	0x3709, 0x7a,
	0x370b, 0x62,
	0x3712, 0x51,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x40,
	0x373d, 0x46,
	0x375d, 0x0A,
	0x375e, 0x0A,
	0x37b2, 0x40,
	0x37b5, 0x46,
	0x37b7, 0x06,
	0x37b8, 0x08,
	0x37ba, 0x06,
	0x37bc, 0x08,
	0x3800, 0x7,
	0x3801, 0xD0,
	0x3802, 0x5,
	0x3803, 0xE0,
	0x3804, 0x17,
	0x3805, 0x8F,
	0x3806, 0x11,
	0x3807, 0xAF,
	0x3808, 0xF,
	0x3809, 0xA0,
	0x380a, 0xB,
	0x380b, 0xB8,
	0x380c, 0x04,//04
	0x380d, 0xb0,//20
	0x380e, 0x0c,//0e
	0x380f, 0x80,//34
	0x3811, 0x11,
	0x3813, 0x0C,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x00,
	0x3821, 0x06,
	0x3822, 0x00,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x2C,
	0x383d, 0x11,
	0x3840, 0x00,
	0x3856, 0x10,
	0x3857, 0x04,
	0x3858, 0x20,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xF8,
	0x4016, 0x1F,
	0x4018, 0x0F,
	0x4510, 0x07,
	0x4600, 0x00,
	0x4601, 0xc8,
	0x4641, 0x1f,
	0x4643, 0x08,
	0x480e, 0x04,
	0x484b, 0x27,
	0x4850, 0x43,
	0x5000, 0xCB,
	0x5001, 0x03,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x5300, 0x7B,
	0x533d, 0x02,
	0x5880, 0x81,
	0x5c00, 0x45,
	0x5c6d, 0x0A,
	0x5c7a, 0x43,
	0x5c7b, 0x45,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0x30,
	0x4837, 0x0a,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x10,
	0x3812, 0x00,
	0x3813, 0x11,
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x04,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_custom12[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3500, 0x00,
	0x3501, 0x0e,
	0x3502, 0x00,
	0x3608, 0x57,
	0x3622, 0x11,
	0x3624, 0x10,
	0x3639, 0xC8,
	0x363b, 0x09,
	0x363d, 0x23,
	0x363e, 0x45,
	0x3680, 0x00,
	0x3684, 0x07,
	0x3689, 0x27,
	0x368e, 0x00,
	0x3703, 0x35,
	0x3706, 0x2a,
	0x3709, 0x7a,
	0x370b, 0x62,
	0x3712, 0x51,
	0x3714, 0x63,
	0x3729, 0x01,
	0x372b, 0x8A,
	0x373b, 0x40,
	0x373d, 0x46,
	0x375d, 0x0A,
	0x375e, 0x0A,
	0x37b2, 0x40,
	0x37b5, 0x46,
	0x37b7, 0x06,
	0x37b8, 0x08,
	0x37ba, 0x06,
	0x37bc, 0x08,
	0x3800, 0x7,
	0x3801, 0xD0,
	0x3802, 0x5,
	0x3803, 0xE0,
	0x3804, 0x17,
	0x3805, 0x8F,
	0x3806, 0x11,
	0x3807, 0xAF,
	0x3808, 0xF,
	0x3809, 0xA0,
	0x380a, 0xB,
	0x380b, 0xB8,
	0x380c, 0x04,//04
	0x380d, 0xb0,//20
	0x380e, 0x0c,//0e
	0x380f, 0x80,//34
	0x3811, 0x11,
	0x3813, 0x0C,
	0x3814, 0x11,
	0x3815, 0x11,
	0x381a, 0x18,
	0x381b, 0xf0,
	0x381c, 0x01,
	0x381d, 0x2c,
	0x3820, 0x00,
	0x3821, 0x06,
	0x3822, 0x00,
	0x3824, 0x01,
	0x3825, 0x2c,
	0x3826, 0x18,
	0x3827, 0xf0,
	0x3837, 0x2C,
	0x383d, 0x11,
	0x3840, 0x00,
	0x3856, 0x10,
	0x3857, 0x04,
	0x3858, 0x20,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xF8,
	0x4016, 0x1F,
	0x4018, 0x0F,
	0x4510, 0x07,
	0x4600, 0x00,
	0x4601, 0xc8,
	0x4641, 0x1f,
	0x4643, 0x08,
	0x480e, 0x04,
	0x484b, 0x27,
	0x4850, 0x43,
	0x5000, 0xCB,
	0x5001, 0x43,
	0x5002, 0x9E,
	0x5185, 0x0B,
	0x5187, 0x00,
	0x5188, 0x08,
	0x5198, 0x08,
	0x5300, 0x7B,
	0x533d, 0x02,
	0x5880, 0x81,
	0x5c00, 0x45,
	0x5c6d, 0x0A,
	0x5c7a, 0x43,
	0x5c7b, 0x45,
	0x5d0e, 0x02,
	0x5d0f, 0x06,
	0x5d10, 0x02,
	0x0304, 0x01,
	0x0305, 0x30,
	0x4837, 0x0a,
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3810, 0x00,
	0x3811, 0x10,
	0x3812, 0x00,
	0x3813, 0x11,
	0x383C, 0x00,
	0x383D, 0x08,
	0x3820, 0x04,
	0x3821, 0x02,
	0x5004, 0x03,
	0x5C01, 0x05,
	0x5C44, 0x10,
	0x5C45, 0x0f,
	0x5C46, 0x0e,
	0x5C47, 0x0d,
	0x5C48, 0x0c,
	0x5C49, 0x04,
	0x5C4A, 0x03,
	0x5C4B, 0x0b,
	0x5C4C, 0x0a,
	0x5C4D, 0x02,
	0x5C4E, 0x01,
	0x5C4F, 0x09,
	0x5C50, 0x08,
	0x5C51, 0x07,
	0x5C52, 0x06,
	0x5C53, 0x05,
};
u16 addr_data_pair_custom13[] = {
	0x0344, 0x01,
	0x0345, 0x04,
	0x034b, 0x00,
	0x0350, 0x00,
	0x3501, 0x03,
	0x3502, 0x00,
	0x3608, 0x35,
	0x3622, 0x10,
	0x3624, 0x18,
	0x3639, 0xC0,
	0x363b, 0x0B,
	0x363d, 0x25,
	0x363e, 0x47,
	0x3684, 0x02,
	0x3689, 0x07,
	0x368e, 0x00,
	0x3703, 0x3A,
	0x3706, 0x2A,
	0x3709, 0x9A,
	0x370b, 0x6A,
	0x3712, 0x50,
	0x3714, 0x61,
	0x3729, 0x00,
	0x372b, 0x76,
	0x373b, 0x20,
	0x373d, 0x26,
	0x375d, 0x02,
	0x375e, 0x02,
	0x37b2, 0x30,
	0x37b5, 0x36,
	0x37b7, 0x00,
	0x37b8, 0x00,
	0x37ba, 0x00,
	0x37bc, 0x00,
	0x3800, 0x05,//
	0x3801, 0xA0,//
	0x3802, 0x04,//0x06->0x04
	0x3803, 0x40,//0x20->0x40
	0x3804, 0x19,//
	0x3805, 0xBF,//
	0x3806, 0x13,//0x11->0x13
	0x3807, 0x4F,//0x6F->0x4F
	0x3808, 0x02,//0x05->0x02
	0x3809, 0x80,//0x00->0x80
	0x380A, 0x01,//0x02->0x01
	0x380B, 0xe0,//0xd0->0xe0
	0x380c, 0x87,//0x04->0x87
	0x380d, 0x00,//0x80->0x00
	0x380e, 0x06,//0x03->0x06
	0x380f, 0x82,//0x41->0x82
	0x3810, 0x00,//
	0x3811, 0x02,//0x05->0x02
	0x3812, 0x00,//
	0x3813, 0x00,//0x02->0x00
	0x3814, 0x11,
	0x3815, 0x31,
	0x3820, 0x03,
	0x3821, 0x14,
	0x3822, 0x10,
	0x3837, 0x07,
	0x383d, 0x02,//0x04->0x02
	0x3856, 0x20,
	0x3857, 0x04,
	0x3858, 0x40,
	0x3859, 0x08,
	0x4002, 0xD3,
	0x4010, 0xe8,
	0x4016, 0x07,
	0x4018, 0x01,
	0x4510, 0x00,
	0x4600, 0x00,
	0x4601, 0x20,//0x40->0x20
	0x4641, 0x3e,
	0x4643, 0x08,
	0x480e, 0x00,
	0x484b, 0x07,
	0x4850, 0x40,
	0x5000, 0xa9,
	0x5001, 0x03,
	0x5002, 0x9e,
	0x5185, 0x0B,
	0x5187, 0x88,
	0x5188, 0x18,
	0x5198, 0x88,
	0x533d, 0x00,
	0x5880, 0x81,
	0x5c00, 0x41,
	0x5c6d, 0x02,
	0x5c7a, 0x42,
	0x5c7b, 0x24,
	0x5d0e, 0x00,
	0x5d0f, 0x02,
	0x5d10, 0x04,
	0x0304, 0x00,
	0x0305, 0x53,//800Mbps 0xa6->0x53
	0x4837, 0x23,//0x14->0x23
	0x3046, 0x01,
/* C-Phy init setting */
	0x0301, 0xc0,//bit[3]: pll_divpix
	0x0304, 0x00,//pll_divp[9:8]
	0x0305, 0xa6,//pll_divp[7:0]
	0x0306, 0x03,//3: 3-trio, 4: 4-lane
	0x4837, 0x14,//pclk_period[7:0], global timing for 0.800Gsps
	0x3012, 0x31,//bit[7:4] 3: 3-trio, 4: 4-lane
	0x4802, 0x02,//bit[1]: hs_trail_sel
	0x4850, 0x40,//bit[0]: DHY1.2
	0x481b, 0x26,//CPHY Post = 32*7 UI
	0x4826, 0x60,//CPHY HS_Prepare = 96 ns
	0x4831, 0x60,//CPHY HS_Prepare
	0x4860, 0x01,//CPHY enable
	0x4861, 0xef,//CPHY control
	0x4862, 0x20,//CPHY Preamble = 32*7 (pre-begin) + 7 (pre-end)UI
	0x4883, 0x23,//CPHY control
	0x4888, 0x80,//CPHY control
	0x4889, 0x01,//CPHY control
/* PD setting when mirror on */
	0x3680, 0x04,
	0x3811, 0x04,
	0x3813, 0x01,
	0x383D, 0x02,//0x03->0x02
	0x3820, 0x07,
	0x3821, 0x10,
};

u16 addr_data_pair_seamless_switch_step1_ov48b2q[] = {
	//group 0
	0x3208, 0x00,
	0x3016, 0xf1,
	//new mode settings
};
u16 addr_data_pair_seamless_switch_step2_ov48b2q[] = {
	0x3016, 0xf0,
	0x3208, 0x10,
	//group 1
	0x3208, 0x01,
	//0x3016, 0xf1,
	//new gain for 2nd frame
};
u16 addr_data_pair_seamless_switch_step3_ov48b2q[] = {
	//0x3016, 0xf0,
	0x3208, 0x11,
	//group 2 - intend to be blank
	0x3208, 0x02,
	0x3208, 0x12,
	//group 3 - intend to be blank
	0x3208, 0x03,
	0x3208, 0x13,
	//switch
	0x3689, 0x27,
	0x320d, 0x07,
	0x3209, 0x01,
	0x320a, 0x01,
	0x320b, 0x01,
	0x320c, 0x01,
	0x320e, 0xa0,
};
#endif
