/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series dsp driver
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *              http://www.samsung.com/
 */

#ifndef __DSP_HW_CTRL_H__
#define __DSP_HW_CTRL_H__

#define ENABLE_REG_SYSCTRL_DSPC
#define ENABLE_REG_HISTORY_SS
#define ENABLE_REG_CPU_SS
//#define ENABLE_REG_SDMA_SS
//#define ENABLE_REG_GIC
//#define ENABLE_REG_AAREG
#define ENABLE_REG_TIMER
#define ENABLE_REG_SYSCTRL_DSP0
#define ENABLE_REG_SYSCTRL_DSP1

enum dsp_reg_id {
#ifdef ENABLE_REG_SYSCTRL_DSPC
	DSPC_MCGEN,
	DSPC_CA5_INTR_ENABLE,
	DSPC_HOST_INTR_ENABLE,
	DSPC_HOST_SWI_SET,
	DSPC_CA5_SWI_SET_NS,
	DSPC_CA5_SWI_SET_S,
	DSPC_IAC_WAKEUP,
	DSPC_IAC_INTR_ENABLE,
	DSPC_HOST_RRESP_MASK,
	DSPC_HOST_BRESP_MASK,
	DSPC_IAC_SWI_SET_NS,
	DSPC_IAC_SWI_SET_S,
	DSPC_M2_AXUSER,
	DSPC_M2_AXQOS,
	DSPC_HOST_SWI_CLEAR,
	DSPC_CA5_SWI_CLEAR_NS,
	DSPC_CA5_SWI_CLEAR_S,
	DSPC_IAC_SWI_CLEAR_NS,
	DSPC_IAC_SWI_CLEAR_S,
	DSPC_PERF_MON_ENABLE,
	DSPC_PERF_MON_CLEAR,
	DSPC_DBG_MON_ENABLE,
	DSPC_DBG_INTR_STATUS,
	DSPC_DBG_INTR_ENABLE,
	DSPC_DBG_INTR_CLEAR,
	DSPC_DBG_INTR_MSTATUS,
	DSPC_IAC_PC,
	DSPC_IAC_CORE_ACTIVE_CNT,
	DSPC_IAC_CORE_STALL_CNT,
	DSPC_IAC_SLVERR_PM_ADDR,
	DSPC_IAC_SLVERR_DM_ADDR,
	DSPC_IAC_SLVERR_MEMORY,
	DSPC_IVP0_TH0_MAILBOX_INTR,
	DSPC_IVP0_TH0_MAILBOX0,
	DSPC_IVP0_TH0_MAILBOX1,
	DSPC_IVP0_TH0_MAILBOX2,
	DSPC_IVP0_TH0_MAILBOX3,
	DSPC_IVP0_TH1_MAILBOX_INTR,
	DSPC_IVP0_TH1_MAILBOX0,
	DSPC_IVP0_TH1_MAILBOX1,
	DSPC_IVP0_TH1_MAILBOX2,
	DSPC_IVP0_TH1_MAILBOX3,
	DSPC_IVP1_TH0_MAILBOX_INTR,
	DSPC_IVP1_TH0_MAILBOX0,
	DSPC_IVP1_TH0_MAILBOX1,
	DSPC_IVP1_TH0_MAILBOX2,
	DSPC_IVP1_TH0_MAILBOX3,
	DSPC_IVP1_TH1_MAILBOX_INTR,
	DSPC_IVP1_TH1_MAILBOX0,
	DSPC_IVP1_TH1_MAILBOX1,
	DSPC_IVP1_TH1_MAILBOX2,
	DSPC_IVP1_TH1_MAILBOX3,
	DSPC_HOST_MAILBOX_NS_INTR,
	DSPC_HOST_MAILBOX_NS0,
	DSPC_HOST_MAILBOX_NS1,
	DSPC_HOST_MAILBOX_NS2,
	DSPC_HOST_MAILBOX_NS3,
	DSPC_HOST_MAILBOX_S_INTR,
	DSPC_HOST_MAILBOX_S0,
	DSPC_HOST_MAILBOX_S1,
	DSPC_HOST_MAILBOX_S2,
	DSPC_HOST_MAILBOX_S3,
	DSPC_TO_HOST_MAILBOX_NS_INTR,
	DSPC_TO_HOST_MAILBOX_NS0,
	DSPC_TO_HOST_MAILBOX_NS1,
	DSPC_TO_HOST_MAILBOX_NS2,
	DSPC_TO_HOST_MAILBOX_NS3,
	DSPC_TO_HOST_MAILBOX_S_INTR,
	DSPC_TO_HOST_MAILBOX_S0,
	DSPC_TO_HOST_MAILBOX_S1,
	DSPC_TO_HOST_MAILBOX_S2,
	DSPC_TO_HOST_MAILBOX_S3,
	DSPC_IAC_MAILBOX_NS_INTR,
	DSPC_IAC_MAILBOX_NS0,
	DSPC_IAC_MAILBOX_NS1,
	DSPC_IAC_MAILBOX_NS2,
	DSPC_IAC_MAILBOX_NS3,
	DSPC_IAC_MAILBOX_S_INTR,
	DSPC_IAC_MAILBOX_S0,
	DSPC_IAC_MAILBOX_S1,
	DSPC_IAC_MAILBOX_S2,
	DSPC_IAC_MAILBOX_S3,
#endif
#ifdef ENABLE_REG_HISTORY_SS
	DSPC_BUFFER_CLEAR,
	DSPC_HISTORY_ENABLE,
#endif
#ifdef ENABLE_REG_CPU_SS
	DSPC_CPU_INITVTOR,
	DSPC_CPU_WAIT,
	DSPC_CPU_RESTART,
	DSPC_CPU_INTERRUPT_EN0,
	DSPC_CPU_INTERRUPT_EN1,
	DSPC_CPU_INTERRUPT_EN2,
	DSPC_CPU_INTERRUPT_EN3,
	DSPC_CPU_AWCACHE,
	DSPC_CPU_ARCACHE,
	DSPC_CPU_EN_SLEEP,
	DSPC_CPU_EVENT,
	DSPC_CPU_RELEASE,
	DSPC_CPU_CP15DISABLE,
	DSPC_CPU_CFGEND,
	DSPC_CPU_VINITHI,
	DSPC_CPU_TEINIT,
	DSPC_CPU_L1RSTDISABLE,
	DSPC_CPU_EVENT_STATUS,
	DSPC_CPU_WFI_STATUS,
	DSPC_CPU_WFE_STATUS,
	DSPC_CPU_PC,
	DSPC_CPU_MFIQ,
	DSPC_CPU_MIRQ,
	DSPC_WR2C_EN,
	DSPC_SEC_MEMORY_FLAG,
	DSPC_SEC_SLAVE_FLAG,
	DSPC_SEC_DMAVC_FLAG,
	DSPC_SEC_NPU_FLAG,
	DSPC_SEC_DSP0_VTCM_FLAG,
	DSPC_SEC_DSP1_VTCM_FLAG,
	GIC_WCPU_SEL,
	GIC_RCPU_SEL,
	DSPC_SEC_ISP_FLAG,
	DSPC_CPU_RELEASEDATE,
#endif
#ifdef ENABLE_REG_SDMA_SS
	VERSION,
	SRESET,
	CLOCK_GATE_EN,
	MO_CTRL,
	ARQOS_LUT,
	AWQOS_LUT,
	AxCACHE,
	DESCRIPTOR_QUEUE_CFG_VC0,
	DESCRIPTOR_QUEUE_CFG_VC1,
	DESCRIPTOR_QUEUE_CFG_VC2,
	DESCRIPTOR_QUEUE_CFG_VC3,
	DESCRIPTOR_QUEUE_CFG_VC4,
	DESCRIPTOR_QUEUE_CFG_VC5,
	DESCRIPTOR_QUEUE_CFG_VC6,
	DESCRIPTOR_QUEUE_CFG_VC7,
	DESCRIPTOR_QUEUE_CFG_VC8,
	DESCRIPTOR_QUEUE_CFG_VC9,
	DESCRIPTOR_QUEUE_CFG_VC10,
	DESCRIPTOR_QUEUE_CFG_VC11,
	DESCRIPTOR_QUEUE_CFG_VC12,
	DESCRIPTOR_QUEUE_CFG_VC13,
	DESCRIPTOR_QUEUE_CFG_VC14,
	DESCRIPTOR_QUEUE_CFG_VC15,
	ERR_CODES,
	ERR_MASK,
	INTERRUPT_CM,
	INTERRUPT_DONE_NS,
	INTERRUPT_BLK_DONE_NS,
	INTERRUPT_FORCE_NS,
	INTERRUPT_GROUP_NS,
	INTERRUPT_DONE_S,
	INTERRUPT_BLK_DONE_S,
	INTERRUPT_FORCE_S,
	INTERRUPT_GROUP_S,
	INTERRUPT_MASK_CM,
	INTERRUPT_QUEUE_NS_VC0,
	INTERRUPT_QUEUE_NS_VC1,
	INTERRUPT_QUEUE_NS_VC2,
	INTERRUPT_QUEUE_NS_VC3,
	INTERRUPT_QUEUE_NS_VC4,
	INTERRUPT_QUEUE_NS_VC5,
	INTERRUPT_QUEUE_NS_VC6,
	INTERRUPT_QUEUE_NS_VC7,
	INTERRUPT_QUEUE_NS_VC8,
	INTERRUPT_QUEUE_NS_VC9,
	INTERRUPT_QUEUE_NS_VC10,
	INTERRUPT_QUEUE_NS_VC11,
	INTERRUPT_QUEUE_NS_VC12,
	INTERRUPT_QUEUE_NS_VC13,
	INTERRUPT_QUEUE_NS_VC14,
	INTERRUPT_QUEUE_NS_VC15,
	INTERRUPT_QUEUE_S_VC0,
	INTERRUPT_QUEUE_S_VC1,
	INTERRUPT_QUEUE_S_VC2,
	INTERRUPT_QUEUE_S_VC3,
	INTERRUPT_QUEUE_S_VC4,
	INTERRUPT_QUEUE_S_VC5,
	INTERRUPT_QUEUE_S_VC6,
	INTERRUPT_QUEUE_S_VC7,
	INTERRUPT_QUEUE_S_VC8,
	INTERRUPT_QUEUE_S_VC9,
	INTERRUPT_QUEUE_S_VC10,
	INTERRUPT_QUEUE_S_VC11,
	INTERRUPT_QUEUE_S_VC12,
	INTERRUPT_QUEUE_S_VC13,
	INTERRUPT_QUEUE_S_VC14,
	INTERRUPT_QUEUE_S_VC15,
	TCM0_TRANSFER_ON_VC0,
	TCM1_TRANSFER_ON_VC0,
	TCM0_TRANSFER_ON_VC1,
	TCM1_TRANSFER_ON_VC1,
	TCM0_TRANSFER_ON_VC2,
	TCM1_TRANSFER_ON_VC2,
	TCM0_TRANSFER_ON_VC3,
	TCM1_TRANSFER_ON_VC3,
	TCM0_TRANSFER_ON_VC4,
	TCM1_TRANSFER_ON_VC4,
	TCM0_TRANSFER_ON_VC5,
	TCM1_TRANSFER_ON_VC5,
	TCM0_TRANSFER_ON_VC6,
	TCM1_TRANSFER_ON_VC6,
	TCM0_TRANSFER_ON_VC7,
	TCM1_TRANSFER_ON_VC7,
	TCM0_TRANSFER_ON_VC8,
	TCM1_TRANSFER_ON_VC8,
	TCM0_TRANSFER_ON_VC9,
	TCM1_TRANSFER_ON_VC9,
	TCM0_TRANSFER_ON_VC10,
	TCM1_TRANSFER_ON_VC10,
	TCM0_TRANSFER_ON_VC11,
	TCM1_TRANSFER_ON_VC11,
	TCM0_TRANSFER_ON_VC12,
	TCM1_TRANSFER_ON_VC12,
	TCM0_TRANSFER_ON_VC13,
	TCM1_TRANSFER_ON_VC13,
	TCM0_TRANSFER_ON_VC14,
	TCM1_TRANSFER_ON_VC14,
	TCM0_TRANSFER_ON_VC15,
	TCM1_TRANSFER_ON_VC15,
	FLT_INFO_SET_CFG,
	FLT_INFO_MAX_SET0,
	FLT_INFO_MIN_SET0,
	FLT_INFO_SUM_SET0,
	FLT_INFO_SUM2_SET0,
	FLT_INFO_MAX_SET1,
	FLT_INFO_MIN_SET1,
	FLT_INFO_SUM_SET1,
	FLT_INFO_SUM2_SET1,
	FLT_INFO_MAX_SET2,
	FLT_INFO_MIN_SET2,
	FLT_INFO_SUM_SET2,
	FLT_INFO_SUM2_SET2,
	FLT_INFO_MAX_SET3,
	FLT_INFO_MIN_SET3,
	FLT_INFO_SUM_SET3,
	FLT_INFO_SUM2_SET3,
	STATUS_SE,
	STATUS_ISTREAM,
	STATUS_OSTREAM,
	STATUS_INT_SOURCE_ERR,
	STATUS_INT_SOURCE_DONE,
	STATUS_INT_SOURCE_BLK_DONE,
	STATUS_INT_SOURCE_GROUP,
	STATUS_VC_INFO_VC0_7,
	STATUS_VC_INFO_VC8_15,
	STATUS_TCM0_SDMA_MUTEX,
	STATUS_TCM1_SDMA_MUTEX,
	TCM0_TRANSFER_ON_UPDATE_VC,
	TCM1_TRANSFER_ON_UPDATE_VC,
	NSECURE,
	DEBUG_ADDR,
	DEBUG_REG0,
	ENABLE_VC0,
	FLOW_CONTROL_VC0,
	INTERRUPT_MASK_VC0,
	NUM_OF_BLK_VC0,
	FRM_SIZE_XY_VC0,
	BLK_SIZE_XY_VC0,
	BLK_SIZE_Z_VC0,
	BLK_BOUNDER_XY_VC0,
	BLK_BOUNDER_Z_VC0,
	BLK_OVERLAP_XY_VC0,
	BLK_OVERLAP_Z_VC0,
	EXT_MEM_ADDR_P0_VC0,
	EXT_MEM_ADDR_P1_VC0,
	INT_MEM0_ADDR_P0_VC0,
	INT_MEM0_ADDR_P1_VC0,
	INT_MEM0_ADDR_P2_VC0,
	INT_MEM1_ADDR_P0_VC0,
	INT_MEM1_ADDR_P1_VC0,
	INT_MEM1_ADDR_P2_VC0,
	INT_MEM_ADDR_DSG_VC0,
	INT_MEM_OFFSET_DSG_VC0,
	INT_MEM_STRIDE_VC0,
	INT_MEM_2D_STRIDE_Y_VC0,
	INT_MEM_2D_STRIDE_UV_VC0,
	DATA_INFO_VC0,
	DATA_CONVERT_CFG_VC0,
	ROTATE_CFG_VC0,
	PADDING_SIZE_VC0,
	PADDING_SIZE_UV_VC0,
	PADDING_DATA_INFO_VC0,
	NPUFMT_CFG_VC0,
	ENABLE_VC1,
	FLOW_CONTROL_VC1,
	INTERRUPT_MASK_VC1,
	NUM_OF_BLK_VC1,
	FRM_SIZE_XY_VC1,
	BLK_SIZE_XY_VC1,
	BLK_SIZE_Z_VC1,
	BLK_BOUNDER_XY_VC1,
	BLK_BOUNDER_Z_VC1,
	BLK_OVERLAP_XY_VC1,
	BLK_OVERLAP_Z_VC1,
	EXT_MEM_ADDR_P0_VC1,
	EXT_MEM_ADDR_P1_VC1,
	INT_MEM0_ADDR_P0_VC1,
	INT_MEM0_ADDR_P1_VC1,
	INT_MEM0_ADDR_P2_VC1,
	INT_MEM1_ADDR_P0_VC1,
	INT_MEM1_ADDR_P1_VC1,
	INT_MEM1_ADDR_P2_VC1,
	INT_MEM_ADDR_DSG_VC1,
	INT_MEM_OFFSET_DSG_VC1,
	INT_MEM_STRIDE_VC1,
	INT_MEM_2D_STRIDE_Y_VC1,
	INT_MEM_2D_STRIDE_UV_VC1,
	DATA_INFO_VC1,
	DATA_CONVERT_CFG_VC1,
	ROTATE_CFG_VC1,
	PADDING_SIZE_VC1,
	PADDING_SIZE_UV_VC1,
	PADDING_DATA_INFO_VC1,
	NPUFMT_CFG_VC1,
	ENABLE_VC2,
	FLOW_CONTROL_VC2,
	INTERRUPT_MASK_VC2,
	NUM_OF_BLK_VC2,
	FRM_SIZE_XY_VC2,
	BLK_SIZE_XY_VC2,
	BLK_SIZE_Z_VC2,
	BLK_BOUNDER_XY_VC2,
	BLK_BOUNDER_Z_VC2,
	BLK_OVERLAP_XY_VC2,
	BLK_OVERLAP_Z_VC2,
	EXT_MEM_ADDR_P0_VC2,
	EXT_MEM_ADDR_P1_VC2,
	INT_MEM0_ADDR_P0_VC2,
	INT_MEM0_ADDR_P1_VC2,
	INT_MEM0_ADDR_P2_VC2,
	INT_MEM1_ADDR_P0_VC2,
	INT_MEM1_ADDR_P1_VC2,
	INT_MEM1_ADDR_P2_VC2,
	INT_MEM_ADDR_DSG_VC2,
	INT_MEM_OFFSET_DSG_VC2,
	INT_MEM_STRIDE_VC2,
	INT_MEM_2D_STRIDE_Y_VC2,
	INT_MEM_2D_STRIDE_UV_VC2,
	DATA_INFO_VC2,
	DATA_CONVERT_CFG_VC2,
	ROTATE_CFG_VC2,
	PADDING_SIZE_VC2,
	PADDING_SIZE_UV_VC2,
	PADDING_DATA_INFO_VC2,
	NPUFMT_CFG_VC2,
	ENABLE_VC3,
	FLOW_CONTROL_VC3,
	INTERRUPT_MASK_VC3,
	NUM_OF_BLK_VC3,
	FRM_SIZE_XY_VC3,
	BLK_SIZE_XY_VC3,
	BLK_SIZE_Z_VC3,
	BLK_BOUNDER_XY_VC3,
	BLK_BOUNDER_Z_VC3,
	BLK_OVERLAP_XY_VC3,
	BLK_OVERLAP_Z_VC3,
	EXT_MEM_ADDR_P0_VC3,
	EXT_MEM_ADDR_P1_VC3,
	INT_MEM0_ADDR_P0_VC3,
	INT_MEM0_ADDR_P1_VC3,
	INT_MEM0_ADDR_P2_VC3,
	INT_MEM1_ADDR_P0_VC3,
	INT_MEM1_ADDR_P1_VC3,
	INT_MEM1_ADDR_P2_VC3,
	INT_MEM_ADDR_DSG_VC3,
	INT_MEM_OFFSET_DSG_VC3,
	INT_MEM_STRIDE_VC3,
	INT_MEM_2D_STRIDE_Y_VC3,
	INT_MEM_2D_STRIDE_UV_VC3,
	DATA_INFO_VC3,
	DATA_CONVERT_CFG_VC3,
	ROTATE_CFG_VC3,
	PADDING_SIZE_VC3,
	PADDING_SIZE_UV_VC3,
	PADDING_DATA_INFO_VC3,
	NPUFMT_CFG_VC3,
	ENABLE_VC4,
	FLOW_CONTROL_VC4,
	INTERRUPT_MASK_VC4,
	NUM_OF_BLK_VC4,
	FRM_SIZE_XY_VC4,
	BLK_SIZE_XY_VC4,
	BLK_SIZE_Z_VC4,
	BLK_BOUNDER_XY_VC4,
	BLK_BOUNDER_Z_VC4,
	BLK_OVERLAP_XY_VC4,
	BLK_OVERLAP_Z_VC4,
	EXT_MEM_ADDR_P0_VC4,
	EXT_MEM_ADDR_P1_VC4,
	INT_MEM0_ADDR_P0_VC4,
	INT_MEM0_ADDR_P1_VC4,
	INT_MEM0_ADDR_P2_VC4,
	INT_MEM1_ADDR_P0_VC4,
	INT_MEM1_ADDR_P1_VC4,
	INT_MEM1_ADDR_P2_VC4,
	INT_MEM_ADDR_DSG_VC4,
	INT_MEM_OFFSET_DSG_VC4,
	INT_MEM_STRIDE_VC4,
	INT_MEM_2D_STRIDE_Y_VC4,
	INT_MEM_2D_STRIDE_UV_VC4,
	DATA_INFO_VC4,
	DATA_CONVERT_CFG_VC4,
	ROTATE_CFG_VC4,
	PADDING_SIZE_VC4,
	PADDING_SIZE_UV_VC4,
	PADDING_DATA_INFO_VC4,
	NPUFMT_CFG_VC4,
	ENABLE_VC5,
	FLOW_CONTROL_VC5,
	INTERRUPT_MASK_VC5,
	NUM_OF_BLK_VC5,
	FRM_SIZE_XY_VC5,
	BLK_SIZE_XY_VC5,
	BLK_SIZE_Z_VC5,
	BLK_BOUNDER_XY_VC5,
	BLK_BOUNDER_Z_VC5,
	BLK_OVERLAP_XY_VC5,
	BLK_OVERLAP_Z_VC5,
	EXT_MEM_ADDR_P0_VC5,
	EXT_MEM_ADDR_P1_VC5,
	INT_MEM0_ADDR_P0_VC5,
	INT_MEM0_ADDR_P1_VC5,
	INT_MEM0_ADDR_P2_VC5,
	INT_MEM1_ADDR_P0_VC5,
	INT_MEM1_ADDR_P1_VC5,
	INT_MEM1_ADDR_P2_VC5,
	INT_MEM_ADDR_DSG_VC5,
	INT_MEM_OFFSET_DSG_VC5,
	INT_MEM_STRIDE_VC5,
	INT_MEM_2D_STRIDE_Y_VC5,
	INT_MEM_2D_STRIDE_UV_VC5,
	DATA_INFO_VC5,
	DATA_CONVERT_CFG_VC5,
	ROTATE_CFG_VC5,
	PADDING_SIZE_VC5,
	PADDING_SIZE_UV_VC5,
	PADDING_DATA_INFO_VC5,
	NPUFMT_CFG_VC5,
	ENABLE_VC6,
	FLOW_CONTROL_VC6,
	INTERRUPT_MASK_VC6,
	NUM_OF_BLK_VC6,
	FRM_SIZE_XY_VC6,
	BLK_SIZE_XY_VC6,
	BLK_SIZE_Z_VC6,
	BLK_BOUNDER_XY_VC6,
	BLK_BOUNDER_Z_VC6,
	BLK_OVERLAP_XY_VC6,
	BLK_OVERLAP_Z_VC6,
	EXT_MEM_ADDR_P0_VC6,
	EXT_MEM_ADDR_P1_VC6,
	INT_MEM0_ADDR_P0_VC6,
	INT_MEM0_ADDR_P1_VC6,
	INT_MEM0_ADDR_P2_VC6,
	INT_MEM1_ADDR_P0_VC6,
	INT_MEM1_ADDR_P1_VC6,
	INT_MEM1_ADDR_P2_VC6,
	INT_MEM_ADDR_DSG_VC6,
	INT_MEM_OFFSET_DSG_VC6,
	INT_MEM_STRIDE_VC6,
	INT_MEM_2D_STRIDE_Y_VC6,
	INT_MEM_2D_STRIDE_UV_VC6,
	DATA_INFO_VC6,
	DATA_CONVERT_CFG_VC6,
	ROTATE_CFG_VC6,
	PADDING_SIZE_VC6,
	PADDING_SIZE_UV_VC6,
	PADDING_DATA_INFO_VC6,
	NPUFMT_CFG_VC6,
	ENABLE_VC7,
	FLOW_CONTROL_VC7,
	INTERRUPT_MASK_VC7,
	NUM_OF_BLK_VC7,
	FRM_SIZE_XY_VC7,
	BLK_SIZE_XY_VC7,
	BLK_SIZE_Z_VC7,
	BLK_BOUNDER_XY_VC7,
	BLK_BOUNDER_Z_VC7,
	BLK_OVERLAP_XY_VC7,
	BLK_OVERLAP_Z_VC7,
	EXT_MEM_ADDR_P0_VC7,
	EXT_MEM_ADDR_P1_VC7,
	INT_MEM0_ADDR_P0_VC7,
	INT_MEM0_ADDR_P1_VC7,
	INT_MEM0_ADDR_P2_VC7,
	INT_MEM1_ADDR_P0_VC7,
	INT_MEM1_ADDR_P1_VC7,
	INT_MEM1_ADDR_P2_VC7,
	INT_MEM_ADDR_DSG_VC7,
	INT_MEM_OFFSET_DSG_VC7,
	INT_MEM_STRIDE_VC7,
	INT_MEM_2D_STRIDE_Y_VC7,
	INT_MEM_2D_STRIDE_UV_VC7,
	DATA_INFO_VC7,
	DATA_CONVERT_CFG_VC7,
	ROTATE_CFG_VC7,
	PADDING_SIZE_VC7,
	PADDING_SIZE_UV_VC7,
	PADDING_DATA_INFO_VC7,
	NPUFMT_CFG_VC7,
	ENABLE_VC8,
	FLOW_CONTROL_VC8,
	INTERRUPT_MASK_VC8,
	NUM_OF_BLK_VC8,
	FRM_SIZE_XY_VC8,
	BLK_SIZE_XY_VC8,
	BLK_SIZE_Z_VC8,
	BLK_BOUNDER_XY_VC8,
	BLK_BOUNDER_Z_VC8,
	BLK_OVERLAP_XY_VC8,
	BLK_OVERLAP_Z_VC8,
	EXT_MEM_ADDR_P0_VC8,
	EXT_MEM_ADDR_P1_VC8,
	INT_MEM0_ADDR_P0_VC8,
	INT_MEM0_ADDR_P1_VC8,
	INT_MEM0_ADDR_P2_VC8,
	INT_MEM1_ADDR_P0_VC8,
	INT_MEM1_ADDR_P1_VC8,
	INT_MEM1_ADDR_P2_VC8,
	INT_MEM_ADDR_DSG_VC8,
	INT_MEM_OFFSET_DSG_VC8,
	INT_MEM_STRIDE_VC8,
	INT_MEM_2D_STRIDE_Y_VC8,
	INT_MEM_2D_STRIDE_UV_VC8,
	DATA_INFO_VC8,
	DATA_CONVERT_CFG_VC8,
	ROTATE_CFG_VC8,
	PADDING_SIZE_VC8,
	PADDING_SIZE_UV_VC8,
	PADDING_DATA_INFO_VC8,
	NPUFMT_CFG_VC8,
	ENABLE_VC9,
	FLOW_CONTROL_VC9,
	INTERRUPT_MASK_VC9,
	NUM_OF_BLK_VC9,
	FRM_SIZE_XY_VC9,
	BLK_SIZE_XY_VC9,
	BLK_SIZE_Z_VC9,
	BLK_BOUNDER_XY_VC9,
	BLK_BOUNDER_Z_VC9,
	BLK_OVERLAP_XY_VC9,
	BLK_OVERLAP_Z_VC9,
	EXT_MEM_ADDR_P0_VC9,
	EXT_MEM_ADDR_P1_VC9,
	INT_MEM0_ADDR_P0_VC9,
	INT_MEM0_ADDR_P1_VC9,
	INT_MEM0_ADDR_P2_VC9,
	INT_MEM1_ADDR_P0_VC9,
	INT_MEM1_ADDR_P1_VC9,
	INT_MEM1_ADDR_P2_VC9,
	INT_MEM_ADDR_DSG_VC9,
	INT_MEM_OFFSET_DSG_VC9,
	INT_MEM_STRIDE_VC9,
	INT_MEM_2D_STRIDE_Y_VC9,
	INT_MEM_2D_STRIDE_UV_VC9,
	DATA_INFO_VC9,
	DATA_CONVERT_CFG_VC9,
	ROTATE_CFG_VC9,
	PADDING_SIZE_VC9,
	PADDING_SIZE_UV_VC9,
	PADDING_DATA_INFO_VC9,
	NPUFMT_CFG_VC9,
	ENABLE_VC10,
	FLOW_CONTROL_VC10,
	INTERRUPT_MASK_VC10,
	NUM_OF_BLK_VC10,
	FRM_SIZE_XY_VC10,
	BLK_SIZE_XY_VC10,
	BLK_SIZE_Z_VC10,
	BLK_BOUNDER_XY_VC10,
	BLK_BOUNDER_Z_VC10,
	BLK_OVERLAP_XY_VC10,
	BLK_OVERLAP_Z_VC10,
	EXT_MEM_ADDR_P0_VC10,
	EXT_MEM_ADDR_P1_VC10,
	INT_MEM0_ADDR_P0_VC10,
	INT_MEM0_ADDR_P1_VC10,
	INT_MEM0_ADDR_P2_VC10,
	INT_MEM1_ADDR_P0_VC10,
	INT_MEM1_ADDR_P1_VC10,
	INT_MEM1_ADDR_P2_VC10,
	INT_MEM_ADDR_DSG_VC10,
	INT_MEM_OFFSET_DSG_VC10,
	INT_MEM_STRIDE_VC10,
	INT_MEM_2D_STRIDE_Y_VC10,
	INT_MEM_2D_STRIDE_UV_VC10,
	DATA_INFO_VC10,
	DATA_CONVERT_CFG_VC10,
	ROTATE_CFG_VC10,
	PADDING_SIZE_VC10,
	PADDING_SIZE_UV_VC10,
	PADDING_DATA_INFO_VC10,
	NPUFMT_CFG_VC10,
	ENABLE_VC11,
	FLOW_CONTROL_VC11,
	INTERRUPT_MASK_VC11,
	NUM_OF_BLK_VC11,
	FRM_SIZE_XY_VC11,
	BLK_SIZE_XY_VC11,
	BLK_SIZE_Z_VC11,
	BLK_BOUNDER_XY_VC11,
	BLK_BOUNDER_Z_VC11,
	BLK_OVERLAP_XY_VC11,
	BLK_OVERLAP_Z_VC11,
	EXT_MEM_ADDR_P0_VC11,
	EXT_MEM_ADDR_P1_VC11,
	INT_MEM0_ADDR_P0_VC11,
	INT_MEM0_ADDR_P1_VC11,
	INT_MEM0_ADDR_P2_VC11,
	INT_MEM1_ADDR_P0_VC11,
	INT_MEM1_ADDR_P1_VC11,
	INT_MEM1_ADDR_P2_VC11,
	INT_MEM_ADDR_DSG_VC11,
	INT_MEM_OFFSET_DSG_VC11,
	INT_MEM_STRIDE_VC11,
	INT_MEM_2D_STRIDE_Y_VC11,
	INT_MEM_2D_STRIDE_UV_VC11,
	DATA_INFO_VC11,
	DATA_CONVERT_CFG_VC11,
	ROTATE_CFG_VC11,
	PADDING_SIZE_VC11,
	PADDING_SIZE_UV_VC11,
	PADDING_DATA_INFO_VC11,
	NPUFMT_CFG_VC11,
	ENABLE_VC12,
	FLOW_CONTROL_VC12,
	INTERRUPT_MASK_VC12,
	NUM_OF_BLK_VC12,
	FRM_SIZE_XY_VC12,
	BLK_SIZE_XY_VC12,
	BLK_SIZE_Z_VC12,
	BLK_BOUNDER_XY_VC12,
	BLK_BOUNDER_Z_VC12,
	BLK_OVERLAP_XY_VC12,
	BLK_OVERLAP_Z_VC12,
	EXT_MEM_ADDR_P0_VC12,
	EXT_MEM_ADDR_P1_VC12,
	INT_MEM0_ADDR_P0_VC12,
	INT_MEM0_ADDR_P1_VC12,
	INT_MEM0_ADDR_P2_VC12,
	INT_MEM1_ADDR_P0_VC12,
	INT_MEM1_ADDR_P1_VC12,
	INT_MEM1_ADDR_P2_VC12,
	INT_MEM_ADDR_DSG_VC12,
	INT_MEM_OFFSET_DSG_VC12,
	INT_MEM_STRIDE_VC12,
	INT_MEM_2D_STRIDE_Y_VC12,
	INT_MEM_2D_STRIDE_UV_VC12,
	DATA_INFO_VC12,
	DATA_CONVERT_CFG_VC12,
	ROTATE_CFG_VC12,
	PADDING_SIZE_VC12,
	PADDING_SIZE_UV_VC12,
	PADDING_DATA_INFO_VC12,
	NPUFMT_CFG_VC12,
	ENABLE_VC13,
	FLOW_CONTROL_VC13,
	INTERRUPT_MASK_VC13,
	NUM_OF_BLK_VC13,
	FRM_SIZE_XY_VC13,
	BLK_SIZE_XY_VC13,
	BLK_SIZE_Z_VC13,
	BLK_BOUNDER_XY_VC13,
	BLK_BOUNDER_Z_VC13,
	BLK_OVERLAP_XY_VC13,
	BLK_OVERLAP_Z_VC13,
	EXT_MEM_ADDR_P0_VC13,
	EXT_MEM_ADDR_P1_VC13,
	INT_MEM0_ADDR_P0_VC13,
	INT_MEM0_ADDR_P1_VC13,
	INT_MEM0_ADDR_P2_VC13,
	INT_MEM1_ADDR_P0_VC13,
	INT_MEM1_ADDR_P1_VC13,
	INT_MEM1_ADDR_P2_VC13,
	INT_MEM_ADDR_DSG_VC13,
	INT_MEM_OFFSET_DSG_VC13,
	INT_MEM_STRIDE_VC13,
	INT_MEM_2D_STRIDE_Y_VC13,
	INT_MEM_2D_STRIDE_UV_VC13,
	DATA_INFO_VC13,
	DATA_CONVERT_CFG_VC13,
	ROTATE_CFG_VC13,
	PADDING_SIZE_VC13,
	PADDING_SIZE_UV_VC13,
	PADDING_DATA_INFO_VC13,
	NPUFMT_CFG_VC13,
	ENABLE_VC14,
	FLOW_CONTROL_VC14,
	INTERRUPT_MASK_VC14,
	NUM_OF_BLK_VC14,
	FRM_SIZE_XY_VC14,
	BLK_SIZE_XY_VC14,
	BLK_SIZE_Z_VC14,
	BLK_BOUNDER_XY_VC14,
	BLK_BOUNDER_Z_VC14,
	BLK_OVERLAP_XY_VC14,
	BLK_OVERLAP_Z_VC14,
	EXT_MEM_ADDR_P0_VC14,
	EXT_MEM_ADDR_P1_VC14,
	INT_MEM0_ADDR_P0_VC14,
	INT_MEM0_ADDR_P1_VC14,
	INT_MEM0_ADDR_P2_VC14,
	INT_MEM1_ADDR_P0_VC14,
	INT_MEM1_ADDR_P1_VC14,
	INT_MEM1_ADDR_P2_VC14,
	INT_MEM_ADDR_DSG_VC14,
	INT_MEM_OFFSET_DSG_VC14,
	INT_MEM_STRIDE_VC14,
	INT_MEM_2D_STRIDE_Y_VC14,
	INT_MEM_2D_STRIDE_UV_VC14,
	DATA_INFO_VC14,
	DATA_CONVERT_CFG_VC14,
	ROTATE_CFG_VC14,
	PADDING_SIZE_VC14,
	PADDING_SIZE_UV_VC14,
	PADDING_DATA_INFO_VC14,
	NPUFMT_CFG_VC14,
	ENABLE_VC15,
	FLOW_CONTROL_VC15,
	INTERRUPT_MASK_VC15,
	NUM_OF_BLK_VC15,
	FRM_SIZE_XY_VC15,
	BLK_SIZE_XY_VC15,
	BLK_SIZE_Z_VC15,
	BLK_BOUNDER_XY_VC15,
	BLK_BOUNDER_Z_VC15,
	BLK_OVERLAP_XY_VC15,
	BLK_OVERLAP_Z_VC15,
	EXT_MEM_ADDR_P0_VC15,
	EXT_MEM_ADDR_P1_VC15,
	INT_MEM0_ADDR_P0_VC15,
	INT_MEM0_ADDR_P1_VC15,
	INT_MEM0_ADDR_P2_VC15,
	INT_MEM1_ADDR_P0_VC15,
	INT_MEM1_ADDR_P1_VC15,
	INT_MEM1_ADDR_P2_VC15,
	INT_MEM_ADDR_DSG_VC15,
	INT_MEM_OFFSET_DSG_VC15,
	INT_MEM_STRIDE_VC15,
	INT_MEM_2D_STRIDE_Y_VC15,
	INT_MEM_2D_STRIDE_UV_VC15,
	DATA_INFO_VC15,
	DATA_CONVERT_CFG_VC15,
	ROTATE_CFG_VC15,
	PADDING_SIZE_VC15,
	PADDING_SIZE_UV_VC15,
	PADDING_DATA_INFO_VC15,
	NPUFMT_CFG_VC15,
	FLCVERS,
	FLCCTRL,
	FLCCSTAT0,
	FLCCSTAT1,
	FLCCSTAT2,
	FLCCSTAT6,
	FLCCSTAT7,
	FLCCCTRL,
	FLCCINTRAW,
	FLCCINTEN,
	FLCCINTSTAT,
	FLCCFSS,
	FLCCFCS,
	FLCCFRS,
	FLCCFWC,
	FLCCFHC,
	FLCCFDC,
	FLCCFSA,
	FLCCMCS,
	FLCCMRS,
	FLCCMSA,
	FLCCCSA,
	FLCDSTAT0,
	FLCDSTAT1,
	FLCDSTAT2,
	FLCDSTAT6,
	FLCDSTAT7,
	FLCDCTRL,
	FLCDINTRAW,
	FLCDINTEN,
	FLCDINTSTAT,
	FLCDFSS,
	FLCDFCS,
	FLCDFRS,
	FLCDFWC,
	FLCDFHC,
	FLCDFDC,
	FLCDFSA,
	FLCDMCS,
	FLCDMRS,
	FLCDMSA,
#endif
#ifdef ENABLE_REG_GIC
	GICD_CTLR,
	GICD_TYPER,
	GICD_IIDR,
	GICD_IGROUPR0,
	GICD_IGROUPR1,
	GICD_IGROUPR2,
	GICD_IGROUPR3,
	GICD_IGROUPR4,
	GICD_ISENABLER0,
	GICD_ISENABLER1,
	GICD_ISENABLER2,
	GICD_ISENABLER3,
	GICD_ISENABLER4,
	GICD_ICENABLER0,
	GICD_ICENABLER1,
	GICD_ICENABLER2,
	GICD_ICENABLER3,
	GICD_ICENABLER4,
	GICD_ISPENDR0,
	GICD_ISPENDR1,
	GICD_ISPENDR2,
	GICD_ISPENDR3,
	GICD_ISPENDR4,
	GICD_ICPENDR0,
	GICD_ICPENDR1,
	GICD_ICPENDR2,
	GICD_ICPENDR3,
	GICD_ICPENDR4,
	GICD_ISACTIVER0,
	GICD_ISACTIVER1,
	GICD_ISACTIVER2,
	GICD_ISACTIVER3,
	GICD_ISACTIVER4,
	GICD_ICACTIVER0,
	GICD_ICACTIVER1,
	GICD_ICACTIVER2,
	GICD_ICACTIVER3,
	GICD_ICACTIVER4,
	GICD_IPRIORITYR_SGI0,
	GICD_IPRIORITYR_SGI1,
	GICD_IPRIORITYR_SGI2,
	GICD_IPRIORITYR_SGI3,
	GICD_IPRIORITYR_PPI0,
	GICD_IPRIORITYR_PPI1,
	GICD_IPRIORITYR_SPI0,
	GICD_IPRIORITYR_SPI1,
	GICD_IPRIORITYR_SPI2,
	GICD_IPRIORITYR_SPI3,
	GICD_ITARGETSR_SGI0,
	GICD_ITARGETSR_SGI1,
	GICD_ITARGETSR_SGI2,
	GICD_ITARGETSR_SGI3,
	GICD_ITARGETSR_PPI0,
	GICD_ITARGETSR_PPI1,
	GICD_ITARGETSR_SPI0,
	GICD_ITARGETSR_SPI1,
	GICD_ITARGETSR_SPI2,
	GICD_ITARGETSR_SPI3,
	GICD_ICFGR_SGI,
	GICD_ICFGR_PPI,
	GICD_ICFGR_SPI0,
	GICD_ICFGR_SPI1,
	GICD_ICFGR_SPI2,
	GICD_ICFGR_SPI3,
	GICD_PPISR,
	GICD_SPISRn0,
	GICD_SPISRn1,
	GICD_SPISRn2,
	GICD_SPISRn3,
	GICD_SGIR,
	GICD_CPENDSGIR0,
	GICD_CPENDSGIR1,
	GICD_CPENDSGIR2,
	GICD_CPENDSGIR3,
	GICC_CTLR,
	GICC_PMR,
	GICC_BPR,
	GICC_IAR,
	GICC_EOIR,
	GICC_RPR,
	GICC_HPPIR,
	GICC_ABPR,
	GICC_AIAR,
	GICC_AEOIR,
	GICC_AHPPIR,
	GICC_APR0,
	GICC_NSAPR0,
	GICC_IIDR,
	GICC_DIR,
#endif
#ifdef ENABLE_REG_AAREG
#endif
#ifdef ENABLE_REG_TIMER
	DSPC_WTCON,
	DSPC_WTDAT,
	DSPC_WTCNT,
//	DSPC_WTCLRINT,
//	DSPC_WTMINCNT,
#endif
#ifdef ENABLE_REG_SYSCTRL_DSP0
	DSP0_MCGEN,
	DSP0_PERF_MON_ENABLE,
	DSP0_PERF_MON_CLEAR,
	DSP0_DBG_MON_ENABLE,
	DSP0_DBG_INTR_STATUS,
	DSP0_DBG_INTR_ENABLE,
	DSP0_DBG_INTR_CLEAR,
	DSP0_DBG_INTR_MSTATUS,
	DSP0_PORT0_STALL_SIGNAL_IVP0,
	DSP0_PORT0_STALL_SIGNAL_IVP1,
	DSP0_PORT0_STALL_SIGNAL_IVP2,
	DSP0_PORT0_STALL_SIGNAL_IVP3,
	DSP0_PORT0_STALL_SIGNAL_SDMA,
	DSP0_IVP_PC0,
	DSP0_IVP_PC1,
	DSP0_IVP_CORE_ACTIVE_CNT,
	DSP0_IVP_CORE_STALL_CNT,
	DSP0_IVP_SLVERR_PM_ADDR,
	DSP0_IVP_SLVERR_DM_ADDR,
	DSP0_IVP_SLVERR_MEMORY,
	DSP0_IVP_EPC00,
	DSP0_IVP_EPC01,
	DSP0_IVP_EPC02,
	DSP0_IVP_EPC03,
	DSP0_IVP_EPC10,
	DSP0_IVP_EPC11,
	DSP0_IVP_EPC12,
	DSP0_IVP_EPC13,
	DSP0_IVP_WAKEUP,
	DSP0_IVP_TH0_INTR_ENABLE,
	DSP0_IVP_TH1_INTR_ENABLE,
	DSP0_IVP_TH0_SWI_SET,
	DSP0_IVP_TH1_SWI_SET,
	DSP0_IVP_TH0_MASKED_STATUS,
	DSP0_IVP_TH1_MASKED_STATUS,
	DSP0_IVP_IC_BASE_ADDR,
	DSP0_IVP_IC_CODE_SIZE,
	DSP0_IVP_IC_INVALID_REQ,
	DSP0_IVP_IC_INVALID_STATUS,
	DSP0_IVP_DC_BASE_ADDR,
	DSP0_IVP_DC_DATA_SIZE,
	DSP0_IVP_DC_CTRL_REQ,
	DSP0_IVP_DC_CTRL_STATUS,
	DSP0_IVP_TH0_SWI_CLEAR,
	DSP0_IVP_TH1_SWI_CLEAR,
	DSP0_IVP_TH0_MAILBOX_INTR,
	DSP0_IVP_TH0_MAILBOX0,
	DSP0_IVP_TH0_MAILBOX1,
	DSP0_IVP_TH0_MAILBOX2,
	DSP0_IVP_TH0_MAILBOX3,
	DSP0_IVP_TH1_MAILBOX_INTR,
	DSP0_IVP_TH1_MAILBOX0,
	DSP0_IVP_TH1_MAILBOX1,
	DSP0_IVP_TH1_MAILBOX2,
	DSP0_IVP_TH1_MAILBOX3,
#endif
#ifdef ENABLE_REG_SYSCTRL_DSP1
	DSP1_MCGEN,
	DSP1_PERF_MON_ENABLE,
	DSP1_PERF_MON_CLEAR,
	DSP1_DBG_MON_ENABLE,
	DSP1_DBG_INTR_STATUS,
	DSP1_DBG_INTR_ENABLE,
	DSP1_DBG_INTR_CLEAR,
	DSP1_DBG_INTR_MSTATUS,
	DSP1_PORT0_STALL_SIGNAL_IVP0,
	DSP1_PORT0_STALL_SIGNAL_IVP1,
	DSP1_PORT0_STALL_SIGNAL_IVP2,
	DSP1_PORT0_STALL_SIGNAL_IVP3,
	DSP1_PORT0_STALL_SIGNAL_SDMA,
	DSP1_IVP_PC0,
	DSP1_IVP_PC1,
	DSP1_IVP_CORE_ACTIVE_CNT,
	DSP1_IVP_CORE_STALL_CNT,
	DSP1_IVP_SLVERR_PM_ADDR,
	DSP1_IVP_SLVERR_DM_ADDR,
	DSP1_IVP_SLVERR_MEMORY,
	DSP1_IVP_EPC00,
	DSP1_IVP_EPC01,
	DSP1_IVP_EPC02,
	DSP1_IVP_EPC03,
	DSP1_IVP_EPC10,
	DSP1_IVP_EPC11,
	DSP1_IVP_EPC12,
	DSP1_IVP_EPC13,
	DSP1_IVP_WAKEUP,
	DSP1_IVP_TH0_INTR_ENABLE,
	DSP1_IVP_TH1_INTR_ENABLE,
	DSP1_IVP_TH0_SWI_SET,
	DSP1_IVP_TH1_SWI_SET,
	DSP1_IVP_TH0_MASKED_STATUS,
	DSP1_IVP_TH1_MASKED_STATUS,
	DSP1_IVP_IC_BASE_ADDR,
	DSP1_IVP_IC_CODE_SIZE,
	DSP1_IVP_IC_INVALID_REQ,
	DSP1_IVP_IC_INVALID_STATUS,
	DSP1_IVP_DC_BASE_ADDR,
	DSP1_IVP_DC_DATA_SIZE,
	DSP1_IVP_DC_CTRL_REQ,
	DSP1_IVP_DC_CTRL_STATUS,
	DSP1_IVP_TH0_SWI_CLEAR,
	DSP1_IVP_TH1_SWI_CLEAR,
	DSP1_IVP_TH0_MAILBOX_INTR,
	DSP1_IVP_TH0_MAILBOX0,
	DSP1_IVP_TH0_MAILBOX1,
	DSP1_IVP_TH0_MAILBOX2,
	DSP1_IVP_TH0_MAILBOX3,
	DSP1_IVP_TH1_MAILBOX_INTR,
	DSP1_IVP_TH1_MAILBOX0,
	DSP1_IVP_TH1_MAILBOX1,
	DSP1_IVP_TH1_MAILBOX2,
	DSP1_IVP_TH1_MAILBOX3,
#endif
	DSP_REG_END,
};

struct dsp_ctrl {
	phys_addr_t	sfr_pa;
	void __iomem	*sfr;
};

#endif
