module ControlUnit (
    input [5:0] op,
    input [5:0] funct,
    
    output MemtoReg,    //é€‰æ‹©æ•°æ®æ¥æº
    output MemWrite,    //å­˜å‚¨å™¨å†™ä½¿èƒ½ä¿¡å·
    output MemRead,      //æ•°æ®å­˜å‚¨å™¨è¯»ä½¿èƒ½ä¿¡å·
    output [3:0] ALUOp, //ALUè¿ç®—åŠŸèƒ½é€‰æ‹©
    output ALUSrc1,     //ALUæ“ä½œæ•?1æ¥æºé€‰æ‹©
    output ALUSrc2,     //ALUæ“ä½œæ•?2æ¥æºé€‰æ‹©
    output RegDst,      //å†™å›æ“ä½œçš„æ•°æ®æ¥æº?
    output RegWrite,     //å¯„å­˜å™¨å †å†™ä½¿èƒ½ä¿¡æº?
    output Branch,      //é…åˆALUé›¶æ ‡å¿—è¾“å‡ºç”ŸæˆPCSrc
    output Jump,        //è·³è½¬æ ‡å¿—
    output sign_ext     //æ˜¯å¦ä¸ºç¬¦å·æ‰©å±?
        ); 

    //å…ˆæ ¹æ®Opå’Œfunctç¡®å®šæ‰§è¡Œçš„æŒ‡ä»¤ï¼Œç„¶åæ ¹æ®æ‰§è¡Œçš„æŒ‡ä»¤ç”¨åˆ°çš„æ•°æ®é€šè·¯ç¡®å®šæ§åˆ¶ä¿¡å·
    wire R_type;
    wire add,addu,sub,subu,And,Or,Xor,Nor,slt,sltu,sll,srl,sra,sllv,srlv,srav,j;
    wire addi,addiu,ori,xori,lw,sw,beq,bne;
    wire j;
    assign R_type=~|op;
    //R type
    assign add=R_type&funct[5]&~funct[4]&~funct[3]&~funct[2]&~funct[1]&~funct[0];   //100000
    assign addu=R_type&funct[5]&~funct[4]&~funct[3]&~funct[2]&~funct[1]&funct[0];   //100001
    assign sub=R_type&funct[5]&~funct[4]&~funct[3]&~funct[2]&funct[1]&~funct[0];    //100010
    assign subu=R_type&funct[5]&~funct[4]&~funct[3]&~funct[2]&funct[1]&funct[0];    //100011
    assign And=R_type&funct[5]&~funct[4]&~funct[3]&funct[2]&~funct[1]&~funct[0];    //100100
    assign Or=R_type&funct[5]&~funct[4]&~funct[3]&funct[2]&~funct[1]&funct[0];      //100101
    assign Xor=R_type&funct[5]&~funct[4]&~funct[3]&funct[2]&funct[1]&~funct[0];     //100110
    assign Nor=R_type&funct[5]&~funct[4]&~funct[3]&funct[2]&funct[1]&funct[0];      //100111
    assign slt=R_type&funct[5]&~funct[4]&funct[3]&~funct[2]&funct[1]&~funct[0];     //101010
    assign sltu=R_type&funct[5]&~funct[4]&funct[3]&~funct[2]&funct[1]&funct[0];     //101011
    assign sll=R_type&~funct[5]&~funct[4]&~funct[3]&~funct[2]&~funct[1]&~funct[0];  //000000
    assign srl=R_type&~funct[5]&~funct[4]&~funct[3]&~funct[2]&funct[1]&~funct[0];   //000010
    assign sra=R_type&~funct[5]&~funct[4]&~funct[3]&~funct[2]&funct[1]&funct[0];    //000011
    assign sllv=R_type&~funct[5]&~funct[4]&~funct[3]&funct[2]&~funct[1]&~funct[0];  //000100
    assign srlv=R_type&~funct[5]&~funct[4]&~funct[3]&funct[2]&funct[1]&~funct[0];   //000110
    assign srav=R_type&~funct[5]&~funct[4]&~funct[3]&funct[2]&funct[1]&funct[0];    //000111
    
    //I type
    assign addi=~op[5]&~op[4]&op[3]&~op[2]&~op[1]&~op[0];   //001000
    assign addiu=~op[5]&~op[4]&op[3]&~op[2]&~op[1]&op[0];   //001001
    assign ori=~op[5]&~op[4]&op[3]&op[2]&~op[1]&op[0];      //001101
    assign xori=~op[5]&~op[4]&op[3]&op[2]&op[1]&~op[0];     //001110
    assign lw=op[5]&~op[4]&~op[3]&~op[2]&op[1]&op[0];       //100011
    assign sw=op[5]&~op[4]&op[3]&~op[2]&op[1]&op[0];        //101011
    assign beq=~op[5]&~op[4]&~op[3]&op[2]&~op[1]&~op[0];    //000100
    assign bne=~op[5]&~op[4]&~op[3]&op[2]&~op[1]&op[0];     //000101

    //J type
    assign j=~op[5]&~op[4]&~op[3]&~op[2]&op[1]&~op[0];     //000010

    assign MemtoReg=lw;
    assign MemWrite=sw;
    assign MemRead=lw;
    assign Branch=beq|bne;
    assign ALUSrc1=add|addu|sub|subu|And|Or|Xor|Nor|slt|sltu|addi|addiu|ori|xori|lw|sw|beq|bne;
    assign ALUSrc2=addi|addiu|ori|xori|lw|sw;
    assign RegDst=add|addu|sub|subu|And|Or|Xor|Nor|slt|sltu|sll|srl|sra|sllv|srlv|srav;
    assign RegWrite=add|addu|sub|subu|And|Or|Xor|Nor|slt|sltu|sll|srl|sra|sllv|srlv|srav|addi|addiu|ori|xori|lw;
    assign Jump=j;
    assign sign_ext=lw|sw|beq;

    assign ALUOp[3]=slt|sltu|sllv|sll|srlv|srl|srav|sra;
    assign ALUOp[2]=And|Or|ori|Xor|xori|Nor|srav|srav;
    assign ALUOp[1]=sub|beq|subu|Xor|xori|Nor|sllv|sll|srlv|srl;
    assign ALUOp[0]=addu|addiu|subu|Or|ori|Nor|sltu|srlv|srl;
    /*
    assign RegDst=~op[5]&~op[4]&~op[3]&~op[2]&~op[1]&~op[0];
    assign ALUSrc=(op[5]&~op[4]&~op[3]&~op[2]&op[1]&op[0])|(op[5]&~op[4]&op[3]&~op[2]&op[1]&op[0]);
    assign MemtoReg=op[5]&~op[4]&~op[3]&~op[2]&op[1]&op[0];
    assign RegWrite=(~op[5]&~op[4]&~op[3]&~op[2]&~op[1]&~op[0])|(op[5]&~op[4]&~op[3]&~op[2]&op[1]&op[0]);
    assign MemRead=op[5]&~op[4]&~op[3]&~op[2]&op[1]&op[0];
    */
endmodule //ControlUnit