Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 23640740e9c74b02918ae700714aeedf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FIR_behav xil_defaultlib.tb_FIR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_fir_tkeep' [C:/Users/ilpes/Desktop/Didattica2023/FIR_v1/project_1/project_1.srcs/sources_1/imports/Downloads/tb_fir_v.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.tb_FIR
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FIR_behav
