; ModuleID = 'x86_64.154f1444927f86fa-cgu.0'
source_filename = "x86_64.154f1444927f86fa-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::v1::FormatSpec" = type { { i64, i64 }, { i64, i64 }, i32, i32, i8, [7 x i8] }
%"core::fmt::rt::v1::Argument" = type { %"core::fmt::rt::v1::FormatSpec", i64 }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc_43d3c3e34f8fc6589b4da1b1abdd7b57 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_d3619c0864e1cd3a4478ebd6749a56b0 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_fa3040d11952b12d3c67c30be76bc6a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc_6923360c3161738641b3989c6181ce08 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_8500726b2f23ea792acf9a1d33d50d56 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h42be04c419647618E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1410c9daf6b54ce3E" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17he4b33abe80e7b4feE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h394cb48a1c8f7e70E" }>, align 8, !dbg !20
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hac4ff3c2e0eb3899E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9e1f8f9e6c8a32e8E" }>, align 8, !dbg !65
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h90968ac2a519e323E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3b4bd9de19ae3c2E" }>, align 8, !dbg !74
@alloc_c2ea93c90919bb7b1e482f917e413fa1 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_bf47d7cf946e324312b7aba9afabb742 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00\9D\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc_91c7fa63c3cfeaa3c795652d5cf060e4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_560206a49c61adca6f3f0639a12632eb = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_91c7fa63c3cfeaa3c795652d5cf060e4, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_0e0da1257467e00be4bc17cc4a166d8a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00\9E\01\00\00\0D\00\00\00" }>, align 8
@alloc_3565e73f34d7302748197a3f0bc50374 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00\91\01\00\00\0D\00\00\00" }>, align 8
@alloc_513570631223a12912d85da2bec3b15a = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_20b3d155afd5c58c42e598b7e6d186ef = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc_e99e678f89ee62d4580b38bed88d0a81 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc_047dad5207a05cb605c9b407af96aeef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e99e678f89ee62d4580b38bed88d0a81, [16 x i8] c"m\00\00\00\00\00\00\007\01\00\00\1B\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h1652ff812cf5e435E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h2efaa6336ec52568E" }>, align 8, !dbg !88
@alloc_760c32ae471123cf5821639a4137e90b = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs" }>, align 1
@alloc_452e2cd57462288f59b0f290dcac7a6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_760c32ae471123cf5821639a4137e90b, [16 x i8] c"[\00\00\00\00\00\00\00k\01\00\00$\00\00\00" }>, align 8
@alloc_d9e3d38381cd5d21218a809b53de410a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_760c32ae471123cf5821639a4137e90b, [16 x i8] c"[\00\00\00\00\00\00\00q\01\00\00$\00\00\00" }>, align 8
@alloc_dc945488582c36a112c04f49aea120e4 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_ffa3cdb3ae88e54a1cc225f31dd07672 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h3d0fcdf47735d01cE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17he923e1e11b761fefE" }>, align 8, !dbg !99
@alloc_3b30f3c2fe1935017d2714aa9952ea95 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_25db54aacf10f85b32a6b265696ce69a = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_6918487e00f1778b5f784ee4db0636b1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_0dd747a39fa1b13fd2bc6b27f39fe3d6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00V\00\00\00\14\00\00\00" }>, align 8
@alloc_267cc841a759909b7b242b44dbf10212 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_3d3eb5c560ed88996f412367f383dbd0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_216d2b7fe3dc4444e2fb2e20d13158f2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00\12\00\00\00" }>, align 8
@alloc_7cb9e8ef5f6b36caf7b541b52c1b4d0b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00*\00\00\00" }>, align 8
@alloc_bbd2b91df7b01a348143948f46e658c3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_4d92b421a6e7ae9f91879b9241e20245 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00o\01\00\00\14\00\00\00" }>, align 8
@alloc_910c016f3eb9032fea2ad7959bd871d5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00r\01\00\00\16\00\00\00" }>, align 8
@alloc_7649aa2fd9bfdf80f2f4176d4b654c95 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\86\01\00\00\14\00\00\00" }>, align 8
@alloc_f8d0c70be38e5a86b8347c843f72fc43 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\89\01\00\00\16\00\00\00" }>, align 8
@alloc_51f6f672d92676f883a0556ba9651a0b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_4c32dd8753956934854651344030b372 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_6b3cbf07f263ead70067ad39fb864d53 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_0b79a4417984a643d0aaf7a6d6a8e288 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_1dd227ab452b26fb141a985f487cd916 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_08b13c9e01ea58d326fde16f43de4d77 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_dcf4a231b15b9b7c33e0581769121491 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_7254953a5374c7a7a7fc525c828c4afa = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_6cdbc67d2a58211cc5e3f5bce2ee098c = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_13d948e797d3694374429c3a938ca8f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc_0fe610ff7590c82191b1e5648c46cdd1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_d034d979382ae7927c9a0cc74333cbc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_ff0bc940585e76f908cabf47d2ac8531 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_be7a26ba1dc8a11180f0964335b9b8a3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_a8f5db7067e5f5644320e9995e2e2466 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_c451b9e534c9b2ec28cd96ad5d2ca857 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\98\01\00\00#\00\00\00" }>, align 8
@alloc_f6e17cc11903d760053855980425f176 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_b62770e8f7745eb66ffb9e68a475712f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_98124367f7c4c797dc16fb1b43151d99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\9F\01\00\00\0E\00\00\00" }>, align 8
@alloc_d603eb8956fedb7c08f3928fc09c23bd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A4\01\00\00\1E\00\00\00" }>, align 8
@alloc_53e61b04acf9ee54cc3439795aa00b55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_1e0cd32f91d454c565f5520cc8f258e0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\AB\01\00\00\0E\00\00\00" }>, align 8
@alloc_e523cde381684d9f52dd98fd9b24c407 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/segmentation.rs" }>, align 1
@alloc_8411d1a1d95567483d1ca6e44fac85d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e523cde381684d9f52dd98fd9b24c407, [16 x i8] c"l\00\00\00\00\00\00\00_\00\00\00)\00\00\00" }>, align 8
@alloc_68b53946c4c55386499e149134f17041 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_ce52de59c922b8759e2388a62b9c641f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17hf2d10b8f648cff8cE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h04b9530803101404E" }>, align 8, !dbg !243
@alloc_e86631b0558238251612cc9fea7a4632 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h853e8ce9715d50c7E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0444cfb99c240845E" }>, align 8, !dbg !251
@alloc_3b64751e5ad482a062ea0dcea91079df = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_dd554e7f79648186da0f0bea6c2d968c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_19026ea6d406f3723e38a7b6d4ee430b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_96fe64cab8dd4680071ecfdb397425fd = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_e47e48d51c5b2e21b8ffef7f2cf178ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_f68c91b1fe55d32f1f776cd5a9203358 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc_844546bcd63c4682852ccf14fd8e8cdf = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc_bad851b0c8a6beeb1e6da7856cc05ed8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc_da763c3f38b1c7702de074f090d41442 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h1d1f9f73ba71511eE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h84ce0c35b08d0180E" }>, align 8, !dbg !265
@alloc_e4f31a51fd47bc2f17c44c45ea3d42a8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_e71a923bae6df041e4ac800a90cb99ae = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0108bad256caff3a6d09567ec08a0c56 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17hd1c981f07794c1bfE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3fea4974a903001E" }>, align 8, !dbg !273
@alloc_02bbc211fe818b05a25d8f6c720e2768 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h5c741f72417bcac8E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17he3913eb1ef931e18E" }>, align 8, !dbg !281
@alloc_2f98d55e1b5aebe56034024a66fad658 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hf0bfccbc3938ad1bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17hf77e619977a9b942E" }>, align 8, !dbg !289
@alloc_9cbc566b638aecc8681b4c3c80402332 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_de03fddf23205a05ee3f3983d6bd1aa4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_26c6703477ce5d906cb40d560a68730f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\EC\03\00\00\14\00\00\00" }>, align 8
@alloc_bc8a80b7b62cd2639d68ed1c748acd1c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F1\03\00\00\1A\00\00\00" }>, align 8
@alloc_a500d906b91607583596fa15e63c2ada = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_e372999cc8dcf8407e31d1400e62547b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_218156b9cdd7b761f0f0aa7373f8e345 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\FC\03\00\00\14\00\00\00" }>, align 8
@alloc_a6367da77e994b4ff0ea0619c8436d5c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_2fe3f31e15728c16b767e62bf0bf59e0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17hecbb745070942494E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h19703a9fe4e8f626E" }>, align 8, !dbg !302
@alloc_dbb756e1649e203c973403d51947dc78 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h27a7becd45bb4147E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h08eb04f76d6f284bE" }>, align 8, !dbg !311
@alloc_7f33e7b4ad207d5def664cd6707bb124 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc_16c364e42b7ea14dd228eac7ba1681f0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc_9e3f62b0e6490cc45676dc85f910c2d0 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_cacf685ea14e679c7dda5fbf204ebab4 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_7f33e7b4ad207d5def664cd6707bb124, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_16c364e42b7ea14dd228eac7ba1681f0, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_10aa8c5a67e037c4eaae3841f2901929 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc_91221bf8b03d178b33e1b4ad68c5ad2f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_10aa8c5a67e037c4eaae3841f2901929, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_d21fd8dc9eeb19084d46dcfabc547875 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc_1914a9e91283e9898b71d35cec735d27 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d21fd8dc9eeb19084d46dcfabc547875, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_e6dfe46153603f7008f6e4ed3827cfd5 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc_f1029fdadd6e02ba62cce1778e85ba8f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e6dfe46153603f7008f6e4ed3827cfd5, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_4577f7899c1c3432b3863ade3808e32a = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_a95a0b457629b417ac8fd8f8d1908034 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc_f9486180d201020833fe27c8c979c972 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_9a6189aa2753cf588fe3471d39d7ee62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc_e687f8d1399596590849290cb1ca609e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_624920e76d8e77f63974df8962c5c2fd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc_0fa731dfaef3d7160024590042e153b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc_3cfb63368972b7688adac51ffad6ea71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc_0c6e74810f23b59e34001235df6da1d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc_f96c32de213dd37d4af7c80bf5305335 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc_a012a2d5568931ba7759dec8b79e6300 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc_e49d7f54d596c71961c7d084000f6b96 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc_4661768543da789cc4a50e3b8e5eab6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_cceb61b1de929d354e2be5200b3c24e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc_dc791151ff68a4fc763c6c07843994e6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_25524b0dfb2b035253b2ca52ffb32881 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc_cd732a78ef33ed91abc10c53bd468d57 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_8e19c7ddee1c871107f69dec7426ca28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc_b657a4c4ff5efe93cec2fba755fee7c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc_4340c41f255aac2350e63ddfd307faf3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc_9a4d86002eabb22cf4f7e6b375735891 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc_94216e6a87fa8579761092081f231f87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc_b2bf25620c79aaf77c930b672db4afde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc_afe0fc63a63662a583b80b14f6ebf31a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc_05063ac544da63e4a10ea91a23a48449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc_1e78a03426b39f1d05f856c7cf10b4f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc_7ddd4296b0cca063206382ee2adee55b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc_d9313b2ffffcd4fc73f17c8ae390507d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc_3e881621e5965f0bbfb6b77f1bffa15c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_e16e50f882c154e653680e69a6f45ac6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc_4a0622e8c74313de8bfb323fc5a25d4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_b3d7a6a870c080dc69e1211d679611af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc_e507f10f0ccb9a77ee68db163ad2a418 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_2b21cdc598fa161ed73f5f1354396b78 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc_88a00d696d08d55bd1b7ea18548e6dc7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_32243c10459a9b9325d7e418fe9e9451 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc_fd35f70f3dac313b5537a0c60b38dc2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc_32343ff7cb6f0452cbb142ce175f9440 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc_bd4a02a435fafe76386072a956fea121 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc_2dd32a027b2d765ba8c1071a94cf5c65 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc_70b7457eef065696772809dc8627c201 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc_b8c2770e6920350a995e6226693d2797 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc_776034be02dff32e0e9e0ce3a158360b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc_2b6f60439f0df9b04fb5dc8699720cb3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc_7ed56fb6be1c30407296140d4be4e11c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc_336c3aafbdaf40076c012509ce3bb908 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc_3e0f59a5e7e7affb24d3914df566861e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc_0bc66bbda974f4d70fdb35c285cabacc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc_d970ea7651e239fffa929a725f65e56a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc_6c6eb9e7c7312ea44202867f8fb72046 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc_ddc88da32b2765c7908fb63b2dcf7726 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_c2d13148eed7844dbcf0e57fd1f8caaf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_14fa683fb883b9547f78c2d1380aafc1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc_3bc6ce6d73639fb10dc0fff7e4f5036a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc_74f79559ac794d7ddbe9f6789bd0ee06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc_95da37d02c5de4915c7b700b83493d72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc_cb57162efb264f51503bfcc4762e6dd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc_aa3962a8c3b27ab7223cf1f939656dd1 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_e7306704ecde77a3b68666ca399c777d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_2428566e0a2b69e6dcd25ea523883752 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_07a2bee958e26c1662e05027929cc0c4 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2428566e0a2b69e6dcd25ea523883752, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_8b35a7ac8ea1908ef14ba5903ae59458 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_b94af50a7a28aa2c31ad841ef89794a1 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8b35a7ac8ea1908ef14ba5903ae59458, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17hc1f9d6666d0b3c60E = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !324
@alloc_37909da72598a72dc630559e02e88a40 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page.rs" }>, align 1
@alloc_3f1ced20105279b0944b88ea453f96e4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D0\00\00\00\0E\00\00\00" }>, align 8
@alloc_2c5fa592d8c2f3d8c0fe48a5960d9024 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D1\00\00\00\0E\00\00\00" }>, align 8
@alloc_618bb7f48ca2d47fa464a6a9648471c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D2\00\00\00\0E\00\00\00" }>, align 8
@alloc_82236e13cbc0c2f0f1ad91a6e86dd447 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D3\00\00\00\0E\00\00\00" }>, align 8
@alloc_05b59a2ecede78c8358587acab3943eb = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_9adaaeda530e60a914b4b1a812b64ee9 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_05b59a2ecede78c8358587acab3943eb, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_e637f9181b11d437b46a3b229f90ff2d = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_54a7bb754f73cc19a80f411dbaeede2b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h82b585128e04e5f3E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h49ebe6a83b77c876E" }>, align 8, !dbg !347
@alloc_33b38ed17f811d2d9c0ae72269382e55 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hdb8c1cd2aa033b92E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hd2eea6c608a52887E" }>, align 8, !dbg !358
@alloc_2d04f34c49fd32469d9fb093fee56732 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_323efa96658456ae93519ffa98d2fb0f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc_650203527b15c64a4f753ab85d5e73c4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_cf562a9d5b72243d076045b937719af5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_62dee01d13712bc34b376dfcbf090a7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_ab4ab28bf2d8b2394bee482a63379ea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_fa8ce10a02406d536f81a6d1a34f5dae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_ea811f8279ca741649d285690a060206 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_9d52222ee6edbb16dc25e84f6cd19a03 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_a80c07b965f7afb785a543a0ed99a28d = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer, ptr @alloc_9d52222ee6edbb16dc25e84f6cd19a03, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_09c0fb8d6a97e0bae395a8cc2fa174be = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_394c49cb3b968ab3294627bd400b6bcd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_09c0fb8d6a97e0bae395a8cc2fa174be, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_7dbf889c4646f27498b04e74a893bfc9 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h01f69b1f4bce386cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfff9e7aca76695b5E" }>, align 8, !dbg !369
@alloc_80c09ca433ea81d6b3a0264c44de55ca = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc_b457e14e532e5df6d1dd610fea8f93c5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc_8414242f6e692d2a9968f50684dee321 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc_4d5c031864f12060c5e19e58d795833f = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc_c35a81c35ed8801894f4dd4be694cdd4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc_036f2d6762fc914bd663145cc8efae12 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17hc77696c0a90c1a3bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2945f53fc61997b0E" }>, align 8, !dbg !378
@alloc_e586c157db65a89a65447732bfda5e04 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc_0d5cb03592b112afbbe1a94eb903b132 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc_dd8936737fe83d3ca2c12c3e57f06e7d = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc_5e7dcbf984fd5f356e631e4f53bf4c8f = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc_93bed4b718694894d6a4be8b6e3bc00c = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h8c6006eeb4970120E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1c39e02aefd796cE" }>, align 8, !dbg !392
@alloc_64ab1085534fe63b16468acc37de6316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc_a73d0e35045fd787c81346701178a687 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_af166f07c81c6f1f43facb3d46d2b1b8 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_83e027adf44c00c5636c3ad9327cbff3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_7e8830758d595aa86401bc31236e70d9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_1dcbb5ce5e627d83962a48ab5b2d30e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_99d26c0b219874888717d899ebef9310 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_836b1ca50347c7608571a510a04af5d2 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_df65a33fc906122276c2373cf3dadfe0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_0fd2cf5449c379fb2d1dfa8653b93d33 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_099f47db483af288584cccd2e6cd45c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_73fed57ecdfc0c8a6e01700927922fee = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_423f67172ab1c61bf609b1b5979c7904 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_bd0d7a11d94f110b224bededd3eea615 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3c9121c73b3ca7bd4d0dc09458e4ca54 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_04e6946a1fbfee24491af9ce7d6beabc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc_591edd8428415594649dd0765e61c1bd = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc_21324578705b3e29e1d50cfd294399df = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_8473f1e8c1559de425fef5632049d3ec = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_72562398d85991dd2b9fa08410339493 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_d1adf407ba86cd0b0853ef4b7c3df042 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc_bacdbc4f826faa44d922efc62cdc89f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_3cd17770600203f1f0a6125e01528d48 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0f019e3d47fd6e39c8f6e394ac082682 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_803a549ea6bd4b6d2f54e32af9154475 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_3130e5922af1666981d4b1a92c1c9c90 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_d50af00c2ad521c84f7380b8be63c1e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_7e69978ff0c9547827e6c2a1a1a42624 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_b91b344ee8d65b8a5808acbd4c8793c0 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_56210cd2eda51a0897d4a8ae05ba739a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b60833dfe9d7152efab861bc89ea0c54 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_5eb94a964f4e44a57663de8f144dc156 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_593defa7938df50164d817f0cfd4d23a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_8d53f88f3d7a93cc8e077ad1f33a9104 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1df2c1684cada007b2ee85606d3db575 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_6ba0ccf4bc0e7147ad03b9a461c3b871 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_17d7257c05cbd2a0f0325627d40d56e5 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_06b7117b18584b484638bd2e31f2c0da = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_04eb80e29d7a8a2546c9d4a57ad0a35e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_2167d3afaab2d6be8311548a92f121fd = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_637e3d682feeec8699edeaa487077351 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_565fbeee76b78f614b45f0e4de60d327 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_9cab844b3adefa1cf8a3e1fb50b53e8b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_3f25cddaa33e0015fc60a6f4108cdb86 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_e0f4f3e313283630a9b8570ed4004a61 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_878468e6ca3ee071fdc9642b45f9e302 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_de1297b283ef11133563bc0f4439f8ff = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_ef3cf46842062f323c057a8121f9703e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc_83d91b9c784bde285b1963f8558d3383 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc_377b59473549406b6f1ec59b10a6f930 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc_19d3e50ce6abf7d70e04aa8f2b4cd021 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc_dc90d5a02695d507dad390ccee86a9a4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc_b5c89721b99157a0fd7c3f0fc0db9988 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_45c100c2168fcc3a2c8e8658d8fa72d9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_3c836bdcb4a2196d4444e3ee070e29d4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_85e5c2d27dd4c283004b374e4e05a65b = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_42f9c29b8076e7504fa2e943015ad085 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_e01af9736b524006e5fb45ad54018c38 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_13c8bdb08f493416890b902d07d83f53 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_c63ced38b85c362fb8956d2e446283a2 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_213388318503421ba921859d9840e0d0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_0d9a022618f873ac219bcced4b49b3c4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_5ef0b7f853dad8dc0012b4b6d040f66b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_617f3d0f9750ad240377121c45925575 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_18ef5149a91f8fd299f078254cad3180 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_3e380dd631be11ede75479e8fe00ff1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_17a158e6a42a64ac6748510ec26c05ee = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_5bba4d24c07a9036ae9233aaff6232c6 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_9d4320166e103e0795016eb938cfd0c7 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_f7d8bfadf9baee29aaa910e129a0e64d = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_5be5ea04cc5cae854de752ee6fc0b1f7 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_acbe4e59274e5d7b6fea0de428eccbfd = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_1de5b8b60713a8c97fab0cf672607e09 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_07796cbc38a891ed9cebb75e2c5679a8 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc_12af9d2367133006951bb8451ee74c9f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc_f2d454b829913153a5819081b3682bc7 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc_313d8bbf74ab73e43c86e40d63f0a272 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc_51f9aa5dcaa5b22d835103377a098edb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc_65c64021bbb754f8522fbd95db167c02 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc_2f4fe2ba8be8857d8d709326c4649a1f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc_677ed602fede75cd9261793d21eb0813 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc_f6a9358950ec1349a43e73350c75bce0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc_56410eb15c1a0c73cd1e25e985d77d4e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc_a85527125fb9d1b0c401051e6d1e7aa4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc_a0116388acdf2b3b6b694c0b90de7fff = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h8d6329fb59500ebfE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h442781ef0c4c5cb6E" }>, align 8, !dbg !401
@alloc_67f33833c579fa50bbf60f379fb4d60e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc_cf30cdee6f4a4930774ceabe6622b7bd = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc_cfca1f07d92222b5c97bb5c0de9fcfbb = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc_783d816df70f5a5f1f4b396a80dd3305 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc_85c0d3064aec1b08ba3f573812e15308 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc_932323223ca66329388a60fd4c0ccc09 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc_77d19bb56f4f501426aae6adda6a93ba = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc_32c9e06596222b572d2c0103be8f59b1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc_345adc70ced25b29e518d09afb574f88 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc_0176df5cace98960386a459093c90bf4 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_3acab0b4698b4b5995e23f030a0671db = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_ceb3075fefa236549f114873fb6322c5 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_23183917709bfb7b18e2b27e64795080 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_00edffb2880c63885c07b8b63d984171 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_a49000a8806776ae52fbedb9a2638ec9 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_c5961b0ae9ae4a08564a612c72baa76c = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_4ae9b5b462839d60c41327e34c2f0e10 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_85cca595269f62c6435ecb629d2c0750 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_53cb917c5379fcf43f5faa3b3b79e7e8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_b58a2c4d86d96af7e04e5d661f572598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_da3386472e802af11e2daae8d71f4e5f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_c5393e416f6a9c358373398c6a9847ba = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_79753b9dc8b617e3709620f1856e0c93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_9936f540789596be08e844c2303cb4eb = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_f5206af8d2786a9a878ae388075bf233 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_7ef313dde9a96c8e9a29e6aa277d98ef = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_a94025a2df7033977ee2af5c062317bf = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_f0eed43fadb3dcdfb9210f44f842ca35 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_7281849548151185639d28fd7c0a5eac = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_a03ec7eaec177fc228db6cadc3af98d0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7281849548151185639d28fd7c0a5eac, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_350dbcb10d3dac789bff2c27a189e81f = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_7ec7b854ddb106bca3d2e3aadc6beb75 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_0698b50985094ab5232d42d450db30cb = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_3b8b4793b1ea451345d29976e468891f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_7ea326424015707213a4540a6b01ccbc = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_65c8d9334162f88c29e9094988ececd2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_f71adfd8f709c3a17b5ee7464b0e65a7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_9bd11bca8ae23cc51d3a6341c95b96fc = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_14a79a8e897526cc9db098787ad82623 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_e7459e65b76b299ed2a1432c4b4f7567 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_826c9a205ee91afd7a96fabeb2473cae = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_39fe69eff977a9c06b2c3eead5f36a7c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_6f1c269e29791eb3e3eba5768c9e1567 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_7bc910930806376fb8f9536a186e7134 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_430c7d8c98839de51a05c8fe3af9a348 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_b9fade50705e3555d0d831a1f9a510ab = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_22dd02062df0a0a83499a033127aebc3 = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_76e6faaf27d5c9129a7c31b16d4ffdcf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_22dd02062df0a0a83499a033127aebc3, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_ec5b1b162c2450c572509f04758eccff = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_c6278bda13d4e203e2ffdae4ef6347fb = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_3ebb970fb6c33a3b0fe01f3bf4af376e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_3a1e4c5d12171e7bfcd85ba51395866c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_1528d1162bff7baa34e9aa2de578cb61 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_1d6fa5f529e55e2b73521861ceb2d701 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_48ab5e7fe39f3329897899f9db12fc81 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_9b5da51e8e50cb45b94d88b16558de7d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_ca8f9c3c90ddb14657eef011778f0d79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_248573dbdb1f23c6f8497ef162ca133f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_33e28c56fe990dd47deb92a17608e414 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_301ac14af0c7742428f03f6fb56cbb88 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_4a4b1b5fd7f29778851f88943a80f7e2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_99472ab79f8778654111cd8cd4dce1f6 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_233a007a17452bb68262e3c1f40af172 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_28c2c26bc7b83b08dda497f27d5e048a = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_4ac2882683871e4ddfd9eb00ed3ca0f8 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_7fde2caa5e786cf03241bc614c426f83 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_98375afb55e90f96f57ab62a1fa27cd9 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc_6b11ef8a9190c43c951bec7a40cac59a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc_3b607e04088b2e7242a777869149471c = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc_e948a861ba631e650e60399081c93095 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc_5571647c858c361d1c071a9c1a49a0cd = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc_bea79a7c9df5c2071640f13b85c51d25 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc_280ce539e2c734d501835e1b4f95c081 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc_515a9f016097b7ad2231f4ad96fbb41e = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_270088cf93e65edde50733bc51c15e30 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_515a9f016097b7ad2231f4ad96fbb41e, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_747a0b7482a2129eb50740be0e7177f8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_4c9b6b069c5380fe8192d71e809390e7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_27097c54c41f8ec87311498f3d647372 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_ceddc304630e501171f8f2abc0a3543d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_0b077b1fa356f3d470e2a7108b6ebd0a = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_c71babe9862dd8a2a3503d16c9b86789 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7815300b954b67ee90ccc1cd901baaf3 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_8dd1ecb83146fedb5f2eb3909ab01554 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_7fe0cf0b681130b7f34badff7028b4c6 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_7e8fa1323df12a2587e570b6f5afbc88 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_d10f39d8e09d915ca6db293020f9b83a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_6f20379aa2a1d56d01c571e34dc2a40c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc_31b9803b92f4133f50a8f77a91f280cf = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h121da967925a4047E", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h2028332ed75fe012E" }>, align 8, !dbg !410
@alloc_f92b1a49cd2fef011d7606f6333298f2 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h1904b91eab9cc807E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3ee62ecdc5c365cE" }>, align 8, !dbg !421
@alloc_2feb0312c51e30b5442145f45f5b8b8c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc_c3f6f9be125b7bcc4f28552e6284928b = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc_2077f8aa27d09c38abe7ee1bd6e0b503 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_19d3aa44fa870b709dc54905bd836d40 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_4b243310d393492e5217a8107bf07d84 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_4779be00e11e2bd8325eff7e3ba8aad0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_f86c4fad9e5b2f292a414639f3972d45 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7cdabe8725204f339f10fa2c47255f59 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_895698829804386bab9259fb3a96be93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_eb59454be9eaca43bb58cc5b4a851242 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_f3b835bb8b1bf0d52df8a952e8472005 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_961ace3350b86d8f6207fa225e5d248d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_a2aea63e6daa2e56a54a4c2be176a4c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_f0005c400e1919e61758093b2c1e0bc3 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f2cff3224737832bf3283d1bbf20a43e = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_6002dcd457f8eb45878170b70ea4e3df = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_a32a9108c9973f3646e90a058f393001 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_e6e35f392acd713d7de76e1162317ce5 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc_49980782a71042ae11e58a340900d8a3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc_7aefa4edd509d1e01beb6cbfa55da994 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc_9a346fed4a296d7f961ca8b40349f5d4 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc_ba7c5867f1e4ad88a0ad2a64b2400b74 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc_2359a489fa80dab2ff88b5c5ca086f95 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc_8c279f6fe2d00a912f0609b5385ee7fa = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc_e3b2fe3143b841897a865d61b3099769 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc_d296a39fc8352e4a4eda252494e3d8b9 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc_91813877f6169bf19e0924c69ab08db8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc_e1df3c8194c100f265143459cc2d7a6a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc_b85089638dcd3819aca7f78ac05952f0 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc_9222da5245a20477d2129e95f30694dd = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc_b164a40d3b03f6b21d3a619353f3de17 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc_e7751901298353597d98b8e062ea85ab = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc_3414e2c18412015dde61e756ef61d832 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc_5298468628bd383f9e09c38789fe869d = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc_12ade667ddcbdc819bff7c8da75e703e = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc_43aee894ea03bcdce682555db8fcd659 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc_433399b1b6556fba543f3fa17b666005 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc_0bdd4e52f9f15ee4c7019b87d62298d7 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc_44be7b20aa20a15519790e74fbecfd5b = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc_a25e668a1c29e12f495471cbe2e22068 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc_2b5e24915c81070603c094976717fb4a = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc_cb7ad6a655d3152aaf7e993a5a603133 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc_783feeef52daefd25ee23910e55acba3 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc_b745c1ab226cb9315275421c6d234d8b = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e6e35f392acd713d7de76e1162317ce5, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_49980782a71042ae11e58a340900d8a3, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc_7aefa4edd509d1e01beb6cbfa55da994, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_9a346fed4a296d7f961ca8b40349f5d4, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_ba7c5867f1e4ad88a0ad2a64b2400b74, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_2359a489fa80dab2ff88b5c5ca086f95, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_8c279f6fe2d00a912f0609b5385ee7fa, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_e3b2fe3143b841897a865d61b3099769, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_d296a39fc8352e4a4eda252494e3d8b9, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_91813877f6169bf19e0924c69ab08db8, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_e1df3c8194c100f265143459cc2d7a6a, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_b85089638dcd3819aca7f78ac05952f0, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_9222da5245a20477d2129e95f30694dd, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_b164a40d3b03f6b21d3a619353f3de17, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc_e7751901298353597d98b8e062ea85ab, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_5298468628bd383f9e09c38789fe869d, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_12ade667ddcbdc819bff7c8da75e703e, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc_43aee894ea03bcdce682555db8fcd659, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc_433399b1b6556fba543f3fa17b666005, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_0bdd4e52f9f15ee4c7019b87d62298d7, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a25e668a1c29e12f495471cbe2e22068, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_2b5e24915c81070603c094976717fb4a, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_783feeef52daefd25ee23910e55acba3, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h1b99c2eea77c2483E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hca6e13c4f8d171f2E" }>, align 8, !dbg !430
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h5c4626c29884c312E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d7b6085415d3815E" }>, align 8, !dbg !438
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h8ae66d72c569782dE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9e5119d9567d205E" }>, align 8, !dbg !464
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h8982fd76e057df8cE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c7273001e1ab8faE" }>, align 8, !dbg !489
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h03c035a9365aa516E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h62ba1cee3713ed40E" }>, align 8, !dbg !517
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h31c85b07d622ade9E", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he1da5acec7141afcE" }>, align 8, !dbg !542
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h83da25025850dc07E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d3e6ccb6d60af82E" }>, align 8, !dbg !551
@alloc_c955a8fc1384540f87bc38e4121a6162 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc_db4171ae4a6e4093bf7f382a23d85368 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_ad42669f44e92ceb6ee20c82222f5d1b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_27dc1e3e8098ed70b6d5c9dc6fecc197 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_6fc3bfebaa11c75067ee8c67855c0e1b = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_8db982c715f12c3d6fff79a292ea56de = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_bee90358a428637f2b2e924b432c1168 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_965ebe843576369e4be87855c2dd9d5d = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_21f34dbfe73bf3c2a46ca560620af5ee = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_65b5e1b37bb8669586518fe1db400d56 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_831a0aacdf0f1226b44faf912cfe4c70 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_6c41f34769b7ae3bdb2c01f429ceb4a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_b10b0f7e88f2e6a647488ef7d000dc57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_bc9bdefa257a580b61270336b68a564d = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc_d04655f6c5018b01ec3c6e09ea9b9b15 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc_b59578317741371a4033d59e4adbb89b = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc_4b712cb8288b26717e06a22c963b4921 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc_4322e2131bfeb91799eb52a37674f543 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc_2c2f7dfa132a9546329c76f0c8be6306 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc_1d021a359ec23a646761bad3e1526fa4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc_09f3893f7c633b1523c5f4f9a23e3cc3 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc_c86c3c9eb78bb2acff6ff35bb14839f8 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc_80b114fb6ac4f8f512c31de1e61941db = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc_64745f184c81f62da7602c9e2b10a4c8 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc_6ad77b3be6a3944d6ce80c0365ddb31a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc_b61f2032cbc3d090a75b07f8aa767b03 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc_fed11176ff4da6a94b16acb7477b7288 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc_2cc5d2992d3ac05d8f5c53377da74273 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc_59d76f6704edfe5daff03d376ffd4f11 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc_3a21bdc4d346f56b28c0449f15bf0a4f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc_239c6a21892f0322d8d6119767691661 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc_b7a152112125deca422bf9d901c258b8 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc_0c6b6138cf71a77dbd5246027014c008 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc_96abca9bcf0289be18b0174890500370 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc_98d1fdfdfa3e3c6a28fa90462ffc134e = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc_70e890022e97a2e07df89c3273dce6d5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc_bf07de937f9dd1f553a71f394fd9dd05 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h1efc4878fcb3f726E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5db7c9b0900f0b00E" }>, align 8, !dbg !563
@alloc_7b2cc78064fe03c3405ca8a2529e3046 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17he4ffbbbe1fda0eacE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb40937ba8766161cE" }>, align 8, !dbg !581
@alloc_38e2335b87cc4a299f12c32e03854b05 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc_dd40e5863eb869d932ee7b157e155ab8 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h1f9fc9c4000aa43fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3caa4d0ae0a0872aE" }>, align 8, !dbg !597
@alloc_84ae1eb1df5c6189d150b58f2d584f50 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc_3ba9f8e95362044024541af4b4058bfe = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc_4d43d5d7bf152c99f3bc8ea52b75e43d = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc_285daa4d0b1023762cfae8e4b10d7b44 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc_6c342f467cee9eb46aaa013cf1ccd49c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h4ed00c7419008158E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed99183b3a3d328cE" }>, align 8, !dbg !606
@alloc_d412c2ec2cb2f769019259776819e198 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc_1e53ba104d58866e1181caf8b9b4ff0f = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc_48e50f37464ed1f26e22a292f2b34de7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h1cac8565e48109f8E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd45796de4d0b8789E" }>, align 8, !dbg !619
@alloc_ac2844eb38dd880c45087eb2263984ec = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h38de9aebfd7f4f91E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e2393566d811575E" }>, align 8, !dbg !627
@alloc_c6ac8b74fec8dabeaf603ceb05cce202 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc_bf4db639885a360b75c94e25c1200b09 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc_e3e1c33a94341d12adc71a813cabc58a = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17hd7d32ef626f2b641E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h12dfa3c7d967aafbE" }>, align 8, !dbg !639
@alloc_805c84506a9de2c27b85e017759cf18e = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc_41c8c1c0eecfc69de30a9c2c27b916de = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hb4ca6eeb1d20735fE", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h89d942288a86255bE" }>, align 8, !dbg !648
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hb284aa150f755db6E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb33c96fdb8145412E" }>, align 8, !dbg !711
@alloc_255a2bfa7c3628a36355234172e1c706 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h73a6aca7031876e2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65237414b0549a58E" }>, align 8, !dbg !720
@alloc_d408b2d4a318285f06540f038d8f9567 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h0ddbe1c7d7e486d3E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c26e19c152f83e3E" }>, align 8, !dbg !729
@alloc_94657c504be2388292c096e8164cb1aa = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h282999ec89c05712E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eea9e8e6586e31eE" }>, align 8, !dbg !738
@alloc_566508f82726b088e9b31614fbd7f6c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc_70d0f5fb7518bbc6fd53a741e94dca51 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc_2c85744c717760a85b03e5ba9dac3a74 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc_bfd03b28f1eb0f1516855fd7f594e951 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc_46c8cf39a32c3e5dbefc978ba68743fb = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc_56ac6cc87769dce11ccb7c003db4b3c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_4a70e343dc779c31ae78142f428af841 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_dafaffa2078a5eff3d59803b86ffd622 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_df690a2a46b93ddfad910ba9bbe39b79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_41a8ce9be0bffda31b3d408290af97da = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_54d135570180754451080559d9111855 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_f42e391d754b8bfb22f215449ac9bf70 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_3ace88701dbfa5797defbe569bd66cce = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_ceacba38f9a100163241bf15528d8f0b = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_92edb757e61ffda4211bf210439c8bfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_5a7eac48c026860f717ab651c379a98d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_eafdc2fc022de29bf3865126c27f395d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_c96d9278b59346ccfdcb09ad903ad7ac = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_29b2c604ae79ad34fd4794fe8fe1e55d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_9cfed65a90167f569ceede92e32ecd41 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_ef70afa07e97f03ea0d6b174f2b260dc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_b5acc0dad1b60c33a9330540645b56db = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_6ac50574536ff49aa367f62b88c020ad = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_84a60f40cc665e993380e8869e013c65 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_c1ee36a2ca5655f338c32dfb0848c1c2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_6c9c238293b27621b285d3f3f0315ab2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d6e90771ba36bcbd7a76cdf267ebff76 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_51c708f532f8bd3b460099dd591760ff = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc_a8ce44ce3845b24ba5dfeef8cfda2d65 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc_c80e08efdaead885d3a45381e5cd20f1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc_460442126579dd15a4cc4f66a722a171 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc_da1d77dfe6c47b0702ad778dd22ebff8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc_e813fda33c33e38665803c55f01a1a57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc_a8dbd27176c38bc9e64e411c4f427e55 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc_2b146486e0c0afe34bcc1d3cb9dba7da = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc_aef9fa4754c9b4fc5a7f6619d0497dbd = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc_2b5f13e3e381e4ce480fe877b2654bbe = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a8dbd27176c38bc9e64e411c4f427e55, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_2b146486e0c0afe34bcc1d3cb9dba7da, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_aef9fa4754c9b4fc5a7f6619d0497dbd, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17hfa4cfed51e0579feE", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hfb9dc7f60dcb6ca2E" }>, align 8, !dbg !747
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h370723427e02010aE", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h54bdf75d055f04c5E" }>, align 8, !dbg !755
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h9944bbbd66875650E", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h187a19e336772767E" }>, align 8, !dbg !764
@alloc_e5e0822bae167f253a4cb2947d762ec0 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc_e935021b2c7ba681913f048554e1c5c1 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc_2024958bb37f15a1794a32079e00722f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc_bd79480061b020810849620981049cb4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc_2b7001d9e7e041cffc3e8ea213d6350c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc_e85c31827ed554be766c198415c741b5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_1f0cb997af4f3e81a37f09e897bba0b3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_ed571738fca5c0da22b89e04bb9ebe9a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2c13fcb0336e921dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !854 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !926, metadata !DIExpression()), !dbg !931
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !932
  %e.0 = load i64, ptr %6, align 8, !dbg !932, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !932
  %e.1 = load i64, ptr %7, align 8, !dbg !932
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !932
  store i64 %e.0, ptr %8, align 8, !dbg !932
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !932
  store i64 %e.1, ptr %9, align 8, !dbg !932
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !927, metadata !DIExpression()), !dbg !934
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !944
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !946
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !946
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !947
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !947
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !948
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !948
  store i64 %_3.0, ptr %14, align 8, !dbg !948
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !948
  store i64 %_3.1, ptr %15, align 8, !dbg !948
  store i64 1, ptr %0, align 8, !dbg !948
  ret void, !dbg !949
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8e3baa7e9e4005b2E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !950 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !980, metadata !DIExpression()), !dbg !984
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !985
  %e.0 = load i64, ptr %6, align 8, !dbg !985, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !985
  %e.1 = load i64, ptr %7, align 8, !dbg !985
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !985
  store i64 %e.0, ptr %8, align 8, !dbg !985
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !985
  store i64 %e.1, ptr %9, align 8, !dbg !985
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !981, metadata !DIExpression()), !dbg !986
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !987
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !989
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !989
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !990
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !990
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !991
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !991
  store i64 %_3.0, ptr %14, align 8, !dbg !991
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !991
  store i64 %_3.1, ptr %15, align 8, !dbg !991
  store i64 1, ptr %0, align 8, !dbg !991
  ret void, !dbg !992
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd80661e43f337929E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !993 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1023, metadata !DIExpression()), !dbg !1027
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1028
  %e.0 = load i64, ptr %6, align 8, !dbg !1028, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1028
  %e.1 = load i64, ptr %7, align 8, !dbg !1028
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1028
  store i64 %e.0, ptr %8, align 8, !dbg !1028
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1028
  store i64 %e.1, ptr %9, align 8, !dbg !1028
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1024, metadata !DIExpression()), !dbg !1029
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !1030
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !1032
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1032
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1033
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1033
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1034
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1034
  store i64 %_3.0, ptr %14, align 8, !dbg !1034
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1034
  store i64 %_3.1, ptr %15, align 8, !dbg !1034
  store i64 1, ptr %0, align 8, !dbg !1034
  ret void, !dbg !1035
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h19703a9fe4e8f626E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1043, metadata !DIExpression()), !dbg !1045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1044, metadata !DIExpression()), !dbg !1046
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hdcdabe45190f8a7bE"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1047
  ret i1 %0, !dbg !1048
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h12dfa3c7d967aafbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1055, metadata !DIExpression()), !dbg !1059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  %_3 = load ptr, ptr %self, align 8, !dbg !1061, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h49ebe6a83b77c876E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1063
  ret i1 %0, !dbg !1064
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1410c9daf6b54ce3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1070, metadata !DIExpression()), !dbg !1074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1071, metadata !DIExpression()), !dbg !1075
  %_3 = load ptr, ptr %self, align 8, !dbg !1076, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3fea4974a903001E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1077
  ret i1 %0, !dbg !1078
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h24f648699c8e8ea7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1079 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1089, metadata !DIExpression()), !dbg !1091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1090, metadata !DIExpression()), !dbg !1092
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1093
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1093, !nonnull !19, !align !1062, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1093
  %_3.1 = load i64, ptr %1, align 8, !dbg !1093, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd69dee275236f9adE"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1094
  ret i1 %2, !dbg !1095
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2945f53fc61997b0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1096 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1101, metadata !DIExpression()), !dbg !1105
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1102, metadata !DIExpression()), !dbg !1106
  %_3 = load ptr, ptr %self, align 8, !dbg !1107, !nonnull !19, !align !1108, !noundef !19
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4bed500816d20f9E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1109
  ret i1 %0, !dbg !1110
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h394cb48a1c8f7e70E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1111 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1116, metadata !DIExpression()), !dbg !1120
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1117, metadata !DIExpression()), !dbg !1121
  %_3 = load ptr, ptr %self, align 8, !dbg !1122, !nonnull !19, !align !1123, !noundef !19
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hca6e13c4f8d171f2E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1124
  ret i1 %0, !dbg !1125
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c26e19c152f83e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1126 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1131, metadata !DIExpression()), !dbg !1135
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1132, metadata !DIExpression()), !dbg !1136
  %_3 = load ptr, ptr %self, align 8, !dbg !1137, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ff17e4353a1afffE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1138
  ret i1 %0, !dbg !1139
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3caa4d0ae0a0872aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1140 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1145, metadata !DIExpression()), !dbg !1149
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1146, metadata !DIExpression()), !dbg !1150
  %_3 = load ptr, ptr %self, align 8, !dbg !1151, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h963429a667752b13E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1152
  ret i1 %0, !dbg !1153
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e2393566d811575E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1154 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1159, metadata !DIExpression()), !dbg !1163
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1160, metadata !DIExpression()), !dbg !1164
  %_3 = load ptr, ptr %self, align 8, !dbg !1165, !nonnull !19, !align !1108, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h61fe92f991abe948E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1166
  ret i1 %0, !dbg !1167
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65237414b0549a58E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1168 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1173, metadata !DIExpression()), !dbg !1177
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1174, metadata !DIExpression()), !dbg !1178
  %_3 = load ptr, ptr %self, align 8, !dbg !1179, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h77658f5cd74a7e16E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1180
  ret i1 %0, !dbg !1181
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d3e6ccb6d60af82E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1182 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1187, metadata !DIExpression()), !dbg !1191
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1188, metadata !DIExpression()), !dbg !1192
  %_3 = load ptr, ptr %self, align 8, !dbg !1193, !nonnull !19, !align !1123, !noundef !19
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hfd45c42f74bb04f8E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1194
  ret i1 %0, !dbg !1195
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h802d8de3aad428c8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1196 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1206, metadata !DIExpression()), !dbg !1210
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1207, metadata !DIExpression()), !dbg !1211
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1212
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1212, !nonnull !19, !align !1062, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1212
  %_3.1 = load i64, ptr %1, align 8, !dbg !1212, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7e1a6a469a5665e4E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1213
  ret i1 %2, !dbg !1214
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eea9e8e6586e31eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1215 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1220, metadata !DIExpression()), !dbg !1224
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1221, metadata !DIExpression()), !dbg !1225
  %_3 = load ptr, ptr %self, align 8, !dbg !1226, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h065c0dea1723dca0E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1227
  ret i1 %0, !dbg !1228
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb33c96fdb8145412E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1229 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1234, metadata !DIExpression()), !dbg !1238
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1235, metadata !DIExpression()), !dbg !1239
  %_3 = load ptr, ptr %self, align 8, !dbg !1240, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hd2eea6c608a52887E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1241
  ret i1 %0, !dbg !1242
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb40937ba8766161cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1243 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1248, metadata !DIExpression()), !dbg !1252
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1249, metadata !DIExpression()), !dbg !1253
  %_3 = load ptr, ptr %self, align 8, !dbg !1254, !nonnull !19, !align !1062, !noundef !19
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd45796de4d0b8789E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1255
  ret i1 %0, !dbg !1256
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he1454f0772173c09E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1257 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1267, metadata !DIExpression()), !dbg !1269
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1268, metadata !DIExpression()), !dbg !1270
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1271
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1271, !nonnull !19, !align !1123, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1271
  %_3.1 = load i64, ptr %1, align 8, !dbg !1271, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4d6e3028bb4f1cbE"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1272
  ret i1 %2, !dbg !1273
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed99183b3a3d328cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1274 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1279, metadata !DIExpression()), !dbg !1283
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1280, metadata !DIExpression()), !dbg !1284
  %_3 = load ptr, ptr %self, align 8, !dbg !1285, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd37f63d61f31db19E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1286
  ret i1 %0, !dbg !1287
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3b4bd9de19ae3c2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1288 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1293, metadata !DIExpression()), !dbg !1297
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1294, metadata !DIExpression()), !dbg !1298
  %_3 = load ptr, ptr %self, align 8, !dbg !1299, !nonnull !19, !align !1062, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h77f885b999889171E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1300
  ret i1 %0, !dbg !1301
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17hc5f34ba2b65997aaE"(ptr align 2 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1302 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1325
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1318, metadata !DIExpression()), !dbg !1326
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hde9f3c793fe2b1e1E(ptr align 8 %range, i64 16) #8, !dbg !1327
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1327
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1327
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1327
  store i64 %range.0, ptr %6, align 8, !dbg !1327
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1327
  store i64 %range.1, ptr %7, align 8, !dbg !1327
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1319, metadata !DIExpression()), !dbg !1328
  %_6 = icmp ult i64 %range.0, 16, !dbg !1329
  %_5 = xor i1 %_6, true, !dbg !1330
  br i1 %_5, label %bb2, label %bb3, !dbg !1330

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1331
  %_9 = xor i1 %_10, true, !dbg !1332
  br i1 %_9, label %bb4, label %bb5, !dbg !1332

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1330
  unreachable, !dbg !1330

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1333
  %_13 = xor i1 %_14, true, !dbg !1334
  br i1 %_13, label %bb6, label %bb7, !dbg !1334

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1332
  unreachable, !dbg !1332

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1335, !noundef !19
  %_23.0 = sub i64 16, %range.1, !dbg !1336
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1336
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1336
  br i1 %8, label %panic, label %bb8, !dbg !1336

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1334
  unreachable, !dbg !1334

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 16, !dbg !1335
  %9 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1335
  br i1 %9, label %bb9, label %panic1, !dbg !1335

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1336
  unreachable, !dbg !1336

bb9:                                              ; preds = %bb8
  %10 = trunc i64 %_23.0 to i16, !dbg !1335
  %11 = and i16 %10, 15, !dbg !1335
  %_19 = shl i16 %_20, %11, !dbg !1335
  %_27.0 = sub i64 16, %range.1, !dbg !1337
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1337
  %12 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1337
  br i1 %12, label %panic2, label %bb10, !dbg !1337

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 16, !dbg !1335
  %13 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1335
  br i1 %13, label %bb11, label %panic3, !dbg !1335

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1337
  unreachable, !dbg !1337

bb11:                                             ; preds = %bb10
  %14 = trunc i64 %_27.0 to i16, !dbg !1335
  %15 = and i16 %14, 15, !dbg !1335
  %bits = lshr i16 %_19, %15, !dbg !1335
  store i16 %bits, ptr %bits.dbg.spill, align 2, !dbg !1335
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1321, metadata !DIExpression()), !dbg !1338
  %_30 = icmp ult i64 %range.0, 16, !dbg !1339
  %16 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1339
  br i1 %16, label %bb12, label %panic4, !dbg !1339

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335

bb12:                                             ; preds = %bb11
  %17 = trunc i64 %range.0 to i16, !dbg !1339
  %18 = and i16 %17, 15, !dbg !1339
  %19 = lshr i16 %bits, %18, !dbg !1339
  ret i16 %19, !dbg !1340

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1339
  unreachable, !dbg !1339
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h0eb63bbada794e36E"(ptr align 8 %self, i64 %bit, ptr align 8 %0) unnamed_addr #0 !dbg !1341 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1346, metadata !DIExpression()), !dbg !1348
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1347, metadata !DIExpression()), !dbg !1349
  %_4 = icmp ult i64 %bit, 64, !dbg !1350
  %_3 = xor i1 %_4, true, !dbg !1351
  br i1 %_3, label %bb1, label %bb2, !dbg !1351

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1352, !noundef !19
  %_9 = icmp ult i64 %bit, 64, !dbg !1353
  %1 = call i1 @llvm.expect.i1(i1 %_9, i1 true), !dbg !1353
  br i1 %1, label %bb3, label %panic, !dbg !1353

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_6923360c3161738641b3989c6181ce08, i64 40, ptr align 8 %0) #9, !dbg !1351
  unreachable, !dbg !1351

bb3:                                              ; preds = %bb2
  %2 = and i64 %bit, 63, !dbg !1353
  %_8 = shl i64 1, %2, !dbg !1353
  %_6 = and i64 %_7, %_8, !dbg !1354
  %3 = icmp ne i64 %_6, 0, !dbg !1354
  ret i1 %3, !dbg !1355

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %0) #9, !dbg !1353
  unreachable, !dbg !1353
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE"(ptr align 8 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1356 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1360, metadata !DIExpression()), !dbg !1366
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1361, metadata !DIExpression()), !dbg !1367
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hde9f3c793fe2b1e1E(ptr align 8 %range, i64 64) #8, !dbg !1368
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1368
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1368
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1368
  store i64 %range.0, ptr %6, align 8, !dbg !1368
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1368
  store i64 %range.1, ptr %7, align 8, !dbg !1368
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1362, metadata !DIExpression()), !dbg !1369
  %_6 = icmp ult i64 %range.0, 64, !dbg !1370
  %_5 = xor i1 %_6, true, !dbg !1371
  br i1 %_5, label %bb2, label %bb3, !dbg !1371

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1372
  %_9 = xor i1 %_10, true, !dbg !1373
  br i1 %_9, label %bb4, label %bb5, !dbg !1373

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1371
  unreachable, !dbg !1371

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1374
  %_13 = xor i1 %_14, true, !dbg !1375
  br i1 %_13, label %bb6, label %bb7, !dbg !1375

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1373
  unreachable, !dbg !1373

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1376, !noundef !19
  %_23.0 = sub i64 64, %range.1, !dbg !1377
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1377
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1377
  br i1 %8, label %panic, label %bb8, !dbg !1377

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1375
  unreachable, !dbg !1375

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1376
  %9 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1376
  br i1 %9, label %bb9, label %panic1, !dbg !1376

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1377
  unreachable, !dbg !1377

bb9:                                              ; preds = %bb8
  %10 = and i64 %_23.0, 63, !dbg !1376
  %_19 = shl i64 %_20, %10, !dbg !1376
  %_27.0 = sub i64 64, %range.1, !dbg !1378
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1378
  %11 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1378
  br i1 %11, label %panic2, label %bb10, !dbg !1378

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1376
  unreachable, !dbg !1376

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1376
  %12 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1376
  br i1 %12, label %bb11, label %panic3, !dbg !1376

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1378
  unreachable, !dbg !1378

bb11:                                             ; preds = %bb10
  %13 = and i64 %_27.0, 63, !dbg !1376
  %bits = lshr i64 %_19, %13, !dbg !1376
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1376
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1364, metadata !DIExpression()), !dbg !1379
  %_30 = icmp ult i64 %range.0, 64, !dbg !1380
  %14 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1380
  br i1 %14, label %bb12, label %panic4, !dbg !1380

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1376
  unreachable, !dbg !1376

bb12:                                             ; preds = %bb11
  %15 = and i64 %range.0, 63, !dbg !1380
  %16 = lshr i64 %bits, %15, !dbg !1380
  ret i64 %16, !dbg !1381

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1380
  unreachable, !dbg !1380
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h54c652b39649ff2bE"(ptr align 8 %self, i64 %0, ptr align 8 %1) unnamed_addr #0 !dbg !1382 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1397
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1390, metadata !DIExpression()), !dbg !1398
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hb9aa21ad5de94768E(ptr align 8 %range, i64 64) #8, !dbg !1399
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1399
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1399
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1399
  store i64 %range.0, ptr %3, align 8, !dbg !1399
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1399
  store i64 %range.1, ptr %4, align 8, !dbg !1399
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1400
  %_6 = icmp ult i64 %range.0, 64, !dbg !1401
  %_5 = xor i1 %_6, true, !dbg !1402
  br i1 %_5, label %bb2, label %bb3, !dbg !1402

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1403
  %_9 = xor i1 %_10, true, !dbg !1404
  br i1 %_9, label %bb4, label %bb5, !dbg !1404

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %1) #9, !dbg !1402
  unreachable, !dbg !1402

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1405
  %_13 = xor i1 %_14, true, !dbg !1406
  br i1 %_13, label %bb6, label %bb7, !dbg !1406

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %1) #9, !dbg !1404
  unreachable, !dbg !1404

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1407, !noundef !19
  %_23.0 = sub i64 64, %range.1, !dbg !1408
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1408
  %5 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1408
  br i1 %5, label %panic, label %bb8, !dbg !1408

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %1) #9, !dbg !1406
  unreachable, !dbg !1406

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1407
  %6 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1407
  br i1 %6, label %bb9, label %panic1, !dbg !1407

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1408
  unreachable, !dbg !1408

bb9:                                              ; preds = %bb8
  %7 = and i64 %_23.0, 63, !dbg !1407
  %_19 = shl i64 %_20, %7, !dbg !1407
  %_27.0 = sub i64 64, %range.1, !dbg !1409
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1409
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1409
  br i1 %8, label %panic2, label %bb10, !dbg !1409

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1407
  unreachable, !dbg !1407

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1407
  %9 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1407
  br i1 %9, label %bb11, label %panic3, !dbg !1407

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1409
  unreachable, !dbg !1409

bb11:                                             ; preds = %bb10
  %10 = and i64 %_27.0, 63, !dbg !1407
  %bits = lshr i64 %_19, %10, !dbg !1407
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1407
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1393, metadata !DIExpression()), !dbg !1410
  %_30 = icmp ult i64 %range.0, 64, !dbg !1411
  %11 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1411
  br i1 %11, label %bb12, label %panic4, !dbg !1411

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1407
  unreachable, !dbg !1407

bb12:                                             ; preds = %bb11
  %12 = and i64 %range.0, 63, !dbg !1411
  %13 = lshr i64 %bits, %12, !dbg !1411
  ret i64 %13, !dbg !1412

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1411
  unreachable, !dbg !1411
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h536088d457bd0ae8E"(ptr align 8 %self, i64 %0, i64 %value, ptr align 8 %1) unnamed_addr #0 !dbg !1413 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1418, metadata !DIExpression()), !dbg !1425
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1419, metadata !DIExpression()), !dbg !1426
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1420, metadata !DIExpression()), !dbg !1427
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hb9aa21ad5de94768E(ptr align 8 %range, i64 64) #8, !dbg !1428
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1428
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1428
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1428
  store i64 %range.0, ptr %3, align 8, !dbg !1428
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1428
  store i64 %range.1, ptr %4, align 8, !dbg !1428
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1421, metadata !DIExpression()), !dbg !1429
  %_7 = icmp ult i64 %range.0, 64, !dbg !1430
  %_6 = xor i1 %_7, true, !dbg !1431
  br i1 %_6, label %bb2, label %bb3, !dbg !1431

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1432
  %_10 = xor i1 %_11, true, !dbg !1433
  br i1 %_10, label %bb4, label %bb5, !dbg !1433

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %1) #9, !dbg !1431
  unreachable, !dbg !1431

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1434
  %_14 = xor i1 %_15, true, !dbg !1435
  br i1 %_14, label %bb6, label %bb7, !dbg !1435

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %1) #9, !dbg !1433
  unreachable, !dbg !1433

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1436
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1436
  %5 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1436
  br i1 %5, label %panic, label %bb8, !dbg !1436

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %1) #9, !dbg !1435
  unreachable, !dbg !1435

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1437
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1437
  %6 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1437
  br i1 %6, label %panic1, label %bb9, !dbg !1437

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1436
  unreachable, !dbg !1436

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1438
  %7 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1438
  br i1 %7, label %bb10, label %panic2, !dbg !1438

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1437
  unreachable, !dbg !1437

bb10:                                             ; preds = %bb9
  %8 = and i64 %_28.0, 63, !dbg !1438
  %_22 = shl i64 %value, %8, !dbg !1438
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1439
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1439
  %9 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1439
  br i1 %9, label %panic3, label %bb11, !dbg !1439

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1440
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1440
  %10 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1440
  br i1 %10, label %panic4, label %bb12, !dbg !1440

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1439
  unreachable, !dbg !1439

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1438
  %11 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1438
  br i1 %11, label %bb13, label %panic5, !dbg !1438

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1440
  unreachable, !dbg !1440

bb13:                                             ; preds = %bb12
  %12 = and i64 %_35.0, 63, !dbg !1438
  %_21 = lshr i64 %_22, %12, !dbg !1438
  %_20 = icmp eq i64 %_21, %value, !dbg !1438
  %_19 = xor i1 %_20, true, !dbg !1441
  br i1 %_19, label %bb14, label %bb15, !dbg !1441

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1442
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1442
  %13 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1442
  br i1 %13, label %panic6, label %bb16, !dbg !1442

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 %1) #9, !dbg !1441
  unreachable, !dbg !1441

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1443
  %14 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1443
  br i1 %14, label %bb17, label %panic7, !dbg !1443

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1442
  unreachable, !dbg !1442

bb17:                                             ; preds = %bb16
  %15 = and i64 %_46.0, 63, !dbg !1443
  %_42 = shl i64 -1, %15, !dbg !1443
  %_50.0 = sub i64 64, %range.1, !dbg !1444
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1444
  %16 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1444
  br i1 %16, label %panic8, label %bb18, !dbg !1444

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1443
  %17 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1443
  br i1 %17, label %bb19, label %panic9, !dbg !1443

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1444
  unreachable, !dbg !1444

bb19:                                             ; preds = %bb18
  %18 = and i64 %_50.0, 63, !dbg !1443
  %_41 = lshr i64 %_42, %18, !dbg !1443
  %_53 = icmp ult i64 %range.0, 64, !dbg !1443
  %19 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1443
  br i1 %19, label %bb20, label %panic10, !dbg !1443

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb20:                                             ; preds = %bb19
  %20 = and i64 %range.0, 63, !dbg !1443
  %_40 = lshr i64 %_41, %20, !dbg !1443
  %_55 = icmp ult i64 %range.0, 64, !dbg !1445
  %21 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1445
  br i1 %21, label %bb21, label %panic11, !dbg !1445

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1443
  unreachable, !dbg !1443

bb21:                                             ; preds = %bb20
  %22 = and i64 %range.0, 63, !dbg !1445
  %_39 = shl i64 %_40, %22, !dbg !1445
  %bitmask = xor i64 %_39, -1, !dbg !1446
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1446
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1423, metadata !DIExpression()), !dbg !1447
  %_57 = load i64, ptr %self, align 8, !dbg !1448, !noundef !19
  %_56 = and i64 %_57, %bitmask, !dbg !1449
  %_60 = icmp ult i64 %range.0, 64, !dbg !1450
  %23 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1450
  br i1 %23, label %bb22, label %panic12, !dbg !1450

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1445
  unreachable, !dbg !1445

bb22:                                             ; preds = %bb21
  %24 = and i64 %range.0, 63, !dbg !1450
  %_58 = shl i64 %value, %24, !dbg !1450
  %25 = or i64 %_56, %_58, !dbg !1451
  store i64 %25, ptr %self, align 8, !dbg !1451
  ret ptr %self, !dbg !1452

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1450
  unreachable, !dbg !1450
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value, ptr align 8 %2) unnamed_addr #0 !dbg !1453 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1457, metadata !DIExpression()), !dbg !1464
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1458, metadata !DIExpression()), !dbg !1465
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1459, metadata !DIExpression()), !dbg !1466
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hde9f3c793fe2b1e1E(ptr align 8 %range, i64 64) #8, !dbg !1467
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1467
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1467
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1467
  store i64 %range.0, ptr %6, align 8, !dbg !1467
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1467
  store i64 %range.1, ptr %7, align 8, !dbg !1467
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1460, metadata !DIExpression()), !dbg !1468
  %_7 = icmp ult i64 %range.0, 64, !dbg !1469
  %_6 = xor i1 %_7, true, !dbg !1470
  br i1 %_6, label %bb2, label %bb3, !dbg !1470

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1471
  %_10 = xor i1 %_11, true, !dbg !1472
  br i1 %_10, label %bb4, label %bb5, !dbg !1472

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1470
  unreachable, !dbg !1470

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1473
  %_14 = xor i1 %_15, true, !dbg !1474
  br i1 %_14, label %bb6, label %bb7, !dbg !1474

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1472
  unreachable, !dbg !1472

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1475
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1475
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1475
  br i1 %8, label %panic, label %bb8, !dbg !1475

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1474
  unreachable, !dbg !1474

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1476
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1476
  %9 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1476
  br i1 %9, label %panic1, label %bb9, !dbg !1476

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1475
  unreachable, !dbg !1475

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1477
  %10 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1477
  br i1 %10, label %bb10, label %panic2, !dbg !1477

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1476
  unreachable, !dbg !1476

bb10:                                             ; preds = %bb9
  %11 = and i64 %_28.0, 63, !dbg !1477
  %_22 = shl i64 %value, %11, !dbg !1477
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1478
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1478
  %12 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1478
  br i1 %12, label %panic3, label %bb11, !dbg !1478

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1479
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1479
  %13 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1479
  br i1 %13, label %panic4, label %bb12, !dbg !1479

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1478
  unreachable, !dbg !1478

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1477
  %14 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1477
  br i1 %14, label %bb13, label %panic5, !dbg !1477

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1479
  unreachable, !dbg !1479

bb13:                                             ; preds = %bb12
  %15 = and i64 %_35.0, 63, !dbg !1477
  %_21 = lshr i64 %_22, %15, !dbg !1477
  %_20 = icmp eq i64 %_21, %value, !dbg !1477
  %_19 = xor i1 %_20, true, !dbg !1480
  br i1 %_19, label %bb14, label %bb15, !dbg !1480

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1481
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1481
  %16 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1481
  br i1 %16, label %panic6, label %bb16, !dbg !1481

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 %2) #9, !dbg !1480
  unreachable, !dbg !1480

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1482
  %17 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1482
  br i1 %17, label %bb17, label %panic7, !dbg !1482

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1481
  unreachable, !dbg !1481

bb17:                                             ; preds = %bb16
  %18 = and i64 %_46.0, 63, !dbg !1482
  %_42 = shl i64 -1, %18, !dbg !1482
  %_50.0 = sub i64 64, %range.1, !dbg !1483
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1483
  %19 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1483
  br i1 %19, label %panic8, label %bb18, !dbg !1483

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1482
  %20 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1482
  br i1 %20, label %bb19, label %panic9, !dbg !1482

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1483
  unreachable, !dbg !1483

bb19:                                             ; preds = %bb18
  %21 = and i64 %_50.0, 63, !dbg !1482
  %_41 = lshr i64 %_42, %21, !dbg !1482
  %_53 = icmp ult i64 %range.0, 64, !dbg !1482
  %22 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1482
  br i1 %22, label %bb20, label %panic10, !dbg !1482

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb20:                                             ; preds = %bb19
  %23 = and i64 %range.0, 63, !dbg !1482
  %_40 = lshr i64 %_41, %23, !dbg !1482
  %_55 = icmp ult i64 %range.0, 64, !dbg !1484
  %24 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1484
  br i1 %24, label %bb21, label %panic11, !dbg !1484

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1482
  unreachable, !dbg !1482

bb21:                                             ; preds = %bb20
  %25 = and i64 %range.0, 63, !dbg !1484
  %_39 = shl i64 %_40, %25, !dbg !1484
  %bitmask = xor i64 %_39, -1, !dbg !1485
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1485
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1462, metadata !DIExpression()), !dbg !1486
  %_57 = load i64, ptr %self, align 8, !dbg !1487, !noundef !19
  %_56 = and i64 %_57, %bitmask, !dbg !1488
  %_60 = icmp ult i64 %range.0, 64, !dbg !1489
  %26 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1489
  br i1 %26, label %bb22, label %panic12, !dbg !1489

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1484
  unreachable, !dbg !1484

bb22:                                             ; preds = %bb21
  %27 = and i64 %range.0, 63, !dbg !1489
  %_58 = shl i64 %value, %27, !dbg !1489
  %28 = or i64 %_56, %_58, !dbg !1490
  store i64 %28, ptr %self, align 8, !dbg !1490
  ret ptr %self, !dbg !1491

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1489
  unreachable, !dbg !1489
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7e1a6a469a5665e4E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1497, metadata !DIExpression()), !dbg !1499
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h3291fbb276689019E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1501
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h8e9a3646e7e4e4c7E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1502
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1502
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1502
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd18ccd00a4950781E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1501
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hbeb8e651fd2f809cE(ptr align 8 %_4) #8, !dbg !1501
  ret i1 %3, !dbg !1503
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4d6e3028bb4f1cbE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1504 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1508, metadata !DIExpression()), !dbg !1510
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1509, metadata !DIExpression()), !dbg !1511
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h3291fbb276689019E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1512
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hdee6edd85ff99357E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1513
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1513
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1513
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h87156b03a9809d3bE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1512
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hbeb8e651fd2f809cE(ptr align 8 %_4) #8, !dbg !1512
  ret i1 %3, !dbg !1514
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hce1e1d4248a48f77E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1515 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1524, metadata !DIExpression()), !dbg !1526
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1525, metadata !DIExpression()), !dbg !1527
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h3291fbb276689019E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1528
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9e31a2af18fc5a86E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1529
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1529
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1529
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hfeb54e0556b112c8E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1528
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hbeb8e651fd2f809cE(ptr align 8 %_4) #8, !dbg !1528
  ret i1 %3, !dbg !1530
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd69dee275236f9adE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1531 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1535, metadata !DIExpression()), !dbg !1537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1536, metadata !DIExpression()), !dbg !1538
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h3291fbb276689019E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1539
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h189b0bb988b94179E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1540
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1540
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1540
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h74a4f25905e97b28E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1539
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hbeb8e651fd2f809cE(ptr align 8 %_4) #8, !dbg !1539
  ret i1 %3, !dbg !1541
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %x) unnamed_addr #0 !dbg !1542 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1546, metadata !DIExpression()), !dbg !1547
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hcd024a23899bed53E(ptr align 8 %x, ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E") #8, !dbg !1548
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1548
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1548
  %3 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !1549
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1549
  ret { ptr, ptr } %4, !dbg !1549
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE(ptr align 8 %x) unnamed_addr #0 !dbg !1550 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1554, metadata !DIExpression()), !dbg !1555
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hd647be532982c9f2E(ptr align 8 %x, ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h69c7b1e18f698c46E") #8, !dbg !1556
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1556
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1556
  %3 = insertvalue { ptr, ptr } poison, ptr %1, 0, !dbg !1557
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1557
  ret { ptr, ptr } %4, !dbg !1557
}

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hd647be532982c9f2E(ptr align 8 %x, ptr %f) unnamed_addr #0 !dbg !1558 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %x.dbg.spill = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1565, metadata !DIExpression()), !dbg !1567
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1566, metadata !DIExpression()), !dbg !1568
  store ptr %x, ptr %0, align 8, !dbg !1569
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !1569
  store ptr %f, ptr %1, align 8, !dbg !1569
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 0, !dbg !1570
  %3 = load ptr, ptr %2, align 8, !dbg !1570, !nonnull !19, !align !1571, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !1570
  %5 = load ptr, ptr %4, align 8, !dbg !1570, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !1570
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !1570
  ret { ptr, ptr } %7, !dbg !1570
}

; core::fmt::rt::v1::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17h7c3dc8981344774fE(i64 %_1) unnamed_addr #0 !dbg !1572 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1579, metadata !DIExpression()), !dbg !1580
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1580
  store i64 %_1, ptr %1, align 8, !dbg !1580
  store i64 0, ptr %0, align 8, !dbg !1580
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1580
  %3 = load i64, ptr %2, align 8, !dbg !1580, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1580
  %5 = load i64, ptr %4, align 8, !dbg !1580
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !1580
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1580
  ret { i64, i64 } %7, !dbg !1580
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h04b9530803101404E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1581 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1588, metadata !DIExpression()), !dbg !1590
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1589, metadata !DIExpression()), !dbg !1591
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h121685f0bd3428f6E(ptr align 8 %f) #8, !dbg !1592
  br i1 %_3, label %bb2, label %bb3, !dbg !1592

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h08e1aba76b1c06abE(ptr align 8 %f) #8, !dbg !1593
  br i1 %_5, label %bb5, label %bb6, !dbg !1593

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h546a545ed19e07f7E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1594
  %2 = zext i1 %1 to i8, !dbg !1594
  store i8 %2, ptr %0, align 1, !dbg !1594
  br label %bb7, !dbg !1594

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1595, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1595
  ret i1 %4, !dbg !1595

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h3fec090e04a8d9e2E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1597
  %6 = zext i1 %5 to i8, !dbg !1597
  store i8 %6, ptr %0, align 1, !dbg !1597
  br label %bb7, !dbg !1597

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h71767835f4e87ed7E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1598
  %8 = zext i1 %7 to i8, !dbg !1598
  store i8 %8, ptr %0, align 1, !dbg !1598
  br label %bb7, !dbg !1598
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hfb9dc7f60dcb6ca2E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1599 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1604, metadata !DIExpression()), !dbg !1606
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1605, metadata !DIExpression()), !dbg !1607
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h121685f0bd3428f6E(ptr align 8 %f) #8, !dbg !1608
  br i1 %_3, label %bb2, label %bb3, !dbg !1608

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h08e1aba76b1c06abE(ptr align 8 %f) #8, !dbg !1609
  br i1 %_5, label %bb5, label %bb6, !dbg !1609

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h8bfa2e9223c7e4a2E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1610
  %2 = zext i1 %1 to i8, !dbg !1610
  store i8 %2, ptr %0, align 1, !dbg !1610
  br label %bb7, !dbg !1610

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1611, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1611
  ret i1 %4, !dbg !1611

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h04ef4c863faf69deE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1612
  %6 = zext i1 %5 to i8, !dbg !1612
  store i8 %6, ptr %0, align 1, !dbg !1612
  br label %bb7, !dbg !1612

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h8dae69749bf3c377E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1613
  %8 = zext i1 %7 to i8, !dbg !1613
  store i8 %8, ptr %0, align 1, !dbg !1613
  br label %bb7, !dbg !1613
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17he3913eb1ef931e18E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1614 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1619, metadata !DIExpression()), !dbg !1621
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1620, metadata !DIExpression()), !dbg !1622
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h121685f0bd3428f6E(ptr align 8 %f) #8, !dbg !1623
  br i1 %_3, label %bb2, label %bb3, !dbg !1623

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h08e1aba76b1c06abE(ptr align 8 %f) #8, !dbg !1624
  br i1 %_5, label %bb5, label %bb6, !dbg !1624

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1625
  %2 = zext i1 %1 to i8, !dbg !1625
  store i8 %2, ptr %0, align 1, !dbg !1625
  br label %bb7, !dbg !1625

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1626, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1626
  ret i1 %4, !dbg !1626

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h625724b56576f797E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1627
  %6 = zext i1 %5 to i8, !dbg !1627
  store i8 %6, ptr %0, align 1, !dbg !1627
  br label %bb7, !dbg !1627

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1628
  %8 = zext i1 %7 to i8, !dbg !1628
  store i8 %8, ptr %0, align 1, !dbg !1628
  br label %bb7, !dbg !1628
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h74a4f25905e97b28E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1629 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1660, metadata !DIExpression()), !dbg !1669
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1661, metadata !DIExpression()), !dbg !1670
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1662, metadata !DIExpression()), !dbg !1671
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1664, metadata !DIExpression()), !dbg !1672
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4b2a9aceb2c60164E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1673
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1673
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1673
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1673
  store ptr %_3.0, ptr %3, align 8, !dbg !1673
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1673
  store ptr %_3.1, ptr %4, align 8, !dbg !1673
  br label %bb2, !dbg !1674

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h922a3f2db3a43e90E"(ptr align 8 %iter) #8, !dbg !1671
  store ptr %5, ptr %_5, align 8, !dbg !1671
  %6 = load ptr, ptr %_5, align 8, !dbg !1671, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1671
  %8 = icmp eq i64 %7, 0, !dbg !1671
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1671
  %9 = icmp eq i64 %_7, 0, !dbg !1671
  br i1 %9, label %bb6, label %bb4, !dbg !1671

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1675

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1676, !nonnull !19, !align !1062, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1676
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h9d9136ba0b6afa57E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1677
  br label %bb2, !dbg !1678

bb5:                                              ; No predecessors!
  unreachable, !dbg !1671
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h87156b03a9809d3bE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1679 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1695, metadata !DIExpression()), !dbg !1704
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1696, metadata !DIExpression()), !dbg !1705
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1697, metadata !DIExpression()), !dbg !1706
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1699, metadata !DIExpression()), !dbg !1707
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3a09839dfdce2b6aE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1708
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1708
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1708
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1708
  store ptr %_3.0, ptr %3, align 8, !dbg !1708
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1708
  store ptr %_3.1, ptr %4, align 8, !dbg !1708
  br label %bb2, !dbg !1709

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc72639dc4d1973d8E"(ptr align 8 %iter) #8, !dbg !1706
  store ptr %5, ptr %_5, align 8, !dbg !1706
  %6 = load ptr, ptr %_5, align 8, !dbg !1706, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1706
  %8 = icmp eq i64 %7, 0, !dbg !1706
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1706
  %9 = icmp eq i64 %_7, 0, !dbg !1706
  br i1 %9, label %bb6, label %bb4, !dbg !1706

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1710

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1711, !nonnull !19, !align !1123, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1711
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h9d9136ba0b6afa57E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1712
  br label %bb2, !dbg !1713

bb5:                                              ; No predecessors!
  unreachable, !dbg !1706
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd18ccd00a4950781E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1714 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1730, metadata !DIExpression()), !dbg !1739
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1731, metadata !DIExpression()), !dbg !1740
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1732, metadata !DIExpression()), !dbg !1741
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1734, metadata !DIExpression()), !dbg !1742
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha168f6d56ed201acE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1743
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1743
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1743
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1743
  store ptr %_3.0, ptr %3, align 8, !dbg !1743
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1743
  store ptr %_3.1, ptr %4, align 8, !dbg !1743
  br label %bb2, !dbg !1744

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17he1a7336c20f13825E"(ptr align 8 %iter) #8, !dbg !1741
  store ptr %5, ptr %_5, align 8, !dbg !1741
  %6 = load ptr, ptr %_5, align 8, !dbg !1741, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1741
  %8 = icmp eq i64 %7, 0, !dbg !1741
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1741
  %9 = icmp eq i64 %_7, 0, !dbg !1741
  br i1 %9, label %bb6, label %bb4, !dbg !1741

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1745

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1746, !nonnull !19, !align !1062, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1746
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h9d9136ba0b6afa57E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1747
  br label %bb2, !dbg !1748

bb5:                                              ; No predecessors!
  unreachable, !dbg !1741
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hfeb54e0556b112c8E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1749 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1765, metadata !DIExpression()), !dbg !1774
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1766, metadata !DIExpression()), !dbg !1775
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1767, metadata !DIExpression()), !dbg !1776
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1769, metadata !DIExpression()), !dbg !1777
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hc1bf586011ea4aebE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1778
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1778
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1778
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1778
  store ptr %_3.0, ptr %3, align 8, !dbg !1778
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1778
  store ptr %_3.1, ptr %4, align 8, !dbg !1778
  br label %bb2, !dbg !1779

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hceaa1e0768fea4f5E"(ptr align 8 %iter) #8, !dbg !1776
  store ptr %5, ptr %_5, align 8, !dbg !1776
  %6 = load ptr, ptr %_5, align 8, !dbg !1776, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1776
  %8 = icmp eq i64 %7, 0, !dbg !1776
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1776
  %9 = icmp eq i64 %_7, 0, !dbg !1776
  br i1 %9, label %bb6, label %bb4, !dbg !1776

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1780

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1781, !nonnull !19, !align !1062, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1781
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h9d9136ba0b6afa57E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1782
  br label %bb2, !dbg !1783

bb5:                                              ; No predecessors!
  unreachable, !dbg !1776
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1784 {
start:
  %_4.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1794, metadata !DIExpression()), !dbg !1796
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1791, metadata !DIExpression()), !dbg !1797
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1792, metadata !DIExpression()), !dbg !1798
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0
  store ptr %fmt.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1
  store i64 %fmt.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1793, metadata !DIExpression()), !dbg !1799
  call void @llvm.dbg.declare(metadata ptr %_4.dbg.spill, metadata !1795, metadata !DIExpression()), !dbg !1796
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1800
  store ptr %fmt.0, ptr %7, align 8, !dbg !1800
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1800
  store i64 %fmt.1, ptr %8, align 8, !dbg !1800
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1801
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1801
  store ptr %pieces.0, ptr %10, align 8, !dbg !1801
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1801
  store i64 %pieces.1, ptr %11, align 8, !dbg !1801
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1801
  %13 = load ptr, ptr %12, align 8, !dbg !1801, !align !1062, !noundef !19
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1801
  %15 = load i64, ptr %14, align 8, !dbg !1801
  %16 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1801
  store ptr %13, ptr %16, align 8, !dbg !1801
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1801
  store i64 %15, ptr %17, align 8, !dbg !1801
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1801
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1801
  store ptr %args.0, ptr %19, align 8, !dbg !1801
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1801
  store i64 %args.1, ptr %20, align 8, !dbg !1801
  ret void, !dbg !1802
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117h28e1c47f0b7725ffE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1803 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_15 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1807, metadata !DIExpression()), !dbg !1809
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1808, metadata !DIExpression()), !dbg !1810
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1811
  br i1 %_4, label %bb1, label %bb2, !dbg !1811

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1812
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1812
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1812
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1812
  br i1 %6, label %panic, label %bb4, !dbg !1812

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1811
  br label %bb3, !dbg !1811

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1811, !range !1596, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !1811
  br i1 %8, label %bb5, label %bb7, !dbg !1811

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1813
  %9 = zext i1 %_7 to i8, !dbg !1811
  store i8 %9, ptr %_3, align 1, !dbg !1811
  br label %bb3, !dbg !1811

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_bf47d7cf946e324312b7aba9afabb742) #9, !dbg !1812
  unreachable, !dbg !1812

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_15, align 8, !dbg !1814
  %10 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1815
  %11 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 0, !dbg !1815
  store ptr %pieces.0, ptr %11, align 8, !dbg !1815
  %12 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 1, !dbg !1815
  store i64 %pieces.1, ptr %12, align 8, !dbg !1815
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 0, !dbg !1815
  %14 = load ptr, ptr %13, align 8, !dbg !1815, !align !1062, !noundef !19
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 1, !dbg !1815
  %16 = load i64, ptr %15, align 8, !dbg !1815
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1815
  store ptr %14, ptr %17, align 8, !dbg !1815
  %18 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1815
  store i64 %16, ptr %18, align 8, !dbg !1815
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1815
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1815
  store ptr %args.0, ptr %20, align 8, !dbg !1815
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1815
  store i64 %args.1, ptr %21, align 8, !dbg !1815
  ret void, !dbg !1816

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1817
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hd0df995a10fc3e64E(ptr %_13, ptr align 8 @alloc_0e0da1257467e00be4bc17cc4a166d8a) #9, !dbg !1817
  unreachable, !dbg !1817
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1) unnamed_addr #0 !dbg !1818 {
start:
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_7 = alloca { ptr, i64 }, align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1822, metadata !DIExpression()), !dbg !1823
  %_2 = icmp ugt i64 %pieces.1, 1, !dbg !1824
  br i1 %_2, label %bb1, label %bb3, !dbg !1824

bb3:                                              ; preds = %start
  store ptr null, ptr %_7, align 8, !dbg !1825
  %3 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1826
  %4 = getelementptr inbounds { ptr, i64 }, ptr %3, i32 0, i32 0, !dbg !1826
  store ptr %pieces.0, ptr %4, align 8, !dbg !1826
  %5 = getelementptr inbounds { ptr, i64 }, ptr %3, i32 0, i32 1, !dbg !1826
  store i64 %pieces.1, ptr %5, align 8, !dbg !1826
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 0, !dbg !1826
  %7 = load ptr, ptr %6, align 8, !dbg !1826, !align !1062, !noundef !19
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 1, !dbg !1826
  %9 = load i64, ptr %8, align 8, !dbg !1826
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1826
  store ptr %7, ptr %10, align 8, !dbg !1826
  %11 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1826
  store i64 %9, ptr %11, align 8, !dbg !1826
  %12 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1826
  %13 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 0, !dbg !1826
  store ptr @alloc_513570631223a12912d85da2bec3b15a, ptr %13, align 8, !dbg !1826
  %14 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 1, !dbg !1826
  store i64 0, ptr %14, align 8, !dbg !1826
  ret void, !dbg !1827

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE(ptr sret(%"core::fmt::Arguments<'_>") %_5, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1828
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hd0df995a10fc3e64E(ptr %_5, ptr align 8 @alloc_3565e73f34d7302748197a3f0bc50374) #9, !dbg !1828
  unreachable, !dbg !1828
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hea1658e5069b6260E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1829 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1847, metadata !DIExpression()), !dbg !1852
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1848, metadata !DIExpression()), !dbg !1853
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1854, metadata !DIExpression()), !dbg !1867
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1863, metadata !DIExpression()), !dbg !1869
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1870
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1870
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1870
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1871
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1864, metadata !DIExpression()), !dbg !1872
  %4 = zext i1 %_5.1.i to i8, !dbg !1873
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1873
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1866, metadata !DIExpression()), !dbg !1874
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1875
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1875
  %6 = zext i1 %_5.1.i to i8, !dbg !1875
  store i8 %6, ptr %5, align 8, !dbg !1875
  %7 = load i64, ptr %0, align 8, !dbg !1876, !noundef !19
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1876
  %9 = load i8, ptr %8, align 8, !dbg !1876, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !1876
  %11 = zext i1 %10 to i8, !dbg !1876
  %12 = insertvalue { i64, i8 } poison, i64 %7, 0, !dbg !1876
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1876
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1877
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1877
  %_5.1 = trunc i8 %14 to i1, !dbg !1877
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1878
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1849, metadata !DIExpression()), !dbg !1879
  %15 = zext i1 %_5.1 to i8, !dbg !1880
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1880
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1851, metadata !DIExpression()), !dbg !1881
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1882
  %17 = zext i1 %16 to i8, !dbg !1882
  store i8 %17, ptr %1, align 1, !dbg !1882
  %18 = load i8, ptr %1, align 1, !dbg !1882, !range !1596, !noundef !19
  %_6 = trunc i8 %18 to i1, !dbg !1882
  br i1 %_6, label %bb3, label %bb4, !dbg !1882

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1883
  store i64 %_5.0, ptr %19, align 8, !dbg !1883
  store i64 1, ptr %2, align 8, !dbg !1883
  br label %bb5, !dbg !1884

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1885
  br label %bb5, !dbg !1884

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1886
  %21 = load i64, ptr %20, align 8, !dbg !1886, !range !1887, !noundef !19
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1886
  %23 = load i64, ptr %22, align 8, !dbg !1886
  %24 = insertvalue { i64, i64 } poison, i64 %21, 0, !dbg !1886
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1886
  ret { i64, i64 } %25, !dbg !1886
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h8ad5052299fdc14aE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1888 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1890, metadata !DIExpression()), !dbg !1895
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1891, metadata !DIExpression()), !dbg !1896
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1897, metadata !DIExpression()), !dbg !1904
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1900, metadata !DIExpression()), !dbg !1906
  %_5.0.i = sub i64 %self, %rhs, !dbg !1907
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1907
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1908
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1901, metadata !DIExpression()), !dbg !1909
  %3 = zext i1 %_5.1.i to i8, !dbg !1910
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1910
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1903, metadata !DIExpression()), !dbg !1911
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1912
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1912
  %5 = zext i1 %_5.1.i to i8, !dbg !1912
  store i8 %5, ptr %4, align 8, !dbg !1912
  %6 = load i64, ptr %0, align 8, !dbg !1913, !noundef !19
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1913
  %8 = load i8, ptr %7, align 8, !dbg !1913, !range !1596, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !1913
  %10 = zext i1 %9 to i8, !dbg !1913
  %11 = insertvalue { i64, i8 } poison, i64 %6, 0, !dbg !1913
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1913
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1914
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1914
  %_5.1 = trunc i8 %13 to i1, !dbg !1914
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1915
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1892, metadata !DIExpression()), !dbg !1916
  %14 = zext i1 %_5.1 to i8, !dbg !1917
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1917
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1894, metadata !DIExpression()), !dbg !1918
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1919
  %16 = zext i1 %15 to i8, !dbg !1919
  store i8 %16, ptr %1, align 1, !dbg !1919
  %17 = load i8, ptr %1, align 1, !dbg !1919, !range !1596, !noundef !19
  %_6 = trunc i8 %17 to i1, !dbg !1919
  br i1 %_6, label %bb3, label %bb4, !dbg !1919

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1920
  store i64 %_5.0, ptr %18, align 8, !dbg !1920
  store i64 1, ptr %2, align 8, !dbg !1920
  br label %bb5, !dbg !1921

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1922
  br label %bb5, !dbg !1921

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1923
  %20 = load i64, ptr %19, align 8, !dbg !1923, !range !1887, !noundef !19
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1923
  %22 = load i64, ptr %21, align 8, !dbg !1923
  %23 = insertvalue { i64, i64 } poison, i64 %20, 0, !dbg !1923
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1923
  ret { i64, i64 } %24, !dbg !1923
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hf0bfccbc3938ad1bE"(ptr %_1) unnamed_addr #0 !dbg !1924 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1933
  ret void, !dbg !1933
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h73a6aca7031876e2E"(ptr %_1) unnamed_addr #0 !dbg !1934 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1939, metadata !DIExpression()), !dbg !1942
  ret void, !dbg !1942
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h0ddbe1c7d7e486d3E"(ptr %_1) unnamed_addr #0 !dbg !1943 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1948, metadata !DIExpression()), !dbg !1951
  ret void, !dbg !1951
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h1b99c2eea77c2483E"(ptr %_1) unnamed_addr #0 !dbg !1952 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1957, metadata !DIExpression()), !dbg !1958
  ret void, !dbg !1958
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17he4b33abe80e7b4feE"(ptr %_1) unnamed_addr #0 !dbg !1959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1964, metadata !DIExpression()), !dbg !1965
  ret void, !dbg !1965
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h8ae66d72c569782dE"(ptr %_1) unnamed_addr #0 !dbg !1966 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1971, metadata !DIExpression()), !dbg !1974
  ret void, !dbg !1974
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h1efc4878fcb3f726E"(ptr %_1) unnamed_addr #0 !dbg !1975 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1980, metadata !DIExpression()), !dbg !1983
  ret void, !dbg !1983
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h4ed00c7419008158E"(ptr %_1) unnamed_addr #0 !dbg !1984 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1989, metadata !DIExpression()), !dbg !1992
  ret void, !dbg !1992
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h03c035a9365aa516E"(ptr %_1) unnamed_addr #0 !dbg !1993 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1998, metadata !DIExpression()), !dbg !2001
  ret void, !dbg !2001
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h31c85b07d622ade9E"(ptr %_1) unnamed_addr #0 !dbg !2002 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2007, metadata !DIExpression()), !dbg !2010
  ret void, !dbg !2010
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h5c4626c29884c312E"(ptr %_1) unnamed_addr #0 !dbg !2011 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2016, metadata !DIExpression()), !dbg !2019
  ret void, !dbg !2019
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h83da25025850dc07E"(ptr %_1) unnamed_addr #0 !dbg !2020 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2025, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h8982fd76e057df8cE"(ptr %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2037
  ret void, !dbg !2037
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17hf2d10b8f648cff8cE"(ptr %_1) unnamed_addr #0 !dbg !2038 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2046
  ret void, !dbg !2046
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17hfa4cfed51e0579feE"(ptr %_1) unnamed_addr #0 !dbg !2047 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2052, metadata !DIExpression()), !dbg !2055
  ret void, !dbg !2055
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h5c741f72417bcac8E"(ptr %_1) unnamed_addr #0 !dbg !2056 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2061, metadata !DIExpression()), !dbg !2062
  ret void, !dbg !2062
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17hecbb745070942494E"(ptr %_1) unnamed_addr #0 !dbg !2063 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2068, metadata !DIExpression()), !dbg !2071
  ret void, !dbg !2071
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h8c6006eeb4970120E"(ptr %_1) unnamed_addr #0 !dbg !2072 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2077, metadata !DIExpression()), !dbg !2080
  ret void, !dbg !2080
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h8d6329fb59500ebfE"(ptr %_1) unnamed_addr #0 !dbg !2081 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2086, metadata !DIExpression()), !dbg !2089
  ret void, !dbg !2089
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hac4ff3c2e0eb3899E"(ptr %_1) unnamed_addr #0 !dbg !2090 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2095, metadata !DIExpression()), !dbg !2096
  ret void, !dbg !2096
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h1904b91eab9cc807E"(ptr %_1) unnamed_addr #0 !dbg !2097 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2102, metadata !DIExpression()), !dbg !2105
  ret void, !dbg !2105
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h01f69b1f4bce386cE"(ptr %_1) unnamed_addr #0 !dbg !2106 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2111, metadata !DIExpression()), !dbg !2114
  ret void, !dbg !2114
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h3d0fcdf47735d01cE"(ptr %_1) unnamed_addr #0 !dbg !2115 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2120, metadata !DIExpression()), !dbg !2123
  ret void, !dbg !2123
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h853e8ce9715d50c7E"(ptr %_1) unnamed_addr #0 !dbg !2124 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2129, metadata !DIExpression()), !dbg !2132
  ret void, !dbg !2132
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h82b585128e04e5f3E"(ptr %_1) unnamed_addr #0 !dbg !2133 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2138, metadata !DIExpression()), !dbg !2139
  ret void, !dbg !2139
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17hd1c981f07794c1bfE"(ptr %_1) unnamed_addr #0 !dbg !2140 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2145, metadata !DIExpression()), !dbg !2146
  ret void, !dbg !2146
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h121da967925a4047E"(ptr %_1) unnamed_addr #0 !dbg !2147 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2152, metadata !DIExpression()), !dbg !2155
  ret void, !dbg !2155
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17hd7d32ef626f2b641E"(ptr %_1) unnamed_addr #0 !dbg !2156 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2161, metadata !DIExpression()), !dbg !2164
  ret void, !dbg !2164
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h42be04c419647618E"(ptr %_1) unnamed_addr #0 !dbg !2165 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2170, metadata !DIExpression()), !dbg !2171
  ret void, !dbg !2171
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h1652ff812cf5e435E"(ptr %_1) unnamed_addr #0 !dbg !2172 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2177, metadata !DIExpression()), !dbg !2180
  ret void, !dbg !2180
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17hc77696c0a90c1a3bE"(ptr %_1) unnamed_addr #0 !dbg !2181 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2186, metadata !DIExpression()), !dbg !2189
  ret void, !dbg !2189
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h1d1f9f73ba71511eE"(ptr %_1) unnamed_addr #0 !dbg !2190 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2195, metadata !DIExpression()), !dbg !2198
  ret void, !dbg !2198
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h27a7becd45bb4147E"(ptr %_1) unnamed_addr #0 !dbg !2199 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2204, metadata !DIExpression()), !dbg !2207
  ret void, !dbg !2207
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h370723427e02010aE"(ptr %_1) unnamed_addr #0 !dbg !2208 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2213, metadata !DIExpression()), !dbg !2216
  ret void, !dbg !2216
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h9944bbbd66875650E"(ptr %_1) unnamed_addr #0 !dbg !2217 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2222, metadata !DIExpression()), !dbg !2225
  ret void, !dbg !2225
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hb4ca6eeb1d20735fE"(ptr %_1) unnamed_addr #0 !dbg !2226 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2231, metadata !DIExpression()), !dbg !2234
  ret void, !dbg !2234
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h282999ec89c05712E"(ptr %_1) unnamed_addr #0 !dbg !2235 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2240, metadata !DIExpression()), !dbg !2243
  ret void, !dbg !2243
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hdb8c1cd2aa033b92E"(ptr %_1) unnamed_addr #0 !dbg !2244 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2249, metadata !DIExpression()), !dbg !2250
  ret void, !dbg !2250
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h90968ac2a519e323E"(ptr %_1) unnamed_addr #0 !dbg !2251 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2256, metadata !DIExpression()), !dbg !2257
  ret void, !dbg !2257
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hb284aa150f755db6E"(ptr %_1) unnamed_addr #0 !dbg !2258 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2263, metadata !DIExpression()), !dbg !2266
  ret void, !dbg !2266
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h38de9aebfd7f4f91E"(ptr %_1) unnamed_addr #0 !dbg !2267 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2272, metadata !DIExpression()), !dbg !2275
  ret void, !dbg !2275
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hdd423cf5701adec0E"(ptr %ptr) unnamed_addr #0 !dbg !2276 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2285, metadata !DIExpression()), !dbg !2286
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2287, metadata !DIExpression()), !dbg !2294
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2296, metadata !DIExpression()), !dbg !2304
  %0 = ptrtoint ptr %ptr to i64, !dbg !2306
  %1 = icmp eq i64 %0, 0, !dbg !2307
  ret i1 %1, !dbg !2308
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1f205b2aca3b174cE"(ptr %self) unnamed_addr #0 !dbg !2309 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2313, metadata !DIExpression()), !dbg !2314
  store ptr %self, ptr %_2, align 8, !dbg !2315
  %0 = load ptr, ptr %_2, align 8, !dbg !2316, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hdd423cf5701adec0E"(ptr %0) #8, !dbg !2316
  ret i1 %1, !dbg !2317
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h422433cf189ecca8E"(ptr %self) unnamed_addr #0 !dbg !2318 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2322, metadata !DIExpression()), !dbg !2323
  store ptr %self, ptr %_2, align 8, !dbg !2324
  %0 = load ptr, ptr %_2, align 8, !dbg !2325, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hdd423cf5701adec0E"(ptr %0) #8, !dbg !2325
  ret i1 %1, !dbg !2326
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6e07f8c6919268c8E"(ptr %self) unnamed_addr #0 !dbg !2327 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2332, metadata !DIExpression()), !dbg !2333
  store ptr %self, ptr %_2, align 8, !dbg !2334
  %0 = load ptr, ptr %_2, align 8, !dbg !2335, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hdd423cf5701adec0E"(ptr %0) #8, !dbg !2335
  ret i1 %1, !dbg !2336
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7024ba7d119896eeE"(ptr %self) unnamed_addr #0 !dbg !2337 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2341, metadata !DIExpression()), !dbg !2342
  store ptr %self, ptr %_2, align 8, !dbg !2343
  %0 = load ptr, ptr %_2, align 8, !dbg !2344, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hdd423cf5701adec0E"(ptr %0) #8, !dbg !2344
  ret i1 %1, !dbg !2345
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h1cac8565e48109f8E"(ptr %_1) unnamed_addr #0 !dbg !2346 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2351, metadata !DIExpression()), !dbg !2352
  ret void, !dbg !2352
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17he4ffbbbe1fda0eacE"(ptr %_1) unnamed_addr #0 !dbg !2353 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2358, metadata !DIExpression()), !dbg !2361
  ret void, !dbg !2361
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h1aada85e296ca6faE(ptr %data_address) unnamed_addr #0 !dbg !2362 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2368, metadata !DIExpression()), !dbg !2370
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2369, metadata !DIExpression()), !dbg !2371
  store ptr %data_address, ptr %_4, align 8, !dbg !2372
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2373
  %0 = load ptr, ptr %_3, align 8, !dbg !2373, !noundef !19
  ret ptr %0, !dbg !2374
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h608c3da8488873e4E(ptr %data_address) unnamed_addr #0 !dbg !2375 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2379, metadata !DIExpression()), !dbg !2381
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2380, metadata !DIExpression()), !dbg !2382
  store ptr %data_address, ptr %_4, align 8, !dbg !2383
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2384
  %0 = load ptr, ptr %_3, align 8, !dbg !2384, !noundef !19
  ret ptr %0, !dbg !2385
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h8b535e14d6049481E(ptr %data_address) unnamed_addr #0 !dbg !2386 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2390, metadata !DIExpression()), !dbg !2392
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2391, metadata !DIExpression()), !dbg !2393
  store ptr %data_address, ptr %_4, align 8, !dbg !2394
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2395
  %0 = load ptr, ptr %_3, align 8, !dbg !2395, !noundef !19
  ret ptr %0, !dbg !2396
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hc7147586cecd1eabE(ptr %data_address) unnamed_addr #0 !dbg !2397 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2401, metadata !DIExpression()), !dbg !2403
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2402, metadata !DIExpression()), !dbg !2404
  store ptr %data_address, ptr %_4, align 8, !dbg !2405
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2406
  %0 = load ptr, ptr %_3, align 8, !dbg !2406, !noundef !19
  ret ptr %0, !dbg !2407
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h5446b7be04660f8bE(ptr %ptr) unnamed_addr #0 !dbg !2408 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2412, metadata !DIExpression()), !dbg !2413
  store ptr %ptr, ptr %_2, align 8, !dbg !2414
  ret void, !dbg !2415
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h8fb2c50928e4219bE(ptr %ptr) unnamed_addr #0 !dbg !2416 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2420, metadata !DIExpression()), !dbg !2421
  store ptr %ptr, ptr %_2, align 8, !dbg !2422
  ret void, !dbg !2423
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17ha7f9df1eb1eab88dE(ptr %ptr) unnamed_addr #0 !dbg !2424 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2428, metadata !DIExpression()), !dbg !2429
  store ptr %ptr, ptr %_2, align 8, !dbg !2430
  ret void, !dbg !2431
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hfe381cf95b8851f6E(ptr %ptr) unnamed_addr #0 !dbg !2432 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2436, metadata !DIExpression()), !dbg !2437
  store ptr %ptr, ptr %_2, align 8, !dbg !2438
  ret void, !dbg !2439
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4c7e134353d2735cE"(ptr %ptr) unnamed_addr #0 !dbg !2440 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2445, metadata !DIExpression()), !dbg !2446
  br i1 true, label %bb1, label %bb2, !dbg !2447

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2f9765bb9c0c8238E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2448
  %1 = load ptr, ptr %0, align 8, !dbg !2449, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2449

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2447
  %2 = load ptr, ptr %_4, align 8, !dbg !2447, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2450, metadata !DIExpression()), !dbg !2456
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1f205b2aca3b174cE"(ptr %2) #8, !dbg !2458
  %_3.i = xor i1 %_4.i, true, !dbg !2460
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2f9765bb9c0c8238E.exit", !dbg !2461

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h771057849d273458E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2462
  unreachable, !dbg !2462

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2f9765bb9c0c8238E.exit": ; preds = %bb1
  br label %bb2, !dbg !2447
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h54c4089d56a70a4aE"(ptr %ptr) unnamed_addr #0 !dbg !2463 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2467, metadata !DIExpression()), !dbg !2468
  br i1 true, label %bb1, label %bb2, !dbg !2469

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h92aca75ebfccdb48E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2470
  %1 = load ptr, ptr %0, align 8, !dbg !2471, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2471

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2469
  %2 = load ptr, ptr %_4, align 8, !dbg !2469, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2472, metadata !DIExpression()), !dbg !2477
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6e07f8c6919268c8E"(ptr %2) #8, !dbg !2479
  %_3.i = xor i1 %_4.i, true, !dbg !2481
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h92aca75ebfccdb48E.exit", !dbg !2482

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h771057849d273458E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2483
  unreachable, !dbg !2483

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h92aca75ebfccdb48E.exit": ; preds = %bb1
  br label %bb2, !dbg !2469
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h7e506168d7c5661bE"(ptr %ptr) unnamed_addr #0 !dbg !2484 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2488, metadata !DIExpression()), !dbg !2489
  br i1 true, label %bb1, label %bb2, !dbg !2490

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h1f190be281fcc3a1E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2491
  %1 = load ptr, ptr %0, align 8, !dbg !2492, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2492

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2490
  %2 = load ptr, ptr %_4, align 8, !dbg !2490, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2493, metadata !DIExpression()), !dbg !2496
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7024ba7d119896eeE"(ptr %2) #8, !dbg !2498
  %_3.i = xor i1 %_4.i, true, !dbg !2500
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h1f190be281fcc3a1E.exit", !dbg !2501

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h771057849d273458E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2502
  unreachable, !dbg !2502

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h1f190be281fcc3a1E.exit": ; preds = %bb1
  br label %bb2, !dbg !2490
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he5fcb1acbc0a0984E"(ptr %ptr) unnamed_addr #0 !dbg !2503 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2507, metadata !DIExpression()), !dbg !2508
  br i1 true, label %bb1, label %bb2, !dbg !2509

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h772211ea78f94aacE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2510
  %1 = load ptr, ptr %0, align 8, !dbg !2511, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2511

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2509
  %2 = load ptr, ptr %_4, align 8, !dbg !2509, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2512, metadata !DIExpression()), !dbg !2515
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h422433cf189ecca8E"(ptr %2) #8, !dbg !2517
  %_3.i = xor i1 %_4.i, true, !dbg !2519
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h772211ea78f94aacE.exit", !dbg !2520

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h771057849d273458E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2521
  unreachable, !dbg !2521

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h772211ea78f94aacE.exit": ; preds = %bb1
  br label %bb2, !dbg !2509
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h1f9fc9c4000aa43fE"(ptr %_1) unnamed_addr #0 !dbg !2522 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2527, metadata !DIExpression()), !dbg !2530
  ret void, !dbg !2530
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h43252df8563e252eE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2531 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2539, metadata !DIExpression()), !dbg !2543
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2540, metadata !DIExpression()), !dbg !2544
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h5446b7be04660f8bE(ptr %meta) #8, !dbg !2545
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h608c3da8488873e4E(ptr %self) #8, !dbg !2546
  ret ptr %0, !dbg !2547
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hc0ece7de93f8ce1dE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2548 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2552, metadata !DIExpression()), !dbg !2556
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2553, metadata !DIExpression()), !dbg !2557
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hfe381cf95b8851f6E(ptr %meta) #8, !dbg !2558
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h8b535e14d6049481E(ptr %self) #8, !dbg !2559
  ret ptr %0, !dbg !2560
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hc984d1df8e88be4aE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2561 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2565, metadata !DIExpression()), !dbg !2569
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2566, metadata !DIExpression()), !dbg !2570
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17ha7f9df1eb1eab88dE(ptr %meta) #8, !dbg !2571
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hc7147586cecd1eabE(ptr %self) #8, !dbg !2572
  ret ptr %0, !dbg !2573
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hf064ec329eec4765E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2574 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2578, metadata !DIExpression()), !dbg !2582
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2579, metadata !DIExpression()), !dbg !2583
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h8fb2c50928e4219bE(ptr %meta) #8, !dbg !2584
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h1aada85e296ca6faE(ptr %self) #8, !dbg !2585
  ret ptr %0, !dbg !2586
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17heb0b6560d9b6f21eE"(ptr %ptr) unnamed_addr #0 !dbg !2587 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2592, metadata !DIExpression()), !dbg !2593
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2594, metadata !DIExpression()), !dbg !2599
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2601, metadata !DIExpression()), !dbg !2606
  %0 = ptrtoint ptr %ptr to i64, !dbg !2608
  %1 = icmp eq i64 %0, 0, !dbg !2609
  ret i1 %1, !dbg !2610
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h47da1e246eb9f569E"(ptr %self) unnamed_addr #0 !dbg !2611 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2615, metadata !DIExpression()), !dbg !2616
  store ptr %self, ptr %_2, align 8, !dbg !2617
  %0 = load ptr, ptr %_2, align 8, !dbg !2618, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17heb0b6560d9b6f21eE"(ptr %0) #8, !dbg !2618
  ret i1 %1, !dbg !2619
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4e85b4a3f997bb63E"(ptr %self) unnamed_addr #0 !dbg !2620 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2624, metadata !DIExpression()), !dbg !2625
  store ptr %self, ptr %_2, align 8, !dbg !2626
  %0 = load ptr, ptr %_2, align 8, !dbg !2627, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17heb0b6560d9b6f21eE"(ptr %0) #8, !dbg !2627
  ret i1 %1, !dbg !2628
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h7db4af27c2fc6ea2E"(ptr %self) unnamed_addr #0 !dbg !2629 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2633, metadata !DIExpression()), !dbg !2634
  store ptr %self, ptr %_2, align 8, !dbg !2635
  %0 = load ptr, ptr %_2, align 8, !dbg !2636, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17heb0b6560d9b6f21eE"(ptr %0) #8, !dbg !2636
  ret i1 %1, !dbg !2637
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hd9109bcf897eedfeE"(ptr %self) unnamed_addr #0 !dbg !2638 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2642, metadata !DIExpression()), !dbg !2643
  store ptr %self, ptr %_2, align 8, !dbg !2644
  %0 = load ptr, ptr %_2, align 8, !dbg !2645, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17heb0b6560d9b6f21eE"(ptr %0) #8, !dbg !2645
  ret i1 %1, !dbg !2646
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h187a19e336772767E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2647 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2655, metadata !DIExpression()), !dbg !2657
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2656, metadata !DIExpression()), !dbg !2658
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hfea481cb39388ac7E"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2659
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2659
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2659
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2660
  store ptr %_5.0, ptr %1, align 8, !dbg !2660
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2660
  store i64 %_5.1, ptr %2, align 8, !dbg !2660
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h24f648699c8e8ea7E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2661
  ret i1 %3, !dbg !2662
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h2028332ed75fe012E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2663 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2668, metadata !DIExpression()), !dbg !2670
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2669, metadata !DIExpression()), !dbg !2671
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf12028795f3d05b7E"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2672
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2672
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2672
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2673
  store ptr %_5.0, ptr %1, align 8, !dbg !2673
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2673
  store i64 %_5.1, ptr %2, align 8, !dbg !2673
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h802d8de3aad428c8E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2674
  ret i1 %3, !dbg !2675
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h54bdf75d055f04c5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2676 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2681, metadata !DIExpression()), !dbg !2683
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2682, metadata !DIExpression()), !dbg !2684
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf3d110e68399411aE"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2685
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2685
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2685
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2686
  store ptr %_5.0, ptr %1, align 8, !dbg !2686
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2686
  store i64 %_5.1, ptr %2, align 8, !dbg !2686
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h24f648699c8e8ea7E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2687
  ret i1 %3, !dbg !2688
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he1da5acec7141afcE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2689 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2694, metadata !DIExpression()), !dbg !2696
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2695, metadata !DIExpression()), !dbg !2697
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17ha4eaa580a8fbdcbfE"(ptr align 4 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2698
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2698
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2698
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2699
  store ptr %_5.0, ptr %1, align 8, !dbg !2699
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2699
  store i64 %_5.1, ptr %2, align 8, !dbg !2699
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he1454f0772173c09E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2700
  ret i1 %3, !dbg !2701
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hfd45c42f74bb04f8E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2702 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2706, metadata !DIExpression()), !dbg !2708
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2707, metadata !DIExpression()), !dbg !2709
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h6fb13643228ce5c9E"(ptr align 4 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2710
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2710
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2710
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2711
  store ptr %_5.0, ptr %1, align 8, !dbg !2711
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2711
  store i64 %_5.1, ptr %2, align 8, !dbg !2711
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he1454f0772173c09E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2712
  ret i1 %3, !dbg !2713
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h22de4778c2dae059E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2714 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2721, metadata !DIExpression()), !dbg !2725
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2722, metadata !DIExpression()), !dbg !2726
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h3b662d7834157b08E"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2727
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2727
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2727
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2728
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2728
  ret { ptr, i64 } %5, !dbg !2728
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h6fb13643228ce5c9E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2729 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2733, metadata !DIExpression()), !dbg !2736
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2734, metadata !DIExpression()), !dbg !2737
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h302a1deab5b9e07cE"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2738
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2738
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2738
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2739
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2739
  ret { ptr, i64 } %5, !dbg !2739
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17ha4eaa580a8fbdcbfE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2740 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2744, metadata !DIExpression()), !dbg !2746
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2745, metadata !DIExpression()), !dbg !2747
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h302a1deab5b9e07cE"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2748
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2748
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2748
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2749
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2749
  ret { ptr, i64 } %5, !dbg !2749
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf12028795f3d05b7E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2750 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2754, metadata !DIExpression()), !dbg !2757
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2755, metadata !DIExpression()), !dbg !2758
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h61fd2d3d961c16daE"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2759
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2759
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2759
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2760
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2760
  ret { ptr, i64 } %5, !dbg !2760
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf3d110e68399411aE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2761 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2765, metadata !DIExpression()), !dbg !2768
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2766, metadata !DIExpression()), !dbg !2769
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hcc380b1615aa79adE"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2770
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2770
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2770
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2771
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2771
  ret { ptr, i64 } %5, !dbg !2771
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hfea481cb39388ac7E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2772 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2776, metadata !DIExpression()), !dbg !2778
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2777, metadata !DIExpression()), !dbg !2779
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hcc380b1615aa79adE"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2780
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2780
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2780
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2781
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2781
  ret { ptr, i64 } %5, !dbg !2781
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h189b0bb988b94179E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2782 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2788, metadata !DIExpression()), !dbg !2789
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha5bf76ae2b0b9bfcE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2790
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2790
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2790
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2791
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2791
  ret { ptr, ptr } %6, !dbg !2791
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h8e9a3646e7e4e4c7E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2792 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2796, metadata !DIExpression()), !dbg !2797
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6a176a2948a2c53aE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2798
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2798
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2798
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2799
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2799
  ret { ptr, ptr } %6, !dbg !2799
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9e31a2af18fc5a86E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2800 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2804, metadata !DIExpression()), !dbg !2805
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha4608123b7ac6d32E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2806
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2806
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2806
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2807
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2807
  ret { ptr, ptr } %6, !dbg !2807
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hdee6edd85ff99357E"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2808 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2812, metadata !DIExpression()), !dbg !2813
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h42b98f60bf2685c6E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2814
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2814
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2814
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2815
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2815
  ret { ptr, ptr } %6, !dbg !2815
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h42b98f60bf2685c6E"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2816 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2819, metadata !DIExpression()), !dbg !2824
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2822, metadata !DIExpression()), !dbg !2825
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2826, metadata !DIExpression()), !dbg !2831
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2833
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2820, metadata !DIExpression()), !dbg !2834
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h7db4af27c2fc6ea2E"(ptr %slice.0) #8, !dbg !2835
  %_3 = xor i1 %_4, true, !dbg !2836
  call void @llvm.assume(i1 %_3), !dbg !2837
  br i1 false, label %bb3, label %bb4, !dbg !2838

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2839, metadata !DIExpression()), !dbg !2845
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2844, metadata !DIExpression()), !dbg !2847
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2848, metadata !DIExpression()), !dbg !2855
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2854, metadata !DIExpression()), !dbg !2857
  %6 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !2858
  store ptr %6, ptr %0, align 8, !dbg !2858
  %7 = load ptr, ptr %0, align 8, !dbg !2858, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !2859
  br label %bb5, !dbg !2859

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2860, metadata !DIExpression()), !dbg !2864
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2863, metadata !DIExpression()), !dbg !2866
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2867, metadata !DIExpression()), !dbg !2874
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !2882
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !2884
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !2891
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !2893
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2894
  store ptr %8, ptr %1, align 8, !dbg !2894
  %9 = load ptr, ptr %1, align 8, !dbg !2894, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h43252df8563e252eE"(ptr %9, ptr %slice.0) #8, !dbg !2895
  store ptr %10, ptr %end, align 8, !dbg !2896
  br label %bb5, !dbg !2896

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he5fcb1acbc0a0984E"(ptr %slice.0) #8, !dbg !2897
  %_15 = load ptr, ptr %end, align 8, !dbg !2898, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2899
  store ptr %_12, ptr %11, align 8, !dbg !2899
  store ptr %_15, ptr %2, align 8, !dbg !2899
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2900
  %13 = load ptr, ptr %12, align 8, !dbg !2900, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2900
  %15 = load ptr, ptr %14, align 8, !dbg !2900, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !2900
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2900
  ret { ptr, ptr } %17, !dbg !2900
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6a176a2948a2c53aE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2901 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2903, metadata !DIExpression()), !dbg !2908
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2906, metadata !DIExpression()), !dbg !2909
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2910, metadata !DIExpression()), !dbg !2915
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2917
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2904, metadata !DIExpression()), !dbg !2918
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4e85b4a3f997bb63E"(ptr %slice.0) #8, !dbg !2919
  %_3 = xor i1 %_4, true, !dbg !2920
  call void @llvm.assume(i1 %_3), !dbg !2921
  br i1 false, label %bb3, label %bb4, !dbg !2922

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2923, metadata !DIExpression()), !dbg !2929
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2928, metadata !DIExpression()), !dbg !2931
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2932, metadata !DIExpression()), !dbg !2938
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2937, metadata !DIExpression()), !dbg !2940
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2941
  store ptr %6, ptr %0, align 8, !dbg !2941
  %7 = load ptr, ptr %0, align 8, !dbg !2941, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !2942
  br label %bb5, !dbg !2942

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2943, metadata !DIExpression()), !dbg !2947
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2946, metadata !DIExpression()), !dbg !2949
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2950, metadata !DIExpression()), !dbg !2956
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !2958
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !2960
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !2961
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !2963
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2964
  store ptr %8, ptr %1, align 8, !dbg !2964
  %9 = load ptr, ptr %1, align 8, !dbg !2964, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hc984d1df8e88be4aE"(ptr %9, ptr %slice.0) #8, !dbg !2965
  store ptr %10, ptr %end, align 8, !dbg !2966
  br label %bb5, !dbg !2966

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4c7e134353d2735cE"(ptr %slice.0) #8, !dbg !2967
  %_15 = load ptr, ptr %end, align 8, !dbg !2968, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2969
  store ptr %_12, ptr %11, align 8, !dbg !2969
  store ptr %_15, ptr %2, align 8, !dbg !2969
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2970
  %13 = load ptr, ptr %12, align 8, !dbg !2970, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2970
  %15 = load ptr, ptr %14, align 8, !dbg !2970, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !2970
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2970
  ret { ptr, ptr } %17, !dbg !2970
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha4608123b7ac6d32E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2971 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2973, metadata !DIExpression()), !dbg !2978
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2976, metadata !DIExpression()), !dbg !2979
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2980, metadata !DIExpression()), !dbg !2985
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2987
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2974, metadata !DIExpression()), !dbg !2988
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hd9109bcf897eedfeE"(ptr %slice.0) #8, !dbg !2989
  %_3 = xor i1 %_4, true, !dbg !2990
  call void @llvm.assume(i1 %_3), !dbg !2991
  br i1 false, label %bb3, label %bb4, !dbg !2992

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2993, metadata !DIExpression()), !dbg !2999
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2998, metadata !DIExpression()), !dbg !3001
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3002, metadata !DIExpression()), !dbg !3008
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3007, metadata !DIExpression()), !dbg !3010
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3011
  store ptr %6, ptr %0, align 8, !dbg !3011
  %7 = load ptr, ptr %0, align 8, !dbg !3011, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !3012
  br label %bb5, !dbg !3012

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3013, metadata !DIExpression()), !dbg !3017
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3016, metadata !DIExpression()), !dbg !3019
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3020, metadata !DIExpression()), !dbg !3026
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !3028
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !3030
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !3031
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !3033
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3034
  store ptr %8, ptr %1, align 8, !dbg !3034
  %9 = load ptr, ptr %1, align 8, !dbg !3034, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hc0ece7de93f8ce1dE"(ptr %9, ptr %slice.0) #8, !dbg !3035
  store ptr %10, ptr %end, align 8, !dbg !3036
  br label %bb5, !dbg !3036

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h54c4089d56a70a4aE"(ptr %slice.0) #8, !dbg !3037
  %_15 = load ptr, ptr %end, align 8, !dbg !3038, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3039
  store ptr %_12, ptr %11, align 8, !dbg !3039
  store ptr %_15, ptr %2, align 8, !dbg !3039
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3040
  %13 = load ptr, ptr %12, align 8, !dbg !3040, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3040
  %15 = load ptr, ptr %14, align 8, !dbg !3040, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !3040
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3040
  ret { ptr, ptr } %17, !dbg !3040
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha5bf76ae2b0b9bfcE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !3041 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !3043, metadata !DIExpression()), !dbg !3048
  call void @llvm.dbg.declare(metadata ptr %end, metadata !3046, metadata !DIExpression()), !dbg !3049
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !3050, metadata !DIExpression()), !dbg !3055
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !3057
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !3044, metadata !DIExpression()), !dbg !3058
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h47da1e246eb9f569E"(ptr %slice.0) #8, !dbg !3059
  %_3 = xor i1 %_4, true, !dbg !3060
  call void @llvm.assume(i1 %_3), !dbg !3061
  br i1 false, label %bb3, label %bb4, !dbg !3062

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3063, metadata !DIExpression()), !dbg !3069
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3068, metadata !DIExpression()), !dbg !3071
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3072, metadata !DIExpression()), !dbg !3078
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3077, metadata !DIExpression()), !dbg !3080
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3081
  store ptr %6, ptr %0, align 8, !dbg !3081
  %7 = load ptr, ptr %0, align 8, !dbg !3081, !noundef !19
  store ptr %7, ptr %end, align 8, !dbg !3082
  br label %bb5, !dbg !3082

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3083, metadata !DIExpression()), !dbg !3087
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3086, metadata !DIExpression()), !dbg !3089
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3090, metadata !DIExpression()), !dbg !3096
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2876, metadata !DIExpression()), !dbg !3098
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2881, metadata !DIExpression()), !dbg !3100
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2885, metadata !DIExpression()), !dbg !3101
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2890, metadata !DIExpression()), !dbg !3103
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3104
  store ptr %8, ptr %1, align 8, !dbg !3104
  %9 = load ptr, ptr %1, align 8, !dbg !3104, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hf064ec329eec4765E"(ptr %9, ptr %slice.0) #8, !dbg !3105
  store ptr %10, ptr %end, align 8, !dbg !3106
  br label %bb5, !dbg !3106

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h7e506168d7c5661bE"(ptr %slice.0) #8, !dbg !3107
  %_15 = load ptr, ptr %end, align 8, !dbg !3108, !noundef !19
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3109
  store ptr %_12, ptr %11, align 8, !dbg !3109
  store ptr %_15, ptr %2, align 8, !dbg !3109
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3110
  %13 = load ptr, ptr %12, align 8, !dbg !3110, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3110
  %15 = load ptr, ptr %14, align 8, !dbg !3110, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !3110
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3110
  ret { ptr, ptr } %17, !dbg !3110
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h302a1deab5b9e07cE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3111 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3118, metadata !DIExpression()), !dbg !3120
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3119, metadata !DIExpression()), !dbg !3121
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h67b1d6f3dd2cf910E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3122
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3122
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3122
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3123
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3123
  ret { ptr, i64 } %7, !dbg !3123
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h3b662d7834157b08E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3124 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3128, metadata !DIExpression()), !dbg !3130
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3129, metadata !DIExpression()), !dbg !3131
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h337fd592d6c3abc7E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3132
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3132
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3132
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3133
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3133
  ret { ptr, i64 } %7, !dbg !3133
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h61fd2d3d961c16daE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3134 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3138, metadata !DIExpression()), !dbg !3140
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3139, metadata !DIExpression()), !dbg !3141
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h94b4c728c94c2e0cE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3142
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3142
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3142
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3143
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3143
  ret { ptr, i64 } %7, !dbg !3143
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hcc380b1615aa79adE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3144 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3148, metadata !DIExpression()), !dbg !3150
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3149, metadata !DIExpression()), !dbg !3151
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h58ae0e1259651739E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3152
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3152
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3152
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3153
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3153
  ret { ptr, i64 } %7, !dbg !3153
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h32469ec7304a5070E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3154 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3172, metadata !DIExpression()), !dbg !3176
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3173, metadata !DIExpression()), !dbg !3177
  %5 = load i8, ptr %self, align 1, !dbg !3178, !range !3179, !noundef !19
  %6 = icmp eq i8 %5, 4, !dbg !3178
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3178
  %7 = icmp eq i64 %_3, 0, !dbg !3180
  br i1 %7, label %bb1, label %bb3, !dbg !3180

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h8a88516327cd5722E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3181
  unreachable, !dbg !3181

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3182, !range !3183, !noundef !19
  store i8 %8, ptr %2, align 1, !dbg !3182
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3174, metadata !DIExpression()), !dbg !3184
  ret i8 %8, !dbg !3185

bb2:                                              ; No predecessors!
  unreachable, !dbg !3178
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h34115a3c4f8e5032E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3186 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3203, metadata !DIExpression()), !dbg !3207
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3204, metadata !DIExpression()), !dbg !3208
  %5 = load i8, ptr %self, align 1, !dbg !3209, !range !3179, !noundef !19
  %6 = icmp eq i8 %5, 4, !dbg !3209
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3209
  %7 = icmp eq i64 %_3, 0, !dbg !3210
  br i1 %7, label %bb1, label %bb3, !dbg !3210

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h8a88516327cd5722E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3211
  unreachable, !dbg !3211

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3212, !range !3183, !noundef !19
  store i8 %8, ptr %2, align 1, !dbg !3212
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3205, metadata !DIExpression()), !dbg !3213
  ret i8 %8, !dbg !3214

bb2:                                              ; No predecessors!
  unreachable, !dbg !3209
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h9e9fa8ecb4db7d57E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3215 {
start:
  %3 = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3219, metadata !DIExpression()), !dbg !3222
  %_2 = load i64, ptr %self, align 8, !dbg !3223, !range !1887, !noundef !19
  %6 = icmp eq i64 %_2, 0, !dbg !3224
  br i1 %6, label %bb1, label %bb3, !dbg !3224

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_5f55955de67e57c79064b537689facea, i64 43, ptr align 8 %2) #9, !dbg !3225
  unreachable, !dbg !3225

bb3:                                              ; preds = %start
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3226
  %8 = load i64, ptr %7, align 8, !dbg !3226, !noundef !19
  store i64 %8, ptr %3, align 8, !dbg !3226
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3220, metadata !DIExpression()), !dbg !3227
  ret i64 %8, !dbg !3228

bb2:                                              ; No predecessors!
  unreachable, !dbg !3223
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h3d13ab331da637cbE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3229 {
start:
  %x.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3252, metadata !DIExpression()), !dbg !3255
  %_2 = load i64, ptr %self, align 8, !dbg !3256, !range !1887, !noundef !19
  %5 = icmp eq i64 %_2, 0, !dbg !3257
  br i1 %5, label %bb3, label %bb1, !dbg !3257

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3258
  %x = load i64, ptr %6, align 8, !dbg !3258, !noundef !19
  store i64 %x, ptr %x.dbg.spill, align 8, !dbg !3258
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3253, metadata !DIExpression()), !dbg !3259
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3260
  store i64 %x, ptr %7, align 8, !dbg !3260
  store i64 1, ptr %2, align 8, !dbg !3260
  br label %bb6, !dbg !3261

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3262
  br label %bb6, !dbg !3262

bb2:                                              ; No predecessors!
  unreachable, !dbg !3256

bb6:                                              ; preds = %bb3, %bb1
  %_4 = load i64, ptr %self, align 8, !dbg !3263, !range !1887, !noundef !19
  %8 = icmp eq i64 %_4, 0, !dbg !3263
  br i1 %8, label %bb4, label %bb5, !dbg !3263

bb4:                                              ; preds = %bb5, %bb6
  %9 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3264
  %10 = load i64, ptr %9, align 8, !dbg !3264, !range !1887, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3264
  %12 = load i64, ptr %11, align 8, !dbg !3264
  %13 = insertvalue { i64, i64 } poison, i64 %10, 0, !dbg !3264
  %14 = insertvalue { i64, i64 } %13, i64 %12, 1, !dbg !3264
  ret { i64, i64 } %14, !dbg !3264

bb5:                                              ; preds = %bb6
  br label %bb4, !dbg !3263
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h392a76967735e8d8E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3265 {
start:
  %3 = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3284, metadata !DIExpression()), !dbg !3290
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %6, align 8
  %7 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %7, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3285, metadata !DIExpression()), !dbg !3291
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3288, metadata !DIExpression()), !dbg !3292
  %_3 = load i64, ptr %self, align 8, !dbg !3293, !range !1887, !noundef !19
  %8 = icmp eq i64 %_3, 0, !dbg !3294
  br i1 %8, label %bb3, label %bb1, !dbg !3294

bb3:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3295
  %10 = load i64, ptr %9, align 8, !dbg !3295, !noundef !19
  store i64 %10, ptr %3, align 8, !dbg !3295
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3286, metadata !DIExpression()), !dbg !3296
  ret i64 %10, !dbg !3297

bb1:                                              ; preds = %start
  %11 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3298
  %12 = load i64, ptr %11, align 8, !dbg !3298, !noundef !19
  store i64 %12, ptr %e, align 8, !dbg !3298
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h1bcd03c0baed8fd1E(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3299
  unreachable, !dbg !3299

bb2:                                              ; No predecessors!
  unreachable, !dbg !3293
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0c38ee6862a08ae2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3300 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3353, metadata !DIExpression()), !dbg !3362
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3354, metadata !DIExpression()), !dbg !3363
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3355, metadata !DIExpression()), !dbg !3364
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3357, metadata !DIExpression()), !dbg !3365
  store i8 0, ptr %_9, align 1, !dbg !3366
  store i8 1, ptr %_9, align 1, !dbg !3366
  %_3 = load i64, ptr %self, align 8, !dbg !3366, !range !1887, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3367
  br i1 %1, label %bb3, label %bb1, !dbg !3367

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3368
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3368
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3369
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3369
  store i64 3, ptr %0, align 8, !dbg !3369
  br label %bb7, !dbg !3370

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3371
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h7475f21efba9aa83E"(ptr align 8 %op) #8, !dbg !3371
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3371
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3371
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3372
  store i64 %_6.0, ptr %5, align 8, !dbg !3372
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3372
  store i64 %_6.1, ptr %6, align 8, !dbg !3372
  br label %bb7, !dbg !3373

bb2:                                              ; No predecessors!
  unreachable, !dbg !3366

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3374, !range !1596, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3374
  br i1 %8, label %bb6, label %bb5, !dbg !3374

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3375

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3374
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h248d20a0deab3707E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3376 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3411, metadata !DIExpression()), !dbg !3419
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3412, metadata !DIExpression()), !dbg !3420
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3413, metadata !DIExpression()), !dbg !3421
  store i8 0, ptr %_9, align 1, !dbg !3422
  store i8 1, ptr %_9, align 1, !dbg !3422
  %1 = load i8, ptr %self, align 8, !dbg !3422, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3422
  %_3 = zext i1 %2 to i64, !dbg !3422
  %3 = icmp eq i64 %_3, 0, !dbg !3423
  br i1 %3, label %bb3, label %bb1, !dbg !3423

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3424
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3424
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3425
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3425
  store i64 3, ptr %0, align 8, !dbg !3425
  br label %bb7, !dbg !3426

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3427
  %7 = load i8, ptr %6, align 1, !dbg !3427, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3427
  %8 = zext i1 %e to i8, !dbg !3427
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3427
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3415, metadata !DIExpression()), !dbg !3428
  store i8 0, ptr %_9, align 1, !dbg !3429
  %9 = zext i1 %e to i8, !dbg !3429
  store i8 %9, ptr %_8, align 1, !dbg !3429
  %10 = load i8, ptr %_8, align 1, !dbg !3429, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3429
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hc273adc63d806997E"(i1 zeroext %11) #8, !dbg !3429
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3429
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3429
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3430
  store i64 %_6.0, ptr %13, align 8, !dbg !3430
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3430
  store i64 %_6.1, ptr %14, align 8, !dbg !3430
  br label %bb7, !dbg !3431

bb2:                                              ; No predecessors!
  unreachable, !dbg !3422

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3432, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3432
  br i1 %16, label %bb6, label %bb5, !dbg !3432

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3433

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3432
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h352f66c9da79f7a6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3434 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3439, metadata !DIExpression()), !dbg !3447
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3440, metadata !DIExpression()), !dbg !3448
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3441, metadata !DIExpression()), !dbg !3449
  store i8 0, ptr %_9, align 1, !dbg !3450
  store i8 1, ptr %_9, align 1, !dbg !3450
  %1 = load i8, ptr %self, align 8, !dbg !3450, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3450
  %_3 = zext i1 %2 to i64, !dbg !3450
  %3 = icmp eq i64 %_3, 0, !dbg !3451
  br i1 %3, label %bb3, label %bb1, !dbg !3451

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3452
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3452
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3453
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3453
  store i64 3, ptr %0, align 8, !dbg !3453
  br label %bb7, !dbg !3454

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3455
  %7 = load i8, ptr %6, align 1, !dbg !3455, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3455
  %8 = zext i1 %e to i8, !dbg !3455
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3455
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3443, metadata !DIExpression()), !dbg !3456
  store i8 0, ptr %_9, align 1, !dbg !3457
  %9 = zext i1 %e to i8, !dbg !3457
  store i8 %9, ptr %_8, align 1, !dbg !3457
  %10 = load i8, ptr %_8, align 1, !dbg !3457, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3457
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8bcabffb01c3957cE"(i1 zeroext %11) #8, !dbg !3457
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3457
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3457
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3458
  store i64 %_6.0, ptr %13, align 8, !dbg !3458
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3458
  store i64 %_6.1, ptr %14, align 8, !dbg !3458
  br label %bb7, !dbg !3459

bb2:                                              ; No predecessors!
  unreachable, !dbg !3450

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3460, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3460
  br i1 %16, label %bb6, label %bb5, !dbg !3460

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3461

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3460
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h36d6a0371bc1da1fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3462 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3469, metadata !DIExpression()), !dbg !3477
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3470, metadata !DIExpression()), !dbg !3478
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3471, metadata !DIExpression()), !dbg !3479
  store i8 0, ptr %_9, align 1, !dbg !3480
  store i8 1, ptr %_9, align 1, !dbg !3480
  %1 = load i8, ptr %self, align 8, !dbg !3480, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3480
  %_3 = zext i1 %2 to i64, !dbg !3480
  %3 = icmp eq i64 %_3, 0, !dbg !3481
  br i1 %3, label %bb3, label %bb1, !dbg !3481

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3482
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3482
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3483
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3483
  store i64 3, ptr %0, align 8, !dbg !3483
  br label %bb7, !dbg !3484

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3485
  %7 = load i8, ptr %6, align 1, !dbg !3485, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3485
  %8 = zext i1 %e to i8, !dbg !3485
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3485
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3473, metadata !DIExpression()), !dbg !3486
  store i8 0, ptr %_9, align 1, !dbg !3487
  %9 = zext i1 %e to i8, !dbg !3487
  store i8 %9, ptr %_8, align 1, !dbg !3487
  %10 = load i8, ptr %_8, align 1, !dbg !3487, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3487
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd3a5be6e872787a2E"(i1 zeroext %11) #8, !dbg !3487
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3487
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3487
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3488
  store i64 %_6.0, ptr %13, align 8, !dbg !3488
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3488
  store i64 %_6.1, ptr %14, align 8, !dbg !3488
  br label %bb7, !dbg !3489

bb2:                                              ; No predecessors!
  unreachable, !dbg !3480

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3490, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3490
  br i1 %16, label %bb6, label %bb5, !dbg !3490

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3491

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3490
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6a504f32ef0ba2f3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3492 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3529, metadata !DIExpression()), !dbg !3537
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3530, metadata !DIExpression()), !dbg !3538
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3531, metadata !DIExpression()), !dbg !3539
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3533, metadata !DIExpression()), !dbg !3540
  store i8 0, ptr %_9, align 1, !dbg !3541
  store i8 1, ptr %_9, align 1, !dbg !3541
  %_3 = load i64, ptr %self, align 8, !dbg !3541, !range !1887, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3542
  br i1 %1, label %bb3, label %bb1, !dbg !3542

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3543
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3544
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3544
  store i64 3, ptr %0, align 8, !dbg !3544
  br label %bb7, !dbg !3545

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3546
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h58f03ba884850fbbE"(ptr align 8 %op) #8, !dbg !3546
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3546
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3546
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3547
  store i64 %_6.0, ptr %5, align 8, !dbg !3547
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3547
  store i64 %_6.1, ptr %6, align 8, !dbg !3547
  br label %bb7, !dbg !3548

bb2:                                              ; No predecessors!
  unreachable, !dbg !3541

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3549, !range !1596, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3549
  br i1 %8, label %bb6, label %bb5, !dbg !3549

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3550

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3549
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8727fbe8459450bcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3551 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3556, metadata !DIExpression()), !dbg !3564
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3557, metadata !DIExpression()), !dbg !3565
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3558, metadata !DIExpression()), !dbg !3566
  store i8 0, ptr %_9, align 1, !dbg !3567
  store i8 1, ptr %_9, align 1, !dbg !3567
  %1 = load i8, ptr %self, align 8, !dbg !3567, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3567
  %_3 = zext i1 %2 to i64, !dbg !3567
  %3 = icmp eq i64 %_3, 0, !dbg !3568
  br i1 %3, label %bb3, label %bb1, !dbg !3568

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3569
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3569
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3570
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3570
  store i64 3, ptr %0, align 8, !dbg !3570
  br label %bb7, !dbg !3571

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3572
  %7 = load i8, ptr %6, align 1, !dbg !3572, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3572
  %8 = zext i1 %e to i8, !dbg !3572
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3572
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3560, metadata !DIExpression()), !dbg !3573
  store i8 0, ptr %_9, align 1, !dbg !3574
  %9 = zext i1 %e to i8, !dbg !3574
  store i8 %9, ptr %_8, align 1, !dbg !3574
  %10 = load i8, ptr %_8, align 1, !dbg !3574, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3574
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hf202c139fc6e7116E"(i1 zeroext %11) #8, !dbg !3574
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3574
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3574
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3575
  store i64 %_6.0, ptr %13, align 8, !dbg !3575
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3575
  store i64 %_6.1, ptr %14, align 8, !dbg !3575
  br label %bb7, !dbg !3576

bb2:                                              ; No predecessors!
  unreachable, !dbg !3567

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3577, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3577
  br i1 %16, label %bb6, label %bb5, !dbg !3577

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3578

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3577
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8cab0533d586d966E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3579 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3602, metadata !DIExpression()), !dbg !3610
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3603, metadata !DIExpression()), !dbg !3611
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3604, metadata !DIExpression()), !dbg !3612
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3606, metadata !DIExpression()), !dbg !3613
  store i8 0, ptr %_9, align 1, !dbg !3614
  store i8 1, ptr %_9, align 1, !dbg !3614
  %_3 = load i64, ptr %self, align 8, !dbg !3614, !range !1887, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3615
  br i1 %1, label %bb3, label %bb1, !dbg !3615

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3616
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3616
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3617
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3617
  store i64 3, ptr %0, align 8, !dbg !3617
  br label %bb7, !dbg !3618

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3619
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h64cfd2f026081020E"(ptr align 8 %op) #8, !dbg !3619
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3619
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3619
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3620
  store i64 %_6.0, ptr %5, align 8, !dbg !3620
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3620
  store i64 %_6.1, ptr %6, align 8, !dbg !3620
  br label %bb7, !dbg !3621

bb2:                                              ; No predecessors!
  unreachable, !dbg !3614

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3622, !range !1596, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3622
  br i1 %8, label %bb6, label %bb5, !dbg !3622

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3623

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3622
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9afb6c9b08976e85E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3624 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3646, metadata !DIExpression()), !dbg !3654
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3647, metadata !DIExpression()), !dbg !3655
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3648, metadata !DIExpression()), !dbg !3656
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3650, metadata !DIExpression()), !dbg !3657
  store i8 0, ptr %_9, align 1, !dbg !3658
  store i8 1, ptr %_9, align 1, !dbg !3658
  %_3 = load i64, ptr %self, align 8, !dbg !3658, !range !1887, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3659
  br i1 %1, label %bb3, label %bb1, !dbg !3659

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3660
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3660
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3661
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3661
  store i64 3, ptr %0, align 8, !dbg !3661
  br label %bb7, !dbg !3662

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3663
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h4575240b564d1eb7E"(ptr align 8 %op) #8, !dbg !3663
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3663
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3663
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3664
  store i64 %_6.0, ptr %5, align 8, !dbg !3664
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3664
  store i64 %_6.1, ptr %6, align 8, !dbg !3664
  br label %bb7, !dbg !3665

bb2:                                              ; No predecessors!
  unreachable, !dbg !3658

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3666, !range !1596, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3666
  br i1 %8, label %bb6, label %bb5, !dbg !3666

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3667

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3666
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9c3c2c8a50fcc41aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3668 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3673, metadata !DIExpression()), !dbg !3681
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3674, metadata !DIExpression()), !dbg !3682
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3675, metadata !DIExpression()), !dbg !3683
  store i8 0, ptr %_9, align 1, !dbg !3684
  store i8 1, ptr %_9, align 1, !dbg !3684
  %1 = load i8, ptr %self, align 8, !dbg !3684, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3684
  %_3 = zext i1 %2 to i64, !dbg !3684
  %3 = icmp eq i64 %_3, 0, !dbg !3685
  br i1 %3, label %bb3, label %bb1, !dbg !3685

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3686
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3686
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3687
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3687
  store i64 3, ptr %0, align 8, !dbg !3687
  br label %bb7, !dbg !3688

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3689
  %7 = load i8, ptr %6, align 1, !dbg !3689, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3689
  %8 = zext i1 %e to i8, !dbg !3689
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3689
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3677, metadata !DIExpression()), !dbg !3690
  store i8 0, ptr %_9, align 1, !dbg !3691
  %9 = zext i1 %e to i8, !dbg !3691
  store i8 %9, ptr %_8, align 1, !dbg !3691
  %10 = load i8, ptr %_8, align 1, !dbg !3691, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3691
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h13c198bf9429ef0eE"(i1 zeroext %11) #8, !dbg !3691
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3691
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3691
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3692
  store i64 %_6.0, ptr %13, align 8, !dbg !3692
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3692
  store i64 %_6.1, ptr %14, align 8, !dbg !3692
  br label %bb7, !dbg !3693

bb2:                                              ; No predecessors!
  unreachable, !dbg !3684

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3694, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3694
  br i1 %16, label %bb6, label %bb5, !dbg !3694

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3695

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3694
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he0ee33eb1cd072aaE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3696 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3732, metadata !DIExpression()), !dbg !3740
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3733, metadata !DIExpression()), !dbg !3741
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3734, metadata !DIExpression()), !dbg !3742
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3736, metadata !DIExpression()), !dbg !3743
  store i8 0, ptr %_9, align 1, !dbg !3744
  store i8 1, ptr %_9, align 1, !dbg !3744
  %_3 = load i64, ptr %self, align 8, !dbg !3744, !range !1887, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3745
  br i1 %1, label %bb3, label %bb1, !dbg !3745

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3746
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3746
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3747
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3747
  store i64 3, ptr %0, align 8, !dbg !3747
  br label %bb7, !dbg !3748

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3749
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h21d038dd16561e41E"(ptr align 8 %op) #8, !dbg !3749
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3749
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3749
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3750
  store i64 %_6.0, ptr %5, align 8, !dbg !3750
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3750
  store i64 %_6.1, ptr %6, align 8, !dbg !3750
  br label %bb7, !dbg !3751

bb2:                                              ; No predecessors!
  unreachable, !dbg !3744

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3752, !range !1596, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3752
  br i1 %8, label %bb6, label %bb5, !dbg !3752

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3753

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3752
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf9057a5f987816e0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3754 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3759, metadata !DIExpression()), !dbg !3767
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3760, metadata !DIExpression()), !dbg !3768
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3761, metadata !DIExpression()), !dbg !3769
  store i8 0, ptr %_9, align 1, !dbg !3770
  store i8 1, ptr %_9, align 1, !dbg !3770
  %1 = load i8, ptr %self, align 8, !dbg !3770, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3770
  %_3 = zext i1 %2 to i64, !dbg !3770
  %3 = icmp eq i64 %_3, 0, !dbg !3771
  br i1 %3, label %bb3, label %bb1, !dbg !3771

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3772
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3772
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3773
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3773
  store i64 3, ptr %0, align 8, !dbg !3773
  br label %bb7, !dbg !3774

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3775
  %7 = load i8, ptr %6, align 1, !dbg !3775, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3775
  %8 = zext i1 %e to i8, !dbg !3775
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3775
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3763, metadata !DIExpression()), !dbg !3776
  store i8 0, ptr %_9, align 1, !dbg !3777
  %9 = zext i1 %e to i8, !dbg !3777
  store i8 %9, ptr %_8, align 1, !dbg !3777
  %10 = load i8, ptr %_8, align 1, !dbg !3777, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3777
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8b0e18bb17a8c3a2E"(i1 zeroext %11) #8, !dbg !3777
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3777
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3777
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3778
  store i64 %_6.0, ptr %13, align 8, !dbg !3778
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3778
  store i64 %_6.1, ptr %14, align 8, !dbg !3778
  br label %bb7, !dbg !3779

bb2:                                              ; No predecessors!
  unreachable, !dbg !3770

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3780, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3780
  br i1 %16, label %bb6, label %bb5, !dbg !3780

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3781

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3780
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfec25f805f5ef919E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3782 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3787, metadata !DIExpression()), !dbg !3795
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3788, metadata !DIExpression()), !dbg !3796
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3789, metadata !DIExpression()), !dbg !3797
  store i8 0, ptr %_9, align 1, !dbg !3798
  store i8 1, ptr %_9, align 1, !dbg !3798
  %1 = load i8, ptr %self, align 8, !dbg !3798, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3798
  %_3 = zext i1 %2 to i64, !dbg !3798
  %3 = icmp eq i64 %_3, 0, !dbg !3799
  br i1 %3, label %bb3, label %bb1, !dbg !3799

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3800
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3800
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3801
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3801
  store i64 3, ptr %0, align 8, !dbg !3801
  br label %bb7, !dbg !3802

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3803
  %7 = load i8, ptr %6, align 1, !dbg !3803, !range !1596, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3803
  %8 = zext i1 %e to i8, !dbg !3803
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3803
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3791, metadata !DIExpression()), !dbg !3804
  store i8 0, ptr %_9, align 1, !dbg !3805
  %9 = zext i1 %e to i8, !dbg !3805
  store i8 %9, ptr %_8, align 1, !dbg !3805
  %10 = load i8, ptr %_8, align 1, !dbg !3805, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3805
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h5634ee485e7e8a21E"(i1 zeroext %11) #8, !dbg !3805
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3805
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3805
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3806
  store i64 %_6.0, ptr %13, align 8, !dbg !3806
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3806
  store i64 %_6.1, ptr %14, align 8, !dbg !3806
  br label %bb7, !dbg !3807

bb2:                                              ; No predecessors!
  unreachable, !dbg !3798

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3808, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3808
  br i1 %16, label %bb6, label %bb5, !dbg !3808

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3809

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3808
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hf0f94152c082e22dE"(i64 %value) unnamed_addr #0 !dbg !3810 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3832, metadata !DIExpression()), !dbg !3833
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3834
  store i64 %value, ptr %1, align 8, !dbg !3834
  store i64 0, ptr %0, align 8, !dbg !3834
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3835
  %3 = load i64, ptr %2, align 8, !dbg !3835, !range !1887, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3835
  %5 = load i64, ptr %4, align 8, !dbg !3835
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3835
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3835
  ret { i64, i64 } %7, !dbg !3835
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h26de265fc6845e13E"(i64 %value) unnamed_addr #0 !dbg !3836 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3841, metadata !DIExpression()), !dbg !3842
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3843
  store i64 %value, ptr %1, align 8, !dbg !3843
  store i64 0, ptr %0, align 8, !dbg !3843
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3844
  %3 = load i64, ptr %2, align 8, !dbg !3844, !range !1887, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3844
  %5 = load i64, ptr %4, align 8, !dbg !3844
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3844
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3844
  ret { i64, i64 } %7, !dbg !3844
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd45796de4d0b8789E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3845 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3850, metadata !DIExpression()), !dbg !3854
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3851, metadata !DIExpression()), !dbg !3855
  %_4 = load ptr, ptr %self, align 8, !dbg !3856, !nonnull !19, !align !3857, !noundef !19
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ab0de88739631dbE"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3858
  ret i1 %0, !dbg !3859
}

; <T as core::convert::Into<U>>::into
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1c08c3e7a757d9c0E"(i64 %self) unnamed_addr #0 !dbg !3860 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3865, metadata !DIExpression()), !dbg !3867
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3868, metadata !DIExpression()), !dbg !3871
  ret i64 %self, !dbg !3873
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3a09839dfdce2b6aE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3874 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3883, metadata !DIExpression()), !dbg !3885
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3886
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3886
  ret { ptr, ptr } %3, !dbg !3886
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4b2a9aceb2c60164E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3887 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3891, metadata !DIExpression()), !dbg !3893
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3894
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3894
  ret { ptr, ptr } %3, !dbg !3894
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha168f6d56ed201acE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3895 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3899, metadata !DIExpression()), !dbg !3901
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3902
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3902
  ret { ptr, ptr } %3, !dbg !3902
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hc1bf586011ea4aebE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3903 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3907, metadata !DIExpression()), !dbg !3909
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3910
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3910
  ret { ptr, ptr } %3, !dbg !3910
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hb53f0f2401d7b9d8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3911 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3933, metadata !DIExpression()), !dbg !3938
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3934, metadata !DIExpression()), !dbg !3939
  %1 = load i64, ptr %self, align 8, !dbg !3940, !range !3941, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !3940
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3940
  %3 = icmp eq i64 %_2, 0, !dbg !3942
  br i1 %3, label %bb3, label %bb1, !dbg !3942

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3943
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3943
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3944
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3944
  store i64 3, ptr %0, align 8, !dbg !3944
  br label %bb4, !dbg !3945

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3946
  %e.0 = load i64, ptr %6, align 8, !dbg !3946, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3946
  %e.1 = load i64, ptr %7, align 8, !dbg !3946
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3946
  store i64 %e.0, ptr %8, align 8, !dbg !3946
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3946
  store i64 %e.1, ptr %9, align 8, !dbg !3946
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3936, metadata !DIExpression()), !dbg !3947
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3948
  store i64 %e.0, ptr %10, align 8, !dbg !3948
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3948
  store i64 %e.1, ptr %11, align 8, !dbg !3948
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3949
  %13 = load i64, ptr %12, align 8, !dbg !3949, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3949
  %15 = load i64, ptr %14, align 8, !dbg !3949
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3949
  store i64 %13, ptr %16, align 8, !dbg !3949
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3949
  store i64 %15, ptr %17, align 8, !dbg !3949
  br label %bb4, !dbg !3950

bb2:                                              ; No predecessors!
  unreachable, !dbg !3940

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3951
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd8d878641df58e86E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3952 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3971, metadata !DIExpression()), !dbg !3976
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3972, metadata !DIExpression()), !dbg !3977
  %1 = load i64, ptr %self, align 8, !dbg !3978, !range !3941, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !3978
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3978
  %3 = icmp eq i64 %_2, 0, !dbg !3979
  br i1 %3, label %bb3, label %bb1, !dbg !3979

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3980
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3980
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3981
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3981
  store i64 3, ptr %0, align 8, !dbg !3981
  br label %bb4, !dbg !3982

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3983
  %e.0 = load i64, ptr %6, align 8, !dbg !3983, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3983
  %e.1 = load i64, ptr %7, align 8, !dbg !3983
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3983
  store i64 %e.0, ptr %8, align 8, !dbg !3983
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3983
  store i64 %e.1, ptr %9, align 8, !dbg !3983
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3974, metadata !DIExpression()), !dbg !3984
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3985
  store i64 %e.0, ptr %10, align 8, !dbg !3985
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3985
  store i64 %e.1, ptr %11, align 8, !dbg !3985
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3986
  %13 = load i64, ptr %12, align 8, !dbg !3986, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3986
  %15 = load i64, ptr %14, align 8, !dbg !3986
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3986
  store i64 %13, ptr %16, align 8, !dbg !3986
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3986
  store i64 %15, ptr %17, align 8, !dbg !3986
  br label %bb4, !dbg !3987

bb2:                                              ; No predecessors!
  unreachable, !dbg !3978

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3988
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3989 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4008, metadata !DIExpression()), !dbg !4013
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4009, metadata !DIExpression()), !dbg !4014
  %1 = load i64, ptr %self, align 8, !dbg !4015, !range !3941, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !4015
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4015
  %3 = icmp eq i64 %_2, 0, !dbg !4016
  br i1 %3, label %bb3, label %bb1, !dbg !4016

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4017
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4017
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !4018
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !4018
  store i64 3, ptr %0, align 8, !dbg !4018
  br label %bb4, !dbg !4019

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4020
  %e.0 = load i64, ptr %6, align 8, !dbg !4020, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4020
  %e.1 = load i64, ptr %7, align 8, !dbg !4020
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4020
  store i64 %e.0, ptr %8, align 8, !dbg !4020
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4020
  store i64 %e.1, ptr %9, align 8, !dbg !4020
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4011, metadata !DIExpression()), !dbg !4021
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4022
  store i64 %e.0, ptr %10, align 8, !dbg !4022
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4022
  store i64 %e.1, ptr %11, align 8, !dbg !4022
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4023
  %13 = load i64, ptr %12, align 8, !dbg !4023, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4023
  %15 = load i64, ptr %14, align 8, !dbg !4023
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4023
  store i64 %13, ptr %16, align 8, !dbg !4023
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4023
  store i64 %15, ptr %17, align 8, !dbg !4023
  br label %bb4, !dbg !4024

bb2:                                              ; No predecessors!
  unreachable, !dbg !4015

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4025
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h07bb1007358c82a2E"() unnamed_addr #0 !dbg !4026 {
start:
  %_1.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4053, metadata !DIExpression()), !dbg !4055
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4054, metadata !DIExpression()), !dbg !4055
  store i64 0, ptr %0, align 8, !dbg !4056
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4057
  %2 = load i64, ptr %1, align 8, !dbg !4057, !range !1887, !noundef !19
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4057
  %4 = load i64, ptr %3, align 8, !dbg !4057
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !4057
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !4057
  ret { i64, i64 } %6, !dbg !4057
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hd91d908f3d78b760E"(ptr align 8 %self) unnamed_addr #1 !dbg !4058 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4080, metadata !DIExpression()), !dbg !4081
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4082
  store ptr %self, ptr %1, align 8, !dbg !4082
  store i64 0, ptr %0, align 8, !dbg !4082
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4083
  %3 = load i64, ptr %2, align 8, !dbg !4083, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4083
  %5 = load ptr, ptr %4, align 8, !dbg !4083
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4083
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4083
  ret { i64, ptr } %7, !dbg !4083
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h6e15e9ba9c707414E"(ptr align 8 %self) unnamed_addr #1 !dbg !4084 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4086, metadata !DIExpression()), !dbg !4087
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4088
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4089
  store ptr %_2, ptr %1, align 8, !dbg !4089
  store i64 1, ptr %0, align 8, !dbg !4089
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4090
  %3 = load i64, ptr %2, align 8, !dbg !4090, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4090
  %5 = load ptr, ptr %4, align 8, !dbg !4090
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4090
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4090
  ret { i64, ptr } %7, !dbg !4090
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h922a3f2db3a43e90E"(ptr align 8 %self) unnamed_addr #0 !dbg !4091 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4109, metadata !DIExpression()), !dbg !4110
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4111
  %_5 = load ptr, ptr %3, align 8, !dbg !4111, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4112, metadata !DIExpression()), !dbg !4117
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7024ba7d119896eeE"(ptr %_5) #8, !dbg !4111
  %_2 = xor i1 %_3, true, !dbg !4119
  call void @llvm.assume(i1 %_2), !dbg !4120
  br i1 true, label %bb3, label %bb5, !dbg !4121

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4122
  %_13 = load ptr, ptr %4, align 8, !dbg !4122, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4112, metadata !DIExpression()), !dbg !4123
  %_14 = load ptr, ptr %self, align 8, !dbg !4122, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4122
  br i1 %_10, label %bb7, label %bb8, !dbg !4122

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4125, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h47da1e246eb9f569E"(ptr %_9) #8, !dbg !4125
  %_7 = xor i1 %_8, true, !dbg !4126
  call void @llvm.assume(i1 %_7), !dbg !4127
  br label %bb5, !dbg !4128

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4129, metadata !DIExpression()), !dbg !4137
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4134, metadata !DIExpression()), !dbg !4139
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4140
  %_9.i = load ptr, ptr %5, align 8, !dbg !4140, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4112, metadata !DIExpression()), !dbg !4141
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4140
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4135, metadata !DIExpression()), !dbg !4143
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4144
  %_13.i = load ptr, ptr %6, align 8, !dbg !4144, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4112, metadata !DIExpression()), !dbg !4145
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4147, metadata !DIExpression()), !dbg !4153
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4152, metadata !DIExpression()), !dbg !4155
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4156, metadata !DIExpression()), !dbg !4162
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4161, metadata !DIExpression()), !dbg !4164
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4165
  store ptr %7, ptr %0, align 8, !dbg !4165
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4165, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h7e506168d7c5661bE"(ptr %_3.i.i) #8, !dbg !4166
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4167
  store ptr %_10.i, ptr %8, align 8, !dbg !4167
  store ptr %_9.i, ptr %1, align 8, !dbg !4168
  %9 = load ptr, ptr %1, align 8, !dbg !4169, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4170
  br label %bb10, !dbg !4171

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4172
  br label %bb10, !dbg !4171

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4173, !align !1062, !noundef !19
  ret ptr %10, !dbg !4173
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc72639dc4d1973d8E"(ptr align 8 %self) unnamed_addr #0 !dbg !4174 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4190, metadata !DIExpression()), !dbg !4191
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4192
  %_5 = load ptr, ptr %3, align 8, !dbg !4192, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4193, metadata !DIExpression()), !dbg !4198
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h422433cf189ecca8E"(ptr %_5) #8, !dbg !4192
  %_2 = xor i1 %_3, true, !dbg !4200
  call void @llvm.assume(i1 %_2), !dbg !4201
  br i1 true, label %bb3, label %bb5, !dbg !4202

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4203
  %_13 = load ptr, ptr %4, align 8, !dbg !4203, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4193, metadata !DIExpression()), !dbg !4204
  %_14 = load ptr, ptr %self, align 8, !dbg !4203, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4203
  br i1 %_10, label %bb7, label %bb8, !dbg !4203

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4206, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h7db4af27c2fc6ea2E"(ptr %_9) #8, !dbg !4206
  %_7 = xor i1 %_8, true, !dbg !4207
  call void @llvm.assume(i1 %_7), !dbg !4208
  br label %bb5, !dbg !4209

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4210, metadata !DIExpression()), !dbg !4218
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4215, metadata !DIExpression()), !dbg !4220
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4221
  %_9.i = load ptr, ptr %5, align 8, !dbg !4221, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4193, metadata !DIExpression()), !dbg !4222
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4221
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4216, metadata !DIExpression()), !dbg !4224
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4225
  %_13.i = load ptr, ptr %6, align 8, !dbg !4225, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4193, metadata !DIExpression()), !dbg !4226
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4228, metadata !DIExpression()), !dbg !4234
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4233, metadata !DIExpression()), !dbg !4236
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4237, metadata !DIExpression()), !dbg !4243
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4242, metadata !DIExpression()), !dbg !4245
  %7 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_13.i, i64 1, !dbg !4246
  store ptr %7, ptr %0, align 8, !dbg !4246
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4246, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he5fcb1acbc0a0984E"(ptr %_3.i.i) #8, !dbg !4247
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4248
  store ptr %_10.i, ptr %8, align 8, !dbg !4248
  store ptr %_9.i, ptr %1, align 8, !dbg !4249
  %9 = load ptr, ptr %1, align 8, !dbg !4250, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4251
  br label %bb10, !dbg !4252

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4253
  br label %bb10, !dbg !4252

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4254, !align !1123, !noundef !19
  ret ptr %10, !dbg !4254
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hceaa1e0768fea4f5E"(ptr align 8 %self) unnamed_addr #0 !dbg !4255 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4271, metadata !DIExpression()), !dbg !4272
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4273
  %_5 = load ptr, ptr %3, align 8, !dbg !4273, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4274, metadata !DIExpression()), !dbg !4279
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6e07f8c6919268c8E"(ptr %_5) #8, !dbg !4273
  %_2 = xor i1 %_3, true, !dbg !4281
  call void @llvm.assume(i1 %_2), !dbg !4282
  br i1 true, label %bb3, label %bb5, !dbg !4283

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4284
  %_13 = load ptr, ptr %4, align 8, !dbg !4284, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4274, metadata !DIExpression()), !dbg !4285
  %_14 = load ptr, ptr %self, align 8, !dbg !4284, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4284
  br i1 %_10, label %bb7, label %bb8, !dbg !4284

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4287, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hd9109bcf897eedfeE"(ptr %_9) #8, !dbg !4287
  %_7 = xor i1 %_8, true, !dbg !4288
  call void @llvm.assume(i1 %_7), !dbg !4289
  br label %bb5, !dbg !4290

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4291, metadata !DIExpression()), !dbg !4299
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4296, metadata !DIExpression()), !dbg !4301
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4302
  %_9.i = load ptr, ptr %5, align 8, !dbg !4302, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4274, metadata !DIExpression()), !dbg !4303
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4302
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4297, metadata !DIExpression()), !dbg !4305
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4306
  %_13.i = load ptr, ptr %6, align 8, !dbg !4306, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4274, metadata !DIExpression()), !dbg !4307
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4309, metadata !DIExpression()), !dbg !4315
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4314, metadata !DIExpression()), !dbg !4317
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4318, metadata !DIExpression()), !dbg !4324
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4323, metadata !DIExpression()), !dbg !4326
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4327
  store ptr %7, ptr %0, align 8, !dbg !4327
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4327, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h54c4089d56a70a4aE"(ptr %_3.i.i) #8, !dbg !4328
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4329
  store ptr %_10.i, ptr %8, align 8, !dbg !4329
  store ptr %_9.i, ptr %1, align 8, !dbg !4330
  %9 = load ptr, ptr %1, align 8, !dbg !4331, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4332
  br label %bb10, !dbg !4333

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4334
  br label %bb10, !dbg !4333

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4335, !align !1062, !noundef !19
  ret ptr %10, !dbg !4335
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17he1a7336c20f13825E"(ptr align 8 %self) unnamed_addr #0 !dbg !4336 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4352, metadata !DIExpression()), !dbg !4353
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4354
  %_5 = load ptr, ptr %3, align 8, !dbg !4354, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4355, metadata !DIExpression()), !dbg !4360
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1f205b2aca3b174cE"(ptr %_5) #8, !dbg !4354
  %_2 = xor i1 %_3, true, !dbg !4362
  call void @llvm.assume(i1 %_2), !dbg !4363
  br i1 true, label %bb3, label %bb5, !dbg !4364

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4365
  %_13 = load ptr, ptr %4, align 8, !dbg !4365, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4355, metadata !DIExpression()), !dbg !4366
  %_14 = load ptr, ptr %self, align 8, !dbg !4365, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4365
  br i1 %_10, label %bb7, label %bb8, !dbg !4365

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4368, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4e85b4a3f997bb63E"(ptr %_9) #8, !dbg !4368
  %_7 = xor i1 %_8, true, !dbg !4369
  call void @llvm.assume(i1 %_7), !dbg !4370
  br label %bb5, !dbg !4371

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4372, metadata !DIExpression()), !dbg !4380
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4377, metadata !DIExpression()), !dbg !4382
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4383
  %_9.i = load ptr, ptr %5, align 8, !dbg !4383, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4355, metadata !DIExpression()), !dbg !4384
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4383
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4378, metadata !DIExpression()), !dbg !4386
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4387
  %_13.i = load ptr, ptr %6, align 8, !dbg !4387, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4355, metadata !DIExpression()), !dbg !4388
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4390, metadata !DIExpression()), !dbg !4396
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4395, metadata !DIExpression()), !dbg !4398
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4399, metadata !DIExpression()), !dbg !4405
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4404, metadata !DIExpression()), !dbg !4407
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4408
  store ptr %7, ptr %0, align 8, !dbg !4408
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4408, !noundef !19
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4c7e134353d2735cE"(ptr %_3.i.i) #8, !dbg !4409
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4410
  store ptr %_10.i, ptr %8, align 8, !dbg !4410
  store ptr %_9.i, ptr %1, align 8, !dbg !4411
  %9 = load ptr, ptr %1, align 8, !dbg !4412, !noundef !19
  store ptr %9, ptr %2, align 8, !dbg !4413
  br label %bb10, !dbg !4414

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4415
  br label %bb10, !dbg !4414

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4416, !align !1062, !noundef !19
  ret ptr %10, !dbg !4416
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hf0d1899fdd3771a1E"(ptr align 8 %self) unnamed_addr #1 !dbg !4417 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4423, metadata !DIExpression()), !dbg !4424
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4425
  store ptr %self, ptr %1, align 8, !dbg !4425
  store i64 0, ptr %0, align 8, !dbg !4425
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4426
  %3 = load i64, ptr %2, align 8, !dbg !4426, !range !933, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4426
  %5 = load ptr, ptr %4, align 8, !dbg !4426
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4426
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4426
  ret { i64, ptr } %7, !dbg !4426
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h5cc8e98c23e587b8E"(ptr align 8 %self) unnamed_addr #1 !dbg !4427 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4429, metadata !DIExpression()), !dbg !4430
  store i64 2, ptr %0, align 8, !dbg !4431
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4432
  %2 = load i64, ptr %1, align 8, !dbg !4432, !range !933, !noundef !19
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4432
  %4 = load ptr, ptr %3, align 8, !dbg !4432
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !4432
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4432
  ret { i64, ptr } %6, !dbg !4432
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h337fd592d6c3abc7E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4433 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4438, metadata !DIExpression()), !dbg !4441
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4440, metadata !DIExpression()), !dbg !4441
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4439, metadata !DIExpression()), !dbg !4442
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4443
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4443
  ret { ptr, i64 } %4, !dbg !4443
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h58ae0e1259651739E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4444 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4448, metadata !DIExpression()), !dbg !4451
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4450, metadata !DIExpression()), !dbg !4451
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4449, metadata !DIExpression()), !dbg !4452
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4453
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4453
  ret { ptr, i64 } %4, !dbg !4453
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h67b1d6f3dd2cf910E"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4454 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4458, metadata !DIExpression()), !dbg !4461
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4460, metadata !DIExpression()), !dbg !4461
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4459, metadata !DIExpression()), !dbg !4462
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4463
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4463
  ret { ptr, i64 } %4, !dbg !4463
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h94b4c728c94c2e0cE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4464 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4468, metadata !DIExpression()), !dbg !4471
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4470, metadata !DIExpression()), !dbg !4471
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4469, metadata !DIExpression()), !dbg !4472
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4473
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4473
  ret { ptr, i64 } %4, !dbg !4473
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hb9aa21ad5de94768E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4474 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4478, metadata !DIExpression()), !dbg !4492
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4479, metadata !DIExpression()), !dbg !4493
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4480, metadata !DIExpression()), !dbg !4494
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4486, metadata !DIExpression()), !dbg !4495
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hf0d1899fdd3771a1E"(ptr align 8 %generic_rage) #8, !dbg !4496
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4496
  %_5 = load i64, ptr %_4, align 8, !dbg !4496, !range !933, !noundef !19
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4497

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4496

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4498
  %_18 = load ptr, ptr %2, align 8, !dbg !4498, !nonnull !19, !align !1062, !noundef !19
  %value2 = load i64, ptr %_18, align 8, !dbg !4498, !noundef !19
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4498
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4484, metadata !DIExpression()), !dbg !4499
  store i64 %value2, ptr %start1, align 8, !dbg !4500
  br label %bb7, !dbg !4501

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4502
  %_17 = load ptr, ptr %3, align 8, !dbg !4502, !nonnull !19, !align !1062, !noundef !19
  %value = load i64, ptr %_17, align 8, !dbg !4502, !noundef !19
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4502
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4482, metadata !DIExpression()), !dbg !4503
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4504
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4504
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4504
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4504
  br i1 %5, label %panic, label %bb5, !dbg !4504

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4505
  br label %bb7, !dbg !4505

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h5cc8e98c23e587b8E"(ptr align 8 %generic_rage) #8, !dbg !4506
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4506
  %_11 = load i64, ptr %_10, align 8, !dbg !4506, !range !933, !noundef !19
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4507

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4504
  br label %bb7, !dbg !4508

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_452e2cd57462288f59b0f290dcac7a6f) #9, !dbg !4504
  unreachable, !dbg !4504

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4509
  %_20 = load ptr, ptr %7, align 8, !dbg !4509, !nonnull !19, !align !1062, !noundef !19
  %value6 = load i64, ptr %_20, align 8, !dbg !4509, !noundef !19
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4509
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4490, metadata !DIExpression()), !dbg !4510
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4511
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4511
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4511
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4511
  br i1 %9, label %panic8, label %bb12, !dbg !4511

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4512
  %_19 = load ptr, ptr %10, align 8, !dbg !4512, !nonnull !19, !align !1062, !noundef !19
  %value4 = load i64, ptr %_19, align 8, !dbg !4512, !noundef !19
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4512
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4488, metadata !DIExpression()), !dbg !4513
  store i64 %value4, ptr %end, align 8, !dbg !4514
  br label %bb13, !dbg !4515

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4516
  br label %bb13, !dbg !4516

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4517, !noundef !19
  %_16 = load i64, ptr %end, align 8, !dbg !4518, !noundef !19
  store i64 %_15, ptr %0, align 8, !dbg !4517
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4517
  store i64 %_16, ptr %11, align 8, !dbg !4517
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4519
  %13 = load i64, ptr %12, align 8, !dbg !4519, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4519
  %15 = load i64, ptr %14, align 8, !dbg !4519, !noundef !19
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4519
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4519
  ret { i64, i64 } %17, !dbg !4519

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4511
  br label %bb13, !dbg !4520

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d9e3d38381cd5d21218a809b53de410a) #9, !dbg !4511
  unreachable, !dbg !4511
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hde9f3c793fe2b1e1E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4521 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4525, metadata !DIExpression()), !dbg !4539
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4526, metadata !DIExpression()), !dbg !4540
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4527, metadata !DIExpression()), !dbg !4541
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4533, metadata !DIExpression()), !dbg !4542
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hd91d908f3d78b760E"(ptr align 8 %generic_rage) #8, !dbg !4543
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4543
  %_5 = load i64, ptr %_4, align 8, !dbg !4543, !range !933, !noundef !19
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4544

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4543

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4545
  %_18 = load ptr, ptr %2, align 8, !dbg !4545, !nonnull !19, !align !1062, !noundef !19
  %value2 = load i64, ptr %_18, align 8, !dbg !4545, !noundef !19
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4545
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4531, metadata !DIExpression()), !dbg !4546
  store i64 %value2, ptr %start1, align 8, !dbg !4547
  br label %bb7, !dbg !4548

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4549
  %_17 = load ptr, ptr %3, align 8, !dbg !4549, !nonnull !19, !align !1062, !noundef !19
  %value = load i64, ptr %_17, align 8, !dbg !4549, !noundef !19
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4549
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4529, metadata !DIExpression()), !dbg !4550
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4551
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4551
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4551
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4551
  br i1 %5, label %panic, label %bb5, !dbg !4551

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4552
  br label %bb7, !dbg !4552

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h6e15e9ba9c707414E"(ptr align 8 %generic_rage) #8, !dbg !4553
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4553
  %_11 = load i64, ptr %_10, align 8, !dbg !4553, !range !933, !noundef !19
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4554

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4551
  br label %bb7, !dbg !4555

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_452e2cd57462288f59b0f290dcac7a6f) #9, !dbg !4551
  unreachable, !dbg !4551

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4556
  %_20 = load ptr, ptr %7, align 8, !dbg !4556, !nonnull !19, !align !1062, !noundef !19
  %value6 = load i64, ptr %_20, align 8, !dbg !4556, !noundef !19
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4556
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4537, metadata !DIExpression()), !dbg !4557
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4558
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4558
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4558
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4558
  br i1 %9, label %panic8, label %bb12, !dbg !4558

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4559
  %_19 = load ptr, ptr %10, align 8, !dbg !4559, !nonnull !19, !align !1062, !noundef !19
  %value4 = load i64, ptr %_19, align 8, !dbg !4559, !noundef !19
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4559
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4535, metadata !DIExpression()), !dbg !4560
  store i64 %value4, ptr %end, align 8, !dbg !4561
  br label %bb13, !dbg !4562

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4563
  br label %bb13, !dbg !4563

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4564, !noundef !19
  %_16 = load i64, ptr %end, align 8, !dbg !4565, !noundef !19
  store i64 %_15, ptr %0, align 8, !dbg !4564
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4564
  store i64 %_16, ptr %11, align 8, !dbg !4564
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4566
  %13 = load i64, ptr %12, align 8, !dbg !4566, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4566
  %15 = load i64, ptr %14, align 8, !dbg !4566, !noundef !19
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4566
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4566
  ret { i64, i64 } %17, !dbg !4566

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4558
  br label %bb13, !dbg !4567

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d9e3d38381cd5d21218a809b53de410a) #9, !dbg !4558
  unreachable, !dbg !4558
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h2efaa6336ec52568E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4568 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4575, metadata !DIExpression()), !dbg !4577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4576, metadata !DIExpression()), !dbg !4578
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h8248f5fa32b5ec28E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_dc945488582c36a112c04f49aea120e4, i64 16) #8, !dbg !4579
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %self) #8, !dbg !4580
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4580
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4580
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4580
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4580
  store ptr %_15.0, ptr %2, align 8, !dbg !4580
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4580
  store ptr %_15.1, ptr %3, align 8, !dbg !4580
  store i8 3, ptr %_21, align 1, !dbg !4580
  store i64 2, ptr %_22, align 8, !dbg !4580
  store i64 2, ptr %_23, align 8, !dbg !4580
  %4 = load i8, ptr %_21, align 1, !dbg !4580, !range !3183, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4580
  %6 = load i64, ptr %5, align 8, !dbg !4580, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4580
  %8 = load i64, ptr %7, align 8, !dbg !4580
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4580
  %10 = load i64, ptr %9, align 8, !dbg !4580, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4580
  %12 = load i64, ptr %11, align 8, !dbg !4580
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !4591
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !4593
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !4594
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !4595
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !4596
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !4597
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4598
  store i32 32, ptr %15, align 4, !dbg !4598
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4598
  store i8 %4, ptr %16, align 8, !dbg !4598
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4598
  store i32 4, ptr %17, align 8, !dbg !4598
  store i64 %6, ptr %_7.i, align 8, !dbg !4598
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4598
  store i64 %8, ptr %18, align 8, !dbg !4598
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4598
  store i64 %10, ptr %19, align 8, !dbg !4598
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !4598
  store i64 %12, ptr %20, align 8, !dbg !4598
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4599
  store i64 0, ptr %21, align 8, !dbg !4599
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4599
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4580
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !4580
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4580
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h1000acebcc74556dE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4579
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h719ae7ae92426a11E(ptr align 8 %_4) #8, !dbg !4579
  ret i1 %23, !dbg !4600
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %addr) unnamed_addr #0 !dbg !4601 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4605, metadata !DIExpression()), !dbg !4606
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h6a9d0553740a7f39E(i64 %addr) #8, !dbg !4607
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4607
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4607
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h392a76967735e8d8E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_3b30f3c2fe1935017d2714aa9952ea95, i64 74, ptr align 8 @alloc_6918487e00f1778b5f784ee4db0636b1) #8, !dbg !4607
  ret i64 %1, !dbg !4608
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h6a9d0553740a7f39E(i64 %0) unnamed_addr #0 !dbg !4609 {
start:
  %_7 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4613, metadata !DIExpression()), !dbg !4614
  store i64 47, ptr %_4, align 8, !dbg !4615
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4615
  store i64 64, ptr %2, align 8, !dbg !4615
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4616
  %4 = load i64, ptr %3, align 8, !dbg !4616, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4616
  %6 = load i64, ptr %5, align 8, !dbg !4616, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE"(ptr align 8 %addr, i64 %4, i64 %6, ptr align 8 @alloc_0dd747a39fa1b13fd2bc6b27f39fe3d6) #8, !dbg !4616
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4617

bb2:                                              ; preds = %start
  %7 = load i64, ptr %addr, align 8, !dbg !4618, !noundef !19
  store i64 %7, ptr %_7, align 8, !dbg !4618
  %8 = load i64, ptr %_7, align 8, !dbg !4619, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4619
  store i64 %8, ptr %9, align 8, !dbg !4619
  store i64 1, ptr %1, align 8, !dbg !4619
  br label %bb6, !dbg !4620

bb3:                                              ; preds = %start, %start
  %10 = load i64, ptr %addr, align 8, !dbg !4621, !noundef !19
  store i64 %10, ptr %_5, align 8, !dbg !4621
  %11 = load i64, ptr %_5, align 8, !dbg !4622, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4622
  store i64 %11, ptr %12, align 8, !dbg !4622
  store i64 0, ptr %1, align 8, !dbg !4622
  br label %bb6, !dbg !4623

bb4:                                              ; preds = %start
  %13 = load i64, ptr %addr, align 8, !dbg !4624, !noundef !19
; call x86_64::addr::VirtAddr::new_truncate
  %_6 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %13) #8, !dbg !4624
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4625
  store i64 %_6, ptr %14, align 8, !dbg !4625
  store i64 0, ptr %1, align 8, !dbg !4625
  br label %bb6, !dbg !4626

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %15 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4627
  %16 = load i64, ptr %15, align 8, !dbg !4627, !range !1887, !noundef !19
  %17 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4627
  %18 = load i64, ptr %17, align 8, !dbg !4627, !noundef !19
  %19 = insertvalue { i64, i64 } poison, i64 %16, 0, !dbg !4627
  %20 = insertvalue { i64, i64 } %19, i64 %18, 1, !dbg !4627
  ret { i64, i64 } %20, !dbg !4627
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %addr) unnamed_addr #0 !dbg !4628 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4630, metadata !DIExpression()), !dbg !4631
  %_5 = shl i64 %addr, 16, !dbg !4632
  %_3 = ashr i64 %_5, 16, !dbg !4633
  store i64 %_3, ptr %0, align 8, !dbg !4634
  %1 = load i64, ptr %0, align 8, !dbg !4635, !noundef !19
  ret i64 %1, !dbg !4635
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h6f69eddcec2ec8fcE(i64 %addr) unnamed_addr #0 !dbg !4636 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4638, metadata !DIExpression()), !dbg !4639
  store i64 %addr, ptr %0, align 8, !dbg !4640
  %1 = load i64, ptr %0, align 8, !dbg !4641, !noundef !19
  ret i64 %1, !dbg !4641
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E(i64 %self) unnamed_addr #0 !dbg !4642 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4646, metadata !DIExpression()), !dbg !4647
  ret i64 %self, !dbg !4648
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17hd0c77d8bf6a67fa9E(i64 %self) unnamed_addr #0 !dbg !4649 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4654, metadata !DIExpression()), !dbg !4655
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E(i64 %self) #8, !dbg !4656
  %0 = inttoptr i64 %_2 to ptr, !dbg !4656
  ret ptr %0, !dbg !4657
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %self) unnamed_addr #0 !dbg !4658 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4663, metadata !DIExpression()), !dbg !4664
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17hd0c77d8bf6a67fa9E(i64 %self) #8, !dbg !4665
  ret ptr %_2, !dbg !4666
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17hd71b337ebc04a14cE(i64 %self, i64 %align) unnamed_addr #0 !dbg !4667 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4671, metadata !DIExpression()), !dbg !4674
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4672, metadata !DIExpression()), !dbg !4675
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1c08c3e7a757d9c0E"(i64 %align) #8, !dbg !4676
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h48971495394d8a16E(i64 %self, i64 %_5) #8, !dbg !4677
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %_3) #8, !dbg !4678
  ret i64 %0, !dbg !4679
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h78ed1e9a4aa1857fE(i64 %self) unnamed_addr #0 !dbg !4680 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4687, metadata !DIExpression()), !dbg !4688
  %_2 = trunc i64 %self to i16, !dbg !4689
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h00ce39cd2d545de5E(i16 %_2) #8, !dbg !4690
  ret i16 %0, !dbg !4691
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17h37600b284b05546fE(i64 %self) unnamed_addr #0 !dbg !4692 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4696, metadata !DIExpression()), !dbg !4697
  %_3 = lshr i64 %self, 12, !dbg !4698
  %_2 = trunc i64 %_3 to i16, !dbg !4698
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hefb89e144e37c20dE(i16 %_2) #8, !dbg !4699
  ret i16 %0, !dbg !4700
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h09065dc16fb0f09aE(i64 %self) unnamed_addr #0 !dbg !4701 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4703, metadata !DIExpression()), !dbg !4704
  %_4 = lshr i64 %self, 12, !dbg !4705
  %_3 = lshr i64 %_4, 9, !dbg !4706
  %_2 = trunc i64 %_3 to i16, !dbg !4706
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hefb89e144e37c20dE(i16 %_2) #8, !dbg !4707
  ret i16 %0, !dbg !4708
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE(i64 %self) unnamed_addr #0 !dbg !4709 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4711, metadata !DIExpression()), !dbg !4712
  %_5 = lshr i64 %self, 12, !dbg !4713
  %_4 = lshr i64 %_5, 9, !dbg !4713
  %_3 = lshr i64 %_4, 9, !dbg !4714
  %_2 = trunc i64 %_3 to i16, !dbg !4714
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hefb89e144e37c20dE(i16 %_2) #8, !dbg !4715
  ret i16 %0, !dbg !4716
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17h289587326cbe9ba1E(i64 %self) unnamed_addr #0 !dbg !4717 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4719, metadata !DIExpression()), !dbg !4720
  %_6 = lshr i64 %self, 12, !dbg !4721
  %_5 = lshr i64 %_6, 9, !dbg !4721
  %_4 = lshr i64 %_5, 9, !dbg !4721
  %_3 = lshr i64 %_4, 9, !dbg !4722
  %_2 = trunc i64 %_3 to i16, !dbg !4722
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hefb89e144e37c20dE(i16 %_2) #8, !dbg !4723
  ret i16 %0, !dbg !4724
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3fea4974a903001E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4725 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4728, metadata !DIExpression()), !dbg !4730
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4729, metadata !DIExpression()), !dbg !4731
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h8248f5fa32b5ec28E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_267cc841a759909b7b242b44dbf10212, i64 8) #8, !dbg !4732
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %self) #8, !dbg !4733
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4733
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4733
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4733
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4733
  store ptr %_15.0, ptr %2, align 8, !dbg !4733
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4733
  store ptr %_15.1, ptr %3, align 8, !dbg !4733
  store i8 3, ptr %_21, align 1, !dbg !4733
  store i64 2, ptr %_22, align 8, !dbg !4733
  store i64 2, ptr %_23, align 8, !dbg !4733
  %4 = load i8, ptr %_21, align 1, !dbg !4733, !range !3183, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4733
  %6 = load i64, ptr %5, align 8, !dbg !4733, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4733
  %8 = load i64, ptr %7, align 8, !dbg !4733
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4733
  %10 = load i64, ptr %9, align 8, !dbg !4733, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4733
  %12 = load i64, ptr %11, align 8, !dbg !4733
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !4734
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !4736
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !4737
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !4738
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !4739
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !4740
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4741
  store i32 32, ptr %15, align 4, !dbg !4741
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4741
  store i8 %4, ptr %16, align 8, !dbg !4741
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4741
  store i32 4, ptr %17, align 8, !dbg !4741
  store i64 %6, ptr %_7.i, align 8, !dbg !4741
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4741
  store i64 %8, ptr %18, align 8, !dbg !4741
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4741
  store i64 %10, ptr %19, align 8, !dbg !4741
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !4741
  store i64 %12, ptr %20, align 8, !dbg !4741
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4742
  store i64 0, ptr %21, align 8, !dbg !4742
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4742
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4733
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !4733
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4733
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h1000acebcc74556dE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4732
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h719ae7ae92426a11E(ptr align 8 %_4) #8, !dbg !4732
  ret i1 %23, !dbg !4743
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h69c7b1e18f698c46E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4744 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4747, metadata !DIExpression()), !dbg !4749
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4748, metadata !DIExpression()), !dbg !4750
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4751
  ret i1 %0, !dbg !4752
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h00ca4110879782faE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4753 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4756, metadata !DIExpression()), !dbg !4758
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4757, metadata !DIExpression()), !dbg !4759
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4760
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4760
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4760
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4760
  br i1 %1, label %panic, label %bb1, !dbg !4760

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %_5.0) #8, !dbg !4761
  ret i64 %2, !dbg !4762

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_3d3eb5c560ed88996f412367f383dbd0) #9, !dbg !4760
  unreachable, !dbg !4760
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17heb09dc901a65d252E"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4763 {
start:
  %val.dbg.spill = alloca i64, align 8
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4772, metadata !DIExpression()), !dbg !4776
  store ptr %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4768, metadata !DIExpression()), !dbg !4777
  store ptr %end, ptr %end.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4769, metadata !DIExpression()), !dbg !4778
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4770, metadata !DIExpression()), !dbg !4779
  %_6 = load i64, ptr %end, align 8, !dbg !4780, !noundef !19
  %_7 = load i64, ptr %start1, align 8, !dbg !4781, !noundef !19
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h8ad5052299fdc14aE"(i64 %_6, i64 %_7) #8, !dbg !4780
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4780
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4780
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc29236e085fb283cE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4780
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4780
  %_8 = load i64, ptr %_4, align 8, !dbg !4780, !range !1887, !noundef !19
  %3 = icmp eq i64 %_8, 0, !dbg !4780
  br i1 %3, label %bb3, label %bb5, !dbg !4780

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4780
  %val = load i64, ptr %4, align 8, !dbg !4780, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4780
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4774, metadata !DIExpression()), !dbg !4782
  store i64 %val, ptr %steps, align 8, !dbg !4782
; call <u64 as bit_field::BitField>::get_bit
  %_11 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h0eb63bbada794e36E"(ptr align 8 %end, i64 47, ptr align 8 @alloc_216d2b7fe3dc4444e2fb2e20d13158f2) #8, !dbg !4783
  br i1 %_11, label %bb7, label %bb6, !dbg !4783

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h365f2284260ade31E"() #8, !dbg !4784
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4784
  br label %bb16, !dbg !4784

bb4:                                              ; No predecessors!
  unreachable, !dbg !4780

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4785
  %7 = load i64, ptr %6, align 8, !dbg !4785, !range !1887, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4785
  %9 = load i64, ptr %8, align 8, !dbg !4785
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !4785
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4785
  ret { i64, i64 } %11, !dbg !4785

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_10, align 1, !dbg !4783
  br label %bb8, !dbg !4783

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_14 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h0eb63bbada794e36E"(ptr align 8 %start1, i64 47, ptr align 8 @alloc_7cb9e8ef5f6b36caf7b541b52c1b4d0b) #8, !dbg !4786
  %_13 = xor i1 %_14, true, !dbg !4787
  %12 = zext i1 %_13 to i8, !dbg !4783
  store i8 %12, ptr %_10, align 1, !dbg !4783
  br label %bb8, !dbg !4783

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_10, align 1, !dbg !4783, !range !1596, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !4783
  br i1 %14, label %bb11, label %bb14, !dbg !4783

bb14:                                             ; preds = %bb11, %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4788, !noundef !19
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hf0f94152c082e22dE"(i64 %_20) #8, !dbg !4789
  %_19.0 = extractvalue { i64, i64 } %15, 0, !dbg !4789
  %_19.1 = extractvalue { i64, i64 } %15, 1, !dbg !4789
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h08721f605e09d0b0E"(i64 %_19.0, i64 %_19.1) #8, !dbg !4789
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4789
  br label %bb16, !dbg !4789

bb11:                                             ; preds = %bb8
  %_18 = load i64, ptr %steps, align 8, !dbg !4790, !noundef !19
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h8ad5052299fdc14aE"(i64 %_18, i64 -281474976710656) #8, !dbg !4790
  %_17.0 = extractvalue { i64, i64 } %17, 0, !dbg !4790
  %_17.1 = extractvalue { i64, i64 } %17, 1, !dbg !4790
; call core::option::Option<T>::unwrap
  %_16 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h9e9fa8ecb4db7d57E"(i64 %_17.0, i64 %_17.1, ptr align 8 @alloc_bbd2b91df7b01a348143948f46e658c3) #8, !dbg !4790
  store i64 %_16, ptr %steps, align 8, !dbg !4791
  br label %bb14, !dbg !4792
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h8c51503fecbc3a01E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4793 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4801, metadata !DIExpression()), !dbg !4811
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4807, metadata !DIExpression()), !dbg !4812
  store i64 %start2, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4797, metadata !DIExpression()), !dbg !4813
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4798, metadata !DIExpression()), !dbg !4814
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4805, metadata !DIExpression()), !dbg !4815
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h26de265fc6845e13E"(i64 %count) #8, !dbg !4816
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4816
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4816
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h3d13ab331da637cbE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4816
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4816
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4816
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc29236e085fb283cE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4816
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4816
  %_6 = load i64, ptr %_3, align 8, !dbg !4816, !range !1887, !noundef !19
  %4 = icmp eq i64 %_6, 0, !dbg !4816
  br i1 %4, label %bb4, label %bb6, !dbg !4816

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4816
  %offset = load i64, ptr %5, align 8, !dbg !4816, !noundef !19
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4816
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4799, metadata !DIExpression()), !dbg !4817
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4803, metadata !DIExpression()), !dbg !4818
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4819
  br i1 %_8, label %bb7, label %bb8, !dbg !4819

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h07bb1007358c82a2E"() #8, !dbg !4820
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4820
  br label %bb18, !dbg !4820

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4821
  %8 = load i64, ptr %7, align 8, !dbg !4821, !range !1887, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4821
  %10 = load i64, ptr %9, align 8, !dbg !4821
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4821
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4821
  ret { i64, i64 } %12, !dbg !4821

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hea1658e5069b6260E"(i64 %start2, i64 %offset) #8, !dbg !4822
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4822
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4822
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc29236e085fb283cE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4822
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4822
  %_13 = load i64, ptr %_10, align 8, !dbg !4822, !range !1887, !noundef !19
  %15 = icmp eq i64 %_13, 0, !dbg !4822
  br i1 %15, label %bb11, label %bb12, !dbg !4822

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4823
  br label %bb18, !dbg !4824

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4822
  %val = load i64, ptr %16, align 8, !dbg !4822, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4822
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4809, metadata !DIExpression()), !dbg !4827
  store i64 %val, ptr %addr, align 8, !dbg !4827
  store i64 47, ptr %_17, align 8, !dbg !4828
  %17 = load i64, ptr %_17, align 8, !dbg !4829, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h54c652b39649ff2bE"(ptr align 8 %addr, i64 %17, ptr align 8 @alloc_4d92b421a6e7ae9f91879b9241e20245) #8, !dbg !4829
  switch i64 %_15, label %bb16 [
    i64 1, label %bb14
    i64 2, label %bb15
  ], !dbg !4830

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h07bb1007358c82a2E"() #8, !dbg !4831
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4831
  br label %bb18, !dbg !4831

bb5:                                              ; No predecessors!
  unreachable, !dbg !4816

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4832, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %_22) #8, !dbg !4833
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4834
  store i64 %_21, ptr %19, align 8, !dbg !4834
  store i64 1, ptr %0, align 8, !dbg !4834
  br label %bb18, !dbg !4821

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4835
  %20 = load i64, ptr %_20, align 8, !dbg !4836, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h536088d457bd0ae8E"(ptr align 8 %addr, i64 %20, i64 131071, ptr align 8 @alloc_910c016f3eb9032fea2ad7959bd871d5) #8, !dbg !4836
  br label %bb16, !dbg !4836

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4837
  br label %bb18, !dbg !4838
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h86f4577533a21fb5E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4840 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4846, metadata !DIExpression()), !dbg !4856
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4852, metadata !DIExpression()), !dbg !4857
  store i64 %start2, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4842, metadata !DIExpression()), !dbg !4858
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4843, metadata !DIExpression()), !dbg !4859
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4850, metadata !DIExpression()), !dbg !4860
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h26de265fc6845e13E"(i64 %count) #8, !dbg !4861
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4861
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4861
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h3d13ab331da637cbE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4861
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4861
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4861
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc29236e085fb283cE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4861
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4861
  %_6 = load i64, ptr %_3, align 8, !dbg !4861, !range !1887, !noundef !19
  %4 = icmp eq i64 %_6, 0, !dbg !4861
  br i1 %4, label %bb4, label %bb6, !dbg !4861

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4861
  %offset = load i64, ptr %5, align 8, !dbg !4861, !noundef !19
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4861
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4844, metadata !DIExpression()), !dbg !4862
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4848, metadata !DIExpression()), !dbg !4863
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4864
  br i1 %_8, label %bb7, label %bb8, !dbg !4864

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h07bb1007358c82a2E"() #8, !dbg !4865
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4865
  br label %bb18, !dbg !4865

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4866
  %8 = load i64, ptr %7, align 8, !dbg !4866, !range !1887, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4866
  %10 = load i64, ptr %9, align 8, !dbg !4866
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4866
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4866
  ret { i64, i64 } %12, !dbg !4866

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h8ad5052299fdc14aE"(i64 %start2, i64 %offset) #8, !dbg !4867
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4867
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4867
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc29236e085fb283cE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4867
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4867
  %_13 = load i64, ptr %_10, align 8, !dbg !4867, !range !1887, !noundef !19
  %15 = icmp eq i64 %_13, 0, !dbg !4867
  br i1 %15, label %bb11, label %bb12, !dbg !4867

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4868
  br label %bb18, !dbg !4869

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4867
  %val = load i64, ptr %16, align 8, !dbg !4867, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4854, metadata !DIExpression()), !dbg !4871
  store i64 %val, ptr %addr, align 8, !dbg !4871
  store i64 47, ptr %_17, align 8, !dbg !4872
  %17 = load i64, ptr %_17, align 8, !dbg !4873, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h54c652b39649ff2bE"(ptr align 8 %addr, i64 %17, ptr align 8 @alloc_7649aa2fd9bfdf80f2f4176d4b654c95) #8, !dbg !4873
  switch i64 %_15, label %bb16 [
    i64 131070, label %bb14
    i64 131069, label %bb15
  ], !dbg !4874

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h07bb1007358c82a2E"() #8, !dbg !4875
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4875
  br label %bb18, !dbg !4875

bb5:                                              ; No predecessors!
  unreachable, !dbg !4861

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4876, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %_22) #8, !dbg !4877
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4878
  store i64 %_21, ptr %19, align 8, !dbg !4878
  store i64 1, ptr %0, align 8, !dbg !4878
  br label %bb18, !dbg !4866

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4879
  %20 = load i64, ptr %_20, align 8, !dbg !4880, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h536088d457bd0ae8E"(ptr align 8 %addr, i64 %20, i64 0, ptr align 8 @alloc_f8d0c70be38e5a86b8347c843f72fc43) #8, !dbg !4880
  br label %bb16, !dbg !4880

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4881
  br label %bb18, !dbg !4882
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hcae9d0db307d98fdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4884 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4893, metadata !DIExpression()), !dbg !4895
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4894, metadata !DIExpression()), !dbg !4896
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h8248f5fa32b5ec28E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_51f6f672d92676f883a0556ba9651a0b, i64 16) #8, !dbg !4897
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %self) #8, !dbg !4898
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4898
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4898
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4898
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4898
  store ptr %_15.0, ptr %2, align 8, !dbg !4898
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4898
  store ptr %_15.1, ptr %3, align 8, !dbg !4898
  store i8 3, ptr %_21, align 1, !dbg !4898
  store i64 2, ptr %_22, align 8, !dbg !4898
  store i64 2, ptr %_23, align 8, !dbg !4898
  %4 = load i8, ptr %_21, align 1, !dbg !4898, !range !3183, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4898
  %6 = load i64, ptr %5, align 8, !dbg !4898, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4898
  %8 = load i64, ptr %7, align 8, !dbg !4898
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4898
  %10 = load i64, ptr %9, align 8, !dbg !4898, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4898
  %12 = load i64, ptr %11, align 8, !dbg !4898
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !4899
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !4901
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !4902
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !4903
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !4904
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !4905
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4906
  store i32 32, ptr %15, align 4, !dbg !4906
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4906
  store i8 %4, ptr %16, align 8, !dbg !4906
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4906
  store i32 4, ptr %17, align 8, !dbg !4906
  store i64 %6, ptr %_7.i, align 8, !dbg !4906
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4906
  store i64 %8, ptr %18, align 8, !dbg !4906
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4906
  store i64 %10, ptr %19, align 8, !dbg !4906
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !4906
  store i64 %12, ptr %20, align 8, !dbg !4906
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4907
  store i64 0, ptr %21, align 8, !dbg !4907
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4907
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4898
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !4898
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4898
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h1000acebcc74556dE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4897
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h719ae7ae92426a11E(ptr align 8 %_4) #8, !dbg !4897
  ret i1 %23, !dbg !4908
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17h5af971b4b4985e1fE(i64 %addr) unnamed_addr #0 !dbg !4909 {
start:
  %0 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4913, metadata !DIExpression()), !dbg !4916
; call x86_64::addr::PhysAddr::try_new
  %1 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17hd24fad1a82c765ebE(i64 %addr) #8, !dbg !4917
  store { i64, i64 } %1, ptr %_2, align 8, !dbg !4917
  %_3 = load i64, ptr %_2, align 8, !dbg !4917, !range !1887, !noundef !19
  %2 = icmp eq i64 %_3, 0, !dbg !4918
  br i1 %2, label %bb4, label %bb2, !dbg !4918

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4919
  %4 = load i64, ptr %3, align 8, !dbg !4919, !noundef !19
  store i64 %4, ptr %0, align 8, !dbg !4919
  call void @llvm.dbg.declare(metadata ptr %0, metadata !4914, metadata !DIExpression()), !dbg !4920
  ret i64 %4, !dbg !4921

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_4c32dd8753956934854651344030b372, i64 67, ptr align 8 @alloc_6b3cbf07f263ead70067ad39fb864d53) #9, !dbg !4922
  unreachable, !dbg !4922

bb3:                                              ; No predecessors!
  unreachable, !dbg !4917
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h5cb5379eaa72a46eE(i64 %addr) unnamed_addr #0 !dbg !4923 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4925, metadata !DIExpression()), !dbg !4926
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4927
  store i64 %_2, ptr %0, align 8, !dbg !4928
  %1 = load i64, ptr %0, align 8, !dbg !4929, !noundef !19
  ret i64 %1, !dbg !4929
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17hd24fad1a82c765ebE(i64 %addr) unnamed_addr #0 !dbg !4930 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4949, metadata !DIExpression()), !dbg !4952
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h5cb5379eaa72a46eE(i64 %addr) #8, !dbg !4953
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4953
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4950, metadata !DIExpression()), !dbg !4954
  %_3 = icmp eq i64 %p, %addr, !dbg !4955
  br i1 %_3, label %bb2, label %bb3, !dbg !4955

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4956
  %1 = load i64, ptr %_6, align 8, !dbg !4957, !noundef !19
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4957
  store i64 %1, ptr %2, align 8, !dbg !4957
  store i64 1, ptr %0, align 8, !dbg !4957
  br label %bb4, !dbg !4958

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4959
  store i64 %p, ptr %3, align 8, !dbg !4959
  store i64 0, ptr %0, align 8, !dbg !4959
  br label %bb4, !dbg !4958

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4960
  %5 = load i64, ptr %4, align 8, !dbg !4960, !range !1887, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4960
  %7 = load i64, ptr %6, align 8, !dbg !4960, !noundef !19
  %8 = insertvalue { i64, i64 } poison, i64 %5, 0, !dbg !4960
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4960
  ret { i64, i64 } %9, !dbg !4960
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E(i64 %self) unnamed_addr #0 !dbg !4961 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4965, metadata !DIExpression()), !dbg !4966
  ret i64 %self, !dbg !4967
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17hdb88c7c7e7a6a338E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4968 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4972, metadata !DIExpression()), !dbg !4974
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4973, metadata !DIExpression()), !dbg !4975
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1c08c3e7a757d9c0E"(i64 %align) #8, !dbg !4976
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h48971495394d8a16E(i64 %self, i64 %_5) #8, !dbg !4977
  store i64 %_3, ptr %0, align 8, !dbg !4978
  %1 = load i64, ptr %0, align 8, !dbg !4979, !noundef !19
  ret i64 %1, !dbg !4979
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd5fe60e594356bcaE(i64 %0, i64 %align) unnamed_addr #0 !dbg !4980 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4984, metadata !DIExpression()), !dbg !4986
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4985, metadata !DIExpression()), !dbg !4987
  %1 = load i64, ptr %self, align 8, !dbg !4988, !noundef !19
; call x86_64::addr::PhysAddr::align_down
  %2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hdb88c7c7e7a6a338E(i64 %1, i64 %align) #8, !dbg !4988
  store i64 %2, ptr %_4, align 8, !dbg !4988
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %3 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h8092afdae5dd5690E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !4988
  ret i1 %3, !dbg !4989
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h49ebe6a83b77c876E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4990 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4995, metadata !DIExpression()), !dbg !4997
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4996, metadata !DIExpression()), !dbg !4998
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h8248f5fa32b5ec28E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_0b79a4417984a643d0aaf7a6d6a8e288, i64 8) #8, !dbg !4999
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %self) #8, !dbg !5000
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5000
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5000
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5000
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5000
  store ptr %_15.0, ptr %2, align 8, !dbg !5000
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5000
  store ptr %_15.1, ptr %3, align 8, !dbg !5000
  store i8 3, ptr %_21, align 1, !dbg !5000
  store i64 2, ptr %_22, align 8, !dbg !5000
  store i64 2, ptr %_23, align 8, !dbg !5000
  %4 = load i8, ptr %_21, align 1, !dbg !5000, !range !3183, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5000
  %6 = load i64, ptr %5, align 8, !dbg !5000, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5000
  %8 = load i64, ptr %7, align 8, !dbg !5000
  %9 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5000
  %10 = load i64, ptr %9, align 8, !dbg !5000, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5000
  %12 = load i64, ptr %11, align 8, !dbg !5000
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5001
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5003
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5004
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5005
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5006
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5007
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5008
  store i32 32, ptr %15, align 4, !dbg !5008
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5008
  store i8 %4, ptr %16, align 8, !dbg !5008
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5008
  store i32 4, ptr %17, align 8, !dbg !5008
  store i64 %6, ptr %_7.i, align 8, !dbg !5008
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5008
  store i64 %8, ptr %18, align 8, !dbg !5008
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5008
  store i64 %10, ptr %19, align 8, !dbg !5008
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5008
  store i64 %12, ptr %20, align 8, !dbg !5008
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5009
  store i64 0, ptr %21, align 8, !dbg !5009
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5009
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5000
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_20, i64 56, i1 false), !dbg !5000
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5000
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h1000acebcc74556dE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4999
; call core::fmt::builders::DebugTuple::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h719ae7ae92426a11E(ptr align 8 %_4) #8, !dbg !4999
  ret i1 %23, !dbg !5010
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h48971495394d8a16E(i64 %addr, i64 %align) unnamed_addr #0 !dbg !5011 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5015, metadata !DIExpression()), !dbg !5017
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5016, metadata !DIExpression()), !dbg !5018
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !5019, metadata !DIExpression()), !dbg !5024
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !5026, metadata !DIExpression()), !dbg !5031
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !5033
  store i64 %1, ptr %0, align 8, !dbg !5033
  %_2.i.i = load i64, ptr %0, align 8, !dbg !5033, !noundef !19
  %2 = trunc i64 %_2.i.i to i32, !dbg !5033
  %3 = icmp eq i32 %2, 1, !dbg !5034
  %_3 = xor i1 %3, true, !dbg !5035
  br i1 %_3, label %bb2, label %bb3, !dbg !5035

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !5036
  %_8.1 = icmp ult i64 %align, 1, !dbg !5036
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5036
  br i1 %4, label %panic, label %bb4, !dbg !5036

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_1dd227ab452b26fb141a985f487cd916, i64 30, ptr align 8 @alloc_08b13c9e01ea58d326fde16f43de4d77) #9, !dbg !5035
  unreachable, !dbg !5035

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !5037
  %5 = and i64 %addr, %_6, !dbg !5038
  ret i64 %5, !dbg !5039

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_dcf4a231b15b9b7c33e0581769121491) #9, !dbg !5036
  unreachable, !dbg !5036
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17heb0a2229c486a480E"(i16 %sel) unnamed_addr #1 !dbg !5040 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5051, metadata !DIExpression()), !dbg !5052
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5053, metadata !DIExpression()), !dbg !5059
  %0 = zext i16 %sel to i64, !dbg !5061
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !5062, !srcloc !5063
  ret void, !dbg !5064
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h0d42fec111681ab3E"() unnamed_addr #1 !dbg !5065 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5069, !srcloc !5070
  ret void, !dbg !5071
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h2d167640c288519dE(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5072 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5092, metadata !DIExpression()), !dbg !5093
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5094
  br i1 %_2, label %bb1, label %bb2, !dbg !5094

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !5095
  %1 = load i16, ptr %_4, align 2, !dbg !5096, !noundef !19
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5096
  store i16 %1, ptr %2, align 8, !dbg !5096
  store ptr null, ptr %0, align 8, !dbg !5096
  br label %bb3, !dbg !5097

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5098
  store ptr @alloc_7254953a5374c7a7a7fc525c828c4afa, ptr %3, align 8, !dbg !5098
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5098
  store i64 22, ptr %4, align 8, !dbg !5098
  br label %bb3, !dbg !5097

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5099
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h8f60ccae4202f5d4E(ptr align 2 %self) unnamed_addr #1 !dbg !5100 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5104, metadata !DIExpression()), !dbg !5105
  %0 = load i16, ptr %self, align 2, !dbg !5106, !noundef !19
  ret i16 %0, !dbg !5107
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h22d14b74f70e74b7E(i8 %n) unnamed_addr #1 !dbg !5108 {
start:
  %n.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5126, metadata !DIExpression()), !dbg !5127
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5128

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5129
  br label %bb6, !dbg !5129

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5130
  %1 = load i8, ptr %_2, align 1, !dbg !5131, !range !3183, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5131
  br label %bb6, !dbg !5132

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5133
  %2 = load i8, ptr %_3, align 1, !dbg !5134, !range !3183, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5134
  br label %bb6, !dbg !5135

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5136
  %3 = load i8, ptr %_4, align 1, !dbg !5137, !range !3183, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5137
  br label %bb6, !dbg !5138

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5139
  %4 = load i8, ptr %_5, align 1, !dbg !5140, !range !3183, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5140
  br label %bb6, !dbg !5141

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5142, !range !3179, !noundef !19
  ret i8 %5, !dbg !5142
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h02693afec5014929E(i8 %0) unnamed_addr #1 !dbg !5143 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5147, metadata !DIExpression()), !dbg !5148
  %2 = load i8, ptr %self, align 1, !dbg !5149, !range !3183, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5149
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5150

bb2:                                              ; preds = %start
  unreachable, !dbg !5149

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5151
  br label %bb6, !dbg !5151

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5152
  br label %bb6, !dbg !5152

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5153
  br label %bb6, !dbg !5153

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5154
  br label %bb6, !dbg !5154

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5155, !noundef !19
  ret i8 %3, !dbg !5155
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17hf977de6f6092b691E(i8 %0) unnamed_addr #1 !dbg !5156 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5163, metadata !DIExpression()), !dbg !5164
  %2 = load i8, ptr %n, align 1, !dbg !5165, !range !3183, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5165
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5166

bb2:                                              ; preds = %start
  unreachable, !dbg !5165

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5167
  br label %bb6, !dbg !5167

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5168
  br label %bb6, !dbg !5168

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5169
  br label %bb6, !dbg !5169

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5170
  br label %bb6, !dbg !5170

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5171, !noundef !19
  ret i64 %3, !dbg !5171
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h28e8bd6660f91c14E(i8 %0) unnamed_addr #1 !dbg !5172 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5179, metadata !DIExpression()), !dbg !5180
  %2 = load i8, ptr %n, align 1, !dbg !5181, !range !3183, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5181
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5182

bb2:                                              ; preds = %start
  unreachable, !dbg !5181

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5183
  br label %bb6, !dbg !5183

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5184
  br label %bb6, !dbg !5184

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5185
  br label %bb6, !dbg !5185

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5186
  br label %bb6, !dbg !5186

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5187, !noundef !19
  ret i64 %3, !dbg !5187
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h5eed97a797267a2fE(i8 %0) unnamed_addr #1 !dbg !5188 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5190, metadata !DIExpression()), !dbg !5191
  %2 = load i8, ptr %n, align 1, !dbg !5192, !range !3183, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5192
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5193

bb2:                                              ; preds = %start
  unreachable, !dbg !5192

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5194
  br label %bb6, !dbg !5194

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5195
  br label %bb6, !dbg !5195

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5196
  br label %bb6, !dbg !5196

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5197
  br label %bb6, !dbg !5197

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5198, !noundef !19
  ret i64 %3, !dbg !5198
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h47f0aae88b0344e0E(i64 %bits) unnamed_addr #1 !dbg !5199 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5203, metadata !DIExpression()), !dbg !5204
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5205

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5206
  br label %bb6, !dbg !5206

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5207
  %1 = load i8, ptr %_2, align 1, !dbg !5208, !range !3183, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5208
  br label %bb6, !dbg !5209

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5210
  %2 = load i8, ptr %_3, align 1, !dbg !5211, !range !3183, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5211
  br label %bb6, !dbg !5212

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5213
  %3 = load i8, ptr %_4, align 1, !dbg !5214, !range !3183, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5214
  br label %bb6, !dbg !5215

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5216
  %4 = load i8, ptr %_5, align 1, !dbg !5217, !range !3183, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5217
  br label %bb6, !dbg !5218

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5219, !range !3179, !noundef !19
  ret i8 %5, !dbg !5219
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h1adf77394f98fdebE(i8 %n) unnamed_addr #1 !dbg !5220 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5224, metadata !DIExpression()), !dbg !5227
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h02693afec5014929E(i8 %n) #8, !dbg !5228
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5229
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5229
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5229
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5229
  br i1 %2, label %panic, label %bb2, !dbg !5229

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5230
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5230
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5230
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5230
  br i1 %4, label %panic1, label %bb3, !dbg !5230

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_13d948e797d3694374429c3a938ca8f7) #9, !dbg !5229
  unreachable, !dbg !5229

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5230
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5230
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5225, metadata !DIExpression()), !dbg !5231
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5232
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5232
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5232
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5232
  br i1 %6, label %panic2, label %bb4, !dbg !5232

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_0fe610ff7590c82191b1e5648c46cdd1) #9, !dbg !5230
  unreachable, !dbg !5230

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5233
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5233
  store i64 %_9.0, ptr %7, align 8, !dbg !5233
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5234
  %9 = load i64, ptr %8, align 8, !dbg !5234, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5234
  %11 = load i64, ptr %10, align 8, !dbg !5234, !noundef !19
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5234
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5234
  ret { i64, i64 } %13, !dbg !5234

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d034d979382ae7927c9a0cc74333cbc5) #9, !dbg !5232
  unreachable, !dbg !5232
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h0af000c65fa319daE(i64 %size) unnamed_addr #1 !dbg !5235 {
start:
  %size.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5239, metadata !DIExpression()), !dbg !5240
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5241

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5242
  br label %bb6, !dbg !5242

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5243
  %1 = load i8, ptr %_2, align 1, !dbg !5244, !range !3183, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5244
  br label %bb6, !dbg !5245

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5246
  %2 = load i8, ptr %_3, align 1, !dbg !5247, !range !3183, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5247
  br label %bb6, !dbg !5248

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5249
  %3 = load i8, ptr %_4, align 1, !dbg !5250, !range !3183, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5250
  br label %bb6, !dbg !5251

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5252
  %4 = load i8, ptr %_5, align 1, !dbg !5253, !range !3183, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5253
  br label %bb6, !dbg !5254

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5255, !range !3179, !noundef !19
  ret i8 %5, !dbg !5255
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h4ff841b0b1285108E(i64 %bits) unnamed_addr #1 !dbg !5256 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5260, metadata !DIExpression()), !dbg !5261
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5262

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5263
  br label %bb6, !dbg !5263

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5264
  %1 = load i8, ptr %_2, align 1, !dbg !5265, !range !3183, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5265
  br label %bb6, !dbg !5266

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5267
  %2 = load i8, ptr %_3, align 1, !dbg !5268, !range !3183, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5268
  br label %bb6, !dbg !5269

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5270
  %3 = load i8, ptr %_4, align 1, !dbg !5271, !range !3183, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5271
  br label %bb6, !dbg !5272

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5273
  %4 = load i8, ptr %_5, align 1, !dbg !5274, !range !3183, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5274
  br label %bb6, !dbg !5275

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5276, !range !3179, !noundef !19
  ret i8 %5, !dbg !5276
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h000047e11e880d89E(i8 %n) unnamed_addr #1 !dbg !5277 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5279, metadata !DIExpression()), !dbg !5282
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h02693afec5014929E(i8 %n) #8, !dbg !5283
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5284
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5284
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5284
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5284
  br i1 %2, label %panic, label %bb2, !dbg !5284

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5285
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5285
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5285
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5285
  br i1 %4, label %panic1, label %bb3, !dbg !5285

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ff0bc940585e76f908cabf47d2ac8531) #9, !dbg !5284
  unreachable, !dbg !5284

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5285
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5285
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5280, metadata !DIExpression()), !dbg !5286
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5287
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5287
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5287
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5287
  br i1 %6, label %panic2, label %bb4, !dbg !5287

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_be7a26ba1dc8a11180f0964335b9b8a3) #9, !dbg !5285
  unreachable, !dbg !5285

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5288
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5288
  store i64 %_9.0, ptr %7, align 8, !dbg !5288
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5289
  %9 = load i64, ptr %8, align 8, !dbg !5289, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5289
  %11 = load i64, ptr %10, align 8, !dbg !5289, !noundef !19
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5289
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5289
  ret { i64, i64 } %13, !dbg !5289

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_a8f5db7067e5f5644320e9995e2e2466) #9, !dbg !5287
  unreachable, !dbg !5287
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17hdccdfc939ab8c984E"(i64 %0) unnamed_addr #1 !dbg !5290 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5298, metadata !DIExpression()), !dbg !5299
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hb077b2a3b1156818E(ptr align 8 %dr7_flags) #8, !dbg !5300
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h89f1df17bf3f4f43E(i64 %_2) #8, !dbg !5301
  ret i64 %1, !dbg !5302
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17ha120771d46af4918E() unnamed_addr #1 !dbg !5303 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_11 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5311
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5307, metadata !DIExpression()), !dbg !5312
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h4dbc28424c6e8b36E() #8, !dbg !5313
  store i64 %0, ptr %_11, align 8, !dbg !5313
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hb077b2a3b1156818E(ptr align 8 %_11) #8, !dbg !5313
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5313
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5309, metadata !DIExpression()), !dbg !5314
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5315
  ret i64 %1, !dbg !5316
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h89f1df17bf3f4f43E(i64 %bits) unnamed_addr #0 !dbg !5317 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5321, metadata !DIExpression()), !dbg !5322
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17ha120771d46af4918E() #8, !dbg !5323
  %_2 = and i64 %bits, %_3, !dbg !5324
  store i64 %_2, ptr %0, align 8, !dbg !5325
  %1 = load i64, ptr %0, align 8, !dbg !5326, !noundef !19
  ret i64 %1, !dbg !5326
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h52a89820e498a060E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5327 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5332, metadata !DIExpression()), !dbg !5336
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5333, metadata !DIExpression()), !dbg !5337
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h1adf77394f98fdebE(i8 %n) #8, !dbg !5338
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5338
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5338
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_c451b9e534c9b2ec28cd96ad5d2ca857) #8, !dbg !5339
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5339
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5334, metadata !DIExpression()), !dbg !5340
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h47f0aae88b0344e0E(i64 %condition) #8, !dbg !5341, !range !3179
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h34115a3c4f8e5032E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_b62770e8f7745eb66ffb9e68a475712f) #8, !dbg !5341, !range !3183
  ret i8 %1, !dbg !5342
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17h24fd8fc1745f8ff9E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5343 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5348, metadata !DIExpression()), !dbg !5351
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5349, metadata !DIExpression()), !dbg !5352
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5350, metadata !DIExpression()), !dbg !5353
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h1adf77394f98fdebE(i8 %n) #8, !dbg !5354
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5354
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5354
  %_8 = load i8, ptr %condition, align 1, !dbg !5355, !range !3183, !noundef !19
  %_9 = icmp uge i8 3, %_8, !dbg !5355
  call void @llvm.assume(i1 %_9), !dbg !5355
  %_10 = icmp ule i8 0, %_8, !dbg !5355
  call void @llvm.assume(i1 %_10), !dbg !5355
  %_7 = zext i8 %_8 to i64, !dbg !5355
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_98124367f7c4c797dc16fb1b43151d99) #8, !dbg !5356
  ret void, !dbg !5357
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17hab037a81f5c400d4E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5358 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5362, metadata !DIExpression()), !dbg !5366
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5363, metadata !DIExpression()), !dbg !5367
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h000047e11e880d89E(i8 %n) #8, !dbg !5368
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5368
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5368
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_d603eb8956fedb7c08f3928fc09c23bd) #8, !dbg !5369
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5369
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5364, metadata !DIExpression()), !dbg !5370
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h4ff841b0b1285108E(i64 %size) #8, !dbg !5371, !range !3179
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h32469ec7304a5070E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_53e61b04acf9ee54cc3439795aa00b55) #8, !dbg !5371, !range !3183
  ret i8 %1, !dbg !5372
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17hdbca5abdc0946480E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5373 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5377, metadata !DIExpression()), !dbg !5380
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5378, metadata !DIExpression()), !dbg !5381
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5379, metadata !DIExpression()), !dbg !5382
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h000047e11e880d89E(i8 %n) #8, !dbg !5383
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5383
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5383
  %_8 = load i8, ptr %size, align 1, !dbg !5384, !range !3183, !noundef !19
  %_9 = icmp uge i8 3, %_8, !dbg !5384
  call void @llvm.assume(i1 %_9), !dbg !5384
  %_10 = icmp ule i8 0, %_8, !dbg !5384
  call void @llvm.assume(i1 %_10), !dbg !5384
  %_7 = zext i8 %_8 to i64, !dbg !5384
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_1e0cd32f91d454c565f5520cc8f258e0) #8, !dbg !5385
  ret void, !dbg !5386
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h83f23d26cf519b80E(i16 %self) unnamed_addr #0 !dbg !5387 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5392, metadata !DIExpression()), !dbg !5393
  %0 = lshr i16 %self, 3, !dbg !5394
  ret i16 %0, !dbg !5395
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17ha24d4df91985562bE(i16 %0) unnamed_addr #0 !dbg !5396 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5400, metadata !DIExpression()), !dbg !5401
  store i64 0, ptr %_4, align 8, !dbg !5402
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5402
  store i64 2, ptr %1, align 8, !dbg !5402
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5403
  %3 = load i64, ptr %2, align 8, !dbg !5403, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5403
  %5 = load i64, ptr %4, align 8, !dbg !5403, !noundef !19
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17hc5f34ba2b65997aaE"(ptr align 2 %self, i64 %3, i64 %5, ptr align 8 @alloc_8411d1a1d95567483d1ca6e44fac85d8) #8, !dbg !5403
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hfe070fc43cf57565E(i16 %_2) #8, !dbg !5404, !range !3183
  ret i8 %6, !dbg !5405
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h8afc73eb433bd7a8E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5406 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5412, metadata !DIExpression()), !dbg !5421
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5413, metadata !DIExpression()), !dbg !5422
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5414, metadata !DIExpression()), !dbg !5423
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_68b53946c4c55386499e149134f17041, i64 15) #8, !dbg !5424
  %_11 = load i16, ptr %self, align 2, !dbg !5425, !noundef !19
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h83f23d26cf519b80E(i16 %_11) #8, !dbg !5425
  store i16 %0, ptr %_10, align 2, !dbg !5425
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5426
  %_18 = load i16, ptr %self, align 2, !dbg !5427, !noundef !19
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17ha24d4df91985562bE(i16 %_18) #8, !dbg !5427, !range !3183
  store i8 %1, ptr %_17, align 1, !dbg !5427
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_e86631b0558238251612cc9fea7a4632, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5428
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %s) #8, !dbg !5429
  ret i1 %2, !dbg !5430
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17he3b042214b360cd9E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5431 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5446, metadata !DIExpression()), !dbg !5447
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2910, metadata !DIExpression()), !dbg !5448
  %_3 = ptrtoint ptr %self to i64, !dbg !5450
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %_3) #8, !dbg !5451
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5452
  %_10 = load i64, ptr %2, align 8, !dbg !5452, !noundef !19
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5452
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5452
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5452
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5452
  br i1 %4, label %panic, label %bb4, !dbg !5452

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5453
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5453
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5453
  br i1 %5, label %panic1, label %bb5, !dbg !5453

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_dd554e7f79648186da0f0bea6c2d968c) #9, !dbg !5452
  unreachable, !dbg !5452

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5453
  store i16 %_7, ptr %0, align 2, !dbg !5454
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5454
  store i64 %_2, ptr %6, align 2, !dbg !5454
  ret void, !dbg !5455

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_19026ea6d406f3723e38a7b6d4ee430b) #9, !dbg !5453
  unreachable, !dbg !5453
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h9aeafa31950ee9bcE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5456 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5490, metadata !DIExpression()), !dbg !5491
  %_3 = ptrtoint ptr %self to i64, !dbg !5492
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %_3) #8, !dbg !5493
  %_8.0 = sub i64 4096, 1, !dbg !5494
  %_8.1 = icmp ult i64 4096, 1, !dbg !5494
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5494
  br i1 %1, label %panic, label %bb3, !dbg !5494

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5494
  store i16 %_5, ptr %0, align 2, !dbg !5495
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5495
  store i64 %_2, ptr %2, align 2, !dbg !5495
  ret void, !dbg !5496

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_e47e48d51c5b2e21b8ffef7f2cf178ef) #9, !dbg !5494
  unreachable, !dbg !5494
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d7b6085415d3815E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5497 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5503, metadata !DIExpression()), !dbg !5505
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5504, metadata !DIExpression()), !dbg !5506
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5507
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h1adc469917c9bf80E"(ptr align 4 %self) #8, !dbg !5508
  store i64 %0, ptr %_22, align 8, !dbg !5508
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE(ptr align 8 %_22) #8, !dbg !5509
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5509
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5509
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5509
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5509
  store ptr %_20.0, ptr %3, align 8, !dbg !5509
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5509
  store ptr %_20.1, ptr %4, align 8, !dbg !5509
  store i8 3, ptr %_27, align 1, !dbg !5509
  store i64 2, ptr %_28, align 8, !dbg !5509
  store i64 2, ptr %_29, align 8, !dbg !5509
  %5 = load i8, ptr %_27, align 1, !dbg !5509, !range !3183, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5509
  %7 = load i64, ptr %6, align 8, !dbg !5509, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5509
  %9 = load i64, ptr %8, align 8, !dbg !5509
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5509
  %11 = load i64, ptr %10, align 8, !dbg !5509, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5509
  %13 = load i64, ptr %12, align 8, !dbg !5509
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5510
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5512
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5513
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5514
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5515
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5516
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5517
  store i32 32, ptr %16, align 4, !dbg !5517
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5517
  store i8 %5, ptr %17, align 8, !dbg !5517
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5517
  store i32 4, ptr %18, align 8, !dbg !5517
  store i64 %7, ptr %_7.i, align 8, !dbg !5517
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5517
  store i64 %9, ptr %19, align 8, !dbg !5517
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5517
  store i64 %11, ptr %20, align 8, !dbg !5517
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5517
  store i64 %13, ptr %21, align 8, !dbg !5517
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5518
  store i64 0, ptr %22, align 8, !dbg !5518
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5518
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5509
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5509
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5509
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5507
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5519
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5507
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5520
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5507
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %_4) #8, !dbg !5507
  ret i1 %24, !dbg !5521
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c7273001e1ab8faE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5522 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5527, metadata !DIExpression()), !dbg !5529
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5528, metadata !DIExpression()), !dbg !5530
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5531
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd2326945126b1d06E"(ptr align 4 %self) #8, !dbg !5532
  store i64 %0, ptr %_22, align 8, !dbg !5532
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE(ptr align 8 %_22) #8, !dbg !5533
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5533
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5533
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5533
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5533
  store ptr %_20.0, ptr %3, align 8, !dbg !5533
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5533
  store ptr %_20.1, ptr %4, align 8, !dbg !5533
  store i8 3, ptr %_27, align 1, !dbg !5533
  store i64 2, ptr %_28, align 8, !dbg !5533
  store i64 2, ptr %_29, align 8, !dbg !5533
  %5 = load i8, ptr %_27, align 1, !dbg !5533, !range !3183, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5533
  %7 = load i64, ptr %6, align 8, !dbg !5533, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5533
  %9 = load i64, ptr %8, align 8, !dbg !5533
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5533
  %11 = load i64, ptr %10, align 8, !dbg !5533, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5533
  %13 = load i64, ptr %12, align 8, !dbg !5533
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5534
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5536
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5537
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5538
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5539
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5540
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5541
  store i32 32, ptr %16, align 4, !dbg !5541
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5541
  store i8 %5, ptr %17, align 8, !dbg !5541
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5541
  store i32 4, ptr %18, align 8, !dbg !5541
  store i64 %7, ptr %_7.i, align 8, !dbg !5541
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5541
  store i64 %9, ptr %19, align 8, !dbg !5541
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5541
  store i64 %11, ptr %20, align 8, !dbg !5541
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5541
  store i64 %13, ptr %21, align 8, !dbg !5541
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5542
  store i64 0, ptr %22, align 8, !dbg !5542
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5542
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5533
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5533
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5533
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5531
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5543
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5531
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5544
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5531
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %_4) #8, !dbg !5531
  ret i1 %24, !dbg !5545
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h62ba1cee3713ed40E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5546 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5551, metadata !DIExpression()), !dbg !5553
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5552, metadata !DIExpression()), !dbg !5554
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5555
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc73dfee0744fc18cE"(ptr align 4 %self) #8, !dbg !5556
  store i64 %0, ptr %_22, align 8, !dbg !5556
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE(ptr align 8 %_22) #8, !dbg !5557
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5557
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5557
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5557
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5557
  store ptr %_20.0, ptr %3, align 8, !dbg !5557
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5557
  store ptr %_20.1, ptr %4, align 8, !dbg !5557
  store i8 3, ptr %_27, align 1, !dbg !5557
  store i64 2, ptr %_28, align 8, !dbg !5557
  store i64 2, ptr %_29, align 8, !dbg !5557
  %5 = load i8, ptr %_27, align 1, !dbg !5557, !range !3183, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5557
  %7 = load i64, ptr %6, align 8, !dbg !5557, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5557
  %9 = load i64, ptr %8, align 8, !dbg !5557
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5557
  %11 = load i64, ptr %10, align 8, !dbg !5557, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5557
  %13 = load i64, ptr %12, align 8, !dbg !5557
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5558
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5560
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5561
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5562
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5563
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5564
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5565
  store i32 32, ptr %16, align 4, !dbg !5565
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5565
  store i8 %5, ptr %17, align 8, !dbg !5565
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5565
  store i32 4, ptr %18, align 8, !dbg !5565
  store i64 %7, ptr %_7.i, align 8, !dbg !5565
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5565
  store i64 %9, ptr %19, align 8, !dbg !5565
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5565
  store i64 %11, ptr %20, align 8, !dbg !5565
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5565
  store i64 %13, ptr %21, align 8, !dbg !5565
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5566
  store i64 0, ptr %22, align 8, !dbg !5566
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5566
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5557
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5557
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5557
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5555
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5567
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5555
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5568
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5555
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %_4) #8, !dbg !5555
  ret i1 %24, !dbg !5569
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hca6e13c4f8d171f2E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5570 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5574, metadata !DIExpression()), !dbg !5576
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5575, metadata !DIExpression()), !dbg !5577
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5578
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h0e99bd2e16b358e3E"(ptr align 4 %self) #8, !dbg !5579
  store i64 %0, ptr %_22, align 8, !dbg !5579
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE(ptr align 8 %_22) #8, !dbg !5580
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5580
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5580
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5580
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5580
  store ptr %_20.0, ptr %3, align 8, !dbg !5580
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5580
  store ptr %_20.1, ptr %4, align 8, !dbg !5580
  store i8 3, ptr %_27, align 1, !dbg !5580
  store i64 2, ptr %_28, align 8, !dbg !5580
  store i64 2, ptr %_29, align 8, !dbg !5580
  %5 = load i8, ptr %_27, align 1, !dbg !5580, !range !3183, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5580
  %7 = load i64, ptr %6, align 8, !dbg !5580, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5580
  %9 = load i64, ptr %8, align 8, !dbg !5580
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5580
  %11 = load i64, ptr %10, align 8, !dbg !5580, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5580
  %13 = load i64, ptr %12, align 8, !dbg !5580
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5581
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5583
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5584
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5585
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5586
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5587
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5588
  store i32 32, ptr %16, align 4, !dbg !5588
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5588
  store i8 %5, ptr %17, align 8, !dbg !5588
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5588
  store i32 4, ptr %18, align 8, !dbg !5588
  store i64 %7, ptr %_7.i, align 8, !dbg !5588
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5588
  store i64 %9, ptr %19, align 8, !dbg !5588
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5588
  store i64 %11, ptr %20, align 8, !dbg !5588
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5588
  store i64 %13, ptr %21, align 8, !dbg !5588
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5589
  store i64 0, ptr %22, align 8, !dbg !5589
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5589
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5580
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5580
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5580
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5578
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5590
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5578
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5591
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5578
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %_4) #8, !dbg !5578
  ret i1 %24, !dbg !5592
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9e5119d9567d205E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5593 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5598, metadata !DIExpression()), !dbg !5600
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5599, metadata !DIExpression()), !dbg !5601
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5602
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h5d8b63a4d8f200c1E"(ptr align 4 %self) #8, !dbg !5603
  store i64 %0, ptr %_22, align 8, !dbg !5603
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE(ptr align 8 %_22) #8, !dbg !5604
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5604
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5604
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5604
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5604
  store ptr %_20.0, ptr %3, align 8, !dbg !5604
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5604
  store ptr %_20.1, ptr %4, align 8, !dbg !5604
  store i8 3, ptr %_27, align 1, !dbg !5604
  store i64 2, ptr %_28, align 8, !dbg !5604
  store i64 2, ptr %_29, align 8, !dbg !5604
  %5 = load i8, ptr %_27, align 1, !dbg !5604, !range !3183, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5604
  %7 = load i64, ptr %6, align 8, !dbg !5604, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5604
  %9 = load i64, ptr %8, align 8, !dbg !5604
  %10 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5604
  %11 = load i64, ptr %10, align 8, !dbg !5604, !range !933, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5604
  %13 = load i64, ptr %12, align 8, !dbg !5604
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5605
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5607
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5608
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5609
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5610
  store i64 %11, ptr %width.dbg.spill.i, align 8
  %15 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %13, ptr %15, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5611
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5612
  store i32 32, ptr %16, align 4, !dbg !5612
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5612
  store i8 %5, ptr %17, align 8, !dbg !5612
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5612
  store i32 4, ptr %18, align 8, !dbg !5612
  store i64 %7, ptr %_7.i, align 8, !dbg !5612
  %19 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5612
  store i64 %9, ptr %19, align 8, !dbg !5612
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5612
  store i64 %11, ptr %20, align 8, !dbg !5612
  %21 = getelementptr inbounds { i64, i64 }, ptr %20, i32 0, i32 1, !dbg !5612
  store i64 %13, ptr %21, align 8, !dbg !5612
  %22 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5613
  store i64 0, ptr %22, align 8, !dbg !5613
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5613
  %23 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5604
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_26, i64 56, i1 false), !dbg !5604
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5604
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5602
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5614
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5602
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5615
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5602
; call core::fmt::builders::DebugStruct::finish
  %24 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %_4) #8, !dbg !5602
  ret i1 %24, !dbg !5616
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h0e99bd2e16b358e3E"(ptr align 4 %self) unnamed_addr #0 !dbg !5617 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5621, metadata !DIExpression()), !dbg !5624
  %_5 = load i16, ptr %self, align 4, !dbg !5625, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5625
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5626
  %_8 = load i16, ptr %0, align 2, !dbg !5626, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5627
  %_6 = shl i64 %_7, 16, !dbg !5627
  %_3 = or i64 %_4, %_6, !dbg !5625
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5628
  %_13 = load i32, ptr %1, align 4, !dbg !5628, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5629
  %_11 = shl i64 %_12, 32, !dbg !5629
  %addr = or i64 %_3, %_11, !dbg !5625
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5625
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5622, metadata !DIExpression()), !dbg !5630
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %addr) #8, !dbg !5631
  ret i64 %2, !dbg !5632
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h1adc469917c9bf80E"(ptr align 4 %self) unnamed_addr #0 !dbg !5633 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5637, metadata !DIExpression()), !dbg !5640
  %_5 = load i16, ptr %self, align 4, !dbg !5641, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5641
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5642
  %_8 = load i16, ptr %0, align 2, !dbg !5642, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5643
  %_6 = shl i64 %_7, 16, !dbg !5643
  %_3 = or i64 %_4, %_6, !dbg !5641
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5644
  %_13 = load i32, ptr %1, align 4, !dbg !5644, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5645
  %_11 = shl i64 %_12, 32, !dbg !5645
  %addr = or i64 %_3, %_11, !dbg !5641
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5641
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5638, metadata !DIExpression()), !dbg !5646
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %addr) #8, !dbg !5647
  ret i64 %2, !dbg !5648
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h5d8b63a4d8f200c1E"(ptr align 4 %self) unnamed_addr #0 !dbg !5649 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5653, metadata !DIExpression()), !dbg !5656
  %_5 = load i16, ptr %self, align 4, !dbg !5657, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5657
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5658
  %_8 = load i16, ptr %0, align 2, !dbg !5658, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5659
  %_6 = shl i64 %_7, 16, !dbg !5659
  %_3 = or i64 %_4, %_6, !dbg !5657
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5660
  %_13 = load i32, ptr %1, align 4, !dbg !5660, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5661
  %_11 = shl i64 %_12, 32, !dbg !5661
  %addr = or i64 %_3, %_11, !dbg !5657
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5657
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5654, metadata !DIExpression()), !dbg !5662
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %addr) #8, !dbg !5663
  ret i64 %2, !dbg !5664
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc73dfee0744fc18cE"(ptr align 4 %self) unnamed_addr #0 !dbg !5665 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5669, metadata !DIExpression()), !dbg !5672
  %_5 = load i16, ptr %self, align 4, !dbg !5673, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5673
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5674
  %_8 = load i16, ptr %0, align 2, !dbg !5674, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5675
  %_6 = shl i64 %_7, 16, !dbg !5675
  %_3 = or i64 %_4, %_6, !dbg !5673
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5676
  %_13 = load i32, ptr %1, align 4, !dbg !5676, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5677
  %_11 = shl i64 %_12, 32, !dbg !5677
  %addr = or i64 %_3, %_11, !dbg !5673
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5673
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5670, metadata !DIExpression()), !dbg !5678
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %addr) #8, !dbg !5679
  ret i64 %2, !dbg !5680
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd2326945126b1d06E"(ptr align 4 %self) unnamed_addr #0 !dbg !5681 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5685, metadata !DIExpression()), !dbg !5688
  %_5 = load i16, ptr %self, align 4, !dbg !5689, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5689
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5690
  %_8 = load i16, ptr %0, align 2, !dbg !5690, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5691
  %_6 = shl i64 %_7, 16, !dbg !5691
  %_3 = or i64 %_4, %_6, !dbg !5689
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5692
  %_13 = load i32, ptr %1, align 4, !dbg !5692, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5693
  %_11 = shl i64 %_12, 32, !dbg !5693
  %addr = or i64 %_3, %_11, !dbg !5689
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5689
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5686, metadata !DIExpression()), !dbg !5694
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE(i64 %addr) #8, !dbg !5695
  ret i64 %2, !dbg !5696
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h84ce0c35b08d0180E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5697 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5703, metadata !DIExpression()), !dbg !5705
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5704, metadata !DIExpression()), !dbg !5706
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h8248f5fa32b5ec28E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_e4f31a51fd47bc2f17c44c45ea3d42a8, i64 12) #8, !dbg !5707
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17hfc6f8d9228d8dac9E(ptr align 2 %self) #8, !dbg !5708
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5708
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5708
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5708
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5708
  store ptr %_15.0, ptr %2, align 8, !dbg !5708
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5708
  store ptr %_15.1, ptr %3, align 8, !dbg !5708
  store i8 3, ptr %_21, align 1, !dbg !5708
  store i64 2, ptr %_22, align 8, !dbg !5708
; call core::fmt::rt::v1::Count::Is
  %4 = call { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17h7c3dc8981344774fE(i64 6) #8, !dbg !5708
  %_23.0 = extractvalue { i64, i64 } %4, 0, !dbg !5708
  %_23.1 = extractvalue { i64, i64 } %4, 1, !dbg !5708
  %5 = load i8, ptr %_21, align 1, !dbg !5708, !range !3183, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5708
  %7 = load i64, ptr %6, align 8, !dbg !5708, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5708
  %9 = load i64, ptr %8, align 8, !dbg !5708
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5709
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5711
  store i8 %5, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5712
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5713
  store i64 %7, ptr %precision.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %9, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5714
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %11 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %11, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5715
  %12 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5716
  store i32 32, ptr %12, align 4, !dbg !5716
  %13 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5716
  store i8 %5, ptr %13, align 8, !dbg !5716
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5716
  store i32 12, ptr %14, align 8, !dbg !5716
  store i64 %7, ptr %_7.i, align 8, !dbg !5716
  %15 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5716
  store i64 %9, ptr %15, align 8, !dbg !5716
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5716
  store i64 %_23.0, ptr %16, align 8, !dbg !5716
  %17 = getelementptr inbounds { i64, i64 }, ptr %16, i32 0, i32 1, !dbg !5716
  store i64 %_23.1, ptr %17, align 8, !dbg !5716
  %18 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5717
  store i64 0, ptr %18, align 8, !dbg !5717
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5717
  %19 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5708
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_20, i64 56, i1 false), !dbg !5708
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5708
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h1000acebcc74556dE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5707
; call core::fmt::builders::DebugTuple::finish
  %20 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h719ae7ae92426a11E(ptr align 8 %_4) #8, !dbg !5707
  ret i1 %20, !dbg !5718
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdccb286b7de19e2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5719 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5724, metadata !DIExpression()), !dbg !5728
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5725, metadata !DIExpression()), !dbg !5729
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5726, metadata !DIExpression()), !dbg !5730
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_e71a923bae6df041e4ac800a90cb99ae, i64 19) #8, !dbg !5731
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_0108bad256caff3a6d09567ec08a0c56, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5732
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5733
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_02bbc211fe818b05a25d8f6c720e2768, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5734
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5735
  %_21 = load i64, ptr %0, align 8, !dbg !5735, !noundef !19
  store i64 %_21, ptr %_20, align 8, !dbg !5736
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_2f98d55e1b5aebe56034024a66fad658, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5737
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5738
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_9cbc566b638aecc8681b4c3c80402332, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5739
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5740
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_de03fddf23205a05ee3f3983d6bd1aa4, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5741
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %s) #8, !dbg !5742
  ret i1 %1, !dbg !5743
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17hf77e619977a9b942E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5744 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_14 = alloca i8, align 1
  %_13 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_12 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5750, metadata !DIExpression()), !dbg !5752
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5751, metadata !DIExpression()), !dbg !5753
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %self) #8, !dbg !5754
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5754
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5754
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5754
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5754
  store ptr %_8.0, ptr %2, align 8, !dbg !5754
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5754
  store ptr %_8.1, ptr %3, align 8, !dbg !5754
  store i8 3, ptr %_14, align 1, !dbg !5754
  store i64 2, ptr %_15, align 8, !dbg !5754
  store i64 2, ptr %_16, align 8, !dbg !5754
  %4 = load i8, ptr %_14, align 1, !dbg !5754, !range !3183, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5754
  %6 = load i64, ptr %5, align 8, !dbg !5754, !range !933, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5754
  %8 = load i64, ptr %7, align 8, !dbg !5754
  %9 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5754
  %10 = load i64, ptr %9, align 8, !dbg !5754, !range !933, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5754
  %12 = load i64, ptr %11, align 8, !dbg !5754
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5755
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5757
  store i8 %4, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5758
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5759
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5760
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5761
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5762
  store i32 32, ptr %15, align 4, !dbg !5762
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5762
  store i8 %4, ptr %16, align 8, !dbg !5762
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5762
  store i32 4, ptr %17, align 8, !dbg !5762
  store i64 %6, ptr %_7.i, align 8, !dbg !5762
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5762
  store i64 %8, ptr %18, align 8, !dbg !5762
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5762
  store i64 %10, ptr %19, align 8, !dbg !5762
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5762
  store i64 %12, ptr %20, align 8, !dbg !5762
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_13, i32 0, i32 1, !dbg !5763
  store i64 0, ptr %21, align 8, !dbg !5763
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5763
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_12, i64 0, i64 0, !dbg !5754
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_13, i64 56, i1 false), !dbg !5754
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5754
; call core::fmt::Formatter::write_fmt
  %23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_3) #8, !dbg !5754
  ret i1 %23, !dbg !5764
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h603f49eb8ad53b72E(i64 %value) unnamed_addr #1 !dbg !5765 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5785, metadata !DIExpression()), !dbg !5786
  %_2 = icmp ugt i64 %value, 65535, !dbg !5787
  br i1 %_2, label %bb1, label %bb2, !dbg !5787

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5788
  %1 = load i64, ptr %_4, align 8, !dbg !5789, !noundef !19
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5789
  store i64 %1, ptr %2, align 8, !dbg !5789
  store i64 1, ptr %0, align 8, !dbg !5789
  br label %bb3, !dbg !5790

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5791
  br label %bb3, !dbg !5790

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5792
  %4 = load i64, ptr %3, align 8, !dbg !5792, !range !1887, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5792
  %6 = load i64, ptr %5, align 8, !dbg !5792
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !5792
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5792
  ret { i64, i64 } %8, !dbg !5792
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h89c288122d790107E(i64 %value) unnamed_addr #1 !dbg !5793 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5797, metadata !DIExpression()), !dbg !5798
  %_3 = trunc i64 %value to i16, !dbg !5799
  %_2 = zext i16 %_3 to i64, !dbg !5799
  store i64 %_2, ptr %0, align 8, !dbg !5800
  %1 = load i64, ptr %0, align 8, !dbg !5801, !noundef !19
  ret i64 %1, !dbg !5801
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h0332797eca37dc19E(ptr align 8 %self) unnamed_addr #1 !dbg !5802 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5807, metadata !DIExpression()), !dbg !5808
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h0eb63bbada794e36E"(ptr align 8 %self, i64 0, ptr align 8 @alloc_26c6703477ce5d906cb40d560a68730f) #8, !dbg !5809
  ret i1 %0, !dbg !5810
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hb1ff1a4a7e6e4ebdE(ptr align 8 %self) unnamed_addr #1 !dbg !5811 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5815, metadata !DIExpression()), !dbg !5816
  store i64 1, ptr %_4, align 8, !dbg !5817
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5817
  store i64 3, ptr %1, align 8, !dbg !5817
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5818
  %3 = load i64, ptr %2, align 8, !dbg !5818, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5818
  %5 = load i64, ptr %4, align 8, !dbg !5818, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE"(ptr align 8 %self, i64 %3, i64 %5, ptr align 8 @alloc_bc8a80b7b62cd2639d68ed1c748acd1c) #8, !dbg !5818
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5819

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_a500d906b91607583596fa15e63c2ada, i64 40, ptr align 8 @alloc_e372999cc8dcf8407e31d1400e62547b) #9, !dbg !5820
  unreachable, !dbg !5820

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5821
  br label %bb7, !dbg !5821

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5822
  br label %bb7, !dbg !5822

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5823
  br label %bb7, !dbg !5823

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5824
  br label %bb7, !dbg !5824

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5825, !range !5826, !noundef !19
  ret i8 %6, !dbg !5825
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h1352f141635031b5E(ptr align 8 %self) unnamed_addr #1 !dbg !5827 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5831, metadata !DIExpression()), !dbg !5832
  store i64 3, ptr %_3, align 8, !dbg !5833
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5833
  store i64 16, ptr %0, align 8, !dbg !5833
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5834
  %2 = load i64, ptr %1, align 8, !dbg !5834, !noundef !19
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5834
  %4 = load i64, ptr %3, align 8, !dbg !5834, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE"(ptr align 8 %self, i64 %2, i64 %4, ptr align 8 @alloc_218156b9cdd7b761f0f0aa7373f8e345) #8, !dbg !5834
  ret i64 %5, !dbg !5835
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h31089a0d58c25dc9E(ptr align 8 %self) unnamed_addr #1 !dbg !5836 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5838, metadata !DIExpression()), !dbg !5839
  %_2 = load i64, ptr %self, align 8, !dbg !5840, !noundef !19
  %0 = icmp eq i64 %_2, 0, !dbg !5840
  ret i1 %0, !dbg !5841
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h2e05b724001c6b8cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5842 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5847, metadata !DIExpression()), !dbg !5851
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5848, metadata !DIExpression()), !dbg !5852
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5849, metadata !DIExpression()), !dbg !5853
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_a6367da77e994b4ff0ea0619c8436d5c, i64 14) #8, !dbg !5854
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h0332797eca37dc19E(ptr align 8 %self) #8, !dbg !5855
  %1 = zext i1 %0 to i8, !dbg !5855
  store i8 %1, ptr %_10, align 1, !dbg !5855
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_2fe3f31e15728c16b767e62bf0bf59e0, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5856
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hb1ff1a4a7e6e4ebdE(ptr align 8 %self) #8, !dbg !5857, !range !5826
  store i8 %2, ptr %_16, align 1, !dbg !5857
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_dbb756e1649e203c973403d51947dc78, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5858
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h1352f141635031b5E(ptr align 8 %self) #8, !dbg !5859
  store i64 %3, ptr %_22, align 8, !dbg !5859
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5860
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %s) #8, !dbg !5861
  ret i1 %4, !dbg !5862
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h5ead8b560dead178E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5863 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5868, metadata !DIExpression()), !dbg !5869
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd5fe60e594356bcaE(i64 %address, i64 1073741824) #8, !dbg !5870
  %_2 = xor i1 %_3, true, !dbg !5871
  br i1 %_2, label %bb2, label %bb3, !dbg !5871

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h505fa3cb2529da55E"(i64 %address) #8, !dbg !5872
  store i64 %2, ptr %1, align 8, !dbg !5872
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5872
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5873
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5873
  store i64 0, ptr %0, align 8, !dbg !5873
  br label %bb5, !dbg !5874

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5875
  br label %bb5, !dbg !5874

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5874
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7214559f821962c0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5876 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5880, metadata !DIExpression()), !dbg !5881
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd5fe60e594356bcaE(i64 %address, i64 4096) #8, !dbg !5882
  %_2 = xor i1 %_3, true, !dbg !5883
  br i1 %_2, label %bb2, label %bb3, !dbg !5883

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hafd44324c698685dE"(i64 %address) #8, !dbg !5884
  store i64 %2, ptr %1, align 8, !dbg !5884
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5884
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5885
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5885
  store i64 0, ptr %0, align 8, !dbg !5885
  br label %bb5, !dbg !5886

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5887
  br label %bb5, !dbg !5886

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5886
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17he2f0c2db58f47304E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5888 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5892, metadata !DIExpression()), !dbg !5893
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd5fe60e594356bcaE(i64 %address, i64 2097152) #8, !dbg !5894
  %_2 = xor i1 %_3, true, !dbg !5895
  br i1 %_2, label %bb2, label %bb3, !dbg !5895

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17he6580352f3f6ef1cE"(i64 %address) #8, !dbg !5896
  store i64 %2, ptr %1, align 8, !dbg !5896
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5896
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5897
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5897
  store i64 0, ptr %0, align 8, !dbg !5897
  br label %bb5, !dbg !5898

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5899
  br label %bb5, !dbg !5898

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5898
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h66e94e1edd88e9b8E"(i64 %address) unnamed_addr #0 !dbg !5900 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5904, metadata !DIExpression()), !dbg !5905
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hdb88c7c7e7a6a338E(i64 %address, i64 1073741824) #8, !dbg !5906
  store i64 %_2, ptr %0, align 8, !dbg !5907
  %1 = load i64, ptr %0, align 8, !dbg !5908
  ret i64 %1, !dbg !5908
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h6b83ce5c904d6512E"(i64 %address) unnamed_addr #0 !dbg !5909 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5913, metadata !DIExpression()), !dbg !5914
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hdb88c7c7e7a6a338E(i64 %address, i64 2097152) #8, !dbg !5915
  store i64 %_2, ptr %0, align 8, !dbg !5916
  %1 = load i64, ptr %0, align 8, !dbg !5917
  ret i64 %1, !dbg !5917
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hee2b9352127d245aE"(i64 %address) unnamed_addr #0 !dbg !5918 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5922, metadata !DIExpression()), !dbg !5923
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hdb88c7c7e7a6a338E(i64 %address, i64 4096) #8, !dbg !5924
  store i64 %_2, ptr %0, align 8, !dbg !5925
  %1 = load i64, ptr %0, align 8, !dbg !5926
  ret i64 %1, !dbg !5926
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h065c0dea1723dca0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5927 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5932, metadata !DIExpression()), !dbg !5934
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5933, metadata !DIExpression()), !dbg !5935
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hcb701ea0b32c1f78E(ptr align 8 @alloc_91221bf8b03d178b33e1b4ad68c5ad2f) #8, !dbg !5936
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5936
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5936
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5937
  %1 = load i64, ptr %_13, align 8, !dbg !5937
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4705662313d11010E"(i64 %1) #8, !dbg !5937
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E(i64 %_12) #8, !dbg !5937
  store i64 %2, ptr %_11, align 8, !dbg !5937
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %_11) #8, !dbg !5936
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5936
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5936
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5936
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5936
  store ptr %_8.0, ptr %5, align 8, !dbg !5936
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5936
  store ptr %_8.1, ptr %6, align 8, !dbg !5936
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5936
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5936
  store ptr %_9.0, ptr %8, align 8, !dbg !5936
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5936
  store ptr %_9.1, ptr %9, align 8, !dbg !5936
  store i8 3, ptr %_18, align 1, !dbg !5936
  store i64 2, ptr %_19, align 8, !dbg !5936
  store i64 2, ptr %_20, align 8, !dbg !5936
  %10 = load i8, ptr %_18, align 1, !dbg !5936, !range !3183, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5936
  %12 = load i64, ptr %11, align 8, !dbg !5936, !range !933, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5936
  %14 = load i64, ptr %13, align 8, !dbg !5936
  %15 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5936
  %16 = load i64, ptr %15, align 8, !dbg !5936, !range !933, !noundef !19
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5936
  %18 = load i64, ptr %17, align 8, !dbg !5936
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4581, metadata !DIExpression()), !dbg !5938
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4586, metadata !DIExpression()), !dbg !5940
  store i8 %10, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4587, metadata !DIExpression()), !dbg !5941
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4588, metadata !DIExpression()), !dbg !5942
  store i64 %12, ptr %precision.dbg.spill.i2, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4589, metadata !DIExpression()), !dbg !5943
  store i64 %16, ptr %width.dbg.spill.i1, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4590, metadata !DIExpression()), !dbg !5944
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5945
  store i32 32, ptr %21, align 4, !dbg !5945
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5945
  store i8 %10, ptr %22, align 8, !dbg !5945
  %23 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5945
  store i32 0, ptr %23, align 8, !dbg !5945
  store i64 %12, ptr %_7.i7, align 8, !dbg !5945
  %24 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5945
  store i64 %14, ptr %24, align 8, !dbg !5945
  %25 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5945
  store i64 %16, ptr %25, align 8, !dbg !5945
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5945
  store i64 %18, ptr %26, align 8, !dbg !5945
  %27 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5946
  store i64 0, ptr %27, align 8, !dbg !5946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5946
  store i8 3, ptr %_22, align 1, !dbg !5936
  store i64 2, ptr %_23, align 8, !dbg !5936
  store i64 2, ptr %_24, align 8, !dbg !5936
  %28 = load i8, ptr %_22, align 1, !dbg !5936, !range !3183, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5936
  %30 = load i64, ptr %29, align 8, !dbg !5936, !range !933, !noundef !19
  %31 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5936
  %32 = load i64, ptr %31, align 8, !dbg !5936
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5936
  %34 = load i64, ptr %33, align 8, !dbg !5936, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5936
  %36 = load i64, ptr %35, align 8, !dbg !5936
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5947
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5949
  store i8 %28, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5950
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5951
  store i64 %30, ptr %precision.dbg.spill.i, align 8
  %37 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %32, ptr %37, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5952
  store i64 %34, ptr %width.dbg.spill.i, align 8
  %38 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %36, ptr %38, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5953
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5954
  store i32 32, ptr %39, align 4, !dbg !5954
  %40 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5954
  store i8 %28, ptr %40, align 8, !dbg !5954
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5954
  store i32 4, ptr %41, align 8, !dbg !5954
  store i64 %30, ptr %_7.i, align 8, !dbg !5954
  %42 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5954
  store i64 %32, ptr %42, align 8, !dbg !5954
  %43 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5954
  store i64 %34, ptr %43, align 8, !dbg !5954
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !5954
  store i64 %36, ptr %44, align 8, !dbg !5954
  %45 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5955
  store i64 1, ptr %45, align 8, !dbg !5955
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5955
  %46 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5936
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %46, ptr align 8 %_17, i64 56, i1 false), !dbg !5936
  %47 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5936
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %47, ptr align 8 %_21, i64 56, i1 false), !dbg !5936
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5936
; call core::fmt::Formatter::write_fmt
  %48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_3) #8, !dbg !5956
  ret i1 %48, !dbg !5957
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ff17e4353a1afffE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5958 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5962, metadata !DIExpression()), !dbg !5964
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5963, metadata !DIExpression()), !dbg !5965
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hcb701ea0b32c1f78E(ptr align 8 @alloc_1914a9e91283e9898b71d35cec735d27) #8, !dbg !5966
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5966
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5966
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5967
  %1 = load i64, ptr %_13, align 8, !dbg !5967
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h711f3c7c8989e9bdE"(i64 %1) #8, !dbg !5967
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E(i64 %_12) #8, !dbg !5967
  store i64 %2, ptr %_11, align 8, !dbg !5967
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %_11) #8, !dbg !5966
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5966
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5966
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5966
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5966
  store ptr %_8.0, ptr %5, align 8, !dbg !5966
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5966
  store ptr %_8.1, ptr %6, align 8, !dbg !5966
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5966
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5966
  store ptr %_9.0, ptr %8, align 8, !dbg !5966
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5966
  store ptr %_9.1, ptr %9, align 8, !dbg !5966
  store i8 3, ptr %_18, align 1, !dbg !5966
  store i64 2, ptr %_19, align 8, !dbg !5966
  store i64 2, ptr %_20, align 8, !dbg !5966
  %10 = load i8, ptr %_18, align 1, !dbg !5966, !range !3183, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5966
  %12 = load i64, ptr %11, align 8, !dbg !5966, !range !933, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5966
  %14 = load i64, ptr %13, align 8, !dbg !5966
  %15 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5966
  %16 = load i64, ptr %15, align 8, !dbg !5966, !range !933, !noundef !19
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5966
  %18 = load i64, ptr %17, align 8, !dbg !5966
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4581, metadata !DIExpression()), !dbg !5968
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4586, metadata !DIExpression()), !dbg !5970
  store i8 %10, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4587, metadata !DIExpression()), !dbg !5971
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4588, metadata !DIExpression()), !dbg !5972
  store i64 %12, ptr %precision.dbg.spill.i2, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4589, metadata !DIExpression()), !dbg !5973
  store i64 %16, ptr %width.dbg.spill.i1, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4590, metadata !DIExpression()), !dbg !5974
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5975
  store i32 32, ptr %21, align 4, !dbg !5975
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5975
  store i8 %10, ptr %22, align 8, !dbg !5975
  %23 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5975
  store i32 0, ptr %23, align 8, !dbg !5975
  store i64 %12, ptr %_7.i7, align 8, !dbg !5975
  %24 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5975
  store i64 %14, ptr %24, align 8, !dbg !5975
  %25 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5975
  store i64 %16, ptr %25, align 8, !dbg !5975
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5975
  store i64 %18, ptr %26, align 8, !dbg !5975
  %27 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5976
  store i64 0, ptr %27, align 8, !dbg !5976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5976
  store i8 3, ptr %_22, align 1, !dbg !5966
  store i64 2, ptr %_23, align 8, !dbg !5966
  store i64 2, ptr %_24, align 8, !dbg !5966
  %28 = load i8, ptr %_22, align 1, !dbg !5966, !range !3183, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5966
  %30 = load i64, ptr %29, align 8, !dbg !5966, !range !933, !noundef !19
  %31 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5966
  %32 = load i64, ptr %31, align 8, !dbg !5966
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5966
  %34 = load i64, ptr %33, align 8, !dbg !5966, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5966
  %36 = load i64, ptr %35, align 8, !dbg !5966
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !5977
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !5979
  store i8 %28, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !5980
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !5981
  store i64 %30, ptr %precision.dbg.spill.i, align 8
  %37 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %32, ptr %37, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !5982
  store i64 %34, ptr %width.dbg.spill.i, align 8
  %38 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %36, ptr %38, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !5983
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5984
  store i32 32, ptr %39, align 4, !dbg !5984
  %40 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5984
  store i8 %28, ptr %40, align 8, !dbg !5984
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5984
  store i32 4, ptr %41, align 8, !dbg !5984
  store i64 %30, ptr %_7.i, align 8, !dbg !5984
  %42 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5984
  store i64 %32, ptr %42, align 8, !dbg !5984
  %43 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5984
  store i64 %34, ptr %43, align 8, !dbg !5984
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !5984
  store i64 %36, ptr %44, align 8, !dbg !5984
  %45 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5985
  store i64 1, ptr %45, align 8, !dbg !5985
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5985
  %46 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5966
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %46, ptr align 8 %_17, i64 56, i1 false), !dbg !5966
  %47 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5966
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %47, ptr align 8 %_21, i64 56, i1 false), !dbg !5966
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5966
; call core::fmt::Formatter::write_fmt
  %48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_3) #8, !dbg !5986
  ret i1 %48, !dbg !5987
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h77658f5cd74a7e16E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5988 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5992, metadata !DIExpression()), !dbg !5994
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5993, metadata !DIExpression()), !dbg !5995
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hcb701ea0b32c1f78E(ptr align 8 @alloc_f1029fdadd6e02ba62cce1778e85ba8f) #8, !dbg !5996
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5996
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5996
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5997
  %1 = load i64, ptr %_13, align 8, !dbg !5997
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4d59f8618312c3ccE"(i64 %1) #8, !dbg !5997
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E(i64 %_12) #8, !dbg !5997
  store i64 %2, ptr %_11, align 8, !dbg !5997
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE(ptr align 8 %_11) #8, !dbg !5996
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5996
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5996
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5996
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5996
  store ptr %_8.0, ptr %5, align 8, !dbg !5996
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5996
  store ptr %_8.1, ptr %6, align 8, !dbg !5996
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5996
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5996
  store ptr %_9.0, ptr %8, align 8, !dbg !5996
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5996
  store ptr %_9.1, ptr %9, align 8, !dbg !5996
  store i8 3, ptr %_18, align 1, !dbg !5996
  store i64 2, ptr %_19, align 8, !dbg !5996
  store i64 2, ptr %_20, align 8, !dbg !5996
  %10 = load i8, ptr %_18, align 1, !dbg !5996, !range !3183, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5996
  %12 = load i64, ptr %11, align 8, !dbg !5996, !range !933, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5996
  %14 = load i64, ptr %13, align 8, !dbg !5996
  %15 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5996
  %16 = load i64, ptr %15, align 8, !dbg !5996, !range !933, !noundef !19
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5996
  %18 = load i64, ptr %17, align 8, !dbg !5996
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4581, metadata !DIExpression()), !dbg !5998
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4586, metadata !DIExpression()), !dbg !6000
  store i8 %10, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4587, metadata !DIExpression()), !dbg !6001
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4588, metadata !DIExpression()), !dbg !6002
  store i64 %12, ptr %precision.dbg.spill.i2, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %14, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4589, metadata !DIExpression()), !dbg !6003
  store i64 %16, ptr %width.dbg.spill.i1, align 8
  %20 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %18, ptr %20, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4590, metadata !DIExpression()), !dbg !6004
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !6005
  store i32 32, ptr %21, align 4, !dbg !6005
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !6005
  store i8 %10, ptr %22, align 8, !dbg !6005
  %23 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !6005
  store i32 0, ptr %23, align 8, !dbg !6005
  store i64 %12, ptr %_7.i7, align 8, !dbg !6005
  %24 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !6005
  store i64 %14, ptr %24, align 8, !dbg !6005
  %25 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !6005
  store i64 %16, ptr %25, align 8, !dbg !6005
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6005
  store i64 %18, ptr %26, align 8, !dbg !6005
  %27 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !6006
  store i64 0, ptr %27, align 8, !dbg !6006
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !6006
  store i8 3, ptr %_22, align 1, !dbg !5996
  store i64 2, ptr %_23, align 8, !dbg !5996
  store i64 2, ptr %_24, align 8, !dbg !5996
  %28 = load i8, ptr %_22, align 1, !dbg !5996, !range !3183, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5996
  %30 = load i64, ptr %29, align 8, !dbg !5996, !range !933, !noundef !19
  %31 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5996
  %32 = load i64, ptr %31, align 8, !dbg !5996
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5996
  %34 = load i64, ptr %33, align 8, !dbg !5996, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5996
  %36 = load i64, ptr %35, align 8, !dbg !5996
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4581, metadata !DIExpression()), !dbg !6007
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4586, metadata !DIExpression()), !dbg !6009
  store i8 %28, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4587, metadata !DIExpression()), !dbg !6010
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4588, metadata !DIExpression()), !dbg !6011
  store i64 %30, ptr %precision.dbg.spill.i, align 8
  %37 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %32, ptr %37, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4589, metadata !DIExpression()), !dbg !6012
  store i64 %34, ptr %width.dbg.spill.i, align 8
  %38 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %36, ptr %38, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4590, metadata !DIExpression()), !dbg !6013
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !6014
  store i32 32, ptr %39, align 4, !dbg !6014
  %40 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !6014
  store i8 %28, ptr %40, align 8, !dbg !6014
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !6014
  store i32 4, ptr %41, align 8, !dbg !6014
  store i64 %30, ptr %_7.i, align 8, !dbg !6014
  %42 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !6014
  store i64 %32, ptr %42, align 8, !dbg !6014
  %43 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !6014
  store i64 %34, ptr %43, align 8, !dbg !6014
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !6014
  store i64 %36, ptr %44, align 8, !dbg !6014
  %45 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !6015
  store i64 1, ptr %45, align 8, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !6015
  %46 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5996
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %46, ptr align 8 %_17, i64 56, i1 false), !dbg !5996
  %47 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5996
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %47, ptr align 8 %_21, i64 56, i1 false), !dbg !5996
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5996
; call core::fmt::Formatter::write_fmt
  %48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_3) #8, !dbg !6016
  ret i1 %48, !dbg !6017
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h343f338f92241ab8E"(ptr align 8 %self) unnamed_addr #1 !dbg !6018 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6024, metadata !DIExpression()), !dbg !6025
  %_2 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !6026
  %0 = load ptr, ptr %_2, align 8, !dbg !6026, !nonnull !19, !align !3857, !noundef !19
  ret ptr %0, !dbg !6027
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h0257737dc03fe3d5E"(ptr align 8 %self) unnamed_addr #1 !dbg !6028 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6032, metadata !DIExpression()), !dbg !6033
  ret ptr %self, !dbg !6034
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h09ef87fddf2c50b9E(ptr align 8 %self) unnamed_addr #1 !dbg !6035 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6044, metadata !DIExpression()), !dbg !6045
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h343f338f92241ab8E"(ptr align 8 %self) #8, !dbg !6046
  ret ptr %_2, !dbg !6047
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0d4a7c421109d8afE(ptr align 8 %self) unnamed_addr #1 !dbg !6048 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6053, metadata !DIExpression()), !dbg !6054
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h0257737dc03fe3d5E"(ptr align 8 %self) #8, !dbg !6055
  %0 = load i64, ptr %_2, align 8, !dbg !6055, !noundef !19
  ret i64 %0, !dbg !6056
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hd819b5b63bfde7ccE"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6057 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6062, metadata !DIExpression()), !dbg !6066
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6063, metadata !DIExpression()), !dbg !6067
  %_4 = load i64, ptr %self, align 8, !dbg !6068, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6069
  %3 = load i64, ptr %1, align 8, !dbg !6069
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4705662313d11010E"(i64 %3) #8, !dbg !6069
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E(i64 %_6) #8, !dbg !6069
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h00ca4110879782faE"(i64 %_4, i64 %_5) #8, !dbg !6068
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6068
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6064, metadata !DIExpression()), !dbg !6070
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %virt) #8, !dbg !6071
  ret ptr %4, !dbg !6072
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h324ab04659d4b881E(ptr align 8 %self) unnamed_addr #1 !dbg !6073 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6083, metadata !DIExpression()), !dbg !6084
  %0 = load ptr, ptr %self, align 8, !dbg !6085, !nonnull !19, !align !3857, !noundef !19
  ret ptr %0, !dbg !6086
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17hdc2e37eab2d3d313E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6087 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_41 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_35 = alloca ptr, align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_31 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_30 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_29 = alloca { i64, i64 }, align 8
  %_25 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6091, metadata !DIExpression()), !dbg !6114
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6092, metadata !DIExpression()), !dbg !6115
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6100, metadata !DIExpression()), !dbg !6116
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6104, metadata !DIExpression()), !dbg !6117
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6106, metadata !DIExpression()), !dbg !6118
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6108, metadata !DIExpression()), !dbg !6119
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6112, metadata !DIExpression()), !dbg !6120
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6121
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6093, metadata !DIExpression()), !dbg !6122
  %_43 = load ptr, ptr %self, align 8, !dbg !6123, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6124
  %8 = load i64, ptr %6, align 8, !dbg !6124
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE"(i64 %8) #8, !dbg !6124
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_43, i16 %_7, ptr align 8 @alloc_a95a0b457629b417ac8fd8f8d1908034) #8, !dbg !6123
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6125
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6096, metadata !DIExpression()), !dbg !6126
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6127
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfec25f805f5ef919E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6127
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6127
  %9 = load i64, ptr %_8, align 8, !dbg !6127, !range !3941, !noundef !19
  %10 = icmp eq i64 %9, 3, !dbg !6127
  %_11 = select i1 %10, i64 0, i64 1, !dbg !6127
  %11 = icmp eq i64 %_11, 0, !dbg !6127
  br i1 %11, label %bb6, label %bb8, !dbg !6127

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6127
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6127
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6128
  %_16 = load i16, ptr %13, align 8, !dbg !6128, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6129
  %14 = load i64, ptr %5, align 8, !dbg !6129
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h9ca6a6890e485503E(i64 %14, i16 %_16) #8, !dbg !6129
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6130
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6102, metadata !DIExpression()), !dbg !6131
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6132
  %15 = load i64, ptr %4, align 8, !dbg !6132
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17ha9468cfc9030423fE"(i64 %15) #8, !dbg !6132
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_18 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_15, i16 %_19, ptr align 8 @alloc_9a6189aa2753cf588fe3471d39d7ee62) #8, !dbg !6133
  store ptr %_18, ptr %p3_entry, align 8, !dbg !6134
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6135, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_21) #8, !dbg !6135
  store i64 %16, ptr %flags, align 8, !dbg !6135
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %flags, i64 1) #8, !dbg !6136
  %_22 = xor i1 %_23, true, !dbg !6137
  br i1 %_22, label %bb14, label %bb15, !dbg !6137

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6138
  %residual.0 = load i64, ptr %17, align 8, !dbg !6138, !range !933, !noundef !19
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6138
  %residual.1 = load i64, ptr %18, align 8, !dbg !6138
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6138
  store i64 %residual.0, ptr %19, align 8, !dbg !6138
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6138
  store i64 %residual.1, ptr %20, align 8, !dbg !6138
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6098, metadata !DIExpression()), !dbg !6139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8e3baa7e9e4005b2E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_f9486180d201020833fe27c8c979c972) #8, !dbg !6140
  br label %bb27, !dbg !6140

bb27:                                             ; preds = %bb23, %bb24, %bb17, %bb14, %bb8
  ret void, !dbg !6141

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_27 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %flags, i64 128) #8, !dbg !6142
  %_26 = xor i1 %_27, true, !dbg !6143
  br i1 %_26, label %bb17, label %bb18, !dbg !6143

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_25, align 8, !dbg !6144
  %21 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6145
  %22 = load i64, ptr %21, align 8, !dbg !6145, !range !933, !noundef !19
  %23 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6145
  %24 = load i64, ptr %23, align 8, !dbg !6145
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6145
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6145
  store i64 %22, ptr %26, align 8, !dbg !6145
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6145
  store i64 %24, ptr %27, align 8, !dbg !6145
  store i64 1, ptr %0, align 8, !dbg !6145
  br label %bb27, !dbg !6146

bb18:                                             ; preds = %bb15
  %_34 = load ptr, ptr %p3_entry, align 8, !dbg !6148, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_33 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_34) #8, !dbg !6148
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h5ead8b560dead178E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_32, i64 %_33) #8, !dbg !6149
  store ptr %p3_entry, ptr %_35, align 8, !dbg !6150
  %28 = load ptr, ptr %_35, align 8, !dbg !6149, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9afb6c9b08976e85E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_31, ptr %_32, ptr align 8 %28) #8, !dbg !6149
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hb53f0f2401d7b9d8E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_30, ptr %_31) #8, !dbg !6149
  %29 = load i64, ptr %_30, align 8, !dbg !6149, !range !3941, !noundef !19
  %30 = icmp eq i64 %29, 3, !dbg !6149
  %_37 = select i1 %30, i64 0, i64 1, !dbg !6149
  %31 = icmp eq i64 %_37, 0, !dbg !6149
  br i1 %31, label %bb23, label %bb24, !dbg !6149

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_29, align 8, !dbg !6151
  %32 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !6152
  %33 = load i64, ptr %32, align 8, !dbg !6152, !range !933, !noundef !19
  %34 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !6152
  %35 = load i64, ptr %34, align 8, !dbg !6152
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6152
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6152
  store i64 %33, ptr %37, align 8, !dbg !6152
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6152
  store i64 %35, ptr %38, align 8, !dbg !6152
  store i64 1, ptr %0, align 8, !dbg !6152
  br label %bb27, !dbg !6146

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_30, i32 0, i32 1, !dbg !6149
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6149
  %40 = load ptr, ptr %p3_entry, align 8, !dbg !6153, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h0b535d2d4aac4046E(ptr align 8 %40) #8, !dbg !6153
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6154
  %41 = load i64, ptr %3, align 8, !dbg !6154
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %42 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h13f6ffc42f34a541E"(i64 %41) #8, !dbg !6154
  store i64 %42, ptr %2, align 8, !dbg !6154
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6154
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_41, ptr align 8 %frame, i64 8, i1 false), !dbg !6155
  %43 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_41, i32 0, i32 1, !dbg !6155
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_42, i64 8, i1 false), !dbg !6155
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6156
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_41, i64 16, i1 false), !dbg !6156
  store i64 0, ptr %0, align 8, !dbg !6156
  br label %bb27, !dbg !6141

bb24:                                             ; preds = %bb18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6157
  %residual.01 = load i64, ptr %45, align 8, !dbg !6157, !range !933, !noundef !19
  %46 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6157
  %residual.12 = load i64, ptr %46, align 8, !dbg !6157
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6157
  store i64 %residual.01, ptr %47, align 8, !dbg !6157
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6157
  store i64 %residual.12, ptr %48, align 8, !dbg !6157
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6110, metadata !DIExpression()), !dbg !6158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8e3baa7e9e4005b2E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_e687f8d1399596590849290cb1ca609e) #8, !dbg !6159
  br label %bb27, !dbg !6159

bb7:                                              ; No predecessors!
  unreachable, !dbg !6127
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h5634ee485e7e8a21E"(i1 zeroext %0) unnamed_addr #0 !dbg !6160 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6165, metadata !DIExpression()), !dbg !6166
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6164, metadata !DIExpression()), !dbg !6167
  %3 = load i8, ptr %err, align 1, !dbg !6168, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6168
  %_3 = zext i1 %4 to i64, !dbg !6168
  %5 = icmp eq i64 %_3, 0, !dbg !6169
  br i1 %5, label %bb3, label %bb1, !dbg !6169

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6170
  br label %bb4, !dbg !6170

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6171
  br label %bb4, !dbg !6171

bb2:                                              ; No predecessors!
  unreachable, !dbg !6168

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6172
  %7 = load i64, ptr %6, align 8, !dbg !6172, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6172
  %9 = load i64, ptr %8, align 8, !dbg !6172
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6172
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6172
  ret { i64, i64 } %11, !dbg !6172
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h4575240b564d1eb7E"(ptr align 8 %0) unnamed_addr #0 !dbg !6173 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6177, metadata !DIExpression(DW_OP_deref)), !dbg !6179
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6178, metadata !DIExpression()), !dbg !6180
  %_5 = load ptr, ptr %_1, align 8, !dbg !6181, !nonnull !19, !align !1062, !noundef !19
  %_6 = load ptr, ptr %_5, align 8, !dbg !6181, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_6) #8, !dbg !6181
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6182
  store i64 %_3, ptr %2, align 8, !dbg !6182
  store i64 2, ptr %1, align 8, !dbg !6182
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6183
  %4 = load i64, ptr %3, align 8, !dbg !6183, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6183
  %6 = load i64, ptr %5, align 8, !dbg !6183
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6183
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6183
  ret { i64, i64 } %8, !dbg !6183
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17hb2dffe2efd8e9af3E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6184 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6204, metadata !DIExpression()), !dbg !6211
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6205, metadata !DIExpression()), !dbg !6212
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6206, metadata !DIExpression()), !dbg !6213
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6214
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6207, metadata !DIExpression()), !dbg !6215
  %_26 = load ptr, ptr %self, align 8, !dbg !6216, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6217
  %9 = load i64, ptr %7, align 8, !dbg !6217
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE"(i64 %9) #8, !dbg !6217
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc_624920e76d8e77f63974df8962c5c2fd) #8, !dbg !6216
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_7) #8, !dbg !6216
  br i1 %_5, label %bb4, label %bb5, !dbg !6216

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6218
  %_13 = load i16, ptr %10, align 8, !dbg !6218, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6219
  %11 = load i64, ptr %6, align 8, !dbg !6219
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h9ca6a6890e485503E(i64 %11, i16 %_13) #8, !dbg !6219
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6220
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6209, metadata !DIExpression()), !dbg !6221
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6222
  %12 = load i64, ptr %5, align 8, !dbg !6222
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17ha9468cfc9030423fE"(i64 %12) #8, !dbg !6222
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_0fa731dfaef3d7160024590042e153b6) #8, !dbg !6223
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_16) #8, !dbg !6223
  br i1 %_14, label %bb10, label %bb11, !dbg !6223

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6224
  %13 = load i8, ptr %_10, align 1, !dbg !6225, !range !1596, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !6225
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6225
  %16 = zext i1 %14 to i8, !dbg !6225
  store i8 %16, ptr %15, align 1, !dbg !6225
  store i8 1, ptr %0, align 8, !dbg !6225
  br label %bb17, !dbg !6226

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6228

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6229
  %17 = load i64, ptr %4, align 8, !dbg !6229
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17ha9468cfc9030423fE"(i64 %17) #8, !dbg !6229
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc_3cfb63368972b7688adac51ffad6ea71) #8, !dbg !6230
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h4e55b42624b2d86dE"(i64 %flags, i64 128) #8, !dbg !6231
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_22, i64 %_24) #8, !dbg !6230
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6232
  %18 = load i64, ptr %3, align 8, !dbg !6232
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %19 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h13f6ffc42f34a541E"(i64 %18) #8, !dbg !6232
  store i64 %19, ptr %2, align 8, !dbg !6232
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6232
  %20 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6233
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %20, ptr align 8 %_25, i64 8, i1 false), !dbg !6233
  store i8 0, ptr %0, align 8, !dbg !6233
  br label %bb17, !dbg !6228

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6234
  %21 = load i8, ptr %_19, align 1, !dbg !6235, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !6235
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6235
  %24 = zext i1 %22 to i8, !dbg !6235
  store i8 %24, ptr %23, align 1, !dbg !6235
  store i8 1, ptr %0, align 8, !dbg !6235
  br label %bb17, !dbg !6226
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h231af0639cf45f81E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6236 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6258, metadata !DIExpression()), !dbg !6265
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6259, metadata !DIExpression()), !dbg !6266
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6260, metadata !DIExpression()), !dbg !6267
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6268
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6261, metadata !DIExpression()), !dbg !6269
  %_13 = load ptr, ptr %self, align 8, !dbg !6270, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6271
  %4 = load i64, ptr %1, align 8, !dbg !6271
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE"(i64 %4) #8, !dbg !6271
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_0c6e74810f23b59e34001235df6da1d7) #8, !dbg !6270
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6272
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6263, metadata !DIExpression()), !dbg !6273
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !6274
  br i1 %_8, label %bb4, label %bb5, !dbg !6274

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_6, i64 %flags) #8, !dbg !6275
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() #8, !dbg !6276
  store i8 2, ptr %2, align 1, !dbg !6277
  br label %bb8, !dbg !6278

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6279
  %5 = load i8, ptr %_10, align 1, !dbg !6280, !range !1596, !noundef !19
  %6 = trunc i8 %5 to i1, !dbg !6280
  %7 = zext i1 %6 to i8, !dbg !6280
  store i8 %7, ptr %2, align 1, !dbg !6280
  br label %bb8, !dbg !6278

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6278, !range !5826, !noundef !19
  ret i8 %8, !dbg !6278
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17haaec142261d1d05fE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6281 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6283, metadata !DIExpression()), !dbg !6286
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6284, metadata !DIExpression()), !dbg !6287
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6285, metadata !DIExpression()), !dbg !6288
  store i8 1, ptr %_4, align 1, !dbg !6289
  %3 = load i8, ptr %_4, align 1, !dbg !6290, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6290
  %5 = zext i1 %4 to i8, !dbg !6290
  store i8 %5, ptr %1, align 1, !dbg !6290
  %6 = load i8, ptr %1, align 1, !dbg !6291, !range !5826, !noundef !19
  ret i8 %6, !dbg !6291
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h95759d6c14ff6a60E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6292 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6294, metadata !DIExpression()), !dbg !6297
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6295, metadata !DIExpression()), !dbg !6298
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6296, metadata !DIExpression()), !dbg !6299
  store i8 1, ptr %_4, align 1, !dbg !6300
  %3 = load i8, ptr %_4, align 1, !dbg !6301, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6301
  %5 = zext i1 %4 to i8, !dbg !6301
  store i8 %5, ptr %1, align 1, !dbg !6301
  %6 = load i8, ptr %1, align 1, !dbg !6302, !range !5826, !noundef !19
  ret i8 %6, !dbg !6302
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h147cb91aebd0ebe2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6303 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6308, metadata !DIExpression()), !dbg !6317
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6309, metadata !DIExpression()), !dbg !6318
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6315, metadata !DIExpression()), !dbg !6319
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6320
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6310, metadata !DIExpression()), !dbg !6321
  %_22 = load ptr, ptr %self, align 8, !dbg !6322, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6323
  %6 = load i64, ptr %4, align 8, !dbg !6323
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE"(i64 %6) #8, !dbg !6323
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_22, i16 %_8, ptr align 8 @alloc_f96c32de213dd37d4af7c80bf5305335) #8, !dbg !6322
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !6322
  br i1 %_4, label %bb4, label %bb5, !dbg !6322

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6324
  %_12 = load i16, ptr %7, align 8, !dbg !6324, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6325
  %8 = load i64, ptr %3, align 8, !dbg !6325
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h9ca6a6890e485503E(i64 %8, i16 %_12) #8, !dbg !6325
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6326
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6312, metadata !DIExpression()), !dbg !6327
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6328
  %9 = load i64, ptr %2, align 8, !dbg !6328
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17ha9468cfc9030423fE"(i64 %9) #8, !dbg !6328
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_a012a2d5568931ba7759dec8b79e6300) #8, !dbg !6329
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6330
  %10 = load ptr, ptr %p3_entry, align 8, !dbg !6331, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %10) #8, !dbg !6331
  br i1 %_16, label %bb10, label %bb11, !dbg !6331

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6332
  %11 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6333
  %12 = load i64, ptr %11, align 8, !dbg !6333, !range !933, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6333
  %14 = load i64, ptr %13, align 8, !dbg !6333
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6333
  store i64 %12, ptr %15, align 8, !dbg !6333
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6333
  store i64 %14, ptr %16, align 8, !dbg !6333
  br label %bb14, !dbg !6334

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6336

bb11:                                             ; preds = %bb5
  %17 = load ptr, ptr %p3_entry, align 8, !dbg !6337, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %17) #8, !dbg !6337
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h5ead8b560dead178E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_18, i64 %_19) #8, !dbg !6338
  store ptr %p3_entry, ptr %_20, align 8, !dbg !6339
  %18 = load ptr, ptr %_20, align 8, !dbg !6338, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6a504f32ef0ba2f3E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_18, ptr align 8 %18) #8, !dbg !6338
  br label %bb14, !dbg !6338

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6340
  %19 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6341
  %20 = load i64, ptr %19, align 8, !dbg !6341, !range !933, !noundef !19
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6341
  %22 = load i64, ptr %21, align 8, !dbg !6341
  %23 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6341
  store i64 %20, ptr %23, align 8, !dbg !6341
  %24 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6341
  store i64 %22, ptr %24, align 8, !dbg !6341
  br label %bb14, !dbg !6334
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h58f03ba884850fbbE"(ptr align 8 %0) unnamed_addr #0 !dbg !6342 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6346, metadata !DIExpression(DW_OP_deref)), !dbg !6348
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6347, metadata !DIExpression()), !dbg !6349
  %_4 = load ptr, ptr %_1, align 8, !dbg !6350, !nonnull !19, !align !1062, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !6350, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_5) #8, !dbg !6350
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6351
  store i64 %_3, ptr %2, align 8, !dbg !6351
  store i64 2, ptr %1, align 8, !dbg !6351
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6352
  %4 = load i64, ptr %3, align 8, !dbg !6352, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6352
  %6 = load i64, ptr %5, align 8, !dbg !6352
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6352
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6352
  ret { i64, i64 } %8, !dbg !6352
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h831d84a656ec61c6E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6353 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_48 = alloca ptr, align 8
  %_45 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_44 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_43 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_42 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6357, metadata !DIExpression()), !dbg !6387
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6358, metadata !DIExpression()), !dbg !6388
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6365, metadata !DIExpression()), !dbg !6389
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6373, metadata !DIExpression()), !dbg !6390
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6377, metadata !DIExpression()), !dbg !6391
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6379, metadata !DIExpression()), !dbg !6392
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6381, metadata !DIExpression()), !dbg !6393
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6385, metadata !DIExpression()), !dbg !6394
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6395
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6359, metadata !DIExpression()), !dbg !6396
  %_56 = load ptr, ptr %self, align 8, !dbg !6397, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6398
  %10 = load i64, ptr %8, align 8, !dbg !6398
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %10) #8, !dbg !6398
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_e49d7f54d596c71961c7d084000f6b96) #8, !dbg !6397
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6399
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6361, metadata !DIExpression()), !dbg !6400
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6401
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h248d20a0deab3707E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6401
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6401
  %11 = load i64, ptr %_8, align 8, !dbg !6401, !range !3941, !noundef !19
  %12 = icmp eq i64 %11, 3, !dbg !6401
  %_11 = select i1 %12, i64 0, i64 1, !dbg !6401
  %13 = icmp eq i64 %_11, 0, !dbg !6401
  br i1 %13, label %bb6, label %bb8, !dbg !6401

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6401
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6401
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6402
  %_16 = load i16, ptr %15, align 8, !dbg !6402, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6403
  %16 = load i64, ptr %7, align 8, !dbg !6403
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h7b2c9a40f5eff69eE(i64 %16, i16 %_16) #8, !dbg !6403
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6404
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6367, metadata !DIExpression()), !dbg !6405
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6406
  %17 = load i64, ptr %6, align 8, !dbg !6406
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E"(i64 %17) #8, !dbg !6406
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_cceb61b1de929d354e2be5200b3c24e5) #8, !dbg !6407
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6408
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6369, metadata !DIExpression()), !dbg !6409
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6410
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h352f66c9da79f7a6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6410
  %18 = load i64, ptr %_21, align 8, !dbg !6410, !range !3941, !noundef !19
  %19 = icmp eq i64 %18, 3, !dbg !6410
  %_24 = select i1 %19, i64 0, i64 1, !dbg !6410
  %20 = icmp eq i64 %_24, 0, !dbg !6410
  br i1 %20, label %bb15, label %bb16, !dbg !6410

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6411
  %residual.0 = load i64, ptr %21, align 8, !dbg !6411, !range !933, !noundef !19
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6411
  %residual.1 = load i64, ptr %22, align 8, !dbg !6411
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6411
  store i64 %residual.0, ptr %23, align 8, !dbg !6411
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6411
  store i64 %residual.1, ptr %24, align 8, !dbg !6411
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6363, metadata !DIExpression()), !dbg !6412
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd80661e43f337929E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_4661768543da789cc4a50e3b8e5eab6f) #8, !dbg !6413
  br label %bb35, !dbg !6413

bb35:                                             ; preds = %bb31, %bb32, %bb25, %bb22, %bb16, %bb8
  ret void, !dbg !6414

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6410
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6410
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6415
  %_29 = load i16, ptr %26, align 8, !dbg !6415, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6416
  %27 = load i64, ptr %5, align 8, !dbg !6416
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h658c3e33f6d2f90aE(i64 %27, i16 %_29) #8, !dbg !6416
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6417
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6375, metadata !DIExpression()), !dbg !6418
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6419
  %28 = load i64, ptr %4, align 8, !dbg !6419
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hec552256a57aa858E"(i64 %28) #8, !dbg !6419
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_28, i16 %_32, ptr align 8 @alloc_25524b0dfb2b035253b2ca52ffb32881) #8, !dbg !6420
  store ptr %_31, ptr %p2_entry, align 8, !dbg !6421
  %_34 = load ptr, ptr %p2_entry, align 8, !dbg !6422, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_34) #8, !dbg !6422
  store i64 %29, ptr %flags, align 8, !dbg !6422
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %flags, i64 1) #8, !dbg !6423
  %_35 = xor i1 %_36, true, !dbg !6424
  br i1 %_35, label %bb22, label %bb23, !dbg !6424

bb16:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6425
  %residual.02 = load i64, ptr %30, align 8, !dbg !6425, !range !933, !noundef !19
  %31 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6425
  %residual.13 = load i64, ptr %31, align 8, !dbg !6425
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6425
  store i64 %residual.02, ptr %32, align 8, !dbg !6425
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6425
  store i64 %residual.13, ptr %33, align 8, !dbg !6425
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6371, metadata !DIExpression()), !dbg !6426
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd80661e43f337929E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_dc791151ff68a4fc763c6c07843994e6) #8, !dbg !6427
  br label %bb35, !dbg !6427

bb23:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_40 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %flags, i64 128) #8, !dbg !6428
  %_39 = xor i1 %_40, true, !dbg !6429
  br i1 %_39, label %bb25, label %bb26, !dbg !6429

bb22:                                             ; preds = %bb15
  store i64 1, ptr %_38, align 8, !dbg !6430
  %34 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !6431
  %35 = load i64, ptr %34, align 8, !dbg !6431, !range !933, !noundef !19
  %36 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !6431
  %37 = load i64, ptr %36, align 8, !dbg !6431
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6431
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6431
  store i64 %35, ptr %39, align 8, !dbg !6431
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6431
  store i64 %37, ptr %40, align 8, !dbg !6431
  store i64 1, ptr %0, align 8, !dbg !6431
  br label %bb35, !dbg !6432

bb26:                                             ; preds = %bb23
  %_47 = load ptr, ptr %p2_entry, align 8, !dbg !6434, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_46 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_47) #8, !dbg !6434
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17he2f0c2db58f47304E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_45, i64 %_46) #8, !dbg !6435
  store ptr %p2_entry, ptr %_48, align 8, !dbg !6436
  %41 = load ptr, ptr %_48, align 8, !dbg !6435, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8cab0533d586d966E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_44, ptr %_45, ptr align 8 %41) #8, !dbg !6435
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd8d878641df58e86E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_43, ptr %_44) #8, !dbg !6435
  %42 = load i64, ptr %_43, align 8, !dbg !6435, !range !3941, !noundef !19
  %43 = icmp eq i64 %42, 3, !dbg !6435
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6435
  %44 = icmp eq i64 %_50, 0, !dbg !6435
  br i1 %44, label %bb31, label %bb32, !dbg !6435

bb25:                                             ; preds = %bb23
  store i64 0, ptr %_42, align 8, !dbg !6437
  %45 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 0, !dbg !6438
  %46 = load i64, ptr %45, align 8, !dbg !6438, !range !933, !noundef !19
  %47 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 1, !dbg !6438
  %48 = load i64, ptr %47, align 8, !dbg !6438
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6438
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6438
  store i64 %46, ptr %50, align 8, !dbg !6438
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6438
  store i64 %48, ptr %51, align 8, !dbg !6438
  store i64 1, ptr %0, align 8, !dbg !6438
  br label %bb35, !dbg !6432

bb31:                                             ; preds = %bb26
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_43, i32 0, i32 1, !dbg !6435
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6435
  %53 = load ptr, ptr %p2_entry, align 8, !dbg !6439, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h0b535d2d4aac4046E(ptr align 8 %53) #8, !dbg !6439
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6440
  %54 = load i64, ptr %3, align 8, !dbg !6440
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %55 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6faca339cf4d2f20E"(i64 %54) #8, !dbg !6440
  store i64 %55, ptr %2, align 8, !dbg !6440
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6440
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6441
  %56 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_54, i32 0, i32 1, !dbg !6441
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_55, i64 8, i1 false), !dbg !6441
  %57 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6442
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %57, ptr align 8 %_54, i64 16, i1 false), !dbg !6442
  store i64 0, ptr %0, align 8, !dbg !6442
  br label %bb35, !dbg !6414

bb32:                                             ; preds = %bb26
  %58 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 0, !dbg !6443
  %residual.05 = load i64, ptr %58, align 8, !dbg !6443, !range !933, !noundef !19
  %59 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 1, !dbg !6443
  %residual.16 = load i64, ptr %59, align 8, !dbg !6443
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6443
  store i64 %residual.05, ptr %60, align 8, !dbg !6443
  %61 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6443
  store i64 %residual.16, ptr %61, align 8, !dbg !6443
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6383, metadata !DIExpression()), !dbg !6444
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd80661e43f337929E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_cd732a78ef33ed91abc10c53bd468d57) #8, !dbg !6445
  br label %bb35, !dbg !6445

bb7:                                              ; No predecessors!
  unreachable, !dbg !6401
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hc273adc63d806997E"(i1 zeroext %0) unnamed_addr #0 !dbg !6446 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6451, metadata !DIExpression()), !dbg !6452
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6450, metadata !DIExpression()), !dbg !6453
  %3 = load i8, ptr %err, align 1, !dbg !6454, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6454
  %_3 = zext i1 %4 to i64, !dbg !6454
  %5 = icmp eq i64 %_3, 0, !dbg !6455
  br i1 %5, label %bb3, label %bb1, !dbg !6455

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6456
  br label %bb4, !dbg !6456

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6457
  br label %bb4, !dbg !6457

bb2:                                              ; No predecessors!
  unreachable, !dbg !6454

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6458
  %7 = load i64, ptr %6, align 8, !dbg !6458, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6458
  %9 = load i64, ptr %8, align 8, !dbg !6458
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6458
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6458
  ret { i64, i64 } %11, !dbg !6458
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8bcabffb01c3957cE"(i1 zeroext %0) unnamed_addr #0 !dbg !6459 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6464, metadata !DIExpression()), !dbg !6465
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6463, metadata !DIExpression()), !dbg !6466
  %3 = load i8, ptr %err, align 1, !dbg !6467, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6467
  %_3 = zext i1 %4 to i64, !dbg !6467
  %5 = icmp eq i64 %_3, 0, !dbg !6468
  br i1 %5, label %bb3, label %bb1, !dbg !6468

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6469
  br label %bb4, !dbg !6469

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6470
  br label %bb4, !dbg !6470

bb2:                                              ; No predecessors!
  unreachable, !dbg !6467

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6471
  %7 = load i64, ptr %6, align 8, !dbg !6471, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6471
  %9 = load i64, ptr %8, align 8, !dbg !6471
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6471
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6471
  ret { i64, i64 } %11, !dbg !6471
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h64cfd2f026081020E"(ptr align 8 %0) unnamed_addr #0 !dbg !6472 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6476, metadata !DIExpression(DW_OP_deref)), !dbg !6478
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6477, metadata !DIExpression()), !dbg !6479
  %_5 = load ptr, ptr %_1, align 8, !dbg !6480, !nonnull !19, !align !1062, !noundef !19
  %_6 = load ptr, ptr %_5, align 8, !dbg !6480, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_6) #8, !dbg !6480
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6481
  store i64 %_3, ptr %2, align 8, !dbg !6481
  store i64 2, ptr %1, align 8, !dbg !6481
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6482
  %4 = load i64, ptr %3, align 8, !dbg !6482, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6482
  %6 = load i64, ptr %5, align 8, !dbg !6482
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6482
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6482
  ret { i64, i64 } %8, !dbg !6482
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17ha7bddc7a3f94602aE"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6483 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6502, metadata !DIExpression()), !dbg !6511
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6503, metadata !DIExpression()), !dbg !6512
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6504, metadata !DIExpression()), !dbg !6513
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6514
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6505, metadata !DIExpression()), !dbg !6515
  %_35 = load ptr, ptr %self, align 8, !dbg !6516, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6517
  %11 = load i64, ptr %9, align 8, !dbg !6517
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %11) #8, !dbg !6517
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc_8e19c7ddee1c871107f69dec7426ca28) #8, !dbg !6516
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_7) #8, !dbg !6516
  br i1 %_5, label %bb4, label %bb5, !dbg !6516

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6518
  %_13 = load i16, ptr %12, align 8, !dbg !6518, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6519
  %13 = load i64, ptr %8, align 8, !dbg !6519
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h7b2c9a40f5eff69eE(i64 %13, i16 %_13) #8, !dbg !6519
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6520
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6507, metadata !DIExpression()), !dbg !6521
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6522
  %14 = load i64, ptr %7, align 8, !dbg !6522
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E"(i64 %14) #8, !dbg !6522
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_b657a4c4ff5efe93cec2fba755fee7c1) #8, !dbg !6523
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_16) #8, !dbg !6523
  br i1 %_14, label %bb10, label %bb11, !dbg !6523

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6524
  %15 = load i8, ptr %_10, align 1, !dbg !6525, !range !1596, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !6525
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6525
  %18 = zext i1 %16 to i8, !dbg !6525
  store i8 %18, ptr %17, align 1, !dbg !6525
  store i8 1, ptr %0, align 8, !dbg !6525
  br label %bb23, !dbg !6526

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6528

bb11:                                             ; preds = %bb5
  %19 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6529
  %_22 = load i16, ptr %19, align 8, !dbg !6529, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6530
  %20 = load i64, ptr %6, align 8, !dbg !6530
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h658c3e33f6d2f90aE(i64 %20, i16 %_22) #8, !dbg !6530
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6531
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6509, metadata !DIExpression()), !dbg !6532
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6533
  %21 = load i64, ptr %5, align 8, !dbg !6533
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hec552256a57aa858E"(i64 %21) #8, !dbg !6533
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_4340c41f255aac2350e63ddfd307faf3) #8, !dbg !6534
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_25) #8, !dbg !6534
  br i1 %_23, label %bb16, label %bb17, !dbg !6534

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6535
  %22 = load i8, ptr %_19, align 1, !dbg !6536, !range !1596, !noundef !19
  %23 = trunc i8 %22 to i1, !dbg !6536
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6536
  %25 = zext i1 %23 to i8, !dbg !6536
  store i8 %25, ptr %24, align 1, !dbg !6536
  store i8 1, ptr %0, align 8, !dbg !6536
  br label %bb23, !dbg !6537

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6539
  %26 = load i64, ptr %4, align 8, !dbg !6539
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hec552256a57aa858E"(i64 %26) #8, !dbg !6539
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc_9a4d86002eabb22cf4f7e6b375735891) #8, !dbg !6540
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h4e55b42624b2d86dE"(i64 %flags, i64 128) #8, !dbg !6541
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_31, i64 %_33) #8, !dbg !6540
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6542
  %27 = load i64, ptr %3, align 8, !dbg !6542
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6faca339cf4d2f20E"(i64 %27) #8, !dbg !6542
  store i64 %28, ptr %2, align 8, !dbg !6542
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6542
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_34, i64 8, i1 false), !dbg !6543
  store i8 0, ptr %0, align 8, !dbg !6543
  br label %bb23, !dbg !6528

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6544
  %30 = load i8, ptr %_28, align 1, !dbg !6545, !range !1596, !noundef !19
  %31 = trunc i8 %30 to i1, !dbg !6545
  %32 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6545
  %33 = zext i1 %31 to i8, !dbg !6545
  store i8 %33, ptr %32, align 1, !dbg !6545
  store i8 1, ptr %0, align 8, !dbg !6545
  br label %bb23, !dbg !6537
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17ha32a828e8d6f4d2fE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6546 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6550, metadata !DIExpression()), !dbg !6557
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6551, metadata !DIExpression()), !dbg !6558
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6552, metadata !DIExpression()), !dbg !6559
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6560
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6553, metadata !DIExpression()), !dbg !6561
  %_13 = load ptr, ptr %self, align 8, !dbg !6562, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6563
  %4 = load i64, ptr %1, align 8, !dbg !6563
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %4) #8, !dbg !6563
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_94216e6a87fa8579761092081f231f87) #8, !dbg !6562
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6564
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6555, metadata !DIExpression()), !dbg !6565
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !6566
  br i1 %_8, label %bb4, label %bb5, !dbg !6566

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_6, i64 %flags) #8, !dbg !6567
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() #8, !dbg !6568
  store i8 2, ptr %2, align 1, !dbg !6569
  br label %bb8, !dbg !6570

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6571
  %5 = load i8, ptr %_10, align 1, !dbg !6572, !range !1596, !noundef !19
  %6 = trunc i8 %5 to i1, !dbg !6572
  %7 = zext i1 %6 to i8, !dbg !6572
  store i8 %7, ptr %2, align 1, !dbg !6572
  br label %bb8, !dbg !6570

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6570, !range !5826, !noundef !19
  ret i8 %8, !dbg !6570
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h1015ccddcdaf2c91E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6573 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6575, metadata !DIExpression()), !dbg !6584
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6576, metadata !DIExpression()), !dbg !6585
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6577, metadata !DIExpression()), !dbg !6586
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6587
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6578, metadata !DIExpression()), !dbg !6588
  %_22 = load ptr, ptr %self, align 8, !dbg !6589, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6590
  %6 = load i64, ptr %3, align 8, !dbg !6590
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %6) #8, !dbg !6590
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_b2bf25620c79aaf77c930b672db4afde) #8, !dbg !6589
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_7) #8, !dbg !6589
  br i1 %_5, label %bb4, label %bb5, !dbg !6589

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6591
  %_13 = load i16, ptr %7, align 8, !dbg !6591, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6592
  %8 = load i64, ptr %2, align 8, !dbg !6592
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h7b2c9a40f5eff69eE(i64 %8, i16 %_13) #8, !dbg !6592
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6593
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6580, metadata !DIExpression()), !dbg !6594
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6595
  %9 = load i64, ptr %1, align 8, !dbg !6595
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E"(i64 %9) #8, !dbg !6595
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_afe0fc63a63662a583b80b14f6ebf31a) #8, !dbg !6596
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6597
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6582, metadata !DIExpression()), !dbg !6598
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_15) #8, !dbg !6599
  br i1 %_17, label %bb10, label %bb11, !dbg !6599

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6600
  %10 = load i8, ptr %_10, align 1, !dbg !6601, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !6601
  %12 = zext i1 %11 to i8, !dbg !6601
  store i8 %12, ptr %4, align 1, !dbg !6601
  br label %bb14, !dbg !6602

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6604, !range !5826, !noundef !19
  ret i8 %13, !dbg !6604

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_15, i64 %flags) #8, !dbg !6605
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() #8, !dbg !6606
  store i8 2, ptr %4, align 1, !dbg !6607
  br label %bb14, !dbg !6604

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6608
  %14 = load i8, ptr %_19, align 1, !dbg !6609, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !6609
  %16 = zext i1 %15 to i8, !dbg !6609
  store i8 %16, ptr %4, align 1, !dbg !6609
  br label %bb14, !dbg !6602
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17he54ce971bbd5390aE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6610 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6612, metadata !DIExpression()), !dbg !6615
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6613, metadata !DIExpression()), !dbg !6616
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6614, metadata !DIExpression()), !dbg !6617
  store i8 1, ptr %_4, align 1, !dbg !6618
  %3 = load i8, ptr %_4, align 1, !dbg !6619, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6619
  %5 = zext i1 %4 to i8, !dbg !6619
  store i8 %5, ptr %1, align 1, !dbg !6619
  %6 = load i8, ptr %1, align 1, !dbg !6620, !range !5826, !noundef !19
  ret i8 %6, !dbg !6620
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h6fe822c17732f94aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6621 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_26 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_25 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6625, metadata !DIExpression()), !dbg !6637
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6626, metadata !DIExpression()), !dbg !6638
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6635, metadata !DIExpression()), !dbg !6639
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6640
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6627, metadata !DIExpression()), !dbg !6641
  %_30 = load ptr, ptr %self, align 8, !dbg !6642, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6643
  %8 = load i64, ptr %6, align 8, !dbg !6643
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %8) #8, !dbg !6643
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_30, i16 %_8, ptr align 8 @alloc_05063ac544da63e4a10ea91a23a48449) #8, !dbg !6642
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !6642
  br i1 %_4, label %bb4, label %bb5, !dbg !6642

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6644
  %_12 = load i16, ptr %9, align 8, !dbg !6644, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6645
  %10 = load i64, ptr %5, align 8, !dbg !6645
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h7b2c9a40f5eff69eE(i64 %10, i16 %_12) #8, !dbg !6645
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6646
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6629, metadata !DIExpression()), !dbg !6647
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6648
  %11 = load i64, ptr %4, align 8, !dbg !6648
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E"(i64 %11) #8, !dbg !6648
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_1e78a03426b39f1d05f856c7cf10b4f6) #8, !dbg !6649
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6650
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6631, metadata !DIExpression()), !dbg !6651
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_14) #8, !dbg !6652
  br i1 %_16, label %bb10, label %bb11, !dbg !6652

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6653
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6654
  %13 = load i64, ptr %12, align 8, !dbg !6654, !range !933, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6654
  %15 = load i64, ptr %14, align 8, !dbg !6654
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6654
  store i64 %13, ptr %16, align 8, !dbg !6654
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6654
  store i64 %15, ptr %17, align 8, !dbg !6654
  br label %bb20, !dbg !6655

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6657

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6658
  %_20 = load i16, ptr %18, align 8, !dbg !6658, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6659
  %19 = load i64, ptr %3, align 8, !dbg !6659
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h658c3e33f6d2f90aE(i64 %19, i16 %_20) #8, !dbg !6659
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6660
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6633, metadata !DIExpression()), !dbg !6661
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6662
  %20 = load i64, ptr %2, align 8, !dbg !6662
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hec552256a57aa858E"(i64 %20) #8, !dbg !6662
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_7ddd4296b0cca063206382ee2adee55b) #8, !dbg !6663
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6664
  %21 = load ptr, ptr %p2_entry, align 8, !dbg !6665, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %21) #8, !dbg !6665
  br i1 %_24, label %bb16, label %bb17, !dbg !6665

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6666
  %22 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6667
  %23 = load i64, ptr %22, align 8, !dbg !6667, !range !933, !noundef !19
  %24 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6667
  %25 = load i64, ptr %24, align 8, !dbg !6667
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6667
  store i64 %23, ptr %26, align 8, !dbg !6667
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6667
  store i64 %25, ptr %27, align 8, !dbg !6667
  br label %bb20, !dbg !6668

bb17:                                             ; preds = %bb11
  %28 = load ptr, ptr %p2_entry, align 8, !dbg !6670, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_27 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %28) #8, !dbg !6670
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17he2f0c2db58f47304E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_26, i64 %_27) #8, !dbg !6671
  store ptr %p2_entry, ptr %_28, align 8, !dbg !6672
  %29 = load ptr, ptr %_28, align 8, !dbg !6671, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0c38ee6862a08ae2E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_26, ptr align 8 %29) #8, !dbg !6671
  br label %bb20, !dbg !6671

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !6673
  %30 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6674
  %31 = load i64, ptr %30, align 8, !dbg !6674, !range !933, !noundef !19
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6674
  %33 = load i64, ptr %32, align 8, !dbg !6674
  %34 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6674
  store i64 %31, ptr %34, align 8, !dbg !6674
  %35 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6674
  store i64 %33, ptr %35, align 8, !dbg !6674
  br label %bb20, !dbg !6668
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h7475f21efba9aa83E"(ptr align 8 %0) unnamed_addr #0 !dbg !6675 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6679, metadata !DIExpression(DW_OP_deref)), !dbg !6681
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6680, metadata !DIExpression()), !dbg !6682
  %_4 = load ptr, ptr %_1, align 8, !dbg !6683, !nonnull !19, !align !1062, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !6683, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_5) #8, !dbg !6683
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6684
  store i64 %_3, ptr %2, align 8, !dbg !6684
  store i64 2, ptr %1, align 8, !dbg !6684
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6685
  %4 = load i64, ptr %3, align 8, !dbg !6685, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6685
  %6 = load i64, ptr %5, align 8, !dbg !6685
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6685
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6685
  ret { i64, i64 } %8, !dbg !6685
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h9f866e11fb33e400E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6686 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_48 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_46 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_36 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_34 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6690, metadata !DIExpression()), !dbg !6726
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6691, metadata !DIExpression()), !dbg !6727
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6698, metadata !DIExpression()), !dbg !6728
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6706, metadata !DIExpression()), !dbg !6729
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6714, metadata !DIExpression()), !dbg !6730
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6720, metadata !DIExpression()), !dbg !6731
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6724, metadata !DIExpression()), !dbg !6732
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6733
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6692, metadata !DIExpression()), !dbg !6734
  %_56 = load ptr, ptr %self, align 8, !dbg !6735, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6736
  %12 = load i64, ptr %10, align 8, !dbg !6736
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %12) #8, !dbg !6736
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_d9313b2ffffcd4fc73f17c8ae390507d) #8, !dbg !6735
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6737
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6694, metadata !DIExpression()), !dbg !6738
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6739
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h36d6a0371bc1da1fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6739
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6739
  %13 = load i64, ptr %_8, align 8, !dbg !6739, !range !3941, !noundef !19
  %14 = icmp eq i64 %13, 3, !dbg !6739
  %_11 = select i1 %14, i64 0, i64 1, !dbg !6739
  %15 = icmp eq i64 %_11, 0, !dbg !6739
  br i1 %15, label %bb6, label %bb8, !dbg !6739

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6739
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6739
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6740
  %_16 = load i16, ptr %17, align 8, !dbg !6740, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6741
  %18 = load i64, ptr %9, align 8, !dbg !6741
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %18, i16 %_16) #8, !dbg !6741
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6742
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6700, metadata !DIExpression()), !dbg !6743
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6744
  %19 = load i64, ptr %8, align 8, !dbg !6744
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %19) #8, !dbg !6744
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_e16e50f882c154e653680e69a6f45ac6) #8, !dbg !6745
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6746
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6702, metadata !DIExpression()), !dbg !6747
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6748
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf9057a5f987816e0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6748
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6748
  %20 = load i64, ptr %_21, align 8, !dbg !6748, !range !3941, !noundef !19
  %21 = icmp eq i64 %20, 3, !dbg !6748
  %_24 = select i1 %21, i64 0, i64 1, !dbg !6748
  %22 = icmp eq i64 %_24, 0, !dbg !6748
  br i1 %22, label %bb15, label %bb16, !dbg !6748

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6749
  %residual.0 = load i64, ptr %23, align 8, !dbg !6749, !range !933, !noundef !19
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6749
  %residual.1 = load i64, ptr %24, align 8, !dbg !6749
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6749
  store i64 %residual.0, ptr %25, align 8, !dbg !6749
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6749
  store i64 %residual.1, ptr %26, align 8, !dbg !6749
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6696, metadata !DIExpression()), !dbg !6750
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2c13fcb0336e921dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_3e881621e5965f0bbfb6b77f1bffa15c) #8, !dbg !6751
  br label %bb35, !dbg !6751

bb35:                                             ; preds = %bb31, %bb32, %bb24, %bb16, %bb8
  ret void, !dbg !6752

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6748
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6748
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6753
  %_29 = load i16, ptr %28, align 8, !dbg !6753, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6754
  %29 = load i64, ptr %7, align 8, !dbg !6754
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE(i64 %29, i16 %_29) #8, !dbg !6754
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6755
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6708, metadata !DIExpression()), !dbg !6756
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6757
  %30 = load i64, ptr %6, align 8, !dbg !6757
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E"(i64 %30) #8, !dbg !6757
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_28, i16 %_33, ptr align 8 @alloc_b3d7a6a870c080dc69e1211d679611af) #8, !dbg !6758
  store ptr %_31, ptr %p2_entry.dbg.spill, align 8, !dbg !6759
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6710, metadata !DIExpression()), !dbg !6760
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_36, ptr align 8 %_31) #8, !dbg !6761
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9c3c2c8a50fcc41aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_35, ptr %_36) #8, !dbg !6761
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_34, ptr %_35) #8, !dbg !6761
  %31 = load i64, ptr %_34, align 8, !dbg !6761, !range !3941, !noundef !19
  %32 = icmp eq i64 %31, 3, !dbg !6761
  %_37 = select i1 %32, i64 0, i64 1, !dbg !6761
  %33 = icmp eq i64 %_37, 0, !dbg !6761
  br i1 %33, label %bb23, label %bb24, !dbg !6761

bb16:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6762
  %residual.03 = load i64, ptr %34, align 8, !dbg !6762, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6762
  %residual.14 = load i64, ptr %35, align 8, !dbg !6762
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6762
  store i64 %residual.03, ptr %36, align 8, !dbg !6762
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6762
  store i64 %residual.14, ptr %37, align 8, !dbg !6762
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6704, metadata !DIExpression()), !dbg !6763
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2c13fcb0336e921dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_4a0622e8c74313de8bfb323fc5a25d4f) #8, !dbg !6764
  br label %bb35, !dbg !6764

bb23:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_34, i32 0, i32 1, !dbg !6761
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6761
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6765
  %_42 = load i16, ptr %39, align 8, !dbg !6765, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6766
  %40 = load i64, ptr %5, align 8, !dbg !6766
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_41 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h0d4fff40387c4328E(i64 %40, i16 %_42) #8, !dbg !6766
  store ptr %_41, ptr %p1.dbg.spill, align 8, !dbg !6767
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6716, metadata !DIExpression()), !dbg !6768
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6769
  %41 = load i64, ptr %4, align 8, !dbg !6769
; call x86_64::structures::paging::page::Page::p1_index
  %_45 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6d13887c7f0a60d4E(i64 %41) #8, !dbg !6769
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_44 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_41, i16 %_45, ptr align 8 @alloc_2b21cdc598fa161ed73f5f1354396b78) #8, !dbg !6770
  store ptr %_44, ptr %p1_entry.dbg.spill, align 8, !dbg !6771
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6718, metadata !DIExpression()), !dbg !6772
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_48, ptr align 8 %_44) #8, !dbg !6773
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8727fbe8459450bcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_47, ptr %_48) #8, !dbg !6773
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_46, ptr %_47) #8, !dbg !6773
  %42 = load i64, ptr %_46, align 8, !dbg !6773, !range !3941, !noundef !19
  %43 = icmp eq i64 %42, 3, !dbg !6773
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6773
  %44 = icmp eq i64 %_50, 0, !dbg !6773
  br i1 %44, label %bb31, label %bb32, !dbg !6773

bb24:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !6774
  %residual.06 = load i64, ptr %45, align 8, !dbg !6774, !range !933, !noundef !19
  %46 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !6774
  %residual.17 = load i64, ptr %46, align 8, !dbg !6774
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6774
  store i64 %residual.06, ptr %47, align 8, !dbg !6774
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6774
  store i64 %residual.17, ptr %48, align 8, !dbg !6774
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6712, metadata !DIExpression()), !dbg !6775
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2c13fcb0336e921dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_e507f10f0ccb9a77ee68db163ad2a418) #8, !dbg !6776
  br label %bb35, !dbg !6776

bb31:                                             ; preds = %bb23
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_46, i32 0, i32 1, !dbg !6773
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6773
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h0b535d2d4aac4046E(ptr align 8 %_44) #8, !dbg !6777
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6778
  %50 = load i64, ptr %3, align 8, !dbg !6778
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h86e10583ccc041e2E"(i64 %50) #8, !dbg !6778
  store i64 %51, ptr %2, align 8, !dbg !6778
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6778
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6779
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_54, i32 0, i32 1, !dbg !6779
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_55, i64 8, i1 false), !dbg !6779
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6780
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_54, i64 16, i1 false), !dbg !6780
  store i64 0, ptr %0, align 8, !dbg !6780
  br label %bb35, !dbg !6752

bb32:                                             ; preds = %bb23
  %54 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 0, !dbg !6781
  %residual.09 = load i64, ptr %54, align 8, !dbg !6781, !range !933, !noundef !19
  %55 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 1, !dbg !6781
  %residual.110 = load i64, ptr %55, align 8, !dbg !6781
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6781
  store i64 %residual.09, ptr %56, align 8, !dbg !6781
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6781
  store i64 %residual.110, ptr %57, align 8, !dbg !6781
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6722, metadata !DIExpression()), !dbg !6782
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2c13fcb0336e921dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_88a00d696d08d55bd1b7ea18548e6dc7) #8, !dbg !6783
  br label %bb35, !dbg !6783

bb7:                                              ; No predecessors!
  unreachable, !dbg !6739
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd3a5be6e872787a2E"(i1 zeroext %0) unnamed_addr #0 !dbg !6784 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6789, metadata !DIExpression()), !dbg !6790
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6788, metadata !DIExpression()), !dbg !6791
  %3 = load i8, ptr %err, align 1, !dbg !6792, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6792
  %_3 = zext i1 %4 to i64, !dbg !6792
  %5 = icmp eq i64 %_3, 0, !dbg !6793
  br i1 %5, label %bb3, label %bb1, !dbg !6793

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6794
  br label %bb4, !dbg !6794

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6795
  br label %bb4, !dbg !6795

bb2:                                              ; No predecessors!
  unreachable, !dbg !6792

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6796
  %7 = load i64, ptr %6, align 8, !dbg !6796, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6796
  %9 = load i64, ptr %8, align 8, !dbg !6796
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6796
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6796
  ret { i64, i64 } %11, !dbg !6796
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8b0e18bb17a8c3a2E"(i1 zeroext %0) unnamed_addr #0 !dbg !6797 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6802, metadata !DIExpression()), !dbg !6803
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6801, metadata !DIExpression()), !dbg !6804
  %3 = load i8, ptr %err, align 1, !dbg !6805, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6805
  %_3 = zext i1 %4 to i64, !dbg !6805
  %5 = icmp eq i64 %_3, 0, !dbg !6806
  br i1 %5, label %bb3, label %bb1, !dbg !6806

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6807
  br label %bb4, !dbg !6807

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6808
  br label %bb4, !dbg !6808

bb2:                                              ; No predecessors!
  unreachable, !dbg !6805

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6809
  %7 = load i64, ptr %6, align 8, !dbg !6809, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6809
  %9 = load i64, ptr %8, align 8, !dbg !6809
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6809
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6809
  ret { i64, i64 } %11, !dbg !6809
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h13c198bf9429ef0eE"(i1 zeroext %0) unnamed_addr #0 !dbg !6810 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6815, metadata !DIExpression()), !dbg !6816
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6814, metadata !DIExpression()), !dbg !6817
  %3 = load i8, ptr %err, align 1, !dbg !6818, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6818
  %_3 = zext i1 %4 to i64, !dbg !6818
  %5 = icmp eq i64 %_3, 0, !dbg !6819
  br i1 %5, label %bb3, label %bb1, !dbg !6819

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6820
  br label %bb4, !dbg !6820

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6821
  br label %bb4, !dbg !6821

bb2:                                              ; No predecessors!
  unreachable, !dbg !6818

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6822
  %7 = load i64, ptr %6, align 8, !dbg !6822, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6822
  %9 = load i64, ptr %8, align 8, !dbg !6822
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6822
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6822
  ret { i64, i64 } %11, !dbg !6822
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hf202c139fc6e7116E"(i1 zeroext %0) unnamed_addr #0 !dbg !6823 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6828, metadata !DIExpression()), !dbg !6829
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6827, metadata !DIExpression()), !dbg !6830
  %3 = load i8, ptr %err, align 1, !dbg !6831, !range !1596, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6831
  %_3 = zext i1 %4 to i64, !dbg !6831
  %5 = icmp eq i64 %_3, 0, !dbg !6832
  br i1 %5, label %bb3, label %bb1, !dbg !6832

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6833
  br label %bb4, !dbg !6833

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6834
  br label %bb4, !dbg !6834

bb2:                                              ; No predecessors!
  unreachable, !dbg !6831

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6835
  %7 = load i64, ptr %6, align 8, !dbg !6835, !range !933, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6835
  %9 = load i64, ptr %8, align 8, !dbg !6835
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6835
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6835
  ret { i64, i64 } %11, !dbg !6835
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h2b18697d6bb7f168E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6836 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_37 = alloca i8, align 1
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6855, metadata !DIExpression()), !dbg !6866
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6856, metadata !DIExpression()), !dbg !6867
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6857, metadata !DIExpression()), !dbg !6868
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6869
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6858, metadata !DIExpression()), !dbg !6870
  %_43 = load ptr, ptr %self, align 8, !dbg !6871, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6872
  %13 = load i64, ptr %11, align 8, !dbg !6872
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %13) #8, !dbg !6872
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc_32243c10459a9b9325d7e418fe9e9451) #8, !dbg !6871
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_7) #8, !dbg !6871
  br i1 %_5, label %bb4, label %bb5, !dbg !6871

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6873
  %_13 = load i16, ptr %14, align 8, !dbg !6873, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6874
  %15 = load i64, ptr %10, align 8, !dbg !6874
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %15, i16 %_13) #8, !dbg !6874
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6875
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6860, metadata !DIExpression()), !dbg !6876
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6877
  %16 = load i64, ptr %9, align 8, !dbg !6877
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %16) #8, !dbg !6877
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_fd35f70f3dac313b5537a0c60b38dc2a) #8, !dbg !6878
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_16) #8, !dbg !6878
  br i1 %_14, label %bb10, label %bb11, !dbg !6878

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6879
  %17 = load i8, ptr %_10, align 1, !dbg !6880, !range !1596, !noundef !19
  %18 = trunc i8 %17 to i1, !dbg !6880
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6880
  %20 = zext i1 %18 to i8, !dbg !6880
  store i8 %20, ptr %19, align 1, !dbg !6880
  store i8 1, ptr %0, align 8, !dbg !6880
  br label %bb28, !dbg !6881

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6883

bb11:                                             ; preds = %bb5
  %21 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6884
  %_22 = load i16, ptr %21, align 8, !dbg !6884, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6885
  %22 = load i64, ptr %8, align 8, !dbg !6885
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE(i64 %22, i16 %_22) #8, !dbg !6885
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6886
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6862, metadata !DIExpression()), !dbg !6887
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6888
  %23 = load i64, ptr %7, align 8, !dbg !6888
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E"(i64 %23) #8, !dbg !6888
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_32343ff7cb6f0452cbb142ce175f9440) #8, !dbg !6889
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_25) #8, !dbg !6889
  br i1 %_23, label %bb16, label %bb17, !dbg !6889

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6890
  %24 = load i8, ptr %_19, align 1, !dbg !6891, !range !1596, !noundef !19
  %25 = trunc i8 %24 to i1, !dbg !6891
  %26 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6891
  %27 = zext i1 %25 to i8, !dbg !6891
  store i8 %27, ptr %26, align 1, !dbg !6891
  store i8 1, ptr %0, align 8, !dbg !6891
  br label %bb28, !dbg !6892

bb17:                                             ; preds = %bb11
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6894
  %_31 = load i16, ptr %28, align 8, !dbg !6894, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6895
  %29 = load i64, ptr %6, align 8, !dbg !6895
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h0d4fff40387c4328E(i64 %29, i16 %_31) #8, !dbg !6895
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6896
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6864, metadata !DIExpression()), !dbg !6897
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6898
  %30 = load i64, ptr %5, align 8, !dbg !6898
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6d13887c7f0a60d4E(i64 %30) #8, !dbg !6898
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc_bd4a02a435fafe76386072a956fea121) #8, !dbg !6899
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_34) #8, !dbg !6899
  br i1 %_32, label %bb22, label %bb23, !dbg !6899

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6900
  %31 = load i8, ptr %_28, align 1, !dbg !6901, !range !1596, !noundef !19
  %32 = trunc i8 %31 to i1, !dbg !6901
  %33 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6901
  %34 = zext i1 %32 to i8, !dbg !6901
  store i8 %34, ptr %33, align 1, !dbg !6901
  store i8 1, ptr %0, align 8, !dbg !6901
  br label %bb28, !dbg !6902

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6904
  %35 = load i64, ptr %4, align 8, !dbg !6904
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6d13887c7f0a60d4E(i64 %35) #8, !dbg !6904
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40) #8, !dbg !6905
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_40, i64 %flags) #8, !dbg !6905
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6906
  %36 = load i64, ptr %3, align 8, !dbg !6906
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %37 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h86e10583ccc041e2E"(i64 %36) #8, !dbg !6906
  store i64 %37, ptr %2, align 8, !dbg !6906
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6906
  %38 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6907
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %38, ptr align 8 %_42, i64 8, i1 false), !dbg !6907
  store i8 0, ptr %0, align 8, !dbg !6907
  br label %bb28, !dbg !6883

bb22:                                             ; preds = %bb17
  store i8 0, ptr %_37, align 1, !dbg !6908
  %39 = load i8, ptr %_37, align 1, !dbg !6909, !range !1596, !noundef !19
  %40 = trunc i8 %39 to i1, !dbg !6909
  %41 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6909
  %42 = zext i1 %40 to i8, !dbg !6909
  store i8 %42, ptr %41, align 1, !dbg !6909
  store i8 1, ptr %0, align 8, !dbg !6909
  br label %bb28, !dbg !6902
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17haea7ddaa30dacca2E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6910 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6914, metadata !DIExpression()), !dbg !6921
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6915, metadata !DIExpression()), !dbg !6922
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6916, metadata !DIExpression()), !dbg !6923
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6924
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6917, metadata !DIExpression()), !dbg !6925
  %_13 = load ptr, ptr %self, align 8, !dbg !6926, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6927
  %4 = load i64, ptr %1, align 8, !dbg !6927
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %4) #8, !dbg !6927
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_2dd32a027b2d765ba8c1071a94cf5c65) #8, !dbg !6926
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6928
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6919, metadata !DIExpression()), !dbg !6929
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !6930
  br i1 %_8, label %bb4, label %bb5, !dbg !6930

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_6, i64 %flags) #8, !dbg !6931
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() #8, !dbg !6932
  store i8 2, ptr %2, align 1, !dbg !6933
  br label %bb8, !dbg !6934

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6935
  %5 = load i8, ptr %_10, align 1, !dbg !6936, !range !1596, !noundef !19
  %6 = trunc i8 %5 to i1, !dbg !6936
  %7 = zext i1 %6 to i8, !dbg !6936
  store i8 %7, ptr %2, align 1, !dbg !6936
  br label %bb8, !dbg !6934

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6934, !range !5826, !noundef !19
  ret i8 %8, !dbg !6934
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17hbac99fdc46672e35E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6937 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6939, metadata !DIExpression()), !dbg !6948
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6940, metadata !DIExpression()), !dbg !6949
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6941, metadata !DIExpression()), !dbg !6950
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6951
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6942, metadata !DIExpression()), !dbg !6952
  %_22 = load ptr, ptr %self, align 8, !dbg !6953, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6954
  %6 = load i64, ptr %3, align 8, !dbg !6954
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %6) #8, !dbg !6954
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_70b7457eef065696772809dc8627c201) #8, !dbg !6953
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_7) #8, !dbg !6953
  br i1 %_5, label %bb4, label %bb5, !dbg !6953

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6955
  %_13 = load i16, ptr %7, align 8, !dbg !6955, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6956
  %8 = load i64, ptr %2, align 8, !dbg !6956
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %8, i16 %_13) #8, !dbg !6956
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6957
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6944, metadata !DIExpression()), !dbg !6958
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6959
  %9 = load i64, ptr %1, align 8, !dbg !6959
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %9) #8, !dbg !6959
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_b8c2770e6920350a995e6226693d2797) #8, !dbg !6960
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6961
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6946, metadata !DIExpression()), !dbg !6962
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_15) #8, !dbg !6963
  br i1 %_17, label %bb10, label %bb11, !dbg !6963

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6964
  %10 = load i8, ptr %_10, align 1, !dbg !6965, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !6965
  %12 = zext i1 %11 to i8, !dbg !6965
  store i8 %12, ptr %4, align 1, !dbg !6965
  br label %bb14, !dbg !6966

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6968, !range !5826, !noundef !19
  ret i8 %13, !dbg !6968

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_15, i64 %flags) #8, !dbg !6969
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() #8, !dbg !6970
  store i8 2, ptr %4, align 1, !dbg !6971
  br label %bb14, !dbg !6968

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6972
  %14 = load i8, ptr %_19, align 1, !dbg !6973, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !6973
  %16 = zext i1 %15 to i8, !dbg !6973
  store i8 %16, ptr %4, align 1, !dbg !6973
  br label %bb14, !dbg !6966
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h644dddca9f3c65f6E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6974 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6976, metadata !DIExpression()), !dbg !6987
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6977, metadata !DIExpression()), !dbg !6988
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6978, metadata !DIExpression()), !dbg !6989
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6990
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6979, metadata !DIExpression()), !dbg !6991
  %_31 = load ptr, ptr %self, align 8, !dbg !6992, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6993
  %8 = load i64, ptr %5, align 8, !dbg !6993
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %8) #8, !dbg !6993
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_31, i16 %_9, ptr align 8 @alloc_776034be02dff32e0e9e0ce3a158360b) #8, !dbg !6992
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_7) #8, !dbg !6992
  br i1 %_5, label %bb4, label %bb5, !dbg !6992

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6994
  %_13 = load i16, ptr %9, align 8, !dbg !6994, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6995
  %10 = load i64, ptr %4, align 8, !dbg !6995
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %10, i16 %_13) #8, !dbg !6995
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6996
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6981, metadata !DIExpression()), !dbg !6997
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6998
  %11 = load i64, ptr %3, align 8, !dbg !6998
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %11) #8, !dbg !6998
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_2b6f60439f0df9b04fb5dc8699720cb3) #8, !dbg !6999
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_16) #8, !dbg !6999
  br i1 %_14, label %bb10, label %bb11, !dbg !6999

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7000
  %12 = load i8, ptr %_10, align 1, !dbg !7001, !range !1596, !noundef !19
  %13 = trunc i8 %12 to i1, !dbg !7001
  %14 = zext i1 %13 to i8, !dbg !7001
  store i8 %14, ptr %6, align 1, !dbg !7001
  br label %bb20, !dbg !7002

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %15 = load i8, ptr %6, align 1, !dbg !7004, !range !5826, !noundef !19
  ret i8 %15, !dbg !7004

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7005
  %_22 = load i16, ptr %16, align 8, !dbg !7005, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7006
  %17 = load i64, ptr %2, align 8, !dbg !7006
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE(i64 %17, i16 %_22) #8, !dbg !7006
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !7007
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6983, metadata !DIExpression()), !dbg !7008
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7009
  %18 = load i64, ptr %1, align 8, !dbg !7009
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_25 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E"(i64 %18) #8, !dbg !7009
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_24 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %_21, i16 %_25, ptr align 8 @alloc_7ed56fb6be1c30407296140d4be4e11c) #8, !dbg !7010
  store ptr %_24, ptr %p2_entry.dbg.spill, align 8, !dbg !7011
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6985, metadata !DIExpression()), !dbg !7012
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_26 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_24) #8, !dbg !7013
  br i1 %_26, label %bb16, label %bb17, !dbg !7013

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7014
  %19 = load i8, ptr %_19, align 1, !dbg !7015, !range !1596, !noundef !19
  %20 = trunc i8 %19 to i1, !dbg !7015
  %21 = zext i1 %20 to i8, !dbg !7015
  store i8 %21, ptr %6, align 1, !dbg !7015
  br label %bb20, !dbg !7016

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %_24, i64 %flags) #8, !dbg !7018
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() #8, !dbg !7019
  store i8 2, ptr %6, align 1, !dbg !7020
  br label %bb20, !dbg !7004

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !7021
  %22 = load i8, ptr %_28, align 1, !dbg !7022, !range !1596, !noundef !19
  %23 = trunc i8 %22 to i1, !dbg !7022
  %24 = zext i1 %23 to i8, !dbg !7022
  store i8 %24, ptr %6, align 1, !dbg !7022
  br label %bb20, !dbg !7016
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h22dc0052596be811E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7023 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_36 = alloca ptr, align 8
  %_34 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_33 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7027, metadata !DIExpression()), !dbg !7043
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7028, metadata !DIExpression()), !dbg !7044
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7041, metadata !DIExpression()), !dbg !7045
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7046
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7029, metadata !DIExpression()), !dbg !7047
  %_38 = load ptr, ptr %self, align 8, !dbg !7048, !nonnull !19, !align !3857, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7049
  %10 = load i64, ptr %8, align 8, !dbg !7049
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %10) #8, !dbg !7049
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc_336c3aafbdaf40076c012509ce3bb908) #8, !dbg !7048
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !7048
  br i1 %_4, label %bb4, label %bb5, !dbg !7048

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7050
  %_12 = load i16, ptr %11, align 8, !dbg !7050, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7051
  %12 = load i64, ptr %7, align 8, !dbg !7051
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %12, i16 %_12) #8, !dbg !7051
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7052
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7031, metadata !DIExpression()), !dbg !7053
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7054
  %13 = load i64, ptr %6, align 8, !dbg !7054
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %13) #8, !dbg !7054
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_3e0f59a5e7e7affb24d3914df566861e) #8, !dbg !7055
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7056
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7033, metadata !DIExpression()), !dbg !7057
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_14) #8, !dbg !7058
  br i1 %_16, label %bb10, label %bb11, !dbg !7058

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7059
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7060
  %15 = load i64, ptr %14, align 8, !dbg !7060, !range !933, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7060
  %17 = load i64, ptr %16, align 8, !dbg !7060
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7060
  store i64 %15, ptr %18, align 8, !dbg !7060
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7060
  store i64 %17, ptr %19, align 8, !dbg !7060
  br label %bb26, !dbg !7061

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7063

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7064
  %_20 = load i16, ptr %20, align 8, !dbg !7064, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7065
  %21 = load i64, ptr %5, align 8, !dbg !7065
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE(i64 %21, i16 %_20) #8, !dbg !7065
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7066
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7035, metadata !DIExpression()), !dbg !7067
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7068
  %22 = load i64, ptr %4, align 8, !dbg !7068
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E"(i64 %22) #8, !dbg !7068
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_0bc66bbda974f4d70fdb35c285cabacc) #8, !dbg !7069
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7070
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7037, metadata !DIExpression()), !dbg !7071
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_22) #8, !dbg !7072
  br i1 %_24, label %bb16, label %bb17, !dbg !7072

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7073
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7074
  %24 = load i64, ptr %23, align 8, !dbg !7074, !range !933, !noundef !19
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7074
  %26 = load i64, ptr %25, align 8, !dbg !7074
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7074
  store i64 %24, ptr %27, align 8, !dbg !7074
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7074
  store i64 %26, ptr %28, align 8, !dbg !7074
  br label %bb26, !dbg !7075

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7077
  %_28 = load i16, ptr %29, align 8, !dbg !7077, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7078
  %30 = load i64, ptr %3, align 8, !dbg !7078
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h0d4fff40387c4328E(i64 %30, i16 %_28) #8, !dbg !7078
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7079
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7039, metadata !DIExpression()), !dbg !7080
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7081
  %31 = load i64, ptr %2, align 8, !dbg !7081
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6d13887c7f0a60d4E(i64 %31) #8, !dbg !7081
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc_d970ea7651e239fffa929a725f65e56a) #8, !dbg !7082
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7083
  %32 = load ptr, ptr %p1_entry, align 8, !dbg !7084, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %32) #8, !dbg !7084
  br i1 %_32, label %bb22, label %bb23, !dbg !7084

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7085
  %33 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7086
  %34 = load i64, ptr %33, align 8, !dbg !7086, !range !933, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7086
  %36 = load i64, ptr %35, align 8, !dbg !7086
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7086
  store i64 %34, ptr %37, align 8, !dbg !7086
  %38 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7086
  store i64 %36, ptr %38, align 8, !dbg !7086
  br label %bb26, !dbg !7087

bb23:                                             ; preds = %bb17
  %39 = load ptr, ptr %p1_entry, align 8, !dbg !7089, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_35 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %39) #8, !dbg !7089
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7214559f821962c0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_34, i64 %_35) #8, !dbg !7090
  store ptr %p1_entry, ptr %_36, align 8, !dbg !7091
  %40 = load ptr, ptr %_36, align 8, !dbg !7090, !nonnull !19, !align !1062, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he0ee33eb1cd072aaE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_34, ptr align 8 %40) #8, !dbg !7090
  br label %bb26, !dbg !7090

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_33, align 8, !dbg !7092
  %41 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !7093
  %42 = load i64, ptr %41, align 8, !dbg !7093, !range !933, !noundef !19
  %43 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !7093
  %44 = load i64, ptr %43, align 8, !dbg !7093
  %45 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7093
  store i64 %42, ptr %45, align 8, !dbg !7093
  %46 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7093
  store i64 %44, ptr %46, align 8, !dbg !7093
  br label %bb26, !dbg !7087
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h21d038dd16561e41E"(ptr align 8 %0) unnamed_addr #0 !dbg !7094 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7098, metadata !DIExpression(DW_OP_deref)), !dbg !7100
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7099, metadata !DIExpression()), !dbg !7101
  %_4 = load ptr, ptr %_1, align 8, !dbg !7102, !nonnull !19, !align !1062, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !7102, !nonnull !19, !align !1062, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_5) #8, !dbg !7102
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7103
  store i64 %_3, ptr %2, align 8, !dbg !7103
  store i64 2, ptr %1, align 8, !dbg !7103
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7104
  %4 = load i64, ptr %3, align 8, !dbg !7104, !range !933, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7104
  %6 = load i64, ptr %5, align 8, !dbg !7104
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !7104
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7104
  ret { i64, i64 } %8, !dbg !7104
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h3cc5dbe98594d761E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7105 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7127, metadata !DIExpression()), !dbg !7171
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7128, metadata !DIExpression()), !dbg !7172
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7129, metadata !DIExpression()), !dbg !7173
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7141, metadata !DIExpression()), !dbg !7174
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7153, metadata !DIExpression()), !dbg !7175
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7163, metadata !DIExpression()), !dbg !7176
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7165, metadata !DIExpression()), !dbg !7177
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hed8d840af3e2487fE"(i64 %addr) #8, !dbg !7178
  store i64 %4, ptr %3, align 8, !dbg !7178
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7178
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7179
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7131, metadata !DIExpression()), !dbg !7180
  %_81 = load ptr, ptr %self, align 8, !dbg !7181, !nonnull !19, !align !3857, !noundef !19
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h289587326cbe9ba1E(i64 %addr) #8, !dbg !7182
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc_6c6eb9e7c7312ea44202867f8fb72046) #8, !dbg !7181
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7183
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7133, metadata !DIExpression()), !dbg !7184
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_6) #8, !dbg !7185
  br i1 %_9, label %bb5, label %bb7, !dbg !7185

bb7:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_6) #8, !dbg !7186
  store i64 %5, ptr %_12, align 8, !dbg !7186
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %_12, i64 128) #8, !dbg !7186
  br i1 %_10, label %bb10, label %bb11, !dbg !7186

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7187
  br label %bb62, !dbg !7188

bb62:                                             ; preds = %bb57, %bb56, %bb48, %bb36, %bb32, %bb20, %bb16, %bb5
  ret void, !dbg !7190

bb11:                                             ; preds = %bb7
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7191
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7192
  %_17 = load i16, ptr %6, align 8, !dbg !7192, !noundef !19
  %7 = load i64, ptr %_16, align 8, !dbg !7193
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %7, i16 %_17) #8, !dbg !7193
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7194
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7135, metadata !DIExpression()), !dbg !7195
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE(i64 %addr) #8, !dbg !7196
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_14fa683fb883b9547f78c2d1380aafc1) #8, !dbg !7197
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7198
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7137, metadata !DIExpression()), !dbg !7199
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_19) #8, !dbg !7200
  br i1 %_21, label %bb16, label %bb17, !dbg !7200

bb10:                                             ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_ddc88da32b2765c7908fb63b2dcf7726, i64 35, ptr align 8 @alloc_c2d13148eed7844dbcf0e57fd1f8caaf) #9, !dbg !7201
  unreachable, !dbg !7201

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_19) #8, !dbg !7202
  store i64 %8, ptr %_24, align 8, !dbg !7202
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %_24, i64 128) #8, !dbg !7202
  br i1 %_22, label %bb20, label %bb27, !dbg !7202

bb16:                                             ; preds = %bb11
  store i64 3, ptr %0, align 8, !dbg !7203
  br label %bb62, !dbg !7204

bb27:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7206
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7207
  %_39 = load i16, ptr %9, align 8, !dbg !7207, !noundef !19
  %10 = load i64, ptr %_38, align 8, !dbg !7208
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE(i64 %10, i16 %_39) #8, !dbg !7208
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7209
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7147, metadata !DIExpression()), !dbg !7210
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h09065dc16fb0f09aE(i64 %addr) #8, !dbg !7211
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc_74f79559ac794d7ddbe9f6789bd0ee06) #8, !dbg !7212
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7213
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7149, metadata !DIExpression()), !dbg !7214
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_41) #8, !dbg !7215
  br i1 %_43, label %bb32, label %bb33, !dbg !7215

bb20:                                             ; preds = %bb17
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE(i64 %addr) #8, !dbg !7216
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc_3bc6ce6d73639fb10dc0fff7e4f5036a) #8, !dbg !7217
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7218
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7139, metadata !DIExpression()), !dbg !7219
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_26) #8, !dbg !7220
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h66e94e1edd88e9b8E"(i64 %_29) #8, !dbg !7221
  store i64 %11, ptr %2, align 8, !dbg !7221
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7221
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E(i64 %addr) #8, !dbg !7222
  %offset = and i64 %_31, 1073741823, !dbg !7222
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7222
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7143, metadata !DIExpression()), !dbg !7223
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_26) #8, !dbg !7224
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7224
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7145, metadata !DIExpression()), !dbg !7225
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7226
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7227
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7227
  store i64 2, ptr %_33, align 8, !dbg !7227
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7228
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7228
  store i64 %offset, ptr %13, align 8, !dbg !7228
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7228
  store i64 %flags, ptr %14, align 8, !dbg !7228
  br label %bb62, !dbg !7204

bb33:                                             ; preds = %bb27
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_41) #8, !dbg !7229
  store i64 %15, ptr %_46, align 8, !dbg !7229
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %_46, i64 128) #8, !dbg !7229
  br i1 %_44, label %bb36, label %bb43, !dbg !7229

bb32:                                             ; preds = %bb27
  store i64 3, ptr %0, align 8, !dbg !7230
  br label %bb62, !dbg !7231

bb43:                                             ; preds = %bb33
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7233
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7234
  %_61 = load i16, ptr %16, align 8, !dbg !7234, !noundef !19
  %17 = load i64, ptr %_60, align 8, !dbg !7235
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h0d4fff40387c4328E(i64 %17, i16 %_61) #8, !dbg !7235
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7236
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7159, metadata !DIExpression()), !dbg !7237
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h37600b284b05546fE(i64 %addr) #8, !dbg !7238
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc_cb57162efb264f51503bfcc4762e6dd5) #8, !dbg !7239
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7240
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7161, metadata !DIExpression()), !dbg !7241
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %_63) #8, !dbg !7242
  br i1 %_65, label %bb48, label %bb49, !dbg !7242

bb36:                                             ; preds = %bb33
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h09065dc16fb0f09aE(i64 %addr) #8, !dbg !7243
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc_95da37d02c5de4915c7b700b83493d72) #8, !dbg !7244
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7245
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7151, metadata !DIExpression()), !dbg !7246
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_48) #8, !dbg !7247
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h6b83ce5c904d6512E"(i64 %_51) #8, !dbg !7248
  store i64 %18, ptr %1, align 8, !dbg !7248
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7248
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E(i64 %addr) #8, !dbg !7249
  %offset4 = and i64 %_53, 2097151, !dbg !7249
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7249
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7155, metadata !DIExpression()), !dbg !7250
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_48) #8, !dbg !7251
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7251
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7157, metadata !DIExpression()), !dbg !7252
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7253
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7254
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7254
  store i64 1, ptr %_55, align 8, !dbg !7254
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7255
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7255
  store i64 %offset4, ptr %20, align 8, !dbg !7255
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7255
  store i64 %flags6, ptr %21, align 8, !dbg !7255
  br label %bb62, !dbg !7231

bb49:                                             ; preds = %bb43
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_63) #8, !dbg !7256
  store i64 %22, ptr %_68, align 8, !dbg !7256
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %_68, i64 128) #8, !dbg !7256
  br i1 %_66, label %bb52, label %bb53, !dbg !7256

bb48:                                             ; preds = %bb43
  store i64 3, ptr %0, align 8, !dbg !7257
  br label %bb62, !dbg !7258

bb53:                                             ; preds = %bb49
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_63) #8, !dbg !7260
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7214559f821962c0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7261
  %_72 = load i64, ptr %_70, align 8, !dbg !7261, !range !1887, !noundef !19
  %23 = icmp eq i64 %_72, 0, !dbg !7262
  br i1 %23, label %bb57, label %bb56, !dbg !7262

bb52:                                             ; preds = %bb49
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @alloc_aa3962a8c3b27ab7223cf1f939656dd1, i64 35, ptr align 8 @alloc_e7306704ecde77a3b68666ca399c777d) #9, !dbg !7263
  unreachable, !dbg !7263

bb57:                                             ; preds = %bb53
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7264
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7264
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h78ed1e9a4aa1857fE(i64 %addr) #8, !dbg !7265
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hac17949b8ce9d4e9E"(i16 %_76) #8, !dbg !7266
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7266
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7167, metadata !DIExpression()), !dbg !7267
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %_63) #8, !dbg !7268
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7268
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7169, metadata !DIExpression()), !dbg !7269
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7270
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7270
  store i64 0, ptr %_78, align 8, !dbg !7270
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7271
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7271
  store i64 %offset8, ptr %26, align 8, !dbg !7271
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7271
  store i64 %flags10, ptr %27, align 8, !dbg !7271
  br label %bb62, !dbg !7190

bb56:                                             ; preds = %bb53
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %_63) #8, !dbg !7272
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7273
  store i64 %_74, ptr %28, align 8, !dbg !7273
  store i64 4, ptr %0, align 8, !dbg !7273
  br label %bb62, !dbg !7258

bb6:                                              ; No predecessors!
  unreachable, !dbg !7274
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h3e561f9904c89932E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7275 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7281, metadata !DIExpression()), !dbg !7283
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7282, metadata !DIExpression()), !dbg !7284
  %1 = load i8, ptr %self, align 1, !dbg !7285, !range !1596, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !7285
  %_3 = zext i1 %2 to i64, !dbg !7285
  %3 = icmp eq i64 %_3, 0, !dbg !7286
  br i1 %3, label %bb3, label %bb1, !dbg !7286

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_b94af50a7a28aa2c31ad841ef89794a1, i64 1) #8, !dbg !7287
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_4) #8, !dbg !7287
  %5 = zext i1 %4 to i8, !dbg !7287
  store i8 %5, ptr %0, align 1, !dbg !7287
  br label %bb6, !dbg !7287

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE(ptr sret(%"core::fmt::Arguments<'_>") %_6, ptr align 8 @alloc_07a2bee958e26c1662e05027929cc0c4, i64 1) #8, !dbg !7288
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_6) #8, !dbg !7288
  %7 = zext i1 %6 to i8, !dbg !7288
  store i8 %7, ptr %0, align 1, !dbg !7288
  br label %bb6, !dbg !7288

bb2:                                              ; No predecessors!
  unreachable, !dbg !7285

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7289, !range !1596, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !7289
  ret i1 %9, !dbg !7289
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h7b2c9a40f5eff69eE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7290 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7294, metadata !DIExpression()), !dbg !7296
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7295, metadata !DIExpression()), !dbg !7297
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7298
  %4 = load i64, ptr %2, align 8, !dbg !7298
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hc0aff5a9a2bb4ccfE(i64 %4, i16 %recursive_index) #8, !dbg !7298
  store i64 %5, ptr %1, align 8, !dbg !7298
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7298
  %6 = load i64, ptr %_4, align 8, !dbg !7298
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %6) #8, !dbg !7298
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %_3) #8, !dbg !7298
  ret ptr %7, !dbg !7299
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h9ca6a6890e485503E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7300 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7304, metadata !DIExpression()), !dbg !7306
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7305, metadata !DIExpression()), !dbg !7307
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7308
  %4 = load i64, ptr %2, align 8, !dbg !7308
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h55c87d09170bbc1eE(i64 %4, i16 %recursive_index) #8, !dbg !7308
  store i64 %5, ptr %1, align 8, !dbg !7308
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7308
  %6 = load i64, ptr %_4, align 8, !dbg !7308
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %6) #8, !dbg !7308
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %_3) #8, !dbg !7308
  ret ptr %7, !dbg !7309
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7310 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7314, metadata !DIExpression()), !dbg !7316
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7315, metadata !DIExpression()), !dbg !7317
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7318
  %4 = load i64, ptr %2, align 8, !dbg !7318
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h506cde9a45057b08E(i64 %4, i16 %recursive_index) #8, !dbg !7318
  store i64 %5, ptr %1, align 8, !dbg !7318
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7318
  %6 = load i64, ptr %_4, align 8, !dbg !7318
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %6) #8, !dbg !7318
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %_3) #8, !dbg !7318
  ret ptr %7, !dbg !7319
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h506cde9a45057b08E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7320 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7324, metadata !DIExpression()), !dbg !7326
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7325, metadata !DIExpression()), !dbg !7327
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7328
  %5 = load i64, ptr %2, align 8, !dbg !7328
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %5) #8, !dbg !7328
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7329
  store i64 %6, ptr %1, align 8, !dbg !7329
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7329
  %7 = load i64, ptr %3, align 8, !dbg !7330
  ret i64 %7, !dbg !7330
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h55c87d09170bbc1eE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7331 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7335, metadata !DIExpression()), !dbg !7337
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7336, metadata !DIExpression()), !dbg !7338
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7339
  %5 = load i64, ptr %2, align 8, !dbg !7339
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE"(i64 %5) #8, !dbg !7339
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7340
  store i64 %6, ptr %1, align 8, !dbg !7340
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7340
  %7 = load i64, ptr %3, align 8, !dbg !7341
  ret i64 %7, !dbg !7341
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hc0aff5a9a2bb4ccfE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7342 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7346, metadata !DIExpression()), !dbg !7348
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7347, metadata !DIExpression()), !dbg !7349
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7350
  %5 = load i64, ptr %2, align 8, !dbg !7350
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %5) #8, !dbg !7350
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7351
  store i64 %6, ptr %1, align 8, !dbg !7351
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7351
  %7 = load i64, ptr %3, align 8, !dbg !7352
  ret i64 %7, !dbg !7352
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h658c3e33f6d2f90aE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7353 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7355, metadata !DIExpression()), !dbg !7357
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7356, metadata !DIExpression()), !dbg !7358
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7359
  %4 = load i64, ptr %2, align 8, !dbg !7359
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hea8822937f40b8c8E(i64 %4, i16 %recursive_index) #8, !dbg !7359
  store i64 %5, ptr %1, align 8, !dbg !7359
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7359
  %6 = load i64, ptr %_4, align 8, !dbg !7359
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %6) #8, !dbg !7359
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %_3) #8, !dbg !7359
  ret ptr %7, !dbg !7360
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7361 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7363, metadata !DIExpression()), !dbg !7365
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7364, metadata !DIExpression()), !dbg !7366
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7367
  %4 = load i64, ptr %2, align 8, !dbg !7367
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h055ba3d5f9b8ce5dE(i64 %4, i16 %recursive_index) #8, !dbg !7367
  store i64 %5, ptr %1, align 8, !dbg !7367
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7367
  %6 = load i64, ptr %_4, align 8, !dbg !7367
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %6) #8, !dbg !7367
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %_3) #8, !dbg !7367
  ret ptr %7, !dbg !7368
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h055ba3d5f9b8ce5dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7369 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7371, metadata !DIExpression()), !dbg !7373
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7372, metadata !DIExpression()), !dbg !7374
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7375
  %6 = load i64, ptr %3, align 8, !dbg !7375
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %6) #8, !dbg !7375
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7376
  %7 = load i64, ptr %2, align 8, !dbg !7376
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %7) #8, !dbg !7376
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7377
  store i64 %8, ptr %1, align 8, !dbg !7377
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7377
  %9 = load i64, ptr %4, align 8, !dbg !7378
  ret i64 %9, !dbg !7378
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hea8822937f40b8c8E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7379 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7381, metadata !DIExpression()), !dbg !7383
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7382, metadata !DIExpression()), !dbg !7384
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7385
  %6 = load i64, ptr %3, align 8, !dbg !7385
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %6) #8, !dbg !7385
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7386
  %7 = load i64, ptr %2, align 8, !dbg !7386
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E"(i64 %7) #8, !dbg !7386
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7387
  store i64 %8, ptr %1, align 8, !dbg !7387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7387
  %9 = load i64, ptr %4, align 8, !dbg !7388
  ret i64 %9, !dbg !7388
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h0d4fff40387c4328E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7389 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7391, metadata !DIExpression()), !dbg !7393
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7392, metadata !DIExpression()), !dbg !7394
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7395
  %4 = load i64, ptr %2, align 8, !dbg !7395
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hf6186b7b3d24cee5E(i64 %4, i16 %recursive_index) #8, !dbg !7395
  store i64 %5, ptr %1, align 8, !dbg !7395
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7395
  %6 = load i64, ptr %_4, align 8, !dbg !7395
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %6) #8, !dbg !7395
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E(i64 %_3) #8, !dbg !7395
  ret ptr %7, !dbg !7396
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hf6186b7b3d24cee5E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7397 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7399, metadata !DIExpression()), !dbg !7401
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7400, metadata !DIExpression()), !dbg !7402
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7403
  %7 = load i64, ptr %4, align 8, !dbg !7403
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %7) #8, !dbg !7403
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7404
  %8 = load i64, ptr %3, align 8, !dbg !7404
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %8) #8, !dbg !7404
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7405
  %9 = load i64, ptr %2, align 8, !dbg !7405
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E"(i64 %9) #8, !dbg !7405
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7406
  store i64 %10, ptr %1, align 8, !dbg !7406
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7406
  %11 = load i64, ptr %5, align 8, !dbg !7407
  ret i64 %11, !dbg !7407
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h0d53d99893caed2aE(ptr align 8 %self) unnamed_addr #1 !dbg !7408 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7413, metadata !DIExpression()), !dbg !7420
  %_2 = load i64, ptr %self, align 8, !dbg !7421, !range !933, !noundef !19
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7422

bb2:                                              ; preds = %start
  unreachable, !dbg !7421

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7423
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7423
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7414, metadata !DIExpression()), !dbg !7424
  %1 = load i64, ptr %frame3, align 8, !dbg !7425, !noundef !19
  store i64 %1, ptr %0, align 8, !dbg !7425
  br label %bb5, !dbg !7426

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7427
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7427
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7416, metadata !DIExpression()), !dbg !7428
  %2 = load i64, ptr %frame1, align 8, !dbg !7429, !noundef !19
  store i64 %2, ptr %0, align 8, !dbg !7429
  br label %bb5, !dbg !7430

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7431
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7431
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7418, metadata !DIExpression()), !dbg !7432
  %3 = load i64, ptr %frame, align 8, !dbg !7433, !noundef !19
  store i64 %3, ptr %0, align 8, !dbg !7433
  br label %bb5, !dbg !7434

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7435, !noundef !19
  ret i64 %4, !dbg !7435
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hb31755c3c5bacba5E(ptr align 8 %self) unnamed_addr #1 !dbg !7436 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7440, metadata !DIExpression()), !dbg !7441
  %_2 = load i64, ptr %self, align 8, !dbg !7442, !range !933, !noundef !19
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7443

bb2:                                              ; preds = %start
  unreachable, !dbg !7442

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7444
  br label %bb5, !dbg !7444

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7445
  br label %bb5, !dbg !7445

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7446
  br label %bb5, !dbg !7446

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7447, !noundef !19
  ret i64 %1, !dbg !7447
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h13f6ffc42f34a541E"(i64 %0) unnamed_addr #0 !dbg !7448 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7452, metadata !DIExpression()), !dbg !7453
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7454
  %3 = load i64, ptr %1, align 8, !dbg !7455
  ret i64 %3, !dbg !7455
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6faca339cf4d2f20E"(i64 %0) unnamed_addr #0 !dbg !7456 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7460, metadata !DIExpression()), !dbg !7461
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7462
  %3 = load i64, ptr %1, align 8, !dbg !7463
  ret i64 %3, !dbg !7463
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h86e10583ccc041e2E"(i64 %0) unnamed_addr #0 !dbg !7464 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7468, metadata !DIExpression()), !dbg !7469
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7470
  %3 = load i64, ptr %1, align 8, !dbg !7471
  ret i64 %3, !dbg !7471
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E() unnamed_addr #0 !dbg !7472 {
start:
  ret void, !dbg !7473
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hed8d840af3e2487fE"(i64 %address) unnamed_addr #0 !dbg !7474 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7479, metadata !DIExpression()), !dbg !7480
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17hd71b337ebc04a14cE(i64 %address, i64 4096) #8, !dbg !7481
  store i64 %_2, ptr %0, align 8, !dbg !7482
  %1 = load i64, ptr %0, align 8, !dbg !7483
  ret i64 %1, !dbg !7483
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7484 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7488, metadata !DIExpression()), !dbg !7494
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7489, metadata !DIExpression()), !dbg !7495
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7490, metadata !DIExpression()), !dbg !7496
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7491, metadata !DIExpression()), !dbg !7497
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7492, metadata !DIExpression()), !dbg !7498
  store i64 0, ptr %addr, align 8, !dbg !7499
  store i64 39, ptr %_8, align 8, !dbg !7500
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7500
  store i64 48, ptr %2, align 8, !dbg !7500
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hb62efcaebb78fe56E"(i16 %p4_index) #8, !dbg !7501
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7502
  %4 = load i64, ptr %3, align 8, !dbg !7502, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7502
  %6 = load i64, ptr %5, align 8, !dbg !7502, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9, ptr align 8 @alloc_3f1ced20105279b0944b88ea453f96e4) #8, !dbg !7502
  store i64 30, ptr %_12, align 8, !dbg !7503
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7503
  store i64 39, ptr %7, align 8, !dbg !7503
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hb62efcaebb78fe56E"(i16 %p3_index) #8, !dbg !7504
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7505
  %9 = load i64, ptr %8, align 8, !dbg !7505, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7505
  %11 = load i64, ptr %10, align 8, !dbg !7505, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13, ptr align 8 @alloc_2c5fa592d8c2f3d8c0fe48a5960d9024) #8, !dbg !7505
  store i64 21, ptr %_16, align 8, !dbg !7506
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7506
  store i64 30, ptr %12, align 8, !dbg !7506
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hb62efcaebb78fe56E"(i16 %p2_index) #8, !dbg !7507
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7508
  %14 = load i64, ptr %13, align 8, !dbg !7508, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7508
  %16 = load i64, ptr %15, align 8, !dbg !7508, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17, ptr align 8 @alloc_618bb7f48ca2d47fa464a6a9648471c2) #8, !dbg !7508
  store i64 12, ptr %_20, align 8, !dbg !7509
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7509
  store i64 21, ptr %17, align 8, !dbg !7509
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hb62efcaebb78fe56E"(i16 %p1_index) #8, !dbg !7510
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7511
  %19 = load i64, ptr %18, align 8, !dbg !7511, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7511
  %21 = load i64, ptr %20, align 8, !dbg !7511, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21, ptr align 8 @alloc_82236e13cbc0c2f0f1ad91a6e86dd447) #8, !dbg !7511
  %_23 = load i64, ptr %addr, align 8, !dbg !7512, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E(i64 %_23) #8, !dbg !7513
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hed8d840af3e2487fE"(i64 %_22) #8, !dbg !7514
  store i64 %22, ptr %0, align 8, !dbg !7514
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7514
  %23 = load i64, ptr %1, align 8, !dbg !7515
  ret i64 %23, !dbg !7515
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6d13887c7f0a60d4E(i64 %0) unnamed_addr #0 !dbg !7516 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7520, metadata !DIExpression()), !dbg !7521
  %_2 = load i64, ptr %self, align 8, !dbg !7522, !noundef !19
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h37600b284b05546fE(i64 %_2) #8, !dbg !7522
  ret i16 %2, !dbg !7523
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hdf31538b394d5c39E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7524 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7530, metadata !DIExpression()), !dbg !7532
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7531, metadata !DIExpression()), !dbg !7533
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_9adaaeda530e60a914b4b1a812b64ee9, i64 1) #8, !dbg !7534
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8 %f, ptr %_3) #8, !dbg !7534
  ret i1 %0, !dbg !7535
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE(ptr align 8 %self) unnamed_addr #0 !dbg !7536 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7541, metadata !DIExpression()), !dbg !7542
  %_2 = load i64, ptr %self, align 8, !dbg !7543, !noundef !19
  %0 = icmp eq i64 %_2, 0, !dbg !7543
  ret i1 %0, !dbg !7544
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h0b535d2d4aac4046E(ptr align 8 %self) unnamed_addr #0 !dbg !7545 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7549, metadata !DIExpression()), !dbg !7550
  store i64 0, ptr %self, align 8, !dbg !7551
  ret void, !dbg !7552
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %self) unnamed_addr #0 !dbg !7553 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7557, metadata !DIExpression()), !dbg !7558
  %_2 = load i64, ptr %self, align 8, !dbg !7559, !noundef !19
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h21fa40d96fd30d61E(i64 %_2) #8, !dbg !7560
  ret i64 %0, !dbg !7561
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %self) unnamed_addr #0 !dbg !7562 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7566, metadata !DIExpression()), !dbg !7567
  %_3 = load i64, ptr %self, align 8, !dbg !7568, !noundef !19
  %_2 = and i64 %_3, 4503599627366400, !dbg !7568
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17h5af971b4b4985e1fE(i64 %_2) #8, !dbg !7569
  ret i64 %0, !dbg !7570
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7571 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca i8, align 1
  %_9 = alloca i64, align 8
  %_6 = alloca i8, align 1
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7575, metadata !DIExpression()), !dbg !7576
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %self) #8, !dbg !7577
  store i64 %2, ptr %_5, align 8, !dbg !7577
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %_5, i64 1) #8, !dbg !7577
  %_2 = xor i1 %_3, true, !dbg !7578
  br i1 %_2, label %bb3, label %bb4, !dbg !7578

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %self) #8, !dbg !7579
  store i64 %3, ptr %_9, align 8, !dbg !7579
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %_9, i64 128) #8, !dbg !7579
  br i1 %_7, label %bb7, label %bb8, !dbg !7579

bb3:                                              ; preds = %start
  store i8 0, ptr %_6, align 1, !dbg !7580
  %4 = load i8, ptr %_6, align 1, !dbg !7581, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !7581
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7581
  %7 = zext i1 %5 to i8, !dbg !7581
  store i8 %7, ptr %6, align 1, !dbg !7581
  store i8 1, ptr %0, align 8, !dbg !7581
  br label %bb11, !dbg !7582

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7583

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %self) #8, !dbg !7584
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %8 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hee2b9352127d245aE"(i64 %_12) #8, !dbg !7585
  store i64 %8, ptr %1, align 8, !dbg !7585
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7585
  %9 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7586
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %_11, i64 8, i1 false), !dbg !7586
  store i8 0, ptr %0, align 8, !dbg !7586
  br label %bb11, !dbg !7587

bb7:                                              ; preds = %bb4
  store i8 1, ptr %_10, align 1, !dbg !7588
  %10 = load i8, ptr %_10, align 1, !dbg !7589, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !7589
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7589
  %13 = zext i1 %11 to i8, !dbg !7589
  store i8 %13, ptr %12, align 1, !dbg !7589
  store i8 1, ptr %0, align 8, !dbg !7589
  br label %bb11, !dbg !7587
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7590 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7594, metadata !DIExpression()), !dbg !7596
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7595, metadata !DIExpression()), !dbg !7597
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %self) #8, !dbg !7598
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E(i64 %_4) #8, !dbg !7598
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hdf829235e9fed8ccE(ptr align 8 %flags) #8, !dbg !7599
  %1 = or i64 %_3, %_6, !dbg !7600
  store i64 %1, ptr %self, align 8, !dbg !7600
  ret void, !dbg !7601
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h77f885b999889171E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7602 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7607, metadata !DIExpression()), !dbg !7611
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7608, metadata !DIExpression()), !dbg !7612
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7609, metadata !DIExpression()), !dbg !7613
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc_e637f9181b11d437b46a3b229f90ff2d, i64 14) #8, !dbg !7614
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE(ptr align 8 %self) #8, !dbg !7615
  store i64 %0, ptr %_10, align 8, !dbg !7615
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %f1, ptr align 1 @alloc_54a7bb754f73cc19a80f411dbaeede2b, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7616
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E(ptr align 8 %self) #8, !dbg !7617
  store i64 %1, ptr %_16, align 8, !dbg !7617
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8 %f1, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7618
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8 %f1) #8, !dbg !7619
  ret i1 %2, !dbg !7620
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h05984d9ff620e68eE(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7621 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7624
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7624
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7625
  ret void, !dbg !7626
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7627 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7632, metadata !DIExpression()), !dbg !7634
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7633, metadata !DIExpression()), !dbg !7635
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h29c863f60895d857E"(i16 %index) #8, !dbg !7636
  %_5 = icmp ult i64 %_3, 512, !dbg !7637
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7637
  br i1 %1, label %bb2, label %panic, !dbg !7637

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7638
  ret ptr %2, !dbg !7639

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h9dc439079ada2e8cE(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7637
  unreachable, !dbg !7637
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7640 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7645, metadata !DIExpression()), !dbg !7647
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7646, metadata !DIExpression()), !dbg !7648
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h29c863f60895d857E"(i16 %index) #8, !dbg !7649
  %_5 = icmp ult i64 %_3, 512, !dbg !7650
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7650
  br i1 %1, label %bb2, label %panic, !dbg !7650

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7651
  ret ptr %2, !dbg !7652

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h9dc439079ada2e8cE(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7650
  unreachable, !dbg !7650
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hddc01c0d64ae50f6E"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7653 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h05984d9ff620e68eE(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7655
  ret void, !dbg !7656
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ab0de88739631dbE"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7657 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7662, metadata !DIExpression()), !dbg !7664
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7663, metadata !DIExpression()), !dbg !7665
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h22de4778c2dae059E"(ptr align 8 %self, ptr align 8 @alloc_323efa96658456ae93519ffa98d2fb0f) #8, !dbg !7666
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7666
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7666
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hce1e1d4248a48f77E"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7666
  ret i1 %1, !dbg !7667
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hefb89e144e37c20dE(i16 %index) unnamed_addr #0 !dbg !7668 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7672, metadata !DIExpression()), !dbg !7673
  %_2 = urem i16 %index, 512, !dbg !7674
  store i16 %_2, ptr %0, align 2, !dbg !7675
  %1 = load i16, ptr %0, align 2, !dbg !7676, !noundef !19
  ret i16 %1, !dbg !7676
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hb62efcaebb78fe56E"(i16 %index) unnamed_addr #0 !dbg !7677 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7682, metadata !DIExpression()), !dbg !7683
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5053, metadata !DIExpression()), !dbg !7684
  %0 = zext i16 %index to i64, !dbg !7686
  ret i64 %0, !dbg !7687
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h29c863f60895d857E"(i16 %index) unnamed_addr #0 !dbg !7688 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7693, metadata !DIExpression()), !dbg !7694
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7695, metadata !DIExpression()), !dbg !7701
  %0 = zext i16 %index to i64, !dbg !7703
  ret i64 %0, !dbg !7704
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h00ce39cd2d545de5E(i16 %offset) unnamed_addr #0 !dbg !7705 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7709, metadata !DIExpression()), !dbg !7710
  %_2 = urem i16 %offset, 4096, !dbg !7711
  store i16 %_2, ptr %0, align 2, !dbg !7712
  %1 = load i16, ptr %0, align 2, !dbg !7713, !noundef !19
  ret i16 %1, !dbg !7713
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hac17949b8ce9d4e9E"(i16 %offset) unnamed_addr #0 !dbg !7714 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7719, metadata !DIExpression()), !dbg !7720
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5053, metadata !DIExpression()), !dbg !7721
  %0 = zext i16 %offset to i64, !dbg !7723
  ret i64 %0, !dbg !7724
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h4bfaa6c4c6cc95ceE(i8 %0) unnamed_addr #1 !dbg !7725 {
start:
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7742, metadata !DIExpression()), !dbg !7743
  %2 = load i8, ptr %self, align 1, !dbg !7744, !range !7745, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !7744
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7746

bb2:                                              ; preds = %start
  unreachable, !dbg !7744

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7747
  br label %bb6, !dbg !7747

bb5:                                              ; preds = %start
  store i8 1, ptr %_5, align 1, !dbg !7748
  %3 = load i8, ptr %_5, align 1, !dbg !7749, !range !7745, !noundef !19
  store i8 %3, ptr %1, align 1, !dbg !7749
  br label %bb6, !dbg !7750

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !7751
  %4 = load i8, ptr %_4, align 1, !dbg !7752, !range !7745, !noundef !19
  store i8 %4, ptr %1, align 1, !dbg !7752
  br label %bb6, !dbg !7753

bb3:                                              ; preds = %start
  store i8 3, ptr %_3, align 1, !dbg !7754
  %5 = load i8, ptr %_3, align 1, !dbg !7755, !range !7745, !noundef !19
  store i8 %5, ptr %1, align 1, !dbg !7755
  br label %bb6, !dbg !7756

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %6 = load i8, ptr %1, align 1, !dbg !7757, !range !3179, !noundef !19
  ret i8 %6, !dbg !7757
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17h2c367efd1b959f1aE(i8 %0) unnamed_addr #1 !dbg !7758 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7762, metadata !DIExpression()), !dbg !7763
  %1 = load i8, ptr %self, align 1, !dbg !7764, !range !7745, !noundef !19
  %_5 = zext i8 %1 to i64, !dbg !7764
  %_6 = icmp sge i64 4, %_5, !dbg !7764
  call void @llvm.assume(i1 %_6), !dbg !7764
  %_7 = icmp sle i64 1, %_5, !dbg !7764
  call void @llvm.assume(i1 %_7), !dbg !7764
  %_4 = trunc i64 %_5 to i8, !dbg !7764
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7764
  %_8.0 = extractvalue { i8, i1 } %2, 0, !dbg !7764
  %_8.1 = extractvalue { i8, i1 } %2, 1, !dbg !7764
  %3 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !7764
  br i1 %3, label %panic, label %bb1, !dbg !7764

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_8.0, i8 12), !dbg !7765
  %_9.0 = extractvalue { i8, i1 } %4, 0, !dbg !7765
  %_9.1 = extractvalue { i8, i1 } %4, 1, !dbg !7765
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7765
  br i1 %5, label %panic1, label %bb2, !dbg !7765

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_650203527b15c64a4f753ab85d5e73c4) #9, !dbg !7764
  unreachable, !dbg !7764

bb2:                                              ; preds = %bb1
  %_10 = icmp ult i8 %_9.0, 64, !dbg !7766
  %6 = call i1 @llvm.expect.i1(i1 %_10, i1 true), !dbg !7766
  br i1 %6, label %bb3, label %panic2, !dbg !7766

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_cf562a9d5b72243d076045b937719af5) #9, !dbg !7765
  unreachable, !dbg !7765

bb3:                                              ; preds = %bb2
  %7 = zext i8 %_9.0 to i64, !dbg !7766
  %8 = and i64 %7, 63, !dbg !7766
  %9 = shl i64 1, %8, !dbg !7766
  ret i64 %9, !dbg !7767

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_62dee01d13712bc34b376dfcbf090a7a) #9, !dbg !7766
  unreachable, !dbg !7766
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hf6a129d072d7144cE(i8 %0) unnamed_addr #1 !dbg !7768 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7770, metadata !DIExpression()), !dbg !7771
  %1 = load i8, ptr %self, align 1, !dbg !7772, !range !7745, !noundef !19
  %_6 = zext i8 %1 to i64, !dbg !7772
  %_7 = icmp sge i64 4, %_6, !dbg !7772
  call void @llvm.assume(i1 %_7), !dbg !7772
  %_8 = icmp sle i64 1, %_6, !dbg !7772
  call void @llvm.assume(i1 %_8), !dbg !7772
  %_5 = trunc i64 %_6 to i8, !dbg !7772
  %_9.0 = sub i8 %_5, 1, !dbg !7773
  %_9.1 = icmp ult i8 %_5, 1, !dbg !7773
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7773
  br i1 %2, label %panic, label %bb1, !dbg !7773

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_9.0, i8 9), !dbg !7774
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7774
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7774
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7774
  br i1 %4, label %panic1, label %bb2, !dbg !7774

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4) #9, !dbg !7773
  unreachable, !dbg !7773

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7775
  %_11.0 = extractvalue { i8, i1 } %5, 0, !dbg !7775
  %_11.1 = extractvalue { i8, i1 } %5, 1, !dbg !7775
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7775
  br i1 %6, label %panic2, label %bb3, !dbg !7775

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ab4ab28bf2d8b2394bee482a63379ea3) #9, !dbg !7774
  unreachable, !dbg !7774

bb3:                                              ; preds = %bb2
  %_12 = icmp ult i8 %_11.0, 64, !dbg !7776
  %7 = call i1 @llvm.expect.i1(i1 %_12, i1 true), !dbg !7776
  br i1 %7, label %bb4, label %panic3, !dbg !7776

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_fa8ce10a02406d536f81a6d1a34f5dae) #9, !dbg !7775
  unreachable, !dbg !7775

bb4:                                              ; preds = %bb3
  %8 = zext i8 %_11.0 to i64, !dbg !7776
  %9 = and i64 %8, 63, !dbg !7776
  %10 = shl i64 1, %9, !dbg !7776
  ret i64 %10, !dbg !7777

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_ea811f8279ca741649d285690a060206) #9, !dbg !7776
  unreachable, !dbg !7776
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hfe070fc43cf57565E(i16 %value) unnamed_addr #0 !dbg !7778 {
start:
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %0 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7782, metadata !DIExpression()), !dbg !7785
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7783, metadata !DIExpression()), !dbg !7786
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7787

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7788
; call core::fmt::ArgumentV1::new_display
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hfa95c0b1e437c54dE(ptr align 2 %i) #8, !dbg !7789
  %_9.0 = extractvalue { ptr, ptr } %1, 0, !dbg !7789
  %_9.1 = extractvalue { ptr, ptr } %1, 1, !dbg !7789
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7789
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !7789
  store ptr %_9.0, ptr %3, align 8, !dbg !7789
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !7789
  store ptr %_9.1, ptr %4, align 8, !dbg !7789
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h28e1c47f0b7725ffE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_a80c07b965f7afb785a543a0ed99a28d, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7789
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hd0df995a10fc3e64E(ptr %_4, ptr align 8 @alloc_394c49cb3b968ab3294627bd400b6bcd) #9, !dbg !7789
  unreachable, !dbg !7789

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !7790
  br label %bb8, !dbg !7790

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !7791
  br label %bb8, !dbg !7791

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !7792
  br label %bb8, !dbg !7792

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !7793
  br label %bb8, !dbg !7793

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %5 = load i8, ptr %0, align 1, !dbg !7794, !range !3183, !noundef !19
  ret i8 %5, !dbg !7794
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h8092afdae5dd5690E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7795 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7800, metadata !DIExpression()), !dbg !7802
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7801, metadata !DIExpression()), !dbg !7802
  %_3 = load i64, ptr %self, align 8, !dbg !7803, !noundef !19
  %_4 = load i64, ptr %other, align 8, !dbg !7803, !noundef !19
  %0 = icmp eq i64 %_3, %_4, !dbg !7803
  ret i1 %0, !dbg !7804
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17he5ff60051b2c35b2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7805 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7816, metadata !DIExpression()), !dbg !7818
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7817, metadata !DIExpression()), !dbg !7818
  store ptr %self, ptr %_6, align 8, !dbg !7819
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_7dbf889c4646f27498b04e74a893bfc9, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7818
  ret i1 %0, !dbg !7820
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hb87514dcc6c53519E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7821 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7830, metadata !DIExpression()), !dbg !7832
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7831, metadata !DIExpression()), !dbg !7832
  store ptr %self, ptr %_6, align 8, !dbg !7833
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_80c09ca433ea81d6b3a0264c44de55ca, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7832
  ret i1 %0, !dbg !7834
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h59ae7d69d1e1527cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7835 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7844, metadata !DIExpression()), !dbg !7846
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7845, metadata !DIExpression()), !dbg !7846
  store ptr %self, ptr %_6, align 8, !dbg !7847
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_b457e14e532e5df6d1dd610fea8f93c5, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7846
  ret i1 %0, !dbg !7848
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h4959929e579f7384E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7849 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7860, metadata !DIExpression()), !dbg !7862
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7861, metadata !DIExpression()), !dbg !7862
  store ptr %self, ptr %_6, align 8, !dbg !7863
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_8414242f6e692d2a9968f50684dee321, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7862
  ret i1 %0, !dbg !7864
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h2e776e55b632fd5dE"() unnamed_addr #1 !dbg !7865 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7869, metadata !DIExpression()), !dbg !7871
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7872, !srcloc !7873
  store i16 %1, ptr %segment, align 2, !dbg !7872
  %_2 = load i16, ptr %segment, align 2, !dbg !7874, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7875
  %2 = load i16, ptr %0, align 2, !dbg !7876, !noundef !19
  ret i16 %2, !dbg !7876
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h9ef89ae4788d2443E"(i16 %sel) unnamed_addr #1 !dbg !7877 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7880, metadata !DIExpression()), !dbg !7881
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7882, !srcloc !7883
  ret void, !dbg !7884
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h6fcedf3bc50b7380E"() unnamed_addr #1 !dbg !7885 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7887, metadata !DIExpression()), !dbg !7889
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7890, !srcloc !7873
  store i16 %1, ptr %segment, align 2, !dbg !7890
  %_2 = load i16, ptr %segment, align 2, !dbg !7891, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7892
  %2 = load i16, ptr %0, align 2, !dbg !7893, !noundef !19
  ret i16 %2, !dbg !7893
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h09a6c6cde81c4a01E"(i16 %sel) unnamed_addr #1 !dbg !7894 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7897, metadata !DIExpression()), !dbg !7898
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7899, !srcloc !7883
  ret void, !dbg !7900
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h65c9c7e86271f02eE"() unnamed_addr #1 !dbg !7901 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7903, metadata !DIExpression()), !dbg !7905
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7906, !srcloc !7873
  store i16 %1, ptr %segment, align 2, !dbg !7906
  %_2 = load i16, ptr %segment, align 2, !dbg !7907, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7908
  %2 = load i16, ptr %0, align 2, !dbg !7909, !noundef !19
  ret i16 %2, !dbg !7909
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h169b1bdd4ed3224dE"(i16 %sel) unnamed_addr #1 !dbg !7910 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7913, metadata !DIExpression()), !dbg !7914
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7915, !srcloc !7883
  ret void, !dbg !7916
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h27b60553408b20e0E"() unnamed_addr #1 !dbg !7917 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7919, metadata !DIExpression()), !dbg !7921
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !7922, !srcloc !7873
  store i16 %1, ptr %segment, align 2, !dbg !7922
  %_2 = load i16, ptr %segment, align 2, !dbg !7923, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7924
  %2 = load i16, ptr %0, align 2, !dbg !7925, !noundef !19
  ret i16 %2, !dbg !7925
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hf70b9315a7247a3bE"(i16 %sel) unnamed_addr #1 !dbg !7926 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7929, metadata !DIExpression()), !dbg !7930
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7931, !srcloc !7883
  ret void, !dbg !7932
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h27368994b3c57341E"() unnamed_addr #1 !dbg !7933 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7935, metadata !DIExpression()), !dbg !7937
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !7938, !srcloc !7873
  store i16 %1, ptr %segment, align 2, !dbg !7938
  %_2 = load i16, ptr %segment, align 2, !dbg !7939, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7940
  %2 = load i16, ptr %0, align 2, !dbg !7941, !noundef !19
  ret i16 %2, !dbg !7941
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h54dd37bf9aab8eacE"() unnamed_addr #1 !dbg !7942 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7947, metadata !DIExpression()), !dbg !7949
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !7950, !srcloc !7951
  store i64 %0, ptr %val, align 8, !dbg !7950
  %_2 = load i64, ptr %val, align 8, !dbg !7952, !noundef !19
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h6f69eddcec2ec8fcE(i64 %_2) #8, !dbg !7953
  ret i64 %1, !dbg !7954
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h67bb93e8c7022b9fE"(i64 %base) unnamed_addr #1 !dbg !7955 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7959, metadata !DIExpression()), !dbg !7960
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E(i64 %base) #8, !dbg !7961
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7962, !srcloc !7963
  ret void, !dbg !7964
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h418b57c8cf2fdff4E"(i16 %sel) unnamed_addr #1 !dbg !7965 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7968, metadata !DIExpression()), !dbg !7969
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7970, !srcloc !7883
  ret void, !dbg !7971
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h48d9cb38d4fcebafE"() unnamed_addr #1 !dbg !7972 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7974, metadata !DIExpression()), !dbg !7976
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !7977, !srcloc !7873
  store i16 %1, ptr %segment, align 2, !dbg !7977
  %_2 = load i16, ptr %segment, align 2, !dbg !7978, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7979
  %2 = load i16, ptr %0, align 2, !dbg !7980, !noundef !19
  ret i16 %2, !dbg !7980
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h7d207ae626bda4e2E"() unnamed_addr #1 !dbg !7981 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7984, metadata !DIExpression()), !dbg !7986
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !7987, !srcloc !7951
  store i64 %0, ptr %val, align 8, !dbg !7987
  %_2 = load i64, ptr %val, align 8, !dbg !7988, !noundef !19
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h6f69eddcec2ec8fcE(i64 %_2) #8, !dbg !7989
  ret i64 %1, !dbg !7990
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h6fad51d7b8888579E"(i64 %base) unnamed_addr #1 !dbg !7991 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7993, metadata !DIExpression()), !dbg !7994
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E(i64 %base) #8, !dbg !7995
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7996, !srcloc !7963
  ret void, !dbg !7997
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h8eb47dd57abad94dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7998 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8022, metadata !DIExpression()), !dbg !8029
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8023, metadata !DIExpression()), !dbg !8029
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8026, metadata !DIExpression()), !dbg !8030
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8027, metadata !DIExpression()), !dbg !8031
  %1 = load i16, ptr %self, align 8, !dbg !8029, !range !8032, !noundef !19
  %_3 = zext i16 %1 to i64, !dbg !8029
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8029

bb2:                                              ; preds = %start
  unreachable, !dbg !8029

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8033
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8033
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8024, metadata !DIExpression()), !dbg !8034
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8035
  store ptr %2, ptr %__self_1, align 8, !dbg !8035
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h26fe30f7f4c9fadaE(ptr align 8 %f, ptr align 1 @alloc_e586c157db65a89a65447732bfda5e04, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8036
  %4 = zext i1 %3 to i8, !dbg !8036
  store i8 %4, ptr %0, align 1, !dbg !8036
  br label %bb6, !dbg !8036

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8037
  store ptr %5, ptr %__self_0, align 8, !dbg !8037
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_036f2d6762fc914bd663145cc8efae12, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8038
  %7 = zext i1 %6 to i8, !dbg !8038
  store i8 %7, ptr %0, align 1, !dbg !8038
  br label %bb6, !dbg !8038

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c35a81c35ed8801894f4dd4be694cdd4, i64 3) #8, !dbg !8029
  %9 = zext i1 %8 to i8, !dbg !8029
  store i8 %9, ptr %0, align 1, !dbg !8029
  br label %bb6, !dbg !8029

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4d5c031864f12060c5e19e58d795833f, i64 15) #8, !dbg !8029
  %11 = zext i1 %10 to i8, !dbg !8029
  store i8 %11, ptr %0, align 1, !dbg !8029
  br label %bb6, !dbg !8029

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8039, !range !1596, !noundef !19
  %13 = trunc i8 %12 to i1, !dbg !8039
  ret i1 %13, !dbg !8039
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h09f66d5c4b9edd4aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8040 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8050, metadata !DIExpression()), !dbg !8052
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8051, metadata !DIExpression()), !dbg !8052
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8053
  store ptr %0, ptr %_10, align 8, !dbg !8053
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h8ae96c39b7aa1261E(ptr align 8 %f, ptr align 1 @alloc_0d5cb03592b112afbbe1a94eb903b132, i64 17, ptr align 1 @alloc_dd8936737fe83d3ca2c12c3e57f06e7d, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc_5e7dcbf984fd5f356e631e4f53bf4c8f, i64 4, ptr align 1 %_10, ptr align 8 @vtable.5) #8, !dbg !8052
  ret i1 %1, !dbg !8054
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4bed500816d20f9E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8055 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8060, metadata !DIExpression()), !dbg !8062
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8061, metadata !DIExpression()), !dbg !8062
  store ptr %self, ptr %_6, align 8, !dbg !8063
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_93bed4b718694894d6a4be8b6e3bc00c, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8062
  ret i1 %0, !dbg !8064
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h3d05a161bb65ba01E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8074, metadata !DIExpression()), !dbg !8076
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8075, metadata !DIExpression()), !dbg !8076
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_64ab1085534fe63b16468acc37de6316, i64 3) #8, !dbg !8076
  ret i1 %0, !dbg !8077
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc87dc4e4da4084fcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8078 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8092, metadata !DIExpression()), !dbg !8211
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8107, metadata !DIExpression()), !dbg !8212
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8109, metadata !DIExpression()), !dbg !8213
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8111, metadata !DIExpression()), !dbg !8214
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8113, metadata !DIExpression()), !dbg !8215
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8115, metadata !DIExpression()), !dbg !8216
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8117, metadata !DIExpression()), !dbg !8217
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8119, metadata !DIExpression()), !dbg !8218
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8121, metadata !DIExpression()), !dbg !8219
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8123, metadata !DIExpression()), !dbg !8220
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8125, metadata !DIExpression()), !dbg !8221
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8127, metadata !DIExpression()), !dbg !8222
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8129, metadata !DIExpression()), !dbg !8223
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8131, metadata !DIExpression()), !dbg !8224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8133, metadata !DIExpression()), !dbg !8225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8135, metadata !DIExpression()), !dbg !8226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8137, metadata !DIExpression()), !dbg !8227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8139, metadata !DIExpression()), !dbg !8228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8141, metadata !DIExpression()), !dbg !8229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8143, metadata !DIExpression()), !dbg !8230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8145, metadata !DIExpression()), !dbg !8231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8147, metadata !DIExpression()), !dbg !8232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8149, metadata !DIExpression()), !dbg !8233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8151, metadata !DIExpression()), !dbg !8234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8153, metadata !DIExpression()), !dbg !8235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8155, metadata !DIExpression()), !dbg !8236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8157, metadata !DIExpression()), !dbg !8237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8159, metadata !DIExpression()), !dbg !8238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8161, metadata !DIExpression()), !dbg !8239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8163, metadata !DIExpression()), !dbg !8240
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8165, metadata !DIExpression()), !dbg !8241
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8167, metadata !DIExpression()), !dbg !8242
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8169, metadata !DIExpression()), !dbg !8243
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8171, metadata !DIExpression()), !dbg !8244
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8173, metadata !DIExpression()), !dbg !8245
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8175, metadata !DIExpression()), !dbg !8246
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8177, metadata !DIExpression()), !dbg !8247
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8179, metadata !DIExpression()), !dbg !8248
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8181, metadata !DIExpression()), !dbg !8249
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8183, metadata !DIExpression()), !dbg !8250
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8185, metadata !DIExpression()), !dbg !8251
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8187, metadata !DIExpression()), !dbg !8252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8189, metadata !DIExpression()), !dbg !8253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8191, metadata !DIExpression()), !dbg !8254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8195, metadata !DIExpression()), !dbg !8255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8197, metadata !DIExpression()), !dbg !8256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8199, metadata !DIExpression()), !dbg !8257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8201, metadata !DIExpression()), !dbg !8258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8203, metadata !DIExpression()), !dbg !8259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8205, metadata !DIExpression()), !dbg !8260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8207, metadata !DIExpression()), !dbg !8261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8209, metadata !DIExpression()), !dbg !8262
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8088, metadata !DIExpression()), !dbg !8263
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8089, metadata !DIExpression()), !dbg !8264
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8090, metadata !DIExpression()), !dbg !8265
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8193, metadata !DIExpression()), !dbg !8266
  store i8 1, ptr %first, align 1, !dbg !8267
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h436d202abdd4f76aE"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_4, label %bb2, label %bb12, !dbg !8268

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h6abfd6be8756a4e0E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_15, label %bb14, label %bb23, !dbg !8268

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8269
  %_5 = xor i1 %_6, true, !dbg !8270
  br i1 %_5, label %bb3, label %bb8, !dbg !8270

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7e8830758d595aa86401bc31236e70d9, i64 21) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !8272
  %3 = zext i1 %2 to i8, !dbg !8272
  store i8 %3, ptr %_11, align 1, !dbg !8272
  %4 = load i8, ptr %_11, align 1, !dbg !8272, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8272
  %_14 = zext i1 %5 to i64, !dbg !8272
  %6 = icmp eq i64 %_14, 0, !dbg !8272
  br i1 %6, label %bb12, label %bb11, !dbg !8272

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !8273
  %8 = zext i1 %7 to i8, !dbg !8273
  store i8 %8, ptr %_7, align 1, !dbg !8273
  %9 = load i8, ptr %_7, align 1, !dbg !8273, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8273
  %_10 = zext i1 %10 to i64, !dbg !8273
  %11 = icmp eq i64 %_10, 0, !dbg !8273
  br i1 %11, label %bb8, label %bb7, !dbg !8273

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8274
  %13 = zext i1 %12 to i8, !dbg !8274
  store i8 %13, ptr %0, align 1, !dbg !8274
  br label %bb144, !dbg !8274

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8275, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8275
  ret i1 %15, !dbg !8275

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8276
  %17 = zext i1 %16 to i8, !dbg !8276
  store i8 %17, ptr %0, align 1, !dbg !8276
  br label %bb144, !dbg !8276

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17hf0b6d290e5803a03E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_26, label %bb25, label %bb34, !dbg !8268

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !8269
  %_16 = xor i1 %_17, true, !dbg !8270
  br i1 %_16, label %bb15, label %bb19, !dbg !8270

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_1dcbb5ce5e627d83962a48ab5b2d30e8, i64 19) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !8272
  %20 = zext i1 %19 to i8, !dbg !8272
  store i8 %20, ptr %_22, align 1, !dbg !8272
  %21 = load i8, ptr %_22, align 1, !dbg !8272, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !8272
  %_25 = zext i1 %22 to i64, !dbg !8272
  %23 = icmp eq i64 %_25, 0, !dbg !8272
  br i1 %23, label %bb23, label %bb22, !dbg !8272

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !8273
  %25 = zext i1 %24 to i8, !dbg !8273
  store i8 %25, ptr %_18, align 1, !dbg !8273
  %26 = load i8, ptr %_18, align 1, !dbg !8273, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !8273
  %_21 = zext i1 %27 to i64, !dbg !8273
  %28 = icmp eq i64 %_21, 0, !dbg !8273
  br i1 %28, label %bb19, label %bb18, !dbg !8273

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8277
  %30 = zext i1 %29 to i8, !dbg !8277
  store i8 %30, ptr %0, align 1, !dbg !8277
  br label %bb144, !dbg !8277

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8278
  %32 = zext i1 %31 to i8, !dbg !8278
  store i8 %32, ptr %0, align 1, !dbg !8278
  br label %bb144, !dbg !8278

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17ha1532cd7c0c8804eE"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_37, label %bb36, label %bb45, !dbg !8268

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !8269
  %_27 = xor i1 %_28, true, !dbg !8270
  br i1 %_27, label %bb26, label %bb30, !dbg !8270

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_99d26c0b219874888717d899ebef9310, i64 19) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !8272
  %35 = zext i1 %34 to i8, !dbg !8272
  store i8 %35, ptr %_33, align 1, !dbg !8272
  %36 = load i8, ptr %_33, align 1, !dbg !8272, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !8272
  %_36 = zext i1 %37 to i64, !dbg !8272
  %38 = icmp eq i64 %_36, 0, !dbg !8272
  br i1 %38, label %bb34, label %bb33, !dbg !8272

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !8273
  %40 = zext i1 %39 to i8, !dbg !8273
  store i8 %40, ptr %_29, align 1, !dbg !8273
  %41 = load i8, ptr %_29, align 1, !dbg !8273, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8273
  %_32 = zext i1 %42 to i64, !dbg !8273
  %43 = icmp eq i64 %_32, 0, !dbg !8273
  br i1 %43, label %bb30, label %bb29, !dbg !8273

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8279
  %45 = zext i1 %44 to i8, !dbg !8279
  store i8 %45, ptr %0, align 1, !dbg !8279
  br label %bb144, !dbg !8279

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8280
  %47 = zext i1 %46 to i8, !dbg !8280
  store i8 %47, ptr %0, align 1, !dbg !8280
  br label %bb144, !dbg !8280

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17hde1a7b99b5eac979E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_48, label %bb47, label %bb56, !dbg !8268

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !8269
  %_38 = xor i1 %_39, true, !dbg !8270
  br i1 %_38, label %bb37, label %bb41, !dbg !8270

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_836b1ca50347c7608571a510a04af5d2, i64 13) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !8272
  %50 = zext i1 %49 to i8, !dbg !8272
  store i8 %50, ptr %_44, align 1, !dbg !8272
  %51 = load i8, ptr %_44, align 1, !dbg !8272, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !8272
  %_47 = zext i1 %52 to i64, !dbg !8272
  %53 = icmp eq i64 %_47, 0, !dbg !8272
  br i1 %53, label %bb45, label %bb44, !dbg !8272

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !8273
  %55 = zext i1 %54 to i8, !dbg !8273
  store i8 %55, ptr %_40, align 1, !dbg !8273
  %56 = load i8, ptr %_40, align 1, !dbg !8273, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !8273
  %_43 = zext i1 %57 to i64, !dbg !8273
  %58 = icmp eq i64 %_43, 0, !dbg !8273
  br i1 %58, label %bb41, label %bb40, !dbg !8273

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8281
  %60 = zext i1 %59 to i8, !dbg !8281
  store i8 %60, ptr %0, align 1, !dbg !8281
  br label %bb144, !dbg !8281

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8282
  %62 = zext i1 %61 to i8, !dbg !8282
  store i8 %62, ptr %0, align 1, !dbg !8282
  br label %bb144, !dbg !8282

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h69b96c8e9dddc4d0E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_59, label %bb58, label %bb67, !dbg !8268

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !8269
  %_49 = xor i1 %_50, true, !dbg !8270
  br i1 %_49, label %bb48, label %bb52, !dbg !8270

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_df65a33fc906122276c2373cf3dadfe0, i64 14) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !8272
  %65 = zext i1 %64 to i8, !dbg !8272
  store i8 %65, ptr %_55, align 1, !dbg !8272
  %66 = load i8, ptr %_55, align 1, !dbg !8272, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !8272
  %_58 = zext i1 %67 to i64, !dbg !8272
  %68 = icmp eq i64 %_58, 0, !dbg !8272
  br i1 %68, label %bb56, label %bb55, !dbg !8272

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !8273
  %70 = zext i1 %69 to i8, !dbg !8273
  store i8 %70, ptr %_51, align 1, !dbg !8273
  %71 = load i8, ptr %_51, align 1, !dbg !8273, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !8273
  %_54 = zext i1 %72 to i64, !dbg !8273
  %73 = icmp eq i64 %_54, 0, !dbg !8273
  br i1 %73, label %bb52, label %bb51, !dbg !8273

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8283
  %75 = zext i1 %74 to i8, !dbg !8283
  store i8 %75, ptr %0, align 1, !dbg !8283
  br label %bb144, !dbg !8283

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8284
  %77 = zext i1 %76 to i8, !dbg !8284
  store i8 %77, ptr %0, align 1, !dbg !8284
  br label %bb144, !dbg !8284

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h2765fde1640c5336E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_70, label %bb69, label %bb78, !dbg !8268

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !8269
  %_60 = xor i1 %_61, true, !dbg !8270
  br i1 %_60, label %bb59, label %bb63, !dbg !8270

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737, i64 13) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !8272
  %80 = zext i1 %79 to i8, !dbg !8272
  store i8 %80, ptr %_66, align 1, !dbg !8272
  %81 = load i8, ptr %_66, align 1, !dbg !8272, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !8272
  %_69 = zext i1 %82 to i64, !dbg !8272
  %83 = icmp eq i64 %_69, 0, !dbg !8272
  br i1 %83, label %bb67, label %bb66, !dbg !8272

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !8273
  %85 = zext i1 %84 to i8, !dbg !8273
  store i8 %85, ptr %_62, align 1, !dbg !8273
  %86 = load i8, ptr %_62, align 1, !dbg !8273, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !8273
  %_65 = zext i1 %87 to i64, !dbg !8273
  %88 = icmp eq i64 %_65, 0, !dbg !8273
  br i1 %88, label %bb63, label %bb62, !dbg !8273

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8285
  %90 = zext i1 %89 to i8, !dbg !8285
  store i8 %90, ptr %0, align 1, !dbg !8285
  br label %bb144, !dbg !8285

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8286
  %92 = zext i1 %91 to i8, !dbg !8286
  store i8 %92, ptr %0, align 1, !dbg !8286
  br label %bb144, !dbg !8286

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h1644a4d411fb6185E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_81, label %bb80, label %bb89, !dbg !8268

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !8269
  %_71 = xor i1 %_72, true, !dbg !8270
  br i1 %_71, label %bb70, label %bb74, !dbg !8270

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_0fd2cf5449c379fb2d1dfa8653b93d33, i64 13) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !8272
  %95 = zext i1 %94 to i8, !dbg !8272
  store i8 %95, ptr %_77, align 1, !dbg !8272
  %96 = load i8, ptr %_77, align 1, !dbg !8272, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !8272
  %_80 = zext i1 %97 to i64, !dbg !8272
  %98 = icmp eq i64 %_80, 0, !dbg !8272
  br i1 %98, label %bb78, label %bb77, !dbg !8272

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !8273
  %100 = zext i1 %99 to i8, !dbg !8273
  store i8 %100, ptr %_73, align 1, !dbg !8273
  %101 = load i8, ptr %_73, align 1, !dbg !8273, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !8273
  %_76 = zext i1 %102 to i64, !dbg !8273
  %103 = icmp eq i64 %_76, 0, !dbg !8273
  br i1 %103, label %bb74, label %bb73, !dbg !8273

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8287
  %105 = zext i1 %104 to i8, !dbg !8287
  store i8 %105, ptr %0, align 1, !dbg !8287
  br label %bb144, !dbg !8287

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8288
  %107 = zext i1 %106 to i8, !dbg !8288
  store i8 %107, ptr %0, align 1, !dbg !8288
  br label %bb144, !dbg !8288

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17hd40afab9b60dcfcdE"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_92, label %bb91, label %bb100, !dbg !8268

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !8269
  %_82 = xor i1 %_83, true, !dbg !8270
  br i1 %_82, label %bb81, label %bb85, !dbg !8270

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_099f47db483af288584cccd2e6cd45c0, i64 14) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !8272
  %110 = zext i1 %109 to i8, !dbg !8272
  store i8 %110, ptr %_88, align 1, !dbg !8272
  %111 = load i8, ptr %_88, align 1, !dbg !8272, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !8272
  %_91 = zext i1 %112 to i64, !dbg !8272
  %113 = icmp eq i64 %_91, 0, !dbg !8272
  br i1 %113, label %bb89, label %bb88, !dbg !8272

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !8273
  %115 = zext i1 %114 to i8, !dbg !8273
  store i8 %115, ptr %_84, align 1, !dbg !8273
  %116 = load i8, ptr %_84, align 1, !dbg !8273, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !8273
  %_87 = zext i1 %117 to i64, !dbg !8273
  %118 = icmp eq i64 %_87, 0, !dbg !8273
  br i1 %118, label %bb85, label %bb84, !dbg !8273

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8289
  %120 = zext i1 %119 to i8, !dbg !8289
  store i8 %120, ptr %0, align 1, !dbg !8289
  br label %bb144, !dbg !8289

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8290
  %122 = zext i1 %121 to i8, !dbg !8290
  store i8 %122, ptr %0, align 1, !dbg !8290
  br label %bb144, !dbg !8290

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17ha67068582816d135E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_103, label %bb102, label %bb111, !dbg !8268

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !8269
  %_93 = xor i1 %_94, true, !dbg !8270
  br i1 %_93, label %bb92, label %bb96, !dbg !8270

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_73fed57ecdfc0c8a6e01700927922fee, i64 17) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !8272
  %125 = zext i1 %124 to i8, !dbg !8272
  store i8 %125, ptr %_99, align 1, !dbg !8272
  %126 = load i8, ptr %_99, align 1, !dbg !8272, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !8272
  %_102 = zext i1 %127 to i64, !dbg !8272
  %128 = icmp eq i64 %_102, 0, !dbg !8272
  br i1 %128, label %bb100, label %bb99, !dbg !8272

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !8273
  %130 = zext i1 %129 to i8, !dbg !8273
  store i8 %130, ptr %_95, align 1, !dbg !8273
  %131 = load i8, ptr %_95, align 1, !dbg !8273, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !8273
  %_98 = zext i1 %132 to i64, !dbg !8273
  %133 = icmp eq i64 %_98, 0, !dbg !8273
  br i1 %133, label %bb96, label %bb95, !dbg !8273

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8291
  %135 = zext i1 %134 to i8, !dbg !8291
  store i8 %135, ptr %0, align 1, !dbg !8291
  br label %bb144, !dbg !8291

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8292
  %137 = zext i1 %136 to i8, !dbg !8292
  store i8 %137, ptr %0, align 1, !dbg !8292
  br label %bb144, !dbg !8292

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h0255df78830cdf80E"(ptr align 8 %self) #8, !dbg !8268
  br i1 %_114, label %bb113, label %bb122, !dbg !8268

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !8269
  %_104 = xor i1 %_105, true, !dbg !8270
  br i1 %_104, label %bb103, label %bb107, !dbg !8270

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_423f67172ab1c61bf609b1b5979c7904, i64 13) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !8272
  %140 = zext i1 %139 to i8, !dbg !8272
  store i8 %140, ptr %_110, align 1, !dbg !8272
  %141 = load i8, ptr %_110, align 1, !dbg !8272, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !8272
  %_113 = zext i1 %142 to i64, !dbg !8272
  %143 = icmp eq i64 %_113, 0, !dbg !8272
  br i1 %143, label %bb111, label %bb110, !dbg !8272

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !8273
  %145 = zext i1 %144 to i8, !dbg !8273
  store i8 %145, ptr %_106, align 1, !dbg !8273
  %146 = load i8, ptr %_106, align 1, !dbg !8273, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !8273
  %_109 = zext i1 %147 to i64, !dbg !8273
  %148 = icmp eq i64 %_109, 0, !dbg !8273
  br i1 %148, label %bb107, label %bb106, !dbg !8273

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8293
  %150 = zext i1 %149 to i8, !dbg !8293
  store i8 %150, ptr %0, align 1, !dbg !8293
  br label %bb144, !dbg !8293

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8294
  %152 = zext i1 %151 to i8, !dbg !8294
  store i8 %152, ptr %0, align 1, !dbg !8294
  br label %bb144, !dbg !8294

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !8295, !noundef !19
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17hc433e03854f10514E() #8, !dbg !8296
  store i64 %153, ptr %_130, align 8, !dbg !8296
; call x86_64::registers::control::Cr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h6d8fcce69a948f65E(ptr align 8 %_130) #8, !dbg !8296
  %_127 = xor i64 %_128, -1, !dbg !8297
  %154 = and i64 %_126, %_127, !dbg !8295
  store i64 %154, ptr %extra_bits, align 8, !dbg !8295
  %155 = load i64, ptr %extra_bits, align 8, !dbg !8298, !noundef !19
  %156 = icmp eq i64 %155, 0, !dbg !8298
  br i1 %156, label %bb138, label %bb125, !dbg !8298

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !8269, !range !1596, !noundef !19
  %_116 = trunc i8 %157 to i1, !dbg !8269
  %_115 = xor i1 %_116, true, !dbg !8270
  br i1 %_115, label %bb114, label %bb118, !dbg !8270

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8271
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_bd0d7a11d94f110b224bededd3eea615, i64 6) #8, !dbg !8272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !8272
  %159 = zext i1 %158 to i8, !dbg !8272
  store i8 %159, ptr %_121, align 1, !dbg !8272
  %160 = load i8, ptr %_121, align 1, !dbg !8272, !range !1596, !noundef !19
  %161 = trunc i8 %160 to i1, !dbg !8272
  %_124 = zext i1 %161 to i64, !dbg !8272
  %162 = icmp eq i64 %_124, 0, !dbg !8272
  br i1 %162, label %bb122, label %bb121, !dbg !8272

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !8273
  %164 = zext i1 %163 to i8, !dbg !8273
  store i8 %164, ptr %_117, align 1, !dbg !8273
  %165 = load i8, ptr %_117, align 1, !dbg !8273, !range !1596, !noundef !19
  %166 = trunc i8 %165 to i1, !dbg !8273
  %_120 = zext i1 %166 to i64, !dbg !8273
  %167 = icmp eq i64 %_120, 0, !dbg !8273
  br i1 %167, label %bb118, label %bb117, !dbg !8273

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8299
  %169 = zext i1 %168 to i8, !dbg !8299
  store i8 %169, ptr %0, align 1, !dbg !8299
  br label %bb144, !dbg !8299

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8300
  %171 = zext i1 %170 to i8, !dbg !8300
  store i8 %171, ptr %0, align 1, !dbg !8300
  br label %bb144, !dbg !8300

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !8301, !range !1596, !noundef !19
  %_145 = trunc i8 %172 to i1, !dbg !8301
  br i1 %_145, label %bb139, label %bb143, !dbg !8301

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !8302, !range !1596, !noundef !19
  %_132 = trunc i8 %173 to i1, !dbg !8302
  %_131 = xor i1 %_132, true, !dbg !8303
  br i1 %_131, label %bb126, label %bb130, !dbg !8303

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !8304
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8305
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_138) #8, !dbg !8305
  %175 = zext i1 %174 to i8, !dbg !8305
  store i8 %175, ptr %_137, align 1, !dbg !8305
  %176 = load i8, ptr %_137, align 1, !dbg !8305, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !8305
  %_140 = zext i1 %177 to i64, !dbg !8305
  %178 = icmp eq i64 %_140, 0, !dbg !8305
  br i1 %178, label %bb133, label %bb134, !dbg !8305

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_134) #8, !dbg !8306
  %180 = zext i1 %179 to i8, !dbg !8306
  store i8 %180, ptr %_133, align 1, !dbg !8306
  %181 = load i8, ptr %_133, align 1, !dbg !8306, !range !1596, !noundef !19
  %182 = trunc i8 %181 to i1, !dbg !8306
  %_136 = zext i1 %182 to i64, !dbg !8306
  %183 = icmp eq i64 %_136, 0, !dbg !8306
  br i1 %183, label %bb130, label %bb129, !dbg !8306

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8307
  %185 = zext i1 %184 to i8, !dbg !8307
  store i8 %185, ptr %0, align 1, !dbg !8307
  br label %bb144, !dbg !8307

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8308
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_142) #8, !dbg !8308
  %187 = zext i1 %186 to i8, !dbg !8308
  store i8 %187, ptr %_141, align 1, !dbg !8308
  %188 = load i8, ptr %_141, align 1, !dbg !8308, !range !1596, !noundef !19
  %189 = trunc i8 %188 to i1, !dbg !8308
  %_144 = zext i1 %189 to i64, !dbg !8308
  %190 = icmp eq i64 %_144, 0, !dbg !8308
  br i1 %190, label %bb138, label %bb137, !dbg !8308

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8309
  %192 = zext i1 %191 to i8, !dbg !8309
  store i8 %192, ptr %0, align 1, !dbg !8309
  br label %bb144, !dbg !8309

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8310
  %194 = zext i1 %193 to i8, !dbg !8310
  store i8 %194, ptr %0, align 1, !dbg !8310
  br label %bb144, !dbg !8310

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !8311
  br label %bb144, !dbg !8275

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_147) #8, !dbg !8312
  %196 = zext i1 %195 to i8, !dbg !8312
  store i8 %196, ptr %_146, align 1, !dbg !8312
  %197 = load i8, ptr %_146, align 1, !dbg !8312, !range !1596, !noundef !19
  %198 = trunc i8 %197 to i1, !dbg !8312
  %_149 = zext i1 %198 to i64, !dbg !8312
  %199 = icmp eq i64 %_149, 0, !dbg !8312
  br i1 %199, label %bb143, label %bb142, !dbg !8312

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8313
  %201 = zext i1 %200 to i8, !dbg !8313
  store i8 %201, ptr %0, align 1, !dbg !8313
  br label %bb144, !dbg !8313

bb6:                                              ; No predecessors!
  unreachable, !dbg !8273
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h00f80e9ad039a3acE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8314 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8317, metadata !DIExpression()), !dbg !8319
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8318, metadata !DIExpression()), !dbg !8320
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8321
  ret i1 %0, !dbg !8322
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h9da1c6ad129e3771E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8323 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8326, metadata !DIExpression()), !dbg !8328
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8327, metadata !DIExpression()), !dbg !8329
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8330
  ret i1 %0, !dbg !8331
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h42bd595292aecef1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8332 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8335, metadata !DIExpression()), !dbg !8337
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8336, metadata !DIExpression()), !dbg !8338
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8339
  ret i1 %0, !dbg !8340
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hb80bd34d685471adE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8341 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8344, metadata !DIExpression()), !dbg !8346
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8345, metadata !DIExpression()), !dbg !8347
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8348
  ret i1 %0, !dbg !8349
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17hc433e03854f10514E() unnamed_addr #0 !dbg !8350 {
start:
  %0 = alloca i64, align 8
  store i64 3758424127, ptr %0, align 8, !dbg !8353
  %1 = load i64, ptr %0, align 8, !dbg !8354, !noundef !19
  ret i64 %1, !dbg !8354
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h6d8fcce69a948f65E(ptr align 8 %self) unnamed_addr #0 !dbg !8355 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8359, metadata !DIExpression()), !dbg !8360
  %0 = load i64, ptr %self, align 8, !dbg !8361, !noundef !19
  ret i64 %0, !dbg !8362
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h436d202abdd4f76aE"(ptr align 8 %self) unnamed_addr #0 !dbg !8363 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8369, metadata !DIExpression()), !dbg !8371
  br i1 false, label %bb2, label %bb1, !dbg !8371

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8371, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8371
  %1 = zext i1 %_5 to i8, !dbg !8371
  store i8 %1, ptr %_2, align 1, !dbg !8371
  br label %bb3, !dbg !8371

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8371
  br label %bb3, !dbg !8371

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8371, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8371
  br i1 %3, label %bb4, label %bb5, !dbg !8371

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8371, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !8371
  %4 = icmp eq i64 %_7, 1, !dbg !8371
  %5 = zext i1 %4 to i8, !dbg !8371
  store i8 %5, ptr %0, align 1, !dbg !8371
  br label %bb6, !dbg !8371

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8371
  br label %bb6, !dbg !8371

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8372, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8372
  ret i1 %7, !dbg !8372
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h6abfd6be8756a4e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !8373 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8375, metadata !DIExpression()), !dbg !8377
  br i1 false, label %bb2, label %bb1, !dbg !8377

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8377, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8377
  %1 = zext i1 %_5 to i8, !dbg !8377
  store i8 %1, ptr %_2, align 1, !dbg !8377
  br label %bb3, !dbg !8377

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8377
  br label %bb3, !dbg !8377

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8377, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8377
  br i1 %3, label %bb4, label %bb5, !dbg !8377

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8377, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !8377
  %4 = icmp eq i64 %_7, 2, !dbg !8377
  %5 = zext i1 %4 to i8, !dbg !8377
  store i8 %5, ptr %0, align 1, !dbg !8377
  br label %bb6, !dbg !8377

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8377
  br label %bb6, !dbg !8377

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8378, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8378
  ret i1 %7, !dbg !8378
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17hf0b6d290e5803a03E"(ptr align 8 %self) unnamed_addr #0 !dbg !8379 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8381, metadata !DIExpression()), !dbg !8383
  br i1 false, label %bb2, label %bb1, !dbg !8383

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8383, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8383
  %1 = zext i1 %_5 to i8, !dbg !8383
  store i8 %1, ptr %_2, align 1, !dbg !8383
  br label %bb3, !dbg !8383

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8383
  br label %bb3, !dbg !8383

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8383, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8383
  br i1 %3, label %bb4, label %bb5, !dbg !8383

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8383, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !8383
  %4 = icmp eq i64 %_7, 4, !dbg !8383
  %5 = zext i1 %4 to i8, !dbg !8383
  store i8 %5, ptr %0, align 1, !dbg !8383
  br label %bb6, !dbg !8383

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8383
  br label %bb6, !dbg !8383

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8384, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8384
  ret i1 %7, !dbg !8384
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17ha1532cd7c0c8804eE"(ptr align 8 %self) unnamed_addr #0 !dbg !8385 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8387, metadata !DIExpression()), !dbg !8389
  br i1 false, label %bb2, label %bb1, !dbg !8389

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8389, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8389
  %1 = zext i1 %_5 to i8, !dbg !8389
  store i8 %1, ptr %_2, align 1, !dbg !8389
  br label %bb3, !dbg !8389

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8389
  br label %bb3, !dbg !8389

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8389, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8389
  br i1 %3, label %bb4, label %bb5, !dbg !8389

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8389, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !8389
  %4 = icmp eq i64 %_7, 8, !dbg !8389
  %5 = zext i1 %4 to i8, !dbg !8389
  store i8 %5, ptr %0, align 1, !dbg !8389
  br label %bb6, !dbg !8389

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8389
  br label %bb6, !dbg !8389

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8390, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8390
  ret i1 %7, !dbg !8390
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17hde1a7b99b5eac979E"(ptr align 8 %self) unnamed_addr #0 !dbg !8391 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8393, metadata !DIExpression()), !dbg !8395
  br i1 false, label %bb2, label %bb1, !dbg !8395

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8395, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8395
  %1 = zext i1 %_5 to i8, !dbg !8395
  store i8 %1, ptr %_2, align 1, !dbg !8395
  br label %bb3, !dbg !8395

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8395
  br label %bb3, !dbg !8395

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8395, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8395
  br i1 %3, label %bb4, label %bb5, !dbg !8395

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8395, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !8395
  %4 = icmp eq i64 %_7, 16, !dbg !8395
  %5 = zext i1 %4 to i8, !dbg !8395
  store i8 %5, ptr %0, align 1, !dbg !8395
  br label %bb6, !dbg !8395

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8395
  br label %bb6, !dbg !8395

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8396, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8396
  ret i1 %7, !dbg !8396
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h69b96c8e9dddc4d0E"(ptr align 8 %self) unnamed_addr #0 !dbg !8397 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8399, metadata !DIExpression()), !dbg !8401
  br i1 false, label %bb2, label %bb1, !dbg !8401

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8401, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8401
  %1 = zext i1 %_5 to i8, !dbg !8401
  store i8 %1, ptr %_2, align 1, !dbg !8401
  br label %bb3, !dbg !8401

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8401
  br label %bb3, !dbg !8401

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8401, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8401
  br i1 %3, label %bb4, label %bb5, !dbg !8401

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8401, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !8401
  %4 = icmp eq i64 %_7, 32, !dbg !8401
  %5 = zext i1 %4 to i8, !dbg !8401
  store i8 %5, ptr %0, align 1, !dbg !8401
  br label %bb6, !dbg !8401

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8401
  br label %bb6, !dbg !8401

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8402, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8402
  ret i1 %7, !dbg !8402
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h2765fde1640c5336E"(ptr align 8 %self) unnamed_addr #0 !dbg !8403 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8405, metadata !DIExpression()), !dbg !8407
  br i1 false, label %bb2, label %bb1, !dbg !8407

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8407, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8407
  %1 = zext i1 %_5 to i8, !dbg !8407
  store i8 %1, ptr %_2, align 1, !dbg !8407
  br label %bb3, !dbg !8407

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8407
  br label %bb3, !dbg !8407

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8407, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8407
  br i1 %3, label %bb4, label %bb5, !dbg !8407

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8407, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !8407
  %4 = icmp eq i64 %_7, 65536, !dbg !8407
  %5 = zext i1 %4 to i8, !dbg !8407
  store i8 %5, ptr %0, align 1, !dbg !8407
  br label %bb6, !dbg !8407

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8407
  br label %bb6, !dbg !8407

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8408, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8408
  ret i1 %7, !dbg !8408
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h1644a4d411fb6185E"(ptr align 8 %self) unnamed_addr #0 !dbg !8409 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8411, metadata !DIExpression()), !dbg !8413
  br i1 false, label %bb2, label %bb1, !dbg !8413

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8413, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8413
  %1 = zext i1 %_5 to i8, !dbg !8413
  store i8 %1, ptr %_2, align 1, !dbg !8413
  br label %bb3, !dbg !8413

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8413
  br label %bb3, !dbg !8413

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8413, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8413
  br i1 %3, label %bb4, label %bb5, !dbg !8413

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8413, !noundef !19
  %_7 = and i64 %_8, 262144, !dbg !8413
  %4 = icmp eq i64 %_7, 262144, !dbg !8413
  %5 = zext i1 %4 to i8, !dbg !8413
  store i8 %5, ptr %0, align 1, !dbg !8413
  br label %bb6, !dbg !8413

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8413
  br label %bb6, !dbg !8413

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8414, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8414
  ret i1 %7, !dbg !8414
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17hd40afab9b60dcfcdE"(ptr align 8 %self) unnamed_addr #0 !dbg !8415 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8417, metadata !DIExpression()), !dbg !8419
  br i1 false, label %bb2, label %bb1, !dbg !8419

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8419, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8419
  %1 = zext i1 %_5 to i8, !dbg !8419
  store i8 %1, ptr %_2, align 1, !dbg !8419
  br label %bb3, !dbg !8419

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8419
  br label %bb3, !dbg !8419

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8419, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8419
  br i1 %3, label %bb4, label %bb5, !dbg !8419

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8419, !noundef !19
  %_7 = and i64 %_8, 536870912, !dbg !8419
  %4 = icmp eq i64 %_7, 536870912, !dbg !8419
  %5 = zext i1 %4 to i8, !dbg !8419
  store i8 %5, ptr %0, align 1, !dbg !8419
  br label %bb6, !dbg !8419

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8419
  br label %bb6, !dbg !8419

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8420, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8420
  ret i1 %7, !dbg !8420
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17ha67068582816d135E"(ptr align 8 %self) unnamed_addr #0 !dbg !8421 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8423, metadata !DIExpression()), !dbg !8425
  br i1 false, label %bb2, label %bb1, !dbg !8425

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8425, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8425
  %1 = zext i1 %_5 to i8, !dbg !8425
  store i8 %1, ptr %_2, align 1, !dbg !8425
  br label %bb3, !dbg !8425

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8425
  br label %bb3, !dbg !8425

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8425, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8425
  br i1 %3, label %bb4, label %bb5, !dbg !8425

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8425, !noundef !19
  %_7 = and i64 %_8, 1073741824, !dbg !8425
  %4 = icmp eq i64 %_7, 1073741824, !dbg !8425
  %5 = zext i1 %4 to i8, !dbg !8425
  store i8 %5, ptr %0, align 1, !dbg !8425
  br label %bb6, !dbg !8425

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8425
  br label %bb6, !dbg !8425

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8426, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8426
  ret i1 %7, !dbg !8426
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h0255df78830cdf80E"(ptr align 8 %self) unnamed_addr #0 !dbg !8427 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8429, metadata !DIExpression()), !dbg !8431
  br i1 false, label %bb2, label %bb1, !dbg !8431

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8431, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8431
  %1 = zext i1 %_5 to i8, !dbg !8431
  store i8 %1, ptr %_2, align 1, !dbg !8431
  br label %bb3, !dbg !8431

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8431
  br label %bb3, !dbg !8431

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8431, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8431
  br i1 %3, label %bb4, label %bb5, !dbg !8431

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8431, !noundef !19
  %_7 = and i64 %_8, 2147483648, !dbg !8431
  %4 = icmp eq i64 %_7, 2147483648, !dbg !8431
  %5 = zext i1 %4 to i8, !dbg !8431
  store i8 %5, ptr %0, align 1, !dbg !8431
  br label %bb6, !dbg !8431

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8431
  br label %bb6, !dbg !8431

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8432, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8432
  ret i1 %7, !dbg !8432
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h9be39a656520146fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8433 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8440, metadata !DIExpression()), !dbg !8442
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8441, metadata !DIExpression()), !dbg !8442
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_04e6946a1fbfee24491af9ce7d6beabc, i64 3) #8, !dbg !8442
  ret i1 %0, !dbg !8443
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hec50722703a0651cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8444 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8451, metadata !DIExpression()), !dbg !8453
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8452, metadata !DIExpression()), !dbg !8453
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_591edd8428415594649dd0765e61c1bd, i64 3) #8, !dbg !8453
  ret i1 %0, !dbg !8454
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h36bec15b50198bf6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8455 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_47 = alloca i8, align 1
  %_42 = alloca i8, align 1
  %_38 = alloca i8, align 1
  %_34 = alloca i8, align 1
  %_31 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8468, metadata !DIExpression()), !dbg !8502
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8470, metadata !DIExpression()), !dbg !8503
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8472, metadata !DIExpression()), !dbg !8504
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8474, metadata !DIExpression()), !dbg !8505
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8476, metadata !DIExpression()), !dbg !8506
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8478, metadata !DIExpression()), !dbg !8507
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8480, metadata !DIExpression()), !dbg !8508
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8482, metadata !DIExpression()), !dbg !8509
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8486, metadata !DIExpression()), !dbg !8510
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8488, metadata !DIExpression()), !dbg !8511
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8490, metadata !DIExpression()), !dbg !8512
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8492, metadata !DIExpression()), !dbg !8513
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8494, metadata !DIExpression()), !dbg !8514
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8496, metadata !DIExpression()), !dbg !8515
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8498, metadata !DIExpression()), !dbg !8516
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8500, metadata !DIExpression()), !dbg !8517
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8464, metadata !DIExpression()), !dbg !8518
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8465, metadata !DIExpression()), !dbg !8519
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8466, metadata !DIExpression()), !dbg !8520
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8484, metadata !DIExpression()), !dbg !8521
  store i8 1, ptr %first, align 1, !dbg !8522
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h95ad93dc0f3ff6e3E"(ptr align 8 %self) #8, !dbg !8523
  br i1 %_4, label %bb2, label %bb12, !dbg !8523

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h50dbc446e81cc0e7E"(ptr align 8 %self) #8, !dbg !8523
  br i1 %_15, label %bb14, label %bb23, !dbg !8523

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8524, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8524
  %_5 = xor i1 %_6, true, !dbg !8525
  br i1 %_5, label %bb3, label %bb8, !dbg !8525

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8526
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_8473f1e8c1559de425fef5632049d3ec, i64 23) #8, !dbg !8527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !8527
  %3 = zext i1 %2 to i8, !dbg !8527
  store i8 %3, ptr %_11, align 1, !dbg !8527
  %4 = load i8, ptr %_11, align 1, !dbg !8527, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8527
  %_14 = zext i1 %5 to i64, !dbg !8527
  %6 = icmp eq i64 %_14, 0, !dbg !8527
  br i1 %6, label %bb12, label %bb11, !dbg !8527

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8528
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !8528
  %8 = zext i1 %7 to i8, !dbg !8528
  store i8 %8, ptr %_7, align 1, !dbg !8528
  %9 = load i8, ptr %_7, align 1, !dbg !8528, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8528
  %_10 = zext i1 %10 to i64, !dbg !8528
  %11 = icmp eq i64 %_10, 0, !dbg !8528
  br i1 %11, label %bb8, label %bb7, !dbg !8528

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8529
  %13 = zext i1 %12 to i8, !dbg !8529
  store i8 %13, ptr %0, align 1, !dbg !8529
  br label %bb45, !dbg !8529

bb45:                                             ; preds = %bb44, %bb43, %bb38, %bb35, %bb30, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8530, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8530
  ret i1 %15, !dbg !8530

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8531
  %17 = zext i1 %16 to i8, !dbg !8531
  store i8 %17, ptr %0, align 1, !dbg !8531
  br label %bb45, !dbg !8531

bb23:                                             ; preds = %bb19, %bb12
  %_27 = load i64, ptr %self, align 8, !dbg !8532, !noundef !19
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17he892cd4c1c5149bdE() #8, !dbg !8533
  store i64 %18, ptr %_31, align 8, !dbg !8533
; call x86_64::registers::control::Cr3Flags::bits
  %_29 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h22e20216e9fec52cE(ptr align 8 %_31) #8, !dbg !8533
  %_28 = xor i64 %_29, -1, !dbg !8534
  %19 = and i64 %_27, %_28, !dbg !8532
  store i64 %19, ptr %extra_bits, align 8, !dbg !8532
  %20 = load i64, ptr %extra_bits, align 8, !dbg !8535, !noundef !19
  %21 = icmp eq i64 %20, 0, !dbg !8535
  br i1 %21, label %bb39, label %bb26, !dbg !8535

bb14:                                             ; preds = %bb12
  %22 = load i8, ptr %first, align 1, !dbg !8524, !range !1596, !noundef !19
  %_17 = trunc i8 %22 to i1, !dbg !8524
  %_16 = xor i1 %_17, true, !dbg !8525
  br i1 %_16, label %bb15, label %bb19, !dbg !8525

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8526
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_72562398d85991dd2b9fa08410339493, i64 24) #8, !dbg !8527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !8527
  %24 = zext i1 %23 to i8, !dbg !8527
  store i8 %24, ptr %_22, align 1, !dbg !8527
  %25 = load i8, ptr %_22, align 1, !dbg !8527, !range !1596, !noundef !19
  %26 = trunc i8 %25 to i1, !dbg !8527
  %_25 = zext i1 %26 to i64, !dbg !8527
  %27 = icmp eq i64 %_25, 0, !dbg !8527
  br i1 %27, label %bb23, label %bb22, !dbg !8527

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8528
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %28 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !8528
  %29 = zext i1 %28 to i8, !dbg !8528
  store i8 %29, ptr %_18, align 1, !dbg !8528
  %30 = load i8, ptr %_18, align 1, !dbg !8528, !range !1596, !noundef !19
  %31 = trunc i8 %30 to i1, !dbg !8528
  %_21 = zext i1 %31 to i64, !dbg !8528
  %32 = icmp eq i64 %_21, 0, !dbg !8528
  br i1 %32, label %bb19, label %bb18, !dbg !8528

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8536
  %34 = zext i1 %33 to i8, !dbg !8536
  store i8 %34, ptr %0, align 1, !dbg !8536
  br label %bb45, !dbg !8536

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %35 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8537
  %36 = zext i1 %35 to i8, !dbg !8537
  store i8 %36, ptr %0, align 1, !dbg !8537
  br label %bb45, !dbg !8537

bb39:                                             ; preds = %bb34, %bb23
  %37 = load i8, ptr %first, align 1, !dbg !8538, !range !1596, !noundef !19
  %_46 = trunc i8 %37 to i1, !dbg !8538
  br i1 %_46, label %bb40, label %bb44, !dbg !8538

bb26:                                             ; preds = %bb23
  %38 = load i8, ptr %first, align 1, !dbg !8539, !range !1596, !noundef !19
  %_33 = trunc i8 %38 to i1, !dbg !8539
  %_32 = xor i1 %_33, true, !dbg !8540
  br i1 %_32, label %bb27, label %bb31, !dbg !8540

bb31:                                             ; preds = %bb27, %bb26
  store i8 0, ptr %first, align 1, !dbg !8541
; call core::fmt::Formatter::write_str
  %_39 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8542
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_39) #8, !dbg !8542
  %40 = zext i1 %39 to i8, !dbg !8542
  store i8 %40, ptr %_38, align 1, !dbg !8542
  %41 = load i8, ptr %_38, align 1, !dbg !8542, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8542
  %_41 = zext i1 %42 to i64, !dbg !8542
  %43 = icmp eq i64 %_41, 0, !dbg !8542
  br i1 %43, label %bb34, label %bb35, !dbg !8542

bb27:                                             ; preds = %bb26
; call core::fmt::Formatter::write_str
  %_35 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8543
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %44 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_35) #8, !dbg !8543
  %45 = zext i1 %44 to i8, !dbg !8543
  store i8 %45, ptr %_34, align 1, !dbg !8543
  %46 = load i8, ptr %_34, align 1, !dbg !8543, !range !1596, !noundef !19
  %47 = trunc i8 %46 to i1, !dbg !8543
  %_37 = zext i1 %47 to i64, !dbg !8543
  %48 = icmp eq i64 %_37, 0, !dbg !8543
  br i1 %48, label %bb31, label %bb30, !dbg !8543

bb30:                                             ; preds = %bb27
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %49 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8544
  %50 = zext i1 %49 to i8, !dbg !8544
  store i8 %50, ptr %0, align 1, !dbg !8544
  br label %bb45, !dbg !8544

bb34:                                             ; preds = %bb31
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_43 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %51 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_43) #8, !dbg !8545
  %52 = zext i1 %51 to i8, !dbg !8545
  store i8 %52, ptr %_42, align 1, !dbg !8545
  %53 = load i8, ptr %_42, align 1, !dbg !8545, !range !1596, !noundef !19
  %54 = trunc i8 %53 to i1, !dbg !8545
  %_45 = zext i1 %54 to i64, !dbg !8545
  %55 = icmp eq i64 %_45, 0, !dbg !8545
  br i1 %55, label %bb39, label %bb38, !dbg !8545

bb35:                                             ; preds = %bb31
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8546
  %57 = zext i1 %56 to i8, !dbg !8546
  store i8 %57, ptr %0, align 1, !dbg !8546
  br label %bb45, !dbg !8546

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8547
  %59 = zext i1 %58 to i8, !dbg !8547
  store i8 %59, ptr %0, align 1, !dbg !8547
  br label %bb45, !dbg !8547

bb44:                                             ; preds = %bb40, %bb39
  store i8 0, ptr %0, align 1, !dbg !8548
  br label %bb45, !dbg !8530

bb40:                                             ; preds = %bb39
; call core::fmt::Formatter::write_str
  %_48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %60 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_48) #8, !dbg !8549
  %61 = zext i1 %60 to i8, !dbg !8549
  store i8 %61, ptr %_47, align 1, !dbg !8549
  %62 = load i8, ptr %_47, align 1, !dbg !8549, !range !1596, !noundef !19
  %63 = trunc i8 %62 to i1, !dbg !8549
  %_50 = zext i1 %63 to i64, !dbg !8549
  %64 = icmp eq i64 %_50, 0, !dbg !8549
  br i1 %64, label %bb44, label %bb43, !dbg !8549

bb43:                                             ; preds = %bb40
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %65 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8550
  %66 = zext i1 %65 to i8, !dbg !8550
  store i8 %66, ptr %0, align 1, !dbg !8550
  br label %bb45, !dbg !8550

bb6:                                              ; No predecessors!
  unreachable, !dbg !8528
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h339a45cd88ba8eb8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8551 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8554, metadata !DIExpression()), !dbg !8556
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8555, metadata !DIExpression()), !dbg !8557
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8558
  ret i1 %0, !dbg !8559
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17he65f7811246449b8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8560 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8563, metadata !DIExpression()), !dbg !8565
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8564, metadata !DIExpression()), !dbg !8566
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8567
  ret i1 %0, !dbg !8568
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he7f0157990ed8420E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8569 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8572, metadata !DIExpression()), !dbg !8574
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8573, metadata !DIExpression()), !dbg !8575
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8576
  ret i1 %0, !dbg !8577
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h06a56b927ca750aeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8578 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8581, metadata !DIExpression()), !dbg !8583
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8582, metadata !DIExpression()), !dbg !8584
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8585
  ret i1 %0, !dbg !8586
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17he892cd4c1c5149bdE() unnamed_addr #0 !dbg !8587 {
start:
  %0 = alloca i64, align 8
  store i64 24, ptr %0, align 8, !dbg !8590
  %1 = load i64, ptr %0, align 8, !dbg !8591, !noundef !19
  ret i64 %1, !dbg !8591
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h22e20216e9fec52cE(ptr align 8 %self) unnamed_addr #0 !dbg !8592 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8596, metadata !DIExpression()), !dbg !8597
  %0 = load i64, ptr %self, align 8, !dbg !8598, !noundef !19
  ret i64 %0, !dbg !8599
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h95ad93dc0f3ff6e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8600 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8606, metadata !DIExpression()), !dbg !8608
  br i1 false, label %bb2, label %bb1, !dbg !8608

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8608, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8608
  %1 = zext i1 %_5 to i8, !dbg !8608
  store i8 %1, ptr %_2, align 1, !dbg !8608
  br label %bb3, !dbg !8608

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8608
  br label %bb3, !dbg !8608

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8608, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8608
  br i1 %3, label %bb4, label %bb5, !dbg !8608

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8608, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !8608
  %4 = icmp eq i64 %_7, 8, !dbg !8608
  %5 = zext i1 %4 to i8, !dbg !8608
  store i8 %5, ptr %0, align 1, !dbg !8608
  br label %bb6, !dbg !8608

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8608
  br label %bb6, !dbg !8608

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8609, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8609
  ret i1 %7, !dbg !8609
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h50dbc446e81cc0e7E"(ptr align 8 %self) unnamed_addr #0 !dbg !8610 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8612, metadata !DIExpression()), !dbg !8614
  br i1 false, label %bb2, label %bb1, !dbg !8614

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8614, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8614
  %1 = zext i1 %_5 to i8, !dbg !8614
  store i8 %1, ptr %_2, align 1, !dbg !8614
  br label %bb3, !dbg !8614

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8614
  br label %bb3, !dbg !8614

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8614, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8614
  br i1 %3, label %bb4, label %bb5, !dbg !8614

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8614, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !8614
  %4 = icmp eq i64 %_7, 16, !dbg !8614
  %5 = zext i1 %4 to i8, !dbg !8614
  store i8 %5, ptr %0, align 1, !dbg !8614
  br label %bb6, !dbg !8614

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8614
  br label %bb6, !dbg !8614

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8615, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8615
  ret i1 %7, !dbg !8615
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h4af86e2f0a06655aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8616 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8623, metadata !DIExpression()), !dbg !8625
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8624, metadata !DIExpression()), !dbg !8625
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_d1adf407ba86cd0b0853ef4b7c3df042, i64 3) #8, !dbg !8625
  ret i1 %0, !dbg !8626
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h49e0ead6b49fe9d1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8627 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_300 = alloca i8, align 1
  %_295 = alloca i8, align 1
  %_291 = alloca i8, align 1
  %_287 = alloca i8, align 1
  %_284 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_275 = alloca i8, align 1
  %_271 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8640, metadata !DIExpression()), !dbg !8858
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8642, metadata !DIExpression()), !dbg !8859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8644, metadata !DIExpression()), !dbg !8860
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8646, metadata !DIExpression()), !dbg !8861
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8648, metadata !DIExpression()), !dbg !8862
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8650, metadata !DIExpression()), !dbg !8863
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8652, metadata !DIExpression()), !dbg !8864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8654, metadata !DIExpression()), !dbg !8865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8656, metadata !DIExpression()), !dbg !8866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8658, metadata !DIExpression()), !dbg !8867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8660, metadata !DIExpression()), !dbg !8868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8662, metadata !DIExpression()), !dbg !8869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8664, metadata !DIExpression()), !dbg !8870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8666, metadata !DIExpression()), !dbg !8871
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8668, metadata !DIExpression()), !dbg !8872
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8670, metadata !DIExpression()), !dbg !8873
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8672, metadata !DIExpression()), !dbg !8874
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8674, metadata !DIExpression()), !dbg !8875
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8676, metadata !DIExpression()), !dbg !8876
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8678, metadata !DIExpression()), !dbg !8877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8680, metadata !DIExpression()), !dbg !8878
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8682, metadata !DIExpression()), !dbg !8879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8684, metadata !DIExpression()), !dbg !8880
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8686, metadata !DIExpression()), !dbg !8881
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8688, metadata !DIExpression()), !dbg !8882
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8690, metadata !DIExpression()), !dbg !8883
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8692, metadata !DIExpression()), !dbg !8884
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8694, metadata !DIExpression()), !dbg !8885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8696, metadata !DIExpression()), !dbg !8886
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8698, metadata !DIExpression()), !dbg !8887
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8700, metadata !DIExpression()), !dbg !8888
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8702, metadata !DIExpression()), !dbg !8889
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8704, metadata !DIExpression()), !dbg !8890
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8706, metadata !DIExpression()), !dbg !8891
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8708, metadata !DIExpression()), !dbg !8892
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8710, metadata !DIExpression()), !dbg !8893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8712, metadata !DIExpression()), !dbg !8894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8714, metadata !DIExpression()), !dbg !8895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8716, metadata !DIExpression()), !dbg !8896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8718, metadata !DIExpression()), !dbg !8897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8720, metadata !DIExpression()), !dbg !8898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8722, metadata !DIExpression()), !dbg !8899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8724, metadata !DIExpression()), !dbg !8900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8726, metadata !DIExpression()), !dbg !8901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8728, metadata !DIExpression()), !dbg !8902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8730, metadata !DIExpression()), !dbg !8903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8732, metadata !DIExpression()), !dbg !8904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8734, metadata !DIExpression()), !dbg !8905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8736, metadata !DIExpression()), !dbg !8906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8738, metadata !DIExpression()), !dbg !8907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8740, metadata !DIExpression()), !dbg !8908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8742, metadata !DIExpression()), !dbg !8909
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8744, metadata !DIExpression()), !dbg !8910
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8746, metadata !DIExpression()), !dbg !8911
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8748, metadata !DIExpression()), !dbg !8912
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8750, metadata !DIExpression()), !dbg !8913
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8752, metadata !DIExpression()), !dbg !8914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8754, metadata !DIExpression()), !dbg !8915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8756, metadata !DIExpression()), !dbg !8916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8758, metadata !DIExpression()), !dbg !8917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8760, metadata !DIExpression()), !dbg !8918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8762, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8764, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8766, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8768, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8770, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8772, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8774, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8776, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8778, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8780, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8782, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8784, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8786, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8788, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8790, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8792, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8794, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8796, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8798, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8800, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8802, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8804, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8806, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8808, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8810, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8812, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8814, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8816, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8818, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8820, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8822, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8824, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8826, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8828, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8830, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8832, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8834, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8836, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8838, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8842, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8844, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8846, metadata !DIExpression()), !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8848, metadata !DIExpression()), !dbg !8961
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8850, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8852, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8854, metadata !DIExpression()), !dbg !8964
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8856, metadata !DIExpression()), !dbg !8965
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8636, metadata !DIExpression()), !dbg !8966
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8637, metadata !DIExpression()), !dbg !8967
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8638, metadata !DIExpression()), !dbg !8968
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8840, metadata !DIExpression()), !dbg !8969
  store i8 1, ptr %first, align 1, !dbg !8970
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hcfc8b471d2eb7dc6E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_4, label %bb2, label %bb12, !dbg !8971

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h8cfff08c1f39fef0E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_15, label %bb14, label %bb23, !dbg !8971

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8972
  %_5 = xor i1 %_6, true, !dbg !8973
  br i1 %_5, label %bb3, label %bb8, !dbg !8973

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3cd17770600203f1f0a6125e01528d48, i64 28) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !8975
  %3 = zext i1 %2 to i8, !dbg !8975
  store i8 %3, ptr %_11, align 1, !dbg !8975
  %4 = load i8, ptr %_11, align 1, !dbg !8975, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8975
  %_14 = zext i1 %5 to i64, !dbg !8975
  %6 = icmp eq i64 %_14, 0, !dbg !8975
  br i1 %6, label %bb12, label %bb11, !dbg !8975

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !8976
  %8 = zext i1 %7 to i8, !dbg !8976
  store i8 %8, ptr %_7, align 1, !dbg !8976
  %9 = load i8, ptr %_7, align 1, !dbg !8976, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8976
  %_10 = zext i1 %10 to i64, !dbg !8976
  %11 = icmp eq i64 %_10, 0, !dbg !8976
  br i1 %11, label %bb8, label %bb7, !dbg !8976

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8977
  %13 = zext i1 %12 to i8, !dbg !8977
  store i8 %13, ptr %0, align 1, !dbg !8977
  br label %bb298, !dbg !8977

bb298:                                            ; preds = %bb297, %bb296, %bb291, %bb288, %bb283, %bb275, %bb271, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8978, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8978
  ret i1 %15, !dbg !8978

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8979
  %17 = zext i1 %16 to i8, !dbg !8979
  store i8 %17, ptr %0, align 1, !dbg !8979
  br label %bb298, !dbg !8979

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hdeac9481fd3a04e8E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_26, label %bb25, label %bb34, !dbg !8971

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !8972
  %_16 = xor i1 %_17, true, !dbg !8973
  br i1 %_16, label %bb15, label %bb19, !dbg !8973

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_0f019e3d47fd6e39c8f6e394ac082682, i64 33) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !8975
  %20 = zext i1 %19 to i8, !dbg !8975
  store i8 %20, ptr %_22, align 1, !dbg !8975
  %21 = load i8, ptr %_22, align 1, !dbg !8975, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !8975
  %_25 = zext i1 %22 to i64, !dbg !8975
  %23 = icmp eq i64 %_25, 0, !dbg !8975
  br i1 %23, label %bb23, label %bb22, !dbg !8975

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !8976
  %25 = zext i1 %24 to i8, !dbg !8976
  store i8 %25, ptr %_18, align 1, !dbg !8976
  %26 = load i8, ptr %_18, align 1, !dbg !8976, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !8976
  %_21 = zext i1 %27 to i64, !dbg !8976
  %28 = icmp eq i64 %_21, 0, !dbg !8976
  br i1 %28, label %bb19, label %bb18, !dbg !8976

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8980
  %30 = zext i1 %29 to i8, !dbg !8980
  store i8 %30, ptr %0, align 1, !dbg !8980
  br label %bb298, !dbg !8980

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8981
  %32 = zext i1 %31 to i8, !dbg !8981
  store i8 %32, ptr %0, align 1, !dbg !8981
  br label %bb298, !dbg !8981

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h46f23cf018978e7bE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_37, label %bb36, label %bb45, !dbg !8971

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !8972
  %_27 = xor i1 %_28, true, !dbg !8973
  br i1 %_27, label %bb26, label %bb30, !dbg !8973

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_803a549ea6bd4b6d2f54e32af9154475, i64 17) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !8975
  %35 = zext i1 %34 to i8, !dbg !8975
  store i8 %35, ptr %_33, align 1, !dbg !8975
  %36 = load i8, ptr %_33, align 1, !dbg !8975, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !8975
  %_36 = zext i1 %37 to i64, !dbg !8975
  %38 = icmp eq i64 %_36, 0, !dbg !8975
  br i1 %38, label %bb34, label %bb33, !dbg !8975

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !8976
  %40 = zext i1 %39 to i8, !dbg !8976
  store i8 %40, ptr %_29, align 1, !dbg !8976
  %41 = load i8, ptr %_29, align 1, !dbg !8976, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8976
  %_32 = zext i1 %42 to i64, !dbg !8976
  %43 = icmp eq i64 %_32, 0, !dbg !8976
  br i1 %43, label %bb30, label %bb29, !dbg !8976

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8982
  %45 = zext i1 %44 to i8, !dbg !8982
  store i8 %45, ptr %0, align 1, !dbg !8982
  br label %bb298, !dbg !8982

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8983
  %47 = zext i1 %46 to i8, !dbg !8983
  store i8 %47, ptr %0, align 1, !dbg !8983
  br label %bb298, !dbg !8983

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17hc0b1dc04aaaaa8acE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_48, label %bb47, label %bb56, !dbg !8971

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !8972
  %_38 = xor i1 %_39, true, !dbg !8973
  br i1 %_38, label %bb37, label %bb41, !dbg !8973

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3130e5922af1666981d4b1a92c1c9c90, i64 20) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !8975
  %50 = zext i1 %49 to i8, !dbg !8975
  store i8 %50, ptr %_44, align 1, !dbg !8975
  %51 = load i8, ptr %_44, align 1, !dbg !8975, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !8975
  %_47 = zext i1 %52 to i64, !dbg !8975
  %53 = icmp eq i64 %_47, 0, !dbg !8975
  br i1 %53, label %bb45, label %bb44, !dbg !8975

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !8976
  %55 = zext i1 %54 to i8, !dbg !8976
  store i8 %55, ptr %_40, align 1, !dbg !8976
  %56 = load i8, ptr %_40, align 1, !dbg !8976, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !8976
  %_43 = zext i1 %57 to i64, !dbg !8976
  %58 = icmp eq i64 %_43, 0, !dbg !8976
  br i1 %58, label %bb41, label %bb40, !dbg !8976

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8984
  %60 = zext i1 %59 to i8, !dbg !8984
  store i8 %60, ptr %0, align 1, !dbg !8984
  br label %bb298, !dbg !8984

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8985
  %62 = zext i1 %61 to i8, !dbg !8985
  store i8 %62, ptr %0, align 1, !dbg !8985
  br label %bb298, !dbg !8985

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h0b46031194371e28E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_59, label %bb58, label %bb67, !dbg !8971

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !8972
  %_49 = xor i1 %_50, true, !dbg !8973
  br i1 %_49, label %bb48, label %bb52, !dbg !8973

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_d50af00c2ad521c84f7380b8be63c1e8, i64 19) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !8975
  %65 = zext i1 %64 to i8, !dbg !8975
  store i8 %65, ptr %_55, align 1, !dbg !8975
  %66 = load i8, ptr %_55, align 1, !dbg !8975, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !8975
  %_58 = zext i1 %67 to i64, !dbg !8975
  %68 = icmp eq i64 %_58, 0, !dbg !8975
  br i1 %68, label %bb56, label %bb55, !dbg !8975

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !8976
  %70 = zext i1 %69 to i8, !dbg !8976
  store i8 %70, ptr %_51, align 1, !dbg !8976
  %71 = load i8, ptr %_51, align 1, !dbg !8976, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !8976
  %_54 = zext i1 %72 to i64, !dbg !8976
  %73 = icmp eq i64 %_54, 0, !dbg !8976
  br i1 %73, label %bb52, label %bb51, !dbg !8976

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8986
  %75 = zext i1 %74 to i8, !dbg !8986
  store i8 %75, ptr %0, align 1, !dbg !8986
  br label %bb298, !dbg !8986

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8987
  %77 = zext i1 %76 to i8, !dbg !8987
  store i8 %77, ptr %0, align 1, !dbg !8987
  br label %bb298, !dbg !8987

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h789fe25381f9736eE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_70, label %bb69, label %bb78, !dbg !8971

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !8972
  %_60 = xor i1 %_61, true, !dbg !8973
  br i1 %_60, label %bb59, label %bb63, !dbg !8973

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7e69978ff0c9547827e6c2a1a1a42624, i64 26) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !8975
  %80 = zext i1 %79 to i8, !dbg !8975
  store i8 %80, ptr %_66, align 1, !dbg !8975
  %81 = load i8, ptr %_66, align 1, !dbg !8975, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !8975
  %_69 = zext i1 %82 to i64, !dbg !8975
  %83 = icmp eq i64 %_69, 0, !dbg !8975
  br i1 %83, label %bb67, label %bb66, !dbg !8975

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !8976
  %85 = zext i1 %84 to i8, !dbg !8976
  store i8 %85, ptr %_62, align 1, !dbg !8976
  %86 = load i8, ptr %_62, align 1, !dbg !8976, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !8976
  %_65 = zext i1 %87 to i64, !dbg !8976
  %88 = icmp eq i64 %_65, 0, !dbg !8976
  br i1 %88, label %bb63, label %bb62, !dbg !8976

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8988
  %90 = zext i1 %89 to i8, !dbg !8988
  store i8 %90, ptr %0, align 1, !dbg !8988
  br label %bb298, !dbg !8988

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8989
  %92 = zext i1 %91 to i8, !dbg !8989
  store i8 %92, ptr %0, align 1, !dbg !8989
  br label %bb298, !dbg !8989

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17hbfbd21ec84a8a3baE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_81, label %bb80, label %bb89, !dbg !8971

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !8972
  %_71 = xor i1 %_72, true, !dbg !8973
  br i1 %_71, label %bb70, label %bb74, !dbg !8973

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_b91b344ee8d65b8a5808acbd4c8793c0, i64 23) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !8975
  %95 = zext i1 %94 to i8, !dbg !8975
  store i8 %95, ptr %_77, align 1, !dbg !8975
  %96 = load i8, ptr %_77, align 1, !dbg !8975, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !8975
  %_80 = zext i1 %97 to i64, !dbg !8975
  %98 = icmp eq i64 %_80, 0, !dbg !8975
  br i1 %98, label %bb78, label %bb77, !dbg !8975

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !8976
  %100 = zext i1 %99 to i8, !dbg !8976
  store i8 %100, ptr %_73, align 1, !dbg !8976
  %101 = load i8, ptr %_73, align 1, !dbg !8976, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !8976
  %_76 = zext i1 %102 to i64, !dbg !8976
  %103 = icmp eq i64 %_76, 0, !dbg !8976
  br i1 %103, label %bb74, label %bb73, !dbg !8976

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8990
  %105 = zext i1 %104 to i8, !dbg !8990
  store i8 %105, ptr %0, align 1, !dbg !8990
  br label %bb298, !dbg !8990

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8991
  %107 = zext i1 %106 to i8, !dbg !8991
  store i8 %107, ptr %0, align 1, !dbg !8991
  br label %bb298, !dbg !8991

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9ff10773c7de6a0eE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_92, label %bb91, label %bb100, !dbg !8971

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !8972
  %_82 = xor i1 %_83, true, !dbg !8973
  br i1 %_82, label %bb81, label %bb85, !dbg !8973

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_56210cd2eda51a0897d4a8ae05ba739a, i64 11) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !8975
  %110 = zext i1 %109 to i8, !dbg !8975
  store i8 %110, ptr %_88, align 1, !dbg !8975
  %111 = load i8, ptr %_88, align 1, !dbg !8975, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !8975
  %_91 = zext i1 %112 to i64, !dbg !8975
  %113 = icmp eq i64 %_91, 0, !dbg !8975
  br i1 %113, label %bb89, label %bb88, !dbg !8975

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !8976
  %115 = zext i1 %114 to i8, !dbg !8976
  store i8 %115, ptr %_84, align 1, !dbg !8976
  %116 = load i8, ptr %_84, align 1, !dbg !8976, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !8976
  %_87 = zext i1 %117 to i64, !dbg !8976
  %118 = icmp eq i64 %_87, 0, !dbg !8976
  br i1 %118, label %bb85, label %bb84, !dbg !8976

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8992
  %120 = zext i1 %119 to i8, !dbg !8992
  store i8 %120, ptr %0, align 1, !dbg !8992
  br label %bb298, !dbg !8992

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8993
  %122 = zext i1 %121 to i8, !dbg !8993
  store i8 %122, ptr %0, align 1, !dbg !8993
  br label %bb298, !dbg !8993

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hc813c431f7299ab7E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_103, label %bb102, label %bb111, !dbg !8971

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !8972
  %_93 = xor i1 %_94, true, !dbg !8973
  br i1 %_93, label %bb92, label %bb96, !dbg !8973

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_b60833dfe9d7152efab861bc89ea0c54, i64 27) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !8975
  %125 = zext i1 %124 to i8, !dbg !8975
  store i8 %125, ptr %_99, align 1, !dbg !8975
  %126 = load i8, ptr %_99, align 1, !dbg !8975, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !8975
  %_102 = zext i1 %127 to i64, !dbg !8975
  %128 = icmp eq i64 %_102, 0, !dbg !8975
  br i1 %128, label %bb100, label %bb99, !dbg !8975

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !8976
  %130 = zext i1 %129 to i8, !dbg !8976
  store i8 %130, ptr %_95, align 1, !dbg !8976
  %131 = load i8, ptr %_95, align 1, !dbg !8976, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !8976
  %_98 = zext i1 %132 to i64, !dbg !8976
  %133 = icmp eq i64 %_98, 0, !dbg !8976
  br i1 %133, label %bb96, label %bb95, !dbg !8976

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8994
  %135 = zext i1 %134 to i8, !dbg !8994
  store i8 %135, ptr %0, align 1, !dbg !8994
  br label %bb298, !dbg !8994

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8995
  %137 = zext i1 %136 to i8, !dbg !8995
  store i8 %137, ptr %0, align 1, !dbg !8995
  br label %bb298, !dbg !8995

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h56269e88c3064688E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_114, label %bb113, label %bb122, !dbg !8971

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !8972
  %_104 = xor i1 %_105, true, !dbg !8973
  br i1 %_104, label %bb103, label %bb107, !dbg !8973

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_5eb94a964f4e44a57663de8f144dc156, i64 6) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !8975
  %140 = zext i1 %139 to i8, !dbg !8975
  store i8 %140, ptr %_110, align 1, !dbg !8975
  %141 = load i8, ptr %_110, align 1, !dbg !8975, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !8975
  %_113 = zext i1 %142 to i64, !dbg !8975
  %143 = icmp eq i64 %_113, 0, !dbg !8975
  br i1 %143, label %bb111, label %bb110, !dbg !8975

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !8976
  %145 = zext i1 %144 to i8, !dbg !8976
  store i8 %145, ptr %_106, align 1, !dbg !8976
  %146 = load i8, ptr %_106, align 1, !dbg !8976, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !8976
  %_109 = zext i1 %147 to i64, !dbg !8976
  %148 = icmp eq i64 %_109, 0, !dbg !8976
  br i1 %148, label %bb107, label %bb106, !dbg !8976

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8996
  %150 = zext i1 %149 to i8, !dbg !8996
  store i8 %150, ptr %0, align 1, !dbg !8996
  br label %bb298, !dbg !8996

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8997
  %152 = zext i1 %151 to i8, !dbg !8997
  store i8 %152, ptr %0, align 1, !dbg !8997
  br label %bb298, !dbg !8997

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_125 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h5c2a03e7394f086fE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_125, label %bb124, label %bb133, !dbg !8971

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !8972
  %_115 = xor i1 %_116, true, !dbg !8973
  br i1 %_115, label %bb114, label %bb118, !dbg !8973

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_593defa7938df50164d817f0cfd4d23a, i64 17) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !8975
  %155 = zext i1 %154 to i8, !dbg !8975
  store i8 %155, ptr %_121, align 1, !dbg !8975
  %156 = load i8, ptr %_121, align 1, !dbg !8975, !range !1596, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !8975
  %_124 = zext i1 %157 to i64, !dbg !8975
  %158 = icmp eq i64 %_124, 0, !dbg !8975
  br i1 %158, label %bb122, label %bb121, !dbg !8975

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !8976
  %160 = zext i1 %159 to i8, !dbg !8976
  store i8 %160, ptr %_117, align 1, !dbg !8976
  %161 = load i8, ptr %_117, align 1, !dbg !8976, !range !1596, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !8976
  %_120 = zext i1 %162 to i64, !dbg !8976
  %163 = icmp eq i64 %_120, 0, !dbg !8976
  br i1 %163, label %bb118, label %bb117, !dbg !8976

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8998
  %165 = zext i1 %164 to i8, !dbg !8998
  store i8 %165, ptr %0, align 1, !dbg !8998
  br label %bb298, !dbg !8998

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !8999
  %167 = zext i1 %166 to i8, !dbg !8999
  store i8 %167, ptr %0, align 1, !dbg !8999
  br label %bb298, !dbg !8999

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h3e6c54cbf743566eE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_136, label %bb135, label %bb144, !dbg !8971

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !8972
  %_126 = xor i1 %_127, true, !dbg !8973
  br i1 %_126, label %bb125, label %bb129, !dbg !8973

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_8d53f88f3d7a93cc8e077ad1f33a9104, i64 32) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_133) #8, !dbg !8975
  %170 = zext i1 %169 to i8, !dbg !8975
  store i8 %170, ptr %_132, align 1, !dbg !8975
  %171 = load i8, ptr %_132, align 1, !dbg !8975, !range !1596, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !8975
  %_135 = zext i1 %172 to i64, !dbg !8975
  %173 = icmp eq i64 %_135, 0, !dbg !8975
  br i1 %173, label %bb133, label %bb132, !dbg !8975

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_129) #8, !dbg !8976
  %175 = zext i1 %174 to i8, !dbg !8976
  store i8 %175, ptr %_128, align 1, !dbg !8976
  %176 = load i8, ptr %_128, align 1, !dbg !8976, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !8976
  %_131 = zext i1 %177 to i64, !dbg !8976
  %178 = icmp eq i64 %_131, 0, !dbg !8976
  br i1 %178, label %bb129, label %bb128, !dbg !8976

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9000
  %180 = zext i1 %179 to i8, !dbg !9000
  store i8 %180, ptr %0, align 1, !dbg !9000
  br label %bb298, !dbg !9000

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9001
  %182 = zext i1 %181 to i8, !dbg !9001
  store i8 %182, ptr %0, align 1, !dbg !9001
  br label %bb298, !dbg !9001

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_147 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hb8267a5a0570bff8E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_147, label %bb146, label %bb155, !dbg !8971

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !8972
  %_137 = xor i1 %_138, true, !dbg !8973
  br i1 %_137, label %bb136, label %bb140, !dbg !8973

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_1df2c1684cada007b2ee85606d3db575, i64 9) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_144) #8, !dbg !8975
  %185 = zext i1 %184 to i8, !dbg !8975
  store i8 %185, ptr %_143, align 1, !dbg !8975
  %186 = load i8, ptr %_143, align 1, !dbg !8975, !range !1596, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !8975
  %_146 = zext i1 %187 to i64, !dbg !8975
  %188 = icmp eq i64 %_146, 0, !dbg !8975
  br i1 %188, label %bb144, label %bb143, !dbg !8975

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_140) #8, !dbg !8976
  %190 = zext i1 %189 to i8, !dbg !8976
  store i8 %190, ptr %_139, align 1, !dbg !8976
  %191 = load i8, ptr %_139, align 1, !dbg !8976, !range !1596, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !8976
  %_142 = zext i1 %192 to i64, !dbg !8976
  %193 = icmp eq i64 %_142, 0, !dbg !8976
  br i1 %193, label %bb140, label %bb139, !dbg !8976

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9002
  %195 = zext i1 %194 to i8, !dbg !9002
  store i8 %195, ptr %0, align 1, !dbg !9002
  br label %bb298, !dbg !9002

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9003
  %197 = zext i1 %196 to i8, !dbg !9003
  store i8 %197, ptr %0, align 1, !dbg !9003
  br label %bb298, !dbg !9003

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h855d880cb3800a2aE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_158, label %bb157, label %bb166, !dbg !8971

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !8972
  %_148 = xor i1 %_149, true, !dbg !8973
  br i1 %_148, label %bb147, label %bb151, !dbg !8973

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6ba0ccf4bc0e7147ad03b9a461c3b871, i64 26) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_155) #8, !dbg !8975
  %200 = zext i1 %199 to i8, !dbg !8975
  store i8 %200, ptr %_154, align 1, !dbg !8975
  %201 = load i8, ptr %_154, align 1, !dbg !8975, !range !1596, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !8975
  %_157 = zext i1 %202 to i64, !dbg !8975
  %203 = icmp eq i64 %_157, 0, !dbg !8975
  br i1 %203, label %bb155, label %bb154, !dbg !8975

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_151) #8, !dbg !8976
  %205 = zext i1 %204 to i8, !dbg !8976
  store i8 %205, ptr %_150, align 1, !dbg !8976
  %206 = load i8, ptr %_150, align 1, !dbg !8976, !range !1596, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !8976
  %_153 = zext i1 %207 to i64, !dbg !8976
  %208 = icmp eq i64 %_153, 0, !dbg !8976
  br i1 %208, label %bb151, label %bb150, !dbg !8976

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9004
  %210 = zext i1 %209 to i8, !dbg !9004
  store i8 %210, ptr %0, align 1, !dbg !9004
  br label %bb298, !dbg !9004

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9005
  %212 = zext i1 %211 to i8, !dbg !9005
  store i8 %212, ptr %0, align 1, !dbg !9005
  br label %bb298, !dbg !9005

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_169 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h8279787cfb7f596fE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_169, label %bb168, label %bb177, !dbg !8971

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !8972
  %_159 = xor i1 %_160, true, !dbg !8973
  br i1 %_159, label %bb158, label %bb162, !dbg !8973

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_17d7257c05cbd2a0f0325627d40d56e5, i64 21) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_166) #8, !dbg !8975
  %215 = zext i1 %214 to i8, !dbg !8975
  store i8 %215, ptr %_165, align 1, !dbg !8975
  %216 = load i8, ptr %_165, align 1, !dbg !8975, !range !1596, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !8975
  %_168 = zext i1 %217 to i64, !dbg !8975
  %218 = icmp eq i64 %_168, 0, !dbg !8975
  br i1 %218, label %bb166, label %bb165, !dbg !8975

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_162) #8, !dbg !8976
  %220 = zext i1 %219 to i8, !dbg !8976
  store i8 %220, ptr %_161, align 1, !dbg !8976
  %221 = load i8, ptr %_161, align 1, !dbg !8976, !range !1596, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !8976
  %_164 = zext i1 %222 to i64, !dbg !8976
  %223 = icmp eq i64 %_164, 0, !dbg !8976
  br i1 %223, label %bb162, label %bb161, !dbg !8976

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9006
  %225 = zext i1 %224 to i8, !dbg !9006
  store i8 %225, ptr %0, align 1, !dbg !9006
  br label %bb298, !dbg !9006

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9007
  %227 = zext i1 %226 to i8, !dbg !9007
  store i8 %227, ptr %0, align 1, !dbg !9007
  br label %bb298, !dbg !9007

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17hdc4adb3941001f28E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_180, label %bb179, label %bb188, !dbg !8971

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !8972
  %_170 = xor i1 %_171, true, !dbg !8973
  br i1 %_170, label %bb169, label %bb173, !dbg !8973

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_06b7117b18584b484638bd2e31f2c0da, i64 8) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_177) #8, !dbg !8975
  %230 = zext i1 %229 to i8, !dbg !8975
  store i8 %230, ptr %_176, align 1, !dbg !8975
  %231 = load i8, ptr %_176, align 1, !dbg !8975, !range !1596, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !8975
  %_179 = zext i1 %232 to i64, !dbg !8975
  %233 = icmp eq i64 %_179, 0, !dbg !8975
  br i1 %233, label %bb177, label %bb176, !dbg !8975

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_173) #8, !dbg !8976
  %235 = zext i1 %234 to i8, !dbg !8976
  store i8 %235, ptr %_172, align 1, !dbg !8976
  %236 = load i8, ptr %_172, align 1, !dbg !8976, !range !1596, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !8976
  %_175 = zext i1 %237 to i64, !dbg !8976
  %238 = icmp eq i64 %_175, 0, !dbg !8976
  br i1 %238, label %bb173, label %bb172, !dbg !8976

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9008
  %240 = zext i1 %239 to i8, !dbg !9008
  store i8 %240, ptr %0, align 1, !dbg !9008
  br label %bb298, !dbg !9008

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9009
  %242 = zext i1 %241 to i8, !dbg !9009
  store i8 %242, ptr %0, align 1, !dbg !9009
  br label %bb298, !dbg !9009

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h5e2719c9524c2d4fE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_191, label %bb190, label %bb199, !dbg !8971

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_182 = trunc i8 %243 to i1, !dbg !8972
  %_181 = xor i1 %_182, true, !dbg !8973
  br i1 %_181, label %bb180, label %bb184, !dbg !8973

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_04eb80e29d7a8a2546c9d4a57ad0a35e, i64 4) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_188) #8, !dbg !8975
  %245 = zext i1 %244 to i8, !dbg !8975
  store i8 %245, ptr %_187, align 1, !dbg !8975
  %246 = load i8, ptr %_187, align 1, !dbg !8975, !range !1596, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !8975
  %_190 = zext i1 %247 to i64, !dbg !8975
  %248 = icmp eq i64 %_190, 0, !dbg !8975
  br i1 %248, label %bb188, label %bb187, !dbg !8975

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_184) #8, !dbg !8976
  %250 = zext i1 %249 to i8, !dbg !8976
  store i8 %250, ptr %_183, align 1, !dbg !8976
  %251 = load i8, ptr %_183, align 1, !dbg !8976, !range !1596, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !8976
  %_186 = zext i1 %252 to i64, !dbg !8976
  %253 = icmp eq i64 %_186, 0, !dbg !8976
  br i1 %253, label %bb184, label %bb183, !dbg !8976

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9010
  %255 = zext i1 %254 to i8, !dbg !9010
  store i8 %255, ptr %0, align 1, !dbg !9010
  br label %bb298, !dbg !9010

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9011
  %257 = zext i1 %256 to i8, !dbg !9011
  store i8 %257, ptr %0, align 1, !dbg !9011
  br label %bb298, !dbg !9011

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hb0b5768f46bec820E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_202, label %bb201, label %bb210, !dbg !8971

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_193 = trunc i8 %258 to i1, !dbg !8972
  %_192 = xor i1 %_193, true, !dbg !8973
  br i1 %_192, label %bb191, label %bb195, !dbg !8973

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_2167d3afaab2d6be8311548a92f121fd, i64 7) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_199) #8, !dbg !8975
  %260 = zext i1 %259 to i8, !dbg !8975
  store i8 %260, ptr %_198, align 1, !dbg !8975
  %261 = load i8, ptr %_198, align 1, !dbg !8975, !range !1596, !noundef !19
  %262 = trunc i8 %261 to i1, !dbg !8975
  %_201 = zext i1 %262 to i64, !dbg !8975
  %263 = icmp eq i64 %_201, 0, !dbg !8975
  br i1 %263, label %bb199, label %bb198, !dbg !8975

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_195) #8, !dbg !8976
  %265 = zext i1 %264 to i8, !dbg !8976
  store i8 %265, ptr %_194, align 1, !dbg !8976
  %266 = load i8, ptr %_194, align 1, !dbg !8976, !range !1596, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !8976
  %_197 = zext i1 %267 to i64, !dbg !8976
  %268 = icmp eq i64 %_197, 0, !dbg !8976
  br i1 %268, label %bb195, label %bb194, !dbg !8976

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9012
  %270 = zext i1 %269 to i8, !dbg !9012
  store i8 %270, ptr %0, align 1, !dbg !9012
  br label %bb298, !dbg !9012

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9013
  %272 = zext i1 %271 to i8, !dbg !9013
  store i8 %272, ptr %0, align 1, !dbg !9013
  br label %bb298, !dbg !9013

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_213 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hee33ccd8db6452a4E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_213, label %bb212, label %bb221, !dbg !8971

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_204 = trunc i8 %273 to i1, !dbg !8972
  %_203 = xor i1 %_204, true, !dbg !8973
  br i1 %_203, label %bb202, label %bb206, !dbg !8973

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_637e3d682feeec8699edeaa487077351, i64 10) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_210) #8, !dbg !8975
  %275 = zext i1 %274 to i8, !dbg !8975
  store i8 %275, ptr %_209, align 1, !dbg !8975
  %276 = load i8, ptr %_209, align 1, !dbg !8975, !range !1596, !noundef !19
  %277 = trunc i8 %276 to i1, !dbg !8975
  %_212 = zext i1 %277 to i64, !dbg !8975
  %278 = icmp eq i64 %_212, 0, !dbg !8975
  br i1 %278, label %bb210, label %bb209, !dbg !8975

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_206) #8, !dbg !8976
  %280 = zext i1 %279 to i8, !dbg !8976
  store i8 %280, ptr %_205, align 1, !dbg !8976
  %281 = load i8, ptr %_205, align 1, !dbg !8976, !range !1596, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !8976
  %_208 = zext i1 %282 to i64, !dbg !8976
  %283 = icmp eq i64 %_208, 0, !dbg !8976
  br i1 %283, label %bb206, label %bb205, !dbg !8976

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9014
  %285 = zext i1 %284 to i8, !dbg !9014
  store i8 %285, ptr %0, align 1, !dbg !9014
  br label %bb298, !dbg !9014

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9015
  %287 = zext i1 %286 to i8, !dbg !9015
  store i8 %287, ptr %0, align 1, !dbg !9015
  br label %bb298, !dbg !9015

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17hbed810aa58fd4d94E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_224, label %bb223, label %bb232, !dbg !8971

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_215 = trunc i8 %288 to i1, !dbg !8972
  %_214 = xor i1 %_215, true, !dbg !8973
  br i1 %_214, label %bb213, label %bb217, !dbg !8973

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_565fbeee76b78f614b45f0e4de60d327, i64 36) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_221) #8, !dbg !8975
  %290 = zext i1 %289 to i8, !dbg !8975
  store i8 %290, ptr %_220, align 1, !dbg !8975
  %291 = load i8, ptr %_220, align 1, !dbg !8975, !range !1596, !noundef !19
  %292 = trunc i8 %291 to i1, !dbg !8975
  %_223 = zext i1 %292 to i64, !dbg !8975
  %293 = icmp eq i64 %_223, 0, !dbg !8975
  br i1 %293, label %bb221, label %bb220, !dbg !8975

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_217) #8, !dbg !8976
  %295 = zext i1 %294 to i8, !dbg !8976
  store i8 %295, ptr %_216, align 1, !dbg !8976
  %296 = load i8, ptr %_216, align 1, !dbg !8976, !range !1596, !noundef !19
  %297 = trunc i8 %296 to i1, !dbg !8976
  %_219 = zext i1 %297 to i64, !dbg !8976
  %298 = icmp eq i64 %_219, 0, !dbg !8976
  br i1 %298, label %bb217, label %bb216, !dbg !8976

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9016
  %300 = zext i1 %299 to i8, !dbg !9016
  store i8 %300, ptr %0, align 1, !dbg !9016
  br label %bb298, !dbg !9016

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9017
  %302 = zext i1 %301 to i8, !dbg !9017
  store i8 %302, ptr %0, align 1, !dbg !9017
  br label %bb298, !dbg !9017

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_235 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hbc6c9ece02275536E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_235, label %bb234, label %bb243, !dbg !8971

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_226 = trunc i8 %303 to i1, !dbg !8972
  %_225 = xor i1 %_226, true, !dbg !8973
  br i1 %_225, label %bb224, label %bb228, !dbg !8973

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_9cab844b3adefa1cf8a3e1fb50b53e8b, i64 33) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_232) #8, !dbg !8975
  %305 = zext i1 %304 to i8, !dbg !8975
  store i8 %305, ptr %_231, align 1, !dbg !8975
  %306 = load i8, ptr %_231, align 1, !dbg !8975, !range !1596, !noundef !19
  %307 = trunc i8 %306 to i1, !dbg !8975
  %_234 = zext i1 %307 to i64, !dbg !8975
  %308 = icmp eq i64 %_234, 0, !dbg !8975
  br i1 %308, label %bb232, label %bb231, !dbg !8975

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_228) #8, !dbg !8976
  %310 = zext i1 %309 to i8, !dbg !8976
  store i8 %310, ptr %_227, align 1, !dbg !8976
  %311 = load i8, ptr %_227, align 1, !dbg !8976, !range !1596, !noundef !19
  %312 = trunc i8 %311 to i1, !dbg !8976
  %_230 = zext i1 %312 to i64, !dbg !8976
  %313 = icmp eq i64 %_230, 0, !dbg !8976
  br i1 %313, label %bb228, label %bb227, !dbg !8976

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9018
  %315 = zext i1 %314 to i8, !dbg !9018
  store i8 %315, ptr %0, align 1, !dbg !9018
  br label %bb298, !dbg !9018

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9019
  %317 = zext i1 %316 to i8, !dbg !9019
  store i8 %317, ptr %0, align 1, !dbg !9019
  br label %bb298, !dbg !9019

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_246 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h7ceeeb370d9472beE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_246, label %bb245, label %bb254, !dbg !8971

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_237 = trunc i8 %318 to i1, !dbg !8972
  %_236 = xor i1 %_237, true, !dbg !8973
  br i1 %_236, label %bb235, label %bb239, !dbg !8973

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3f25cddaa33e0015fc60a6f4108cdb86, i64 19) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_243) #8, !dbg !8975
  %320 = zext i1 %319 to i8, !dbg !8975
  store i8 %320, ptr %_242, align 1, !dbg !8975
  %321 = load i8, ptr %_242, align 1, !dbg !8975, !range !1596, !noundef !19
  %322 = trunc i8 %321 to i1, !dbg !8975
  %_245 = zext i1 %322 to i64, !dbg !8975
  %323 = icmp eq i64 %_245, 0, !dbg !8975
  br i1 %323, label %bb243, label %bb242, !dbg !8975

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_239) #8, !dbg !8976
  %325 = zext i1 %324 to i8, !dbg !8976
  store i8 %325, ptr %_238, align 1, !dbg !8976
  %326 = load i8, ptr %_238, align 1, !dbg !8976, !range !1596, !noundef !19
  %327 = trunc i8 %326 to i1, !dbg !8976
  %_241 = zext i1 %327 to i64, !dbg !8976
  %328 = icmp eq i64 %_241, 0, !dbg !8976
  br i1 %328, label %bb239, label %bb238, !dbg !8976

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9020
  %330 = zext i1 %329 to i8, !dbg !9020
  store i8 %330, ptr %0, align 1, !dbg !9020
  br label %bb298, !dbg !9020

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9021
  %332 = zext i1 %331 to i8, !dbg !9021
  store i8 %332, ptr %0, align 1, !dbg !9021
  br label %bb298, !dbg !9021

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_257 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17hc77d1d0574e10c96E"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_257, label %bb256, label %bb265, !dbg !8971

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_248 = trunc i8 %333 to i1, !dbg !8972
  %_247 = xor i1 %_248, true, !dbg !8973
  br i1 %_247, label %bb246, label %bb250, !dbg !8973

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_254) #8, !dbg !8975
  %335 = zext i1 %334 to i8, !dbg !8975
  store i8 %335, ptr %_253, align 1, !dbg !8975
  %336 = load i8, ptr %_253, align 1, !dbg !8975, !range !1596, !noundef !19
  %337 = trunc i8 %336 to i1, !dbg !8975
  %_256 = zext i1 %337 to i64, !dbg !8975
  %338 = icmp eq i64 %_256, 0, !dbg !8975
  br i1 %338, label %bb254, label %bb253, !dbg !8975

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_250) #8, !dbg !8976
  %340 = zext i1 %339 to i8, !dbg !8976
  store i8 %340, ptr %_249, align 1, !dbg !8976
  %341 = load i8, ptr %_249, align 1, !dbg !8976, !range !1596, !noundef !19
  %342 = trunc i8 %341 to i1, !dbg !8976
  %_252 = zext i1 %342 to i64, !dbg !8976
  %343 = icmp eq i64 %_252, 0, !dbg !8976
  br i1 %343, label %bb250, label %bb249, !dbg !8976

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9022
  %345 = zext i1 %344 to i8, !dbg !9022
  store i8 %345, ptr %0, align 1, !dbg !9022
  br label %bb298, !dbg !9022

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9023
  %347 = zext i1 %346 to i8, !dbg !9023
  store i8 %347, ptr %0, align 1, !dbg !9023
  br label %bb298, !dbg !9023

bb265:                                            ; preds = %bb261, %bb254
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_268 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h64400a4cf2c141ebE"(ptr align 8 %self) #8, !dbg !8971
  br i1 %_268, label %bb267, label %bb276, !dbg !8971

bb256:                                            ; preds = %bb254
  %348 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_259 = trunc i8 %348 to i1, !dbg !8972
  %_258 = xor i1 %_259, true, !dbg !8973
  br i1 %_258, label %bb257, label %bb261, !dbg !8973

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_878468e6ca3ee071fdc9642b45f9e302, i64 24) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_265) #8, !dbg !8975
  %350 = zext i1 %349 to i8, !dbg !8975
  store i8 %350, ptr %_264, align 1, !dbg !8975
  %351 = load i8, ptr %_264, align 1, !dbg !8975, !range !1596, !noundef !19
  %352 = trunc i8 %351 to i1, !dbg !8975
  %_267 = zext i1 %352 to i64, !dbg !8975
  %353 = icmp eq i64 %_267, 0, !dbg !8975
  br i1 %353, label %bb265, label %bb264, !dbg !8975

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_261) #8, !dbg !8976
  %355 = zext i1 %354 to i8, !dbg !8976
  store i8 %355, ptr %_260, align 1, !dbg !8976
  %356 = load i8, ptr %_260, align 1, !dbg !8976, !range !1596, !noundef !19
  %357 = trunc i8 %356 to i1, !dbg !8976
  %_263 = zext i1 %357 to i64, !dbg !8976
  %358 = icmp eq i64 %_263, 0, !dbg !8976
  br i1 %358, label %bb261, label %bb260, !dbg !8976

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9024
  %360 = zext i1 %359 to i8, !dbg !9024
  store i8 %360, ptr %0, align 1, !dbg !9024
  br label %bb298, !dbg !9024

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9025
  %362 = zext i1 %361 to i8, !dbg !9025
  store i8 %362, ptr %0, align 1, !dbg !9025
  br label %bb298, !dbg !9025

bb276:                                            ; preds = %bb272, %bb265
  %_280 = load i64, ptr %self, align 8, !dbg !9026, !noundef !19
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h8f51c94e74e5a7c6E() #8, !dbg !9027
  store i64 %363, ptr %_284, align 8, !dbg !9027
; call x86_64::registers::control::Cr4Flags::bits
  %_282 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17hffa3f39462562a92E(ptr align 8 %_284) #8, !dbg !9027
  %_281 = xor i64 %_282, -1, !dbg !9028
  %364 = and i64 %_280, %_281, !dbg !9026
  store i64 %364, ptr %extra_bits, align 8, !dbg !9026
  %365 = load i64, ptr %extra_bits, align 8, !dbg !9029, !noundef !19
  %366 = icmp eq i64 %365, 0, !dbg !9029
  br i1 %366, label %bb292, label %bb279, !dbg !9029

bb267:                                            ; preds = %bb265
  %367 = load i8, ptr %first, align 1, !dbg !8972, !range !1596, !noundef !19
  %_270 = trunc i8 %367 to i1, !dbg !8972
  %_269 = xor i1 %_270, true, !dbg !8973
  br i1 %_269, label %bb268, label %bb272, !dbg !8973

bb272:                                            ; preds = %bb268, %bb267
  store i8 0, ptr %first, align 1, !dbg !8974
; call core::fmt::Formatter::write_str
  %_276 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_de1297b283ef11133563bc0f4439f8ff, i64 25) #8, !dbg !8975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_276) #8, !dbg !8975
  %369 = zext i1 %368 to i8, !dbg !8975
  store i8 %369, ptr %_275, align 1, !dbg !8975
  %370 = load i8, ptr %_275, align 1, !dbg !8975, !range !1596, !noundef !19
  %371 = trunc i8 %370 to i1, !dbg !8975
  %_278 = zext i1 %371 to i64, !dbg !8975
  %372 = icmp eq i64 %_278, 0, !dbg !8975
  br i1 %372, label %bb276, label %bb275, !dbg !8975

bb268:                                            ; preds = %bb267
; call core::fmt::Formatter::write_str
  %_272 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_272) #8, !dbg !8976
  %374 = zext i1 %373 to i8, !dbg !8976
  store i8 %374, ptr %_271, align 1, !dbg !8976
  %375 = load i8, ptr %_271, align 1, !dbg !8976, !range !1596, !noundef !19
  %376 = trunc i8 %375 to i1, !dbg !8976
  %_274 = zext i1 %376 to i64, !dbg !8976
  %377 = icmp eq i64 %_274, 0, !dbg !8976
  br i1 %377, label %bb272, label %bb271, !dbg !8976

bb271:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9030
  %379 = zext i1 %378 to i8, !dbg !9030
  store i8 %379, ptr %0, align 1, !dbg !9030
  br label %bb298, !dbg !9030

bb275:                                            ; preds = %bb272
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %380 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9031
  %381 = zext i1 %380 to i8, !dbg !9031
  store i8 %381, ptr %0, align 1, !dbg !9031
  br label %bb298, !dbg !9031

bb292:                                            ; preds = %bb287, %bb276
  %382 = load i8, ptr %first, align 1, !dbg !9032, !range !1596, !noundef !19
  %_299 = trunc i8 %382 to i1, !dbg !9032
  br i1 %_299, label %bb293, label %bb297, !dbg !9032

bb279:                                            ; preds = %bb276
  %383 = load i8, ptr %first, align 1, !dbg !9033, !range !1596, !noundef !19
  %_286 = trunc i8 %383 to i1, !dbg !9033
  %_285 = xor i1 %_286, true, !dbg !9034
  br i1 %_285, label %bb280, label %bb284, !dbg !9034

bb284:                                            ; preds = %bb280, %bb279
  store i8 0, ptr %first, align 1, !dbg !9035
; call core::fmt::Formatter::write_str
  %_292 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9036
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %384 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_292) #8, !dbg !9036
  %385 = zext i1 %384 to i8, !dbg !9036
  store i8 %385, ptr %_291, align 1, !dbg !9036
  %386 = load i8, ptr %_291, align 1, !dbg !9036, !range !1596, !noundef !19
  %387 = trunc i8 %386 to i1, !dbg !9036
  %_294 = zext i1 %387 to i64, !dbg !9036
  %388 = icmp eq i64 %_294, 0, !dbg !9036
  br i1 %388, label %bb287, label %bb288, !dbg !9036

bb280:                                            ; preds = %bb279
; call core::fmt::Formatter::write_str
  %_288 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9037
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_288) #8, !dbg !9037
  %390 = zext i1 %389 to i8, !dbg !9037
  store i8 %390, ptr %_287, align 1, !dbg !9037
  %391 = load i8, ptr %_287, align 1, !dbg !9037, !range !1596, !noundef !19
  %392 = trunc i8 %391 to i1, !dbg !9037
  %_290 = zext i1 %392 to i64, !dbg !9037
  %393 = icmp eq i64 %_290, 0, !dbg !9037
  br i1 %393, label %bb284, label %bb283, !dbg !9037

bb283:                                            ; preds = %bb280
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9038
  %395 = zext i1 %394 to i8, !dbg !9038
  store i8 %395, ptr %0, align 1, !dbg !9038
  br label %bb298, !dbg !9038

bb287:                                            ; preds = %bb284
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_296 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9039
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %396 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_296) #8, !dbg !9039
  %397 = zext i1 %396 to i8, !dbg !9039
  store i8 %397, ptr %_295, align 1, !dbg !9039
  %398 = load i8, ptr %_295, align 1, !dbg !9039, !range !1596, !noundef !19
  %399 = trunc i8 %398 to i1, !dbg !9039
  %_298 = zext i1 %399 to i64, !dbg !9039
  %400 = icmp eq i64 %_298, 0, !dbg !9039
  br i1 %400, label %bb292, label %bb291, !dbg !9039

bb288:                                            ; preds = %bb284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9040
  %402 = zext i1 %401 to i8, !dbg !9040
  store i8 %402, ptr %0, align 1, !dbg !9040
  br label %bb298, !dbg !9040

bb291:                                            ; preds = %bb287
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %403 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9041
  %404 = zext i1 %403 to i8, !dbg !9041
  store i8 %404, ptr %0, align 1, !dbg !9041
  br label %bb298, !dbg !9041

bb297:                                            ; preds = %bb293, %bb292
  store i8 0, ptr %0, align 1, !dbg !9042
  br label %bb298, !dbg !8978

bb293:                                            ; preds = %bb292
; call core::fmt::Formatter::write_str
  %_301 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9043
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %405 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_301) #8, !dbg !9043
  %406 = zext i1 %405 to i8, !dbg !9043
  store i8 %406, ptr %_300, align 1, !dbg !9043
  %407 = load i8, ptr %_300, align 1, !dbg !9043, !range !1596, !noundef !19
  %408 = trunc i8 %407 to i1, !dbg !9043
  %_303 = zext i1 %408 to i64, !dbg !9043
  %409 = icmp eq i64 %_303, 0, !dbg !9043
  br i1 %409, label %bb297, label %bb296, !dbg !9043

bb296:                                            ; preds = %bb293
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %410 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9044
  %411 = zext i1 %410 to i8, !dbg !9044
  store i8 %411, ptr %0, align 1, !dbg !9044
  br label %bb298, !dbg !9044

bb6:                                              ; No predecessors!
  unreachable, !dbg !8976
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h5e7025c74c026a0fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9045 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9048, metadata !DIExpression()), !dbg !9050
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9049, metadata !DIExpression()), !dbg !9051
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9052
  ret i1 %0, !dbg !9053
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h72a415cecd1eecd5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9054 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9057, metadata !DIExpression()), !dbg !9059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9058, metadata !DIExpression()), !dbg !9060
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9061
  ret i1 %0, !dbg !9062
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf0dcebf29001135eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9063 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9066, metadata !DIExpression()), !dbg !9068
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9067, metadata !DIExpression()), !dbg !9069
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9070
  ret i1 %0, !dbg !9071
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf8ead3b938e1de4aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9072 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9075, metadata !DIExpression()), !dbg !9077
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9076, metadata !DIExpression()), !dbg !9078
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9079
  ret i1 %0, !dbg !9080
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h8f51c94e74e5a7c6E() unnamed_addr #0 !dbg !9081 {
start:
  %0 = alloca i64, align 8
  store i64 33521663, ptr %0, align 8, !dbg !9084
  %1 = load i64, ptr %0, align 8, !dbg !9085, !noundef !19
  ret i64 %1, !dbg !9085
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17hffa3f39462562a92E(ptr align 8 %self) unnamed_addr #0 !dbg !9086 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9090, metadata !DIExpression()), !dbg !9091
  %0 = load i64, ptr %self, align 8, !dbg !9092, !noundef !19
  ret i64 %0, !dbg !9093
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hcfc8b471d2eb7dc6E"(ptr align 8 %self) unnamed_addr #0 !dbg !9094 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9100, metadata !DIExpression()), !dbg !9102
  br i1 false, label %bb2, label %bb1, !dbg !9102

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9102, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9102
  %1 = zext i1 %_5 to i8, !dbg !9102
  store i8 %1, ptr %_2, align 1, !dbg !9102
  br label %bb3, !dbg !9102

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9102
  br label %bb3, !dbg !9102

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9102, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9102
  br i1 %3, label %bb4, label %bb5, !dbg !9102

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9102, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !9102
  %4 = icmp eq i64 %_7, 1, !dbg !9102
  %5 = zext i1 %4 to i8, !dbg !9102
  store i8 %5, ptr %0, align 1, !dbg !9102
  br label %bb6, !dbg !9102

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9102
  br label %bb6, !dbg !9102

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9103, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9103
  ret i1 %7, !dbg !9103
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h8cfff08c1f39fef0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9104 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9106, metadata !DIExpression()), !dbg !9108
  br i1 false, label %bb2, label %bb1, !dbg !9108

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9108, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9108
  %1 = zext i1 %_5 to i8, !dbg !9108
  store i8 %1, ptr %_2, align 1, !dbg !9108
  br label %bb3, !dbg !9108

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9108
  br label %bb3, !dbg !9108

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9108, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9108
  br i1 %3, label %bb4, label %bb5, !dbg !9108

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9108, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !9108
  %4 = icmp eq i64 %_7, 2, !dbg !9108
  %5 = zext i1 %4 to i8, !dbg !9108
  store i8 %5, ptr %0, align 1, !dbg !9108
  br label %bb6, !dbg !9108

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9108
  br label %bb6, !dbg !9108

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9109, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9109
  ret i1 %7, !dbg !9109
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hdeac9481fd3a04e8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9110 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9112, metadata !DIExpression()), !dbg !9114
  br i1 false, label %bb2, label %bb1, !dbg !9114

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9114, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9114
  %1 = zext i1 %_5 to i8, !dbg !9114
  store i8 %1, ptr %_2, align 1, !dbg !9114
  br label %bb3, !dbg !9114

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9114
  br label %bb3, !dbg !9114

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9114, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9114
  br i1 %3, label %bb4, label %bb5, !dbg !9114

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9114, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !9114
  %4 = icmp eq i64 %_7, 4, !dbg !9114
  %5 = zext i1 %4 to i8, !dbg !9114
  store i8 %5, ptr %0, align 1, !dbg !9114
  br label %bb6, !dbg !9114

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9114
  br label %bb6, !dbg !9114

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9115, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9115
  ret i1 %7, !dbg !9115
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h46f23cf018978e7bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9116 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9118, metadata !DIExpression()), !dbg !9120
  br i1 false, label %bb2, label %bb1, !dbg !9120

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9120, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9120
  %1 = zext i1 %_5 to i8, !dbg !9120
  store i8 %1, ptr %_2, align 1, !dbg !9120
  br label %bb3, !dbg !9120

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9120
  br label %bb3, !dbg !9120

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9120, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9120
  br i1 %3, label %bb4, label %bb5, !dbg !9120

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9120, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !9120
  %4 = icmp eq i64 %_7, 8, !dbg !9120
  %5 = zext i1 %4 to i8, !dbg !9120
  store i8 %5, ptr %0, align 1, !dbg !9120
  br label %bb6, !dbg !9120

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9120
  br label %bb6, !dbg !9120

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9121, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9121
  ret i1 %7, !dbg !9121
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17hc0b1dc04aaaaa8acE"(ptr align 8 %self) unnamed_addr #0 !dbg !9122 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9124, metadata !DIExpression()), !dbg !9126
  br i1 false, label %bb2, label %bb1, !dbg !9126

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9126, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9126
  %1 = zext i1 %_5 to i8, !dbg !9126
  store i8 %1, ptr %_2, align 1, !dbg !9126
  br label %bb3, !dbg !9126

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9126
  br label %bb3, !dbg !9126

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9126, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9126
  br i1 %3, label %bb4, label %bb5, !dbg !9126

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9126, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !9126
  %4 = icmp eq i64 %_7, 16, !dbg !9126
  %5 = zext i1 %4 to i8, !dbg !9126
  store i8 %5, ptr %0, align 1, !dbg !9126
  br label %bb6, !dbg !9126

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9126
  br label %bb6, !dbg !9126

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9127, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9127
  ret i1 %7, !dbg !9127
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h0b46031194371e28E"(ptr align 8 %self) unnamed_addr #0 !dbg !9128 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9130, metadata !DIExpression()), !dbg !9132
  br i1 false, label %bb2, label %bb1, !dbg !9132

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9132, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9132
  %1 = zext i1 %_5 to i8, !dbg !9132
  store i8 %1, ptr %_2, align 1, !dbg !9132
  br label %bb3, !dbg !9132

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9132
  br label %bb3, !dbg !9132

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9132, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9132
  br i1 %3, label %bb4, label %bb5, !dbg !9132

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9132, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !9132
  %4 = icmp eq i64 %_7, 32, !dbg !9132
  %5 = zext i1 %4 to i8, !dbg !9132
  store i8 %5, ptr %0, align 1, !dbg !9132
  br label %bb6, !dbg !9132

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9132
  br label %bb6, !dbg !9132

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9133, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9133
  ret i1 %7, !dbg !9133
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h789fe25381f9736eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9134 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9136, metadata !DIExpression()), !dbg !9138
  br i1 false, label %bb2, label %bb1, !dbg !9138

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9138, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9138
  %1 = zext i1 %_5 to i8, !dbg !9138
  store i8 %1, ptr %_2, align 1, !dbg !9138
  br label %bb3, !dbg !9138

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9138
  br label %bb3, !dbg !9138

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9138, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9138
  br i1 %3, label %bb4, label %bb5, !dbg !9138

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9138, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !9138
  %4 = icmp eq i64 %_7, 64, !dbg !9138
  %5 = zext i1 %4 to i8, !dbg !9138
  store i8 %5, ptr %0, align 1, !dbg !9138
  br label %bb6, !dbg !9138

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9138
  br label %bb6, !dbg !9138

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9139, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9139
  ret i1 %7, !dbg !9139
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17hbfbd21ec84a8a3baE"(ptr align 8 %self) unnamed_addr #0 !dbg !9140 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9142, metadata !DIExpression()), !dbg !9144
  br i1 false, label %bb2, label %bb1, !dbg !9144

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9144, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9144
  %1 = zext i1 %_5 to i8, !dbg !9144
  store i8 %1, ptr %_2, align 1, !dbg !9144
  br label %bb3, !dbg !9144

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9144
  br label %bb3, !dbg !9144

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9144, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9144
  br i1 %3, label %bb4, label %bb5, !dbg !9144

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9144, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !9144
  %4 = icmp eq i64 %_7, 128, !dbg !9144
  %5 = zext i1 %4 to i8, !dbg !9144
  store i8 %5, ptr %0, align 1, !dbg !9144
  br label %bb6, !dbg !9144

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9144
  br label %bb6, !dbg !9144

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9145, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9145
  ret i1 %7, !dbg !9145
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9ff10773c7de6a0eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9146 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9148, metadata !DIExpression()), !dbg !9150
  br i1 false, label %bb2, label %bb1, !dbg !9150

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9150, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9150
  %1 = zext i1 %_5 to i8, !dbg !9150
  store i8 %1, ptr %_2, align 1, !dbg !9150
  br label %bb3, !dbg !9150

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9150
  br label %bb3, !dbg !9150

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9150, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9150
  br i1 %3, label %bb4, label %bb5, !dbg !9150

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9150, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !9150
  %4 = icmp eq i64 %_7, 256, !dbg !9150
  %5 = zext i1 %4 to i8, !dbg !9150
  store i8 %5, ptr %0, align 1, !dbg !9150
  br label %bb6, !dbg !9150

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9150
  br label %bb6, !dbg !9150

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9151, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9151
  ret i1 %7, !dbg !9151
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hc813c431f7299ab7E"(ptr align 8 %self) unnamed_addr #0 !dbg !9152 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9154, metadata !DIExpression()), !dbg !9156
  br i1 false, label %bb2, label %bb1, !dbg !9156

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9156, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9156
  %1 = zext i1 %_5 to i8, !dbg !9156
  store i8 %1, ptr %_2, align 1, !dbg !9156
  br label %bb3, !dbg !9156

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9156
  br label %bb3, !dbg !9156

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9156, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9156
  br i1 %3, label %bb4, label %bb5, !dbg !9156

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9156, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !9156
  %4 = icmp eq i64 %_7, 512, !dbg !9156
  %5 = zext i1 %4 to i8, !dbg !9156
  store i8 %5, ptr %0, align 1, !dbg !9156
  br label %bb6, !dbg !9156

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9156
  br label %bb6, !dbg !9156

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9157, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9157
  ret i1 %7, !dbg !9157
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h56269e88c3064688E"(ptr align 8 %self) unnamed_addr #0 !dbg !9158 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9160, metadata !DIExpression()), !dbg !9162
  br i1 false, label %bb2, label %bb1, !dbg !9162

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9162, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9162
  %1 = zext i1 %_5 to i8, !dbg !9162
  store i8 %1, ptr %_2, align 1, !dbg !9162
  br label %bb3, !dbg !9162

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9162
  br label %bb3, !dbg !9162

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9162, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9162
  br i1 %3, label %bb4, label %bb5, !dbg !9162

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9162, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !9162
  %4 = icmp eq i64 %_7, 1024, !dbg !9162
  %5 = zext i1 %4 to i8, !dbg !9162
  store i8 %5, ptr %0, align 1, !dbg !9162
  br label %bb6, !dbg !9162

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9162
  br label %bb6, !dbg !9162

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9163, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9163
  ret i1 %7, !dbg !9163
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h5c2a03e7394f086fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9164 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9166, metadata !DIExpression()), !dbg !9168
  br i1 false, label %bb2, label %bb1, !dbg !9168

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9168, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9168
  %1 = zext i1 %_5 to i8, !dbg !9168
  store i8 %1, ptr %_2, align 1, !dbg !9168
  br label %bb3, !dbg !9168

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9168
  br label %bb3, !dbg !9168

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9168, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9168
  br i1 %3, label %bb4, label %bb5, !dbg !9168

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9168, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !9168
  %4 = icmp eq i64 %_7, 2048, !dbg !9168
  %5 = zext i1 %4 to i8, !dbg !9168
  store i8 %5, ptr %0, align 1, !dbg !9168
  br label %bb6, !dbg !9168

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9168
  br label %bb6, !dbg !9168

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9169, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9169
  ret i1 %7, !dbg !9169
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h3e6c54cbf743566eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9170 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9172, metadata !DIExpression()), !dbg !9174
  br i1 false, label %bb2, label %bb1, !dbg !9174

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9174, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9174
  %1 = zext i1 %_5 to i8, !dbg !9174
  store i8 %1, ptr %_2, align 1, !dbg !9174
  br label %bb3, !dbg !9174

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9174
  br label %bb3, !dbg !9174

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9174, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9174
  br i1 %3, label %bb4, label %bb5, !dbg !9174

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9174, !noundef !19
  %_7 = and i64 %_8, 4096, !dbg !9174
  %4 = icmp eq i64 %_7, 4096, !dbg !9174
  %5 = zext i1 %4 to i8, !dbg !9174
  store i8 %5, ptr %0, align 1, !dbg !9174
  br label %bb6, !dbg !9174

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9174
  br label %bb6, !dbg !9174

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9175, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9175
  ret i1 %7, !dbg !9175
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hb8267a5a0570bff8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9176 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9178, metadata !DIExpression()), !dbg !9180
  br i1 false, label %bb2, label %bb1, !dbg !9180

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9180, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9180
  %1 = zext i1 %_5 to i8, !dbg !9180
  store i8 %1, ptr %_2, align 1, !dbg !9180
  br label %bb3, !dbg !9180

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9180
  br label %bb3, !dbg !9180

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9180, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9180
  br i1 %3, label %bb4, label %bb5, !dbg !9180

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9180, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !9180
  %4 = icmp eq i64 %_7, 8192, !dbg !9180
  %5 = zext i1 %4 to i8, !dbg !9180
  store i8 %5, ptr %0, align 1, !dbg !9180
  br label %bb6, !dbg !9180

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9180
  br label %bb6, !dbg !9180

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9181, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9181
  ret i1 %7, !dbg !9181
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h855d880cb3800a2aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9182 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9184, metadata !DIExpression()), !dbg !9186
  br i1 false, label %bb2, label %bb1, !dbg !9186

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9186, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9186
  %1 = zext i1 %_5 to i8, !dbg !9186
  store i8 %1, ptr %_2, align 1, !dbg !9186
  br label %bb3, !dbg !9186

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9186
  br label %bb3, !dbg !9186

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9186, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9186
  br i1 %3, label %bb4, label %bb5, !dbg !9186

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9186, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !9186
  %4 = icmp eq i64 %_7, 16384, !dbg !9186
  %5 = zext i1 %4 to i8, !dbg !9186
  store i8 %5, ptr %0, align 1, !dbg !9186
  br label %bb6, !dbg !9186

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9186
  br label %bb6, !dbg !9186

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9187, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9187
  ret i1 %7, !dbg !9187
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h8279787cfb7f596fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9188 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9190, metadata !DIExpression()), !dbg !9192
  br i1 false, label %bb2, label %bb1, !dbg !9192

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9192, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9192
  %1 = zext i1 %_5 to i8, !dbg !9192
  store i8 %1, ptr %_2, align 1, !dbg !9192
  br label %bb3, !dbg !9192

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9192
  br label %bb3, !dbg !9192

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9192, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9192
  br i1 %3, label %bb4, label %bb5, !dbg !9192

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9192, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !9192
  %4 = icmp eq i64 %_7, 65536, !dbg !9192
  %5 = zext i1 %4 to i8, !dbg !9192
  store i8 %5, ptr %0, align 1, !dbg !9192
  br label %bb6, !dbg !9192

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9192
  br label %bb6, !dbg !9192

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9193, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9193
  ret i1 %7, !dbg !9193
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17hdc4adb3941001f28E"(ptr align 8 %self) unnamed_addr #0 !dbg !9194 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9196, metadata !DIExpression()), !dbg !9198
  br i1 false, label %bb2, label %bb1, !dbg !9198

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9198, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9198
  %1 = zext i1 %_5 to i8, !dbg !9198
  store i8 %1, ptr %_2, align 1, !dbg !9198
  br label %bb3, !dbg !9198

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9198
  br label %bb3, !dbg !9198

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9198, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9198
  br i1 %3, label %bb4, label %bb5, !dbg !9198

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9198, !noundef !19
  %_7 = and i64 %_8, 131072, !dbg !9198
  %4 = icmp eq i64 %_7, 131072, !dbg !9198
  %5 = zext i1 %4 to i8, !dbg !9198
  store i8 %5, ptr %0, align 1, !dbg !9198
  br label %bb6, !dbg !9198

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9198
  br label %bb6, !dbg !9198

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9199, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9199
  ret i1 %7, !dbg !9199
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h5e2719c9524c2d4fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9200 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9202, metadata !DIExpression()), !dbg !9204
  br i1 false, label %bb2, label %bb1, !dbg !9204

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9204, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9204
  %1 = zext i1 %_5 to i8, !dbg !9204
  store i8 %1, ptr %_2, align 1, !dbg !9204
  br label %bb3, !dbg !9204

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9204
  br label %bb3, !dbg !9204

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9204, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9204
  br i1 %3, label %bb4, label %bb5, !dbg !9204

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9204, !noundef !19
  %_7 = and i64 %_8, 262144, !dbg !9204
  %4 = icmp eq i64 %_7, 262144, !dbg !9204
  %5 = zext i1 %4 to i8, !dbg !9204
  store i8 %5, ptr %0, align 1, !dbg !9204
  br label %bb6, !dbg !9204

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9204
  br label %bb6, !dbg !9204

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9205, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9205
  ret i1 %7, !dbg !9205
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hb0b5768f46bec820E"(ptr align 8 %self) unnamed_addr #0 !dbg !9206 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9208, metadata !DIExpression()), !dbg !9210
  br i1 false, label %bb2, label %bb1, !dbg !9210

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9210, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9210
  %1 = zext i1 %_5 to i8, !dbg !9210
  store i8 %1, ptr %_2, align 1, !dbg !9210
  br label %bb3, !dbg !9210

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9210
  br label %bb3, !dbg !9210

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9210, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9210
  br i1 %3, label %bb4, label %bb5, !dbg !9210

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9210, !noundef !19
  %_7 = and i64 %_8, 524288, !dbg !9210
  %4 = icmp eq i64 %_7, 524288, !dbg !9210
  %5 = zext i1 %4 to i8, !dbg !9210
  store i8 %5, ptr %0, align 1, !dbg !9210
  br label %bb6, !dbg !9210

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9210
  br label %bb6, !dbg !9210

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9211, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9211
  ret i1 %7, !dbg !9211
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hee33ccd8db6452a4E"(ptr align 8 %self) unnamed_addr #0 !dbg !9212 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9214, metadata !DIExpression()), !dbg !9216
  br i1 false, label %bb2, label %bb1, !dbg !9216

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9216, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9216
  %1 = zext i1 %_5 to i8, !dbg !9216
  store i8 %1, ptr %_2, align 1, !dbg !9216
  br label %bb3, !dbg !9216

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9216
  br label %bb3, !dbg !9216

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9216, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9216
  br i1 %3, label %bb4, label %bb5, !dbg !9216

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9216, !noundef !19
  %_7 = and i64 %_8, 1048576, !dbg !9216
  %4 = icmp eq i64 %_7, 1048576, !dbg !9216
  %5 = zext i1 %4 to i8, !dbg !9216
  store i8 %5, ptr %0, align 1, !dbg !9216
  br label %bb6, !dbg !9216

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9216
  br label %bb6, !dbg !9216

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9217, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9217
  ret i1 %7, !dbg !9217
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17hbed810aa58fd4d94E"(ptr align 8 %self) unnamed_addr #0 !dbg !9218 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9220, metadata !DIExpression()), !dbg !9222
  br i1 false, label %bb2, label %bb1, !dbg !9222

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9222, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9222
  %1 = zext i1 %_5 to i8, !dbg !9222
  store i8 %1, ptr %_2, align 1, !dbg !9222
  br label %bb3, !dbg !9222

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9222
  br label %bb3, !dbg !9222

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9222, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9222
  br i1 %3, label %bb4, label %bb5, !dbg !9222

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9222, !noundef !19
  %_7 = and i64 %_8, 2097152, !dbg !9222
  %4 = icmp eq i64 %_7, 2097152, !dbg !9222
  %5 = zext i1 %4 to i8, !dbg !9222
  store i8 %5, ptr %0, align 1, !dbg !9222
  br label %bb6, !dbg !9222

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9222
  br label %bb6, !dbg !9222

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9223, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9223
  ret i1 %7, !dbg !9223
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hbc6c9ece02275536E"(ptr align 8 %self) unnamed_addr #0 !dbg !9224 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9226, metadata !DIExpression()), !dbg !9228
  br i1 false, label %bb2, label %bb1, !dbg !9228

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9228, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9228
  %1 = zext i1 %_5 to i8, !dbg !9228
  store i8 %1, ptr %_2, align 1, !dbg !9228
  br label %bb3, !dbg !9228

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9228
  br label %bb3, !dbg !9228

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9228, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9228
  br i1 %3, label %bb4, label %bb5, !dbg !9228

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9228, !noundef !19
  %_7 = and i64 %_8, 4194304, !dbg !9228
  %4 = icmp eq i64 %_7, 4194304, !dbg !9228
  %5 = zext i1 %4 to i8, !dbg !9228
  store i8 %5, ptr %0, align 1, !dbg !9228
  br label %bb6, !dbg !9228

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9228
  br label %bb6, !dbg !9228

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9229, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9229
  ret i1 %7, !dbg !9229
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h7ceeeb370d9472beE"(ptr align 8 %self) unnamed_addr #0 !dbg !9230 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9232, metadata !DIExpression()), !dbg !9234
  br i1 false, label %bb2, label %bb1, !dbg !9234

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9234, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9234
  %1 = zext i1 %_5 to i8, !dbg !9234
  store i8 %1, ptr %_2, align 1, !dbg !9234
  br label %bb3, !dbg !9234

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9234
  br label %bb3, !dbg !9234

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9234, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9234
  br i1 %3, label %bb4, label %bb5, !dbg !9234

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9234, !noundef !19
  %_7 = and i64 %_8, 4194304, !dbg !9234
  %4 = icmp eq i64 %_7, 4194304, !dbg !9234
  %5 = zext i1 %4 to i8, !dbg !9234
  store i8 %5, ptr %0, align 1, !dbg !9234
  br label %bb6, !dbg !9234

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9234
  br label %bb6, !dbg !9234

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9235, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9235
  ret i1 %7, !dbg !9235
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17hc77d1d0574e10c96E"(ptr align 8 %self) unnamed_addr #0 !dbg !9236 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9238, metadata !DIExpression()), !dbg !9240
  br i1 false, label %bb2, label %bb1, !dbg !9240

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9240, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9240
  %1 = zext i1 %_5 to i8, !dbg !9240
  store i8 %1, ptr %_2, align 1, !dbg !9240
  br label %bb3, !dbg !9240

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9240
  br label %bb3, !dbg !9240

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9240, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9240
  br i1 %3, label %bb4, label %bb5, !dbg !9240

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9240, !noundef !19
  %_7 = and i64 %_8, 8388608, !dbg !9240
  %4 = icmp eq i64 %_7, 8388608, !dbg !9240
  %5 = zext i1 %4 to i8, !dbg !9240
  store i8 %5, ptr %0, align 1, !dbg !9240
  br label %bb6, !dbg !9240

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9240
  br label %bb6, !dbg !9240

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9241, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9241
  ret i1 %7, !dbg !9241
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h64400a4cf2c141ebE"(ptr align 8 %self) unnamed_addr #0 !dbg !9242 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9244, metadata !DIExpression()), !dbg !9246
  br i1 false, label %bb2, label %bb1, !dbg !9246

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9246, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9246
  %1 = zext i1 %_5 to i8, !dbg !9246
  store i8 %1, ptr %_2, align 1, !dbg !9246
  br label %bb3, !dbg !9246

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9246
  br label %bb3, !dbg !9246

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9246, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9246
  br i1 %3, label %bb4, label %bb5, !dbg !9246

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9246, !noundef !19
  %_7 = and i64 %_8, 16777216, !dbg !9246
  %4 = icmp eq i64 %_7, 16777216, !dbg !9246
  %5 = zext i1 %4 to i8, !dbg !9246
  store i8 %5, ptr %0, align 1, !dbg !9246
  br label %bb6, !dbg !9246

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9246
  br label %bb6, !dbg !9246

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9247, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9247
  ret i1 %7, !dbg !9247
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h325185170dc7ef23E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9248 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9255, metadata !DIExpression()), !dbg !9257
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9256, metadata !DIExpression()), !dbg !9257
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ef3cf46842062f323c057a8121f9703e, i64 3) #8, !dbg !9257
  ret i1 %0, !dbg !9258
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h2342f4724ccd6e8bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9259 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9266, metadata !DIExpression()), !dbg !9268
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9267, metadata !DIExpression()), !dbg !9268
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d91b9c784bde285b1963f8558d3383, i64 3) #8, !dbg !9268
  ret i1 %0, !dbg !9269
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h52f7f482842d2dc1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9270 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9277, metadata !DIExpression()), !dbg !9279
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9278, metadata !DIExpression()), !dbg !9279
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_377b59473549406b6f1ec59b10a6f930, i64 3) #8, !dbg !9279
  ret i1 %0, !dbg !9280
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h33e65d78db1cd6c1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9281 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9288, metadata !DIExpression()), !dbg !9290
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9289, metadata !DIExpression()), !dbg !9290
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, i64 3) #8, !dbg !9290
  ret i1 %0, !dbg !9291
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h48e9f84e60f97045E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9292 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9298, metadata !DIExpression()), !dbg !9300
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9299, metadata !DIExpression()), !dbg !9300
  %0 = load i8, ptr %self, align 1, !dbg !9300, !range !3183, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !9300
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9300

bb2:                                              ; preds = %start
  unreachable, !dbg !9300

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9300
  store ptr @alloc_ef3cf46842062f323c057a8121f9703e, ptr %1, align 8, !dbg !9300
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9300
  store i64 3, ptr %2, align 8, !dbg !9300
  br label %bb6, !dbg !9301

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9300
  store ptr @alloc_83d91b9c784bde285b1963f8558d3383, ptr %3, align 8, !dbg !9300
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9300
  store i64 3, ptr %4, align 8, !dbg !9300
  br label %bb6, !dbg !9301

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9300
  store ptr @alloc_377b59473549406b6f1ec59b10a6f930, ptr %5, align 8, !dbg !9300
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9300
  store i64 3, ptr %6, align 8, !dbg !9300
  br label %bb6, !dbg !9301

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9300
  store ptr @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, ptr %7, align 8, !dbg !9300
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9300
  store i64 3, ptr %8, align 8, !dbg !9300
  br label %bb6, !dbg !9301

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9300
  %10 = load ptr, ptr %9, align 8, !dbg !9300, !nonnull !19, !align !1571, !noundef !19
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9300
  %12 = load i64, ptr %11, align 8, !dbg !9300, !noundef !19
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9300
  ret i1 %13, !dbg !9302
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h80930c13de27a69fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9303 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9310, metadata !DIExpression()), !dbg !9312
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9311, metadata !DIExpression()), !dbg !9312
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_dc90d5a02695d507dad390ccee86a9a4, i64 3) #8, !dbg !9312
  ret i1 %0, !dbg !9313
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h75c7646e0ecff95aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9314 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9324, metadata !DIExpression()), !dbg !9414
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9326, metadata !DIExpression()), !dbg !9415
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9328, metadata !DIExpression()), !dbg !9416
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9330, metadata !DIExpression()), !dbg !9417
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9332, metadata !DIExpression()), !dbg !9418
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9334, metadata !DIExpression()), !dbg !9419
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9336, metadata !DIExpression()), !dbg !9420
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9338, metadata !DIExpression()), !dbg !9421
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9340, metadata !DIExpression()), !dbg !9422
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9342, metadata !DIExpression()), !dbg !9423
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9344, metadata !DIExpression()), !dbg !9424
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9346, metadata !DIExpression()), !dbg !9425
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9348, metadata !DIExpression()), !dbg !9426
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9350, metadata !DIExpression()), !dbg !9427
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9352, metadata !DIExpression()), !dbg !9428
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9354, metadata !DIExpression()), !dbg !9429
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9356, metadata !DIExpression()), !dbg !9430
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9358, metadata !DIExpression()), !dbg !9431
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9360, metadata !DIExpression()), !dbg !9432
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9362, metadata !DIExpression()), !dbg !9433
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9364, metadata !DIExpression()), !dbg !9434
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9366, metadata !DIExpression()), !dbg !9435
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9368, metadata !DIExpression()), !dbg !9436
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9370, metadata !DIExpression()), !dbg !9437
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9372, metadata !DIExpression()), !dbg !9438
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9374, metadata !DIExpression()), !dbg !9439
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9376, metadata !DIExpression()), !dbg !9440
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9378, metadata !DIExpression()), !dbg !9441
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9380, metadata !DIExpression()), !dbg !9442
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9382, metadata !DIExpression()), !dbg !9443
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9384, metadata !DIExpression()), !dbg !9444
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9386, metadata !DIExpression()), !dbg !9445
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9388, metadata !DIExpression()), !dbg !9446
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9390, metadata !DIExpression()), !dbg !9447
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9392, metadata !DIExpression()), !dbg !9448
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9394, metadata !DIExpression()), !dbg !9449
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9398, metadata !DIExpression()), !dbg !9450
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9400, metadata !DIExpression()), !dbg !9451
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9402, metadata !DIExpression()), !dbg !9452
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9404, metadata !DIExpression()), !dbg !9453
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9406, metadata !DIExpression()), !dbg !9454
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9408, metadata !DIExpression()), !dbg !9455
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9410, metadata !DIExpression()), !dbg !9456
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9412, metadata !DIExpression()), !dbg !9457
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9320, metadata !DIExpression()), !dbg !9458
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9321, metadata !DIExpression()), !dbg !9459
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9322, metadata !DIExpression()), !dbg !9460
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9396, metadata !DIExpression()), !dbg !9461
  store i8 1, ptr %first, align 1, !dbg !9462
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h0b7fdc76688fed46E"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_4, label %bb2, label %bb12, !dbg !9463

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h59ac4ea44e7e2f0eE"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_15, label %bb14, label %bb23, !dbg !9463

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9464
  %_5 = xor i1 %_6, true, !dbg !9465
  br i1 %_5, label %bb3, label %bb8, !dbg !9465

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_45c100c2168fcc3a2c8e8658d8fa72d9, i64 5) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !9467
  %3 = zext i1 %2 to i8, !dbg !9467
  store i8 %3, ptr %_11, align 1, !dbg !9467
  %4 = load i8, ptr %_11, align 1, !dbg !9467, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9467
  %_14 = zext i1 %5 to i64, !dbg !9467
  %6 = icmp eq i64 %_14, 0, !dbg !9467
  br i1 %6, label %bb12, label %bb11, !dbg !9467

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !9468
  %8 = zext i1 %7 to i8, !dbg !9468
  store i8 %8, ptr %_7, align 1, !dbg !9468
  %9 = load i8, ptr %_7, align 1, !dbg !9468, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9468
  %_10 = zext i1 %10 to i64, !dbg !9468
  %11 = icmp eq i64 %_10, 0, !dbg !9468
  br i1 %11, label %bb8, label %bb7, !dbg !9468

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9469
  %13 = zext i1 %12 to i8, !dbg !9469
  store i8 %13, ptr %0, align 1, !dbg !9469
  br label %bb122, !dbg !9469

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9470, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9470
  ret i1 %15, !dbg !9470

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9471
  %17 = zext i1 %16 to i8, !dbg !9471
  store i8 %17, ptr %0, align 1, !dbg !9471
  br label %bb122, !dbg !9471

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217ha5390eaf9eb05f80E"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_26, label %bb25, label %bb34, !dbg !9463

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !9464
  %_16 = xor i1 %_17, true, !dbg !9465
  br i1 %_16, label %bb15, label %bb19, !dbg !9465

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c836bdcb4a2196d4444e3ee070e29d4, i64 5) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !9467
  %20 = zext i1 %19 to i8, !dbg !9467
  store i8 %20, ptr %_22, align 1, !dbg !9467
  %21 = load i8, ptr %_22, align 1, !dbg !9467, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9467
  %_25 = zext i1 %22 to i64, !dbg !9467
  %23 = icmp eq i64 %_25, 0, !dbg !9467
  br i1 %23, label %bb23, label %bb22, !dbg !9467

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !9468
  %25 = zext i1 %24 to i8, !dbg !9468
  store i8 %25, ptr %_18, align 1, !dbg !9468
  %26 = load i8, ptr %_18, align 1, !dbg !9468, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9468
  %_21 = zext i1 %27 to i64, !dbg !9468
  %28 = icmp eq i64 %_21, 0, !dbg !9468
  br i1 %28, label %bb19, label %bb18, !dbg !9468

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9472
  %30 = zext i1 %29 to i8, !dbg !9472
  store i8 %30, ptr %0, align 1, !dbg !9472
  br label %bb122, !dbg !9472

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9473
  %32 = zext i1 %31 to i8, !dbg !9473
  store i8 %32, ptr %0, align 1, !dbg !9473
  br label %bb122, !dbg !9473

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h929c9f6c3564285cE"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_37, label %bb36, label %bb45, !dbg !9463

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !9464
  %_27 = xor i1 %_28, true, !dbg !9465
  br i1 %_27, label %bb26, label %bb30, !dbg !9465

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_85e5c2d27dd4c283004b374e4e05a65b, i64 5) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !9467
  %35 = zext i1 %34 to i8, !dbg !9467
  store i8 %35, ptr %_33, align 1, !dbg !9467
  %36 = load i8, ptr %_33, align 1, !dbg !9467, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9467
  %_36 = zext i1 %37 to i64, !dbg !9467
  %38 = icmp eq i64 %_36, 0, !dbg !9467
  br i1 %38, label %bb34, label %bb33, !dbg !9467

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !9468
  %40 = zext i1 %39 to i8, !dbg !9468
  store i8 %40, ptr %_29, align 1, !dbg !9468
  %41 = load i8, ptr %_29, align 1, !dbg !9468, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9468
  %_32 = zext i1 %42 to i64, !dbg !9468
  %43 = icmp eq i64 %_32, 0, !dbg !9468
  br i1 %43, label %bb30, label %bb29, !dbg !9468

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9474
  %45 = zext i1 %44 to i8, !dbg !9474
  store i8 %45, ptr %0, align 1, !dbg !9474
  br label %bb122, !dbg !9474

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9475
  %47 = zext i1 %46 to i8, !dbg !9475
  store i8 %47, ptr %0, align 1, !dbg !9475
  br label %bb122, !dbg !9475

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h1434fc57edf38fc2E"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_48, label %bb47, label %bb56, !dbg !9463

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !9464
  %_38 = xor i1 %_39, true, !dbg !9465
  br i1 %_38, label %bb37, label %bb41, !dbg !9465

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_42f9c29b8076e7504fa2e943015ad085, i64 5) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !9467
  %50 = zext i1 %49 to i8, !dbg !9467
  store i8 %50, ptr %_44, align 1, !dbg !9467
  %51 = load i8, ptr %_44, align 1, !dbg !9467, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9467
  %_47 = zext i1 %52 to i64, !dbg !9467
  %53 = icmp eq i64 %_47, 0, !dbg !9467
  br i1 %53, label %bb45, label %bb44, !dbg !9467

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !9468
  %55 = zext i1 %54 to i8, !dbg !9468
  store i8 %55, ptr %_40, align 1, !dbg !9468
  %56 = load i8, ptr %_40, align 1, !dbg !9468, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9468
  %_43 = zext i1 %57 to i64, !dbg !9468
  %58 = icmp eq i64 %_43, 0, !dbg !9468
  br i1 %58, label %bb41, label %bb40, !dbg !9468

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9476
  %60 = zext i1 %59 to i8, !dbg !9476
  store i8 %60, ptr %0, align 1, !dbg !9476
  br label %bb122, !dbg !9476

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9477
  %62 = zext i1 %61 to i8, !dbg !9477
  store i8 %62, ptr %0, align 1, !dbg !9477
  br label %bb122, !dbg !9477

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h2869e9e6ce940529E"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_59, label %bb58, label %bb67, !dbg !9463

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !9464
  %_49 = xor i1 %_50, true, !dbg !9465
  br i1 %_49, label %bb48, label %bb52, !dbg !9465

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_e01af9736b524006e5fb45ad54018c38, i64 4) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !9467
  %65 = zext i1 %64 to i8, !dbg !9467
  store i8 %65, ptr %_55, align 1, !dbg !9467
  %66 = load i8, ptr %_55, align 1, !dbg !9467, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9467
  %_58 = zext i1 %67 to i64, !dbg !9467
  %68 = icmp eq i64 %_58, 0, !dbg !9467
  br i1 %68, label %bb56, label %bb55, !dbg !9467

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !9468
  %70 = zext i1 %69 to i8, !dbg !9468
  store i8 %70, ptr %_51, align 1, !dbg !9468
  %71 = load i8, ptr %_51, align 1, !dbg !9468, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9468
  %_54 = zext i1 %72 to i64, !dbg !9468
  %73 = icmp eq i64 %_54, 0, !dbg !9468
  br i1 %73, label %bb52, label %bb51, !dbg !9468

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9478
  %75 = zext i1 %74 to i8, !dbg !9478
  store i8 %75, ptr %0, align 1, !dbg !9478
  br label %bb122, !dbg !9478

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9479
  %77 = zext i1 %76 to i8, !dbg !9479
  store i8 %77, ptr %0, align 1, !dbg !9479
  br label %bb122, !dbg !9479

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hae7d210a9af8f42cE"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_70, label %bb69, label %bb78, !dbg !9463

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !9464
  %_60 = xor i1 %_61, true, !dbg !9465
  br i1 %_60, label %bb59, label %bb63, !dbg !9465

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_13c8bdb08f493416890b902d07d83f53, i64 15) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !9467
  %80 = zext i1 %79 to i8, !dbg !9467
  store i8 %80, ptr %_66, align 1, !dbg !9467
  %81 = load i8, ptr %_66, align 1, !dbg !9467, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9467
  %_69 = zext i1 %82 to i64, !dbg !9467
  %83 = icmp eq i64 %_69, 0, !dbg !9467
  br i1 %83, label %bb67, label %bb66, !dbg !9467

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !9468
  %85 = zext i1 %84 to i8, !dbg !9468
  store i8 %85, ptr %_62, align 1, !dbg !9468
  %86 = load i8, ptr %_62, align 1, !dbg !9468, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9468
  %_65 = zext i1 %87 to i64, !dbg !9468
  %88 = icmp eq i64 %_65, 0, !dbg !9468
  br i1 %88, label %bb63, label %bb62, !dbg !9468

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9480
  %90 = zext i1 %89 to i8, !dbg !9480
  store i8 %90, ptr %0, align 1, !dbg !9480
  br label %bb122, !dbg !9480

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9481
  %92 = zext i1 %91 to i8, !dbg !9481
  store i8 %92, ptr %0, align 1, !dbg !9481
  br label %bb122, !dbg !9481

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h156d0365efc1a799E"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_81, label %bb80, label %bb89, !dbg !9463

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !9464
  %_71 = xor i1 %_72, true, !dbg !9465
  br i1 %_71, label %bb70, label %bb74, !dbg !9465

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c63ced38b85c362fb8956d2e446283a2, i64 4) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !9467
  %95 = zext i1 %94 to i8, !dbg !9467
  store i8 %95, ptr %_77, align 1, !dbg !9467
  %96 = load i8, ptr %_77, align 1, !dbg !9467, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9467
  %_80 = zext i1 %97 to i64, !dbg !9467
  %98 = icmp eq i64 %_80, 0, !dbg !9467
  br i1 %98, label %bb78, label %bb77, !dbg !9467

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !9468
  %100 = zext i1 %99 to i8, !dbg !9468
  store i8 %100, ptr %_73, align 1, !dbg !9468
  %101 = load i8, ptr %_73, align 1, !dbg !9468, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9468
  %_76 = zext i1 %102 to i64, !dbg !9468
  %103 = icmp eq i64 %_76, 0, !dbg !9468
  br i1 %103, label %bb74, label %bb73, !dbg !9468

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9482
  %105 = zext i1 %104 to i8, !dbg !9482
  store i8 %105, ptr %0, align 1, !dbg !9482
  br label %bb122, !dbg !9482

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9483
  %107 = zext i1 %106 to i8, !dbg !9483
  store i8 %107, ptr %0, align 1, !dbg !9483
  br label %bb122, !dbg !9483

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hef28cdde842c5ae1E"(ptr align 8 %self) #8, !dbg !9463
  br i1 %_92, label %bb91, label %bb100, !dbg !9463

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !9464
  %_82 = xor i1 %_83, true, !dbg !9465
  br i1 %_82, label %bb81, label %bb85, !dbg !9465

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_213388318503421ba921859d9840e0d0, i64 6) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !9467
  %110 = zext i1 %109 to i8, !dbg !9467
  store i8 %110, ptr %_88, align 1, !dbg !9467
  %111 = load i8, ptr %_88, align 1, !dbg !9467, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9467
  %_91 = zext i1 %112 to i64, !dbg !9467
  %113 = icmp eq i64 %_91, 0, !dbg !9467
  br i1 %113, label %bb89, label %bb88, !dbg !9467

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !9468
  %115 = zext i1 %114 to i8, !dbg !9468
  store i8 %115, ptr %_84, align 1, !dbg !9468
  %116 = load i8, ptr %_84, align 1, !dbg !9468, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9468
  %_87 = zext i1 %117 to i64, !dbg !9468
  %118 = icmp eq i64 %_87, 0, !dbg !9468
  br i1 %118, label %bb85, label %bb84, !dbg !9468

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9484
  %120 = zext i1 %119 to i8, !dbg !9484
  store i8 %120, ptr %0, align 1, !dbg !9484
  br label %bb122, !dbg !9484

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9485
  %122 = zext i1 %121 to i8, !dbg !9485
  store i8 %122, ptr %0, align 1, !dbg !9485
  br label %bb122, !dbg !9485

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !9486, !noundef !19
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h3b86c6b793ebd69fE() #8, !dbg !9487
  store i64 %123, ptr %_108, align 8, !dbg !9487
; call x86_64::registers::debug::Dr6Flags::bits
  %_106 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h6638519628838469E(ptr align 8 %_108) #8, !dbg !9487
  %_105 = xor i64 %_106, -1, !dbg !9488
  %124 = and i64 %_104, %_105, !dbg !9486
  store i64 %124, ptr %extra_bits, align 8, !dbg !9486
  %125 = load i64, ptr %extra_bits, align 8, !dbg !9489, !noundef !19
  %126 = icmp eq i64 %125, 0, !dbg !9489
  br i1 %126, label %bb116, label %bb103, !dbg !9489

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !9464, !range !1596, !noundef !19
  %_94 = trunc i8 %127 to i1, !dbg !9464
  %_93 = xor i1 %_94, true, !dbg !9465
  br i1 %_93, label %bb92, label %bb96, !dbg !9465

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9466
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_0d9a022618f873ac219bcced4b49b3c4, i64 3) #8, !dbg !9467
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !9467
  %129 = zext i1 %128 to i8, !dbg !9467
  store i8 %129, ptr %_99, align 1, !dbg !9467
  %130 = load i8, ptr %_99, align 1, !dbg !9467, !range !1596, !noundef !19
  %131 = trunc i8 %130 to i1, !dbg !9467
  %_102 = zext i1 %131 to i64, !dbg !9467
  %132 = icmp eq i64 %_102, 0, !dbg !9467
  br i1 %132, label %bb100, label %bb99, !dbg !9467

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !9468
  %134 = zext i1 %133 to i8, !dbg !9468
  store i8 %134, ptr %_95, align 1, !dbg !9468
  %135 = load i8, ptr %_95, align 1, !dbg !9468, !range !1596, !noundef !19
  %136 = trunc i8 %135 to i1, !dbg !9468
  %_98 = zext i1 %136 to i64, !dbg !9468
  %137 = icmp eq i64 %_98, 0, !dbg !9468
  br i1 %137, label %bb96, label %bb95, !dbg !9468

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9490
  %139 = zext i1 %138 to i8, !dbg !9490
  store i8 %139, ptr %0, align 1, !dbg !9490
  br label %bb122, !dbg !9490

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9491
  %141 = zext i1 %140 to i8, !dbg !9491
  store i8 %141, ptr %0, align 1, !dbg !9491
  br label %bb122, !dbg !9491

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !9492, !range !1596, !noundef !19
  %_123 = trunc i8 %142 to i1, !dbg !9492
  br i1 %_123, label %bb117, label %bb121, !dbg !9492

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !9493, !range !1596, !noundef !19
  %_110 = trunc i8 %143 to i1, !dbg !9493
  %_109 = xor i1 %_110, true, !dbg !9494
  br i1 %_109, label %bb104, label %bb108, !dbg !9494

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !9495
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9496
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_116) #8, !dbg !9496
  %145 = zext i1 %144 to i8, !dbg !9496
  store i8 %145, ptr %_115, align 1, !dbg !9496
  %146 = load i8, ptr %_115, align 1, !dbg !9496, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9496
  %_118 = zext i1 %147 to i64, !dbg !9496
  %148 = icmp eq i64 %_118, 0, !dbg !9496
  br i1 %148, label %bb111, label %bb112, !dbg !9496

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9497
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_112) #8, !dbg !9497
  %150 = zext i1 %149 to i8, !dbg !9497
  store i8 %150, ptr %_111, align 1, !dbg !9497
  %151 = load i8, ptr %_111, align 1, !dbg !9497, !range !1596, !noundef !19
  %152 = trunc i8 %151 to i1, !dbg !9497
  %_114 = zext i1 %152 to i64, !dbg !9497
  %153 = icmp eq i64 %_114, 0, !dbg !9497
  br i1 %153, label %bb108, label %bb107, !dbg !9497

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9498
  %155 = zext i1 %154 to i8, !dbg !9498
  store i8 %155, ptr %0, align 1, !dbg !9498
  br label %bb122, !dbg !9498

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_120) #8, !dbg !9499
  %157 = zext i1 %156 to i8, !dbg !9499
  store i8 %157, ptr %_119, align 1, !dbg !9499
  %158 = load i8, ptr %_119, align 1, !dbg !9499, !range !1596, !noundef !19
  %159 = trunc i8 %158 to i1, !dbg !9499
  %_122 = zext i1 %159 to i64, !dbg !9499
  %160 = icmp eq i64 %_122, 0, !dbg !9499
  br i1 %160, label %bb116, label %bb115, !dbg !9499

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9500
  %162 = zext i1 %161 to i8, !dbg !9500
  store i8 %162, ptr %0, align 1, !dbg !9500
  br label %bb122, !dbg !9500

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9501
  %164 = zext i1 %163 to i8, !dbg !9501
  store i8 %164, ptr %0, align 1, !dbg !9501
  br label %bb122, !dbg !9501

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !9502
  br label %bb122, !dbg !9470

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_125) #8, !dbg !9503
  %166 = zext i1 %165 to i8, !dbg !9503
  store i8 %166, ptr %_124, align 1, !dbg !9503
  %167 = load i8, ptr %_124, align 1, !dbg !9503, !range !1596, !noundef !19
  %168 = trunc i8 %167 to i1, !dbg !9503
  %_127 = zext i1 %168 to i64, !dbg !9503
  %169 = icmp eq i64 %_127, 0, !dbg !9503
  br i1 %169, label %bb121, label %bb120, !dbg !9503

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9504
  %171 = zext i1 %170 to i8, !dbg !9504
  store i8 %171, ptr %0, align 1, !dbg !9504
  br label %bb122, !dbg !9504

bb6:                                              ; No predecessors!
  unreachable, !dbg !9468
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17he01117186dc11c47E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9505 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9508, metadata !DIExpression()), !dbg !9510
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9509, metadata !DIExpression()), !dbg !9511
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9512
  ret i1 %0, !dbg !9513
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4dfdf57d280485b5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9514 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9517, metadata !DIExpression()), !dbg !9519
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9518, metadata !DIExpression()), !dbg !9520
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9521
  ret i1 %0, !dbg !9522
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h7248ff8c94a0a1c1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9523 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9526, metadata !DIExpression()), !dbg !9528
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9527, metadata !DIExpression()), !dbg !9529
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9530
  ret i1 %0, !dbg !9531
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc18cdcf54f86907dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9532 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9535, metadata !DIExpression()), !dbg !9537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9536, metadata !DIExpression()), !dbg !9538
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9539
  ret i1 %0, !dbg !9540
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h3b86c6b793ebd69fE() unnamed_addr #0 !dbg !9541 {
start:
  %0 = alloca i64, align 8
  store i64 122895, ptr %0, align 8, !dbg !9544
  %1 = load i64, ptr %0, align 8, !dbg !9545, !noundef !19
  ret i64 %1, !dbg !9545
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h6638519628838469E(ptr align 8 %self) unnamed_addr #0 !dbg !9546 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9550, metadata !DIExpression()), !dbg !9551
  %0 = load i64, ptr %self, align 8, !dbg !9552, !noundef !19
  ret i64 %0, !dbg !9553
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h0b7fdc76688fed46E"(ptr align 8 %self) unnamed_addr #0 !dbg !9554 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9560, metadata !DIExpression()), !dbg !9562
  br i1 false, label %bb2, label %bb1, !dbg !9562

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9562, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9562
  %1 = zext i1 %_5 to i8, !dbg !9562
  store i8 %1, ptr %_2, align 1, !dbg !9562
  br label %bb3, !dbg !9562

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9562
  br label %bb3, !dbg !9562

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9562, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9562
  br i1 %3, label %bb4, label %bb5, !dbg !9562

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9562, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !9562
  %4 = icmp eq i64 %_7, 1, !dbg !9562
  %5 = zext i1 %4 to i8, !dbg !9562
  store i8 %5, ptr %0, align 1, !dbg !9562
  br label %bb6, !dbg !9562

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9562
  br label %bb6, !dbg !9562

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9563, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9563
  ret i1 %7, !dbg !9563
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h59ac4ea44e7e2f0eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9564 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9566, metadata !DIExpression()), !dbg !9568
  br i1 false, label %bb2, label %bb1, !dbg !9568

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9568, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9568
  %1 = zext i1 %_5 to i8, !dbg !9568
  store i8 %1, ptr %_2, align 1, !dbg !9568
  br label %bb3, !dbg !9568

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9568
  br label %bb3, !dbg !9568

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9568, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9568
  br i1 %3, label %bb4, label %bb5, !dbg !9568

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9568, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !9568
  %4 = icmp eq i64 %_7, 2, !dbg !9568
  %5 = zext i1 %4 to i8, !dbg !9568
  store i8 %5, ptr %0, align 1, !dbg !9568
  br label %bb6, !dbg !9568

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9568
  br label %bb6, !dbg !9568

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9569, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9569
  ret i1 %7, !dbg !9569
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217ha5390eaf9eb05f80E"(ptr align 8 %self) unnamed_addr #0 !dbg !9570 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9572, metadata !DIExpression()), !dbg !9574
  br i1 false, label %bb2, label %bb1, !dbg !9574

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9574, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9574
  %1 = zext i1 %_5 to i8, !dbg !9574
  store i8 %1, ptr %_2, align 1, !dbg !9574
  br label %bb3, !dbg !9574

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9574
  br label %bb3, !dbg !9574

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9574, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9574
  br i1 %3, label %bb4, label %bb5, !dbg !9574

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9574, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !9574
  %4 = icmp eq i64 %_7, 4, !dbg !9574
  %5 = zext i1 %4 to i8, !dbg !9574
  store i8 %5, ptr %0, align 1, !dbg !9574
  br label %bb6, !dbg !9574

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9574
  br label %bb6, !dbg !9574

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9575, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9575
  ret i1 %7, !dbg !9575
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h929c9f6c3564285cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9576 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9578, metadata !DIExpression()), !dbg !9580
  br i1 false, label %bb2, label %bb1, !dbg !9580

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9580, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9580
  %1 = zext i1 %_5 to i8, !dbg !9580
  store i8 %1, ptr %_2, align 1, !dbg !9580
  br label %bb3, !dbg !9580

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9580
  br label %bb3, !dbg !9580

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9580, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9580
  br i1 %3, label %bb4, label %bb5, !dbg !9580

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9580, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !9580
  %4 = icmp eq i64 %_7, 8, !dbg !9580
  %5 = zext i1 %4 to i8, !dbg !9580
  store i8 %5, ptr %0, align 1, !dbg !9580
  br label %bb6, !dbg !9580

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9580
  br label %bb6, !dbg !9580

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9581, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9581
  ret i1 %7, !dbg !9581
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h1434fc57edf38fc2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9582 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9584, metadata !DIExpression()), !dbg !9586
  br i1 false, label %bb2, label %bb1, !dbg !9586

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9586, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9586
  %1 = zext i1 %_5 to i8, !dbg !9586
  store i8 %1, ptr %_2, align 1, !dbg !9586
  br label %bb3, !dbg !9586

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9586
  br label %bb3, !dbg !9586

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9586, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9586
  br i1 %3, label %bb4, label %bb5, !dbg !9586

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9586, !noundef !19
  %_7 = and i64 %_8, 15, !dbg !9586
  %4 = icmp eq i64 %_7, 15, !dbg !9586
  %5 = zext i1 %4 to i8, !dbg !9586
  store i8 %5, ptr %0, align 1, !dbg !9586
  br label %bb6, !dbg !9586

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9586
  br label %bb6, !dbg !9586

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9587, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9587
  ret i1 %7, !dbg !9587
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h2869e9e6ce940529E"(ptr align 8 %self) unnamed_addr #0 !dbg !9588 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9590, metadata !DIExpression()), !dbg !9592
  br i1 false, label %bb2, label %bb1, !dbg !9592

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9592, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9592
  %1 = zext i1 %_5 to i8, !dbg !9592
  store i8 %1, ptr %_2, align 1, !dbg !9592
  br label %bb3, !dbg !9592

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9592
  br label %bb3, !dbg !9592

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9592, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9592
  br i1 %3, label %bb4, label %bb5, !dbg !9592

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9592, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !9592
  %4 = icmp eq i64 %_7, 8192, !dbg !9592
  %5 = zext i1 %4 to i8, !dbg !9592
  store i8 %5, ptr %0, align 1, !dbg !9592
  br label %bb6, !dbg !9592

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9592
  br label %bb6, !dbg !9592

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9593, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9593
  ret i1 %7, !dbg !9593
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hae7d210a9af8f42cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9594 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9596, metadata !DIExpression()), !dbg !9598
  br i1 false, label %bb2, label %bb1, !dbg !9598

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9598, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9598
  %1 = zext i1 %_5 to i8, !dbg !9598
  store i8 %1, ptr %_2, align 1, !dbg !9598
  br label %bb3, !dbg !9598

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9598
  br label %bb3, !dbg !9598

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9598, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9598
  br i1 %3, label %bb4, label %bb5, !dbg !9598

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9598, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !9598
  %4 = icmp eq i64 %_7, 16384, !dbg !9598
  %5 = zext i1 %4 to i8, !dbg !9598
  store i8 %5, ptr %0, align 1, !dbg !9598
  br label %bb6, !dbg !9598

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9598
  br label %bb6, !dbg !9598

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9599, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9599
  ret i1 %7, !dbg !9599
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h156d0365efc1a799E"(ptr align 8 %self) unnamed_addr #0 !dbg !9600 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9602, metadata !DIExpression()), !dbg !9604
  br i1 false, label %bb2, label %bb1, !dbg !9604

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9604, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9604
  %1 = zext i1 %_5 to i8, !dbg !9604
  store i8 %1, ptr %_2, align 1, !dbg !9604
  br label %bb3, !dbg !9604

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9604
  br label %bb3, !dbg !9604

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9604, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9604
  br i1 %3, label %bb4, label %bb5, !dbg !9604

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9604, !noundef !19
  %_7 = and i64 %_8, 32768, !dbg !9604
  %4 = icmp eq i64 %_7, 32768, !dbg !9604
  %5 = zext i1 %4 to i8, !dbg !9604
  store i8 %5, ptr %0, align 1, !dbg !9604
  br label %bb6, !dbg !9604

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9604
  br label %bb6, !dbg !9604

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9605, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9605
  ret i1 %7, !dbg !9605
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hef28cdde842c5ae1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9606 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9608, metadata !DIExpression()), !dbg !9610
  br i1 false, label %bb2, label %bb1, !dbg !9610

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9610, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9610
  %1 = zext i1 %_5 to i8, !dbg !9610
  store i8 %1, ptr %_2, align 1, !dbg !9610
  br label %bb3, !dbg !9610

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9610
  br label %bb3, !dbg !9610

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9610, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9610
  br i1 %3, label %bb4, label %bb5, !dbg !9610

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9610, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !9610
  %4 = icmp eq i64 %_7, 65536, !dbg !9610
  %5 = zext i1 %4 to i8, !dbg !9610
  store i8 %5, ptr %0, align 1, !dbg !9610
  br label %bb6, !dbg !9610

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9610
  br label %bb6, !dbg !9610

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9611, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9611
  ret i1 %7, !dbg !9611
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h523773eaa4afad66E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9612 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_157 = alloca i8, align 1
  %_152 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_144 = alloca i8, align 1
  %_141 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9622, metadata !DIExpression()), !dbg !9736
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9624, metadata !DIExpression()), !dbg !9737
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9626, metadata !DIExpression()), !dbg !9738
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9628, metadata !DIExpression()), !dbg !9739
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9630, metadata !DIExpression()), !dbg !9740
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9632, metadata !DIExpression()), !dbg !9741
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9634, metadata !DIExpression()), !dbg !9742
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9636, metadata !DIExpression()), !dbg !9743
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9638, metadata !DIExpression()), !dbg !9744
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9640, metadata !DIExpression()), !dbg !9745
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9642, metadata !DIExpression()), !dbg !9746
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9644, metadata !DIExpression()), !dbg !9747
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9646, metadata !DIExpression()), !dbg !9748
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9648, metadata !DIExpression()), !dbg !9749
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9650, metadata !DIExpression()), !dbg !9750
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9652, metadata !DIExpression()), !dbg !9751
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9654, metadata !DIExpression()), !dbg !9752
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9656, metadata !DIExpression()), !dbg !9753
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9658, metadata !DIExpression()), !dbg !9754
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9660, metadata !DIExpression()), !dbg !9755
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9662, metadata !DIExpression()), !dbg !9756
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9664, metadata !DIExpression()), !dbg !9757
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9666, metadata !DIExpression()), !dbg !9758
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9668, metadata !DIExpression()), !dbg !9759
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9670, metadata !DIExpression()), !dbg !9760
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9672, metadata !DIExpression()), !dbg !9761
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9674, metadata !DIExpression()), !dbg !9762
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9676, metadata !DIExpression()), !dbg !9763
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9678, metadata !DIExpression()), !dbg !9764
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9680, metadata !DIExpression()), !dbg !9765
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9682, metadata !DIExpression()), !dbg !9766
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9684, metadata !DIExpression()), !dbg !9767
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9686, metadata !DIExpression()), !dbg !9768
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9688, metadata !DIExpression()), !dbg !9769
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9690, metadata !DIExpression()), !dbg !9770
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9692, metadata !DIExpression()), !dbg !9771
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9694, metadata !DIExpression()), !dbg !9772
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9696, metadata !DIExpression()), !dbg !9773
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9698, metadata !DIExpression()), !dbg !9774
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9700, metadata !DIExpression()), !dbg !9775
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9702, metadata !DIExpression()), !dbg !9776
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9704, metadata !DIExpression()), !dbg !9777
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9706, metadata !DIExpression()), !dbg !9778
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9708, metadata !DIExpression()), !dbg !9779
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9710, metadata !DIExpression()), !dbg !9780
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9712, metadata !DIExpression()), !dbg !9781
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9714, metadata !DIExpression()), !dbg !9782
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9716, metadata !DIExpression()), !dbg !9783
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9720, metadata !DIExpression()), !dbg !9784
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9722, metadata !DIExpression()), !dbg !9785
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9724, metadata !DIExpression()), !dbg !9786
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9726, metadata !DIExpression()), !dbg !9787
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9728, metadata !DIExpression()), !dbg !9788
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9730, metadata !DIExpression()), !dbg !9789
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9732, metadata !DIExpression()), !dbg !9790
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9734, metadata !DIExpression()), !dbg !9791
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9618, metadata !DIExpression()), !dbg !9792
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9619, metadata !DIExpression()), !dbg !9793
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9620, metadata !DIExpression()), !dbg !9794
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9718, metadata !DIExpression()), !dbg !9795
  store i8 1, ptr %first, align 1, !dbg !9796
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h60d3d222ba581568E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_4, label %bb2, label %bb12, !dbg !9797

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h950c9da019102277E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_15, label %bb14, label %bb23, !dbg !9797

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9798
  %_5 = xor i1 %_6, true, !dbg !9799
  br i1 %_5, label %bb3, label %bb8, !dbg !9799

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_617f3d0f9750ad240377121c45925575, i64 25) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !9801
  %3 = zext i1 %2 to i8, !dbg !9801
  store i8 %3, ptr %_11, align 1, !dbg !9801
  %4 = load i8, ptr %_11, align 1, !dbg !9801, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9801
  %_14 = zext i1 %5 to i64, !dbg !9801
  %6 = icmp eq i64 %_14, 0, !dbg !9801
  br i1 %6, label %bb12, label %bb11, !dbg !9801

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !9802
  %8 = zext i1 %7 to i8, !dbg !9802
  store i8 %8, ptr %_7, align 1, !dbg !9802
  %9 = load i8, ptr %_7, align 1, !dbg !9802, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9802
  %_10 = zext i1 %10 to i64, !dbg !9802
  %11 = icmp eq i64 %_10, 0, !dbg !9802
  br i1 %11, label %bb8, label %bb7, !dbg !9802

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9803
  %13 = zext i1 %12 to i8, !dbg !9803
  store i8 %13, ptr %0, align 1, !dbg !9803
  br label %bb155, !dbg !9803

bb155:                                            ; preds = %bb154, %bb153, %bb148, %bb145, %bb140, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9804, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9804
  ret i1 %15, !dbg !9804

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9805
  %17 = zext i1 %16 to i8, !dbg !9805
  store i8 %17, ptr %0, align 1, !dbg !9805
  br label %bb155, !dbg !9805

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17hdc722cb9fbee576dE"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_26, label %bb25, label %bb34, !dbg !9797

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !9798
  %_16 = xor i1 %_17, true, !dbg !9799
  br i1 %_16, label %bb15, label %bb19, !dbg !9799

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa, i64 25) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !9801
  %20 = zext i1 %19 to i8, !dbg !9801
  store i8 %20, ptr %_22, align 1, !dbg !9801
  %21 = load i8, ptr %_22, align 1, !dbg !9801, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9801
  %_25 = zext i1 %22 to i64, !dbg !9801
  %23 = icmp eq i64 %_25, 0, !dbg !9801
  br i1 %23, label %bb23, label %bb22, !dbg !9801

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !9802
  %25 = zext i1 %24 to i8, !dbg !9802
  store i8 %25, ptr %_18, align 1, !dbg !9802
  %26 = load i8, ptr %_18, align 1, !dbg !9802, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9802
  %_21 = zext i1 %27 to i64, !dbg !9802
  %28 = icmp eq i64 %_21, 0, !dbg !9802
  br i1 %28, label %bb19, label %bb18, !dbg !9802

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9806
  %30 = zext i1 %29 to i8, !dbg !9806
  store i8 %30, ptr %0, align 1, !dbg !9806
  br label %bb155, !dbg !9806

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9807
  %32 = zext i1 %31 to i8, !dbg !9807
  store i8 %32, ptr %0, align 1, !dbg !9807
  br label %bb155, !dbg !9807

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h7beea89a42e3c19aE"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_37, label %bb36, label %bb45, !dbg !9797

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !9798
  %_27 = xor i1 %_28, true, !dbg !9799
  br i1 %_27, label %bb26, label %bb30, !dbg !9799

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_18ef5149a91f8fd299f078254cad3180, i64 25) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !9801
  %35 = zext i1 %34 to i8, !dbg !9801
  store i8 %35, ptr %_33, align 1, !dbg !9801
  %36 = load i8, ptr %_33, align 1, !dbg !9801, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9801
  %_36 = zext i1 %37 to i64, !dbg !9801
  %38 = icmp eq i64 %_36, 0, !dbg !9801
  br i1 %38, label %bb34, label %bb33, !dbg !9801

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !9802
  %40 = zext i1 %39 to i8, !dbg !9802
  store i8 %40, ptr %_29, align 1, !dbg !9802
  %41 = load i8, ptr %_29, align 1, !dbg !9802, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9802
  %_32 = zext i1 %42 to i64, !dbg !9802
  %43 = icmp eq i64 %_32, 0, !dbg !9802
  br i1 %43, label %bb30, label %bb29, !dbg !9802

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9808
  %45 = zext i1 %44 to i8, !dbg !9808
  store i8 %45, ptr %0, align 1, !dbg !9808
  br label %bb155, !dbg !9808

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9809
  %47 = zext i1 %46 to i8, !dbg !9809
  store i8 %47, ptr %0, align 1, !dbg !9809
  br label %bb155, !dbg !9809

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17haa560b03fa3e6ce6E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_48, label %bb47, label %bb56, !dbg !9797

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !9798
  %_38 = xor i1 %_39, true, !dbg !9799
  br i1 %_38, label %bb37, label %bb41, !dbg !9799

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899, i64 25) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !9801
  %50 = zext i1 %49 to i8, !dbg !9801
  store i8 %50, ptr %_44, align 1, !dbg !9801
  %51 = load i8, ptr %_44, align 1, !dbg !9801, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9801
  %_47 = zext i1 %52 to i64, !dbg !9801
  %53 = icmp eq i64 %_47, 0, !dbg !9801
  br i1 %53, label %bb45, label %bb44, !dbg !9801

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !9802
  %55 = zext i1 %54 to i8, !dbg !9802
  store i8 %55, ptr %_40, align 1, !dbg !9802
  %56 = load i8, ptr %_40, align 1, !dbg !9802, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9802
  %_43 = zext i1 %57 to i64, !dbg !9802
  %58 = icmp eq i64 %_43, 0, !dbg !9802
  br i1 %58, label %bb41, label %bb40, !dbg !9802

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9810
  %60 = zext i1 %59 to i8, !dbg !9810
  store i8 %60, ptr %0, align 1, !dbg !9810
  br label %bb155, !dbg !9810

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9811
  %62 = zext i1 %61 to i8, !dbg !9811
  store i8 %62, ptr %0, align 1, !dbg !9811
  br label %bb155, !dbg !9811

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h2f49fa1cddddb794E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_59, label %bb58, label %bb67, !dbg !9797

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !9798
  %_49 = xor i1 %_50, true, !dbg !9799
  br i1 %_49, label %bb48, label %bb52, !dbg !9799

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3e380dd631be11ede75479e8fe00ff1e, i64 26) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !9801
  %65 = zext i1 %64 to i8, !dbg !9801
  store i8 %65, ptr %_55, align 1, !dbg !9801
  %66 = load i8, ptr %_55, align 1, !dbg !9801, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9801
  %_58 = zext i1 %67 to i64, !dbg !9801
  %68 = icmp eq i64 %_58, 0, !dbg !9801
  br i1 %68, label %bb56, label %bb55, !dbg !9801

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !9802
  %70 = zext i1 %69 to i8, !dbg !9802
  store i8 %70, ptr %_51, align 1, !dbg !9802
  %71 = load i8, ptr %_51, align 1, !dbg !9802, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9802
  %_54 = zext i1 %72 to i64, !dbg !9802
  %73 = icmp eq i64 %_54, 0, !dbg !9802
  br i1 %73, label %bb52, label %bb51, !dbg !9802

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9812
  %75 = zext i1 %74 to i8, !dbg !9812
  store i8 %75, ptr %0, align 1, !dbg !9812
  br label %bb155, !dbg !9812

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9813
  %77 = zext i1 %76 to i8, !dbg !9813
  store i8 %77, ptr %0, align 1, !dbg !9813
  br label %bb155, !dbg !9813

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hd6929b9fc8da4dcfE"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_70, label %bb69, label %bb78, !dbg !9797

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !9798
  %_60 = xor i1 %_61, true, !dbg !9799
  br i1 %_60, label %bb59, label %bb63, !dbg !9799

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_17a158e6a42a64ac6748510ec26c05ee, i64 26) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !9801
  %80 = zext i1 %79 to i8, !dbg !9801
  store i8 %80, ptr %_66, align 1, !dbg !9801
  %81 = load i8, ptr %_66, align 1, !dbg !9801, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9801
  %_69 = zext i1 %82 to i64, !dbg !9801
  %83 = icmp eq i64 %_69, 0, !dbg !9801
  br i1 %83, label %bb67, label %bb66, !dbg !9801

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !9802
  %85 = zext i1 %84 to i8, !dbg !9802
  store i8 %85, ptr %_62, align 1, !dbg !9802
  %86 = load i8, ptr %_62, align 1, !dbg !9802, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9802
  %_65 = zext i1 %87 to i64, !dbg !9802
  %88 = icmp eq i64 %_65, 0, !dbg !9802
  br i1 %88, label %bb63, label %bb62, !dbg !9802

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9814
  %90 = zext i1 %89 to i8, !dbg !9814
  store i8 %90, ptr %0, align 1, !dbg !9814
  br label %bb155, !dbg !9814

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9815
  %92 = zext i1 %91 to i8, !dbg !9815
  store i8 %92, ptr %0, align 1, !dbg !9815
  br label %bb155, !dbg !9815

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h80bd8c9e6a703420E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_81, label %bb80, label %bb89, !dbg !9797

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !9798
  %_71 = xor i1 %_72, true, !dbg !9799
  br i1 %_71, label %bb70, label %bb74, !dbg !9799

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_5bba4d24c07a9036ae9233aaff6232c6, i64 26) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !9801
  %95 = zext i1 %94 to i8, !dbg !9801
  store i8 %95, ptr %_77, align 1, !dbg !9801
  %96 = load i8, ptr %_77, align 1, !dbg !9801, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9801
  %_80 = zext i1 %97 to i64, !dbg !9801
  %98 = icmp eq i64 %_80, 0, !dbg !9801
  br i1 %98, label %bb78, label %bb77, !dbg !9801

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !9802
  %100 = zext i1 %99 to i8, !dbg !9802
  store i8 %100, ptr %_73, align 1, !dbg !9802
  %101 = load i8, ptr %_73, align 1, !dbg !9802, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9802
  %_76 = zext i1 %102 to i64, !dbg !9802
  %103 = icmp eq i64 %_76, 0, !dbg !9802
  br i1 %103, label %bb74, label %bb73, !dbg !9802

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9816
  %105 = zext i1 %104 to i8, !dbg !9816
  store i8 %105, ptr %0, align 1, !dbg !9816
  br label %bb155, !dbg !9816

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9817
  %107 = zext i1 %106 to i8, !dbg !9817
  store i8 %107, ptr %0, align 1, !dbg !9817
  br label %bb155, !dbg !9817

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h1bc51fe4a8bad151E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_92, label %bb91, label %bb100, !dbg !9797

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !9798
  %_82 = xor i1 %_83, true, !dbg !9799
  br i1 %_82, label %bb81, label %bb85, !dbg !9799

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_9d4320166e103e0795016eb938cfd0c7, i64 26) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !9801
  %110 = zext i1 %109 to i8, !dbg !9801
  store i8 %110, ptr %_88, align 1, !dbg !9801
  %111 = load i8, ptr %_88, align 1, !dbg !9801, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9801
  %_91 = zext i1 %112 to i64, !dbg !9801
  %113 = icmp eq i64 %_91, 0, !dbg !9801
  br i1 %113, label %bb89, label %bb88, !dbg !9801

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !9802
  %115 = zext i1 %114 to i8, !dbg !9802
  store i8 %115, ptr %_84, align 1, !dbg !9802
  %116 = load i8, ptr %_84, align 1, !dbg !9802, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9802
  %_87 = zext i1 %117 to i64, !dbg !9802
  %118 = icmp eq i64 %_87, 0, !dbg !9802
  br i1 %118, label %bb85, label %bb84, !dbg !9802

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9818
  %120 = zext i1 %119 to i8, !dbg !9818
  store i8 %120, ptr %0, align 1, !dbg !9818
  br label %bb155, !dbg !9818

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9819
  %122 = zext i1 %121 to i8, !dbg !9819
  store i8 %122, ptr %0, align 1, !dbg !9819
  br label %bb155, !dbg !9819

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_103 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hb742e549206ccd32E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_103, label %bb102, label %bb111, !dbg !9797

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !9798
  %_93 = xor i1 %_94, true, !dbg !9799
  br i1 %_93, label %bb92, label %bb96, !dbg !9799

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f7d8bfadf9baee29aaa910e129a0e64d, i64 29) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !9801
  %125 = zext i1 %124 to i8, !dbg !9801
  store i8 %125, ptr %_99, align 1, !dbg !9801
  %126 = load i8, ptr %_99, align 1, !dbg !9801, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !9801
  %_102 = zext i1 %127 to i64, !dbg !9801
  %128 = icmp eq i64 %_102, 0, !dbg !9801
  br i1 %128, label %bb100, label %bb99, !dbg !9801

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !9802
  %130 = zext i1 %129 to i8, !dbg !9802
  store i8 %130, ptr %_95, align 1, !dbg !9802
  %131 = load i8, ptr %_95, align 1, !dbg !9802, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !9802
  %_98 = zext i1 %132 to i64, !dbg !9802
  %133 = icmp eq i64 %_98, 0, !dbg !9802
  br i1 %133, label %bb96, label %bb95, !dbg !9802

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9820
  %135 = zext i1 %134 to i8, !dbg !9820
  store i8 %135, ptr %0, align 1, !dbg !9820
  br label %bb155, !dbg !9820

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9821
  %137 = zext i1 %136 to i8, !dbg !9821
  store i8 %137, ptr %0, align 1, !dbg !9821
  br label %bb155, !dbg !9821

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h5fa2a13a4195446bE"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_114, label %bb113, label %bb122, !dbg !9797

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !9798
  %_104 = xor i1 %_105, true, !dbg !9799
  br i1 %_104, label %bb103, label %bb107, !dbg !9799

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_5be5ea04cc5cae854de752ee6fc0b1f7, i64 30) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !9801
  %140 = zext i1 %139 to i8, !dbg !9801
  store i8 %140, ptr %_110, align 1, !dbg !9801
  %141 = load i8, ptr %_110, align 1, !dbg !9801, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !9801
  %_113 = zext i1 %142 to i64, !dbg !9801
  %143 = icmp eq i64 %_113, 0, !dbg !9801
  br i1 %143, label %bb111, label %bb110, !dbg !9801

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !9802
  %145 = zext i1 %144 to i8, !dbg !9802
  store i8 %145, ptr %_106, align 1, !dbg !9802
  %146 = load i8, ptr %_106, align 1, !dbg !9802, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9802
  %_109 = zext i1 %147 to i64, !dbg !9802
  %148 = icmp eq i64 %_109, 0, !dbg !9802
  br i1 %148, label %bb107, label %bb106, !dbg !9802

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9822
  %150 = zext i1 %149 to i8, !dbg !9822
  store i8 %150, ptr %0, align 1, !dbg !9822
  br label %bb155, !dbg !9822

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9823
  %152 = zext i1 %151 to i8, !dbg !9823
  store i8 %152, ptr %0, align 1, !dbg !9823
  br label %bb155, !dbg !9823

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_125 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17heec7108ce3e03041E"(ptr align 8 %self) #8, !dbg !9797
  br i1 %_125, label %bb124, label %bb133, !dbg !9797

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !9798
  %_115 = xor i1 %_116, true, !dbg !9799
  br i1 %_115, label %bb114, label %bb118, !dbg !9799

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_acbe4e59274e5d7b6fea0de428eccbfd, i64 31) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !9801
  %155 = zext i1 %154 to i8, !dbg !9801
  store i8 %155, ptr %_121, align 1, !dbg !9801
  %156 = load i8, ptr %_121, align 1, !dbg !9801, !range !1596, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !9801
  %_124 = zext i1 %157 to i64, !dbg !9801
  %158 = icmp eq i64 %_124, 0, !dbg !9801
  br i1 %158, label %bb122, label %bb121, !dbg !9801

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !9802
  %160 = zext i1 %159 to i8, !dbg !9802
  store i8 %160, ptr %_117, align 1, !dbg !9802
  %161 = load i8, ptr %_117, align 1, !dbg !9802, !range !1596, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !9802
  %_120 = zext i1 %162 to i64, !dbg !9802
  %163 = icmp eq i64 %_120, 0, !dbg !9802
  br i1 %163, label %bb118, label %bb117, !dbg !9802

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9824
  %165 = zext i1 %164 to i8, !dbg !9824
  store i8 %165, ptr %0, align 1, !dbg !9824
  br label %bb155, !dbg !9824

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9825
  %167 = zext i1 %166 to i8, !dbg !9825
  store i8 %167, ptr %0, align 1, !dbg !9825
  br label %bb155, !dbg !9825

bb133:                                            ; preds = %bb129, %bb122
  %_137 = load i64, ptr %self, align 8, !dbg !9826, !noundef !19
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h4dbc28424c6e8b36E() #8, !dbg !9827
  store i64 %168, ptr %_141, align 8, !dbg !9827
; call x86_64::registers::debug::Dr7Flags::bits
  %_139 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hb077b2a3b1156818E(ptr align 8 %_141) #8, !dbg !9827
  %_138 = xor i64 %_139, -1, !dbg !9828
  %169 = and i64 %_137, %_138, !dbg !9826
  store i64 %169, ptr %extra_bits, align 8, !dbg !9826
  %170 = load i64, ptr %extra_bits, align 8, !dbg !9829, !noundef !19
  %171 = icmp eq i64 %170, 0, !dbg !9829
  br i1 %171, label %bb149, label %bb136, !dbg !9829

bb124:                                            ; preds = %bb122
  %172 = load i8, ptr %first, align 1, !dbg !9798, !range !1596, !noundef !19
  %_127 = trunc i8 %172 to i1, !dbg !9798
  %_126 = xor i1 %_127, true, !dbg !9799
  br i1 %_126, label %bb125, label %bb129, !dbg !9799

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9800
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_1de5b8b60713a8c97fab0cf672607e09, i64 21) #8, !dbg !9801
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_133) #8, !dbg !9801
  %174 = zext i1 %173 to i8, !dbg !9801
  store i8 %174, ptr %_132, align 1, !dbg !9801
  %175 = load i8, ptr %_132, align 1, !dbg !9801, !range !1596, !noundef !19
  %176 = trunc i8 %175 to i1, !dbg !9801
  %_135 = zext i1 %176 to i64, !dbg !9801
  %177 = icmp eq i64 %_135, 0, !dbg !9801
  br i1 %177, label %bb133, label %bb132, !dbg !9801

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9802
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_129) #8, !dbg !9802
  %179 = zext i1 %178 to i8, !dbg !9802
  store i8 %179, ptr %_128, align 1, !dbg !9802
  %180 = load i8, ptr %_128, align 1, !dbg !9802, !range !1596, !noundef !19
  %181 = trunc i8 %180 to i1, !dbg !9802
  %_131 = zext i1 %181 to i64, !dbg !9802
  %182 = icmp eq i64 %_131, 0, !dbg !9802
  br i1 %182, label %bb129, label %bb128, !dbg !9802

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9830
  %184 = zext i1 %183 to i8, !dbg !9830
  store i8 %184, ptr %0, align 1, !dbg !9830
  br label %bb155, !dbg !9830

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %185 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9831
  %186 = zext i1 %185 to i8, !dbg !9831
  store i8 %186, ptr %0, align 1, !dbg !9831
  br label %bb155, !dbg !9831

bb149:                                            ; preds = %bb144, %bb133
  %187 = load i8, ptr %first, align 1, !dbg !9832, !range !1596, !noundef !19
  %_156 = trunc i8 %187 to i1, !dbg !9832
  br i1 %_156, label %bb150, label %bb154, !dbg !9832

bb136:                                            ; preds = %bb133
  %188 = load i8, ptr %first, align 1, !dbg !9833, !range !1596, !noundef !19
  %_143 = trunc i8 %188 to i1, !dbg !9833
  %_142 = xor i1 %_143, true, !dbg !9834
  br i1 %_142, label %bb137, label %bb141, !dbg !9834

bb141:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_149) #8, !dbg !9836
  %190 = zext i1 %189 to i8, !dbg !9836
  store i8 %190, ptr %_148, align 1, !dbg !9836
  %191 = load i8, ptr %_148, align 1, !dbg !9836, !range !1596, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !9836
  %_151 = zext i1 %192 to i64, !dbg !9836
  %193 = icmp eq i64 %_151, 0, !dbg !9836
  br i1 %193, label %bb144, label %bb145, !dbg !9836

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_145 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_145) #8, !dbg !9837
  %195 = zext i1 %194 to i8, !dbg !9837
  store i8 %195, ptr %_144, align 1, !dbg !9837
  %196 = load i8, ptr %_144, align 1, !dbg !9837, !range !1596, !noundef !19
  %197 = trunc i8 %196 to i1, !dbg !9837
  %_147 = zext i1 %197 to i64, !dbg !9837
  %198 = icmp eq i64 %_147, 0, !dbg !9837
  br i1 %198, label %bb141, label %bb140, !dbg !9837

bb140:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9838
  %200 = zext i1 %199 to i8, !dbg !9838
  store i8 %200, ptr %0, align 1, !dbg !9838
  br label %bb155, !dbg !9838

bb144:                                            ; preds = %bb141
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_153 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9839
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %201 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_153) #8, !dbg !9839
  %202 = zext i1 %201 to i8, !dbg !9839
  store i8 %202, ptr %_152, align 1, !dbg !9839
  %203 = load i8, ptr %_152, align 1, !dbg !9839, !range !1596, !noundef !19
  %204 = trunc i8 %203 to i1, !dbg !9839
  %_155 = zext i1 %204 to i64, !dbg !9839
  %205 = icmp eq i64 %_155, 0, !dbg !9839
  br i1 %205, label %bb149, label %bb148, !dbg !9839

bb145:                                            ; preds = %bb141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9840
  %207 = zext i1 %206 to i8, !dbg !9840
  store i8 %207, ptr %0, align 1, !dbg !9840
  br label %bb155, !dbg !9840

bb148:                                            ; preds = %bb144
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9841
  %209 = zext i1 %208 to i8, !dbg !9841
  store i8 %209, ptr %0, align 1, !dbg !9841
  br label %bb155, !dbg !9841

bb154:                                            ; preds = %bb150, %bb149
  store i8 0, ptr %0, align 1, !dbg !9842
  br label %bb155, !dbg !9804

bb150:                                            ; preds = %bb149
; call core::fmt::Formatter::write_str
  %_158 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9843
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %210 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_158) #8, !dbg !9843
  %211 = zext i1 %210 to i8, !dbg !9843
  store i8 %211, ptr %_157, align 1, !dbg !9843
  %212 = load i8, ptr %_157, align 1, !dbg !9843, !range !1596, !noundef !19
  %213 = trunc i8 %212 to i1, !dbg !9843
  %_160 = zext i1 %213 to i64, !dbg !9843
  %214 = icmp eq i64 %_160, 0, !dbg !9843
  br i1 %214, label %bb154, label %bb153, !dbg !9843

bb153:                                            ; preds = %bb150
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %215 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9844
  %216 = zext i1 %215 to i8, !dbg !9844
  store i8 %216, ptr %0, align 1, !dbg !9844
  br label %bb155, !dbg !9844

bb6:                                              ; No predecessors!
  unreachable, !dbg !9802
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h53f3d4e30af79a3aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9845 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9848, metadata !DIExpression()), !dbg !9850
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9849, metadata !DIExpression()), !dbg !9851
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9852
  ret i1 %0, !dbg !9853
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h8ef4550243a0ff7cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9854 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9857, metadata !DIExpression()), !dbg !9859
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9858, metadata !DIExpression()), !dbg !9860
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9861
  ret i1 %0, !dbg !9862
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hff4e100a68305f89E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9863 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9866, metadata !DIExpression()), !dbg !9868
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9867, metadata !DIExpression()), !dbg !9869
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9870
  ret i1 %0, !dbg !9871
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfa9913b77d0c4346E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9872 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9875, metadata !DIExpression()), !dbg !9877
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9876, metadata !DIExpression()), !dbg !9878
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9879
  ret i1 %0, !dbg !9880
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h4dbc28424c6e8b36E() unnamed_addr #0 !dbg !9881 {
start:
  %0 = alloca i64, align 8
  store i64 11263, ptr %0, align 8, !dbg !9884
  %1 = load i64, ptr %0, align 8, !dbg !9885, !noundef !19
  ret i64 %1, !dbg !9885
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hb077b2a3b1156818E(ptr align 8 %self) unnamed_addr #0 !dbg !9886 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9890, metadata !DIExpression()), !dbg !9891
  %0 = load i64, ptr %self, align 8, !dbg !9892, !noundef !19
  ret i64 %0, !dbg !9893
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h60d3d222ba581568E"(ptr align 8 %self) unnamed_addr #0 !dbg !9894 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9900, metadata !DIExpression()), !dbg !9902
  br i1 false, label %bb2, label %bb1, !dbg !9902

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9902, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9902
  %1 = zext i1 %_5 to i8, !dbg !9902
  store i8 %1, ptr %_2, align 1, !dbg !9902
  br label %bb3, !dbg !9902

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9902
  br label %bb3, !dbg !9902

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9902, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9902
  br i1 %3, label %bb4, label %bb5, !dbg !9902

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9902, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !9902
  %4 = icmp eq i64 %_7, 1, !dbg !9902
  %5 = zext i1 %4 to i8, !dbg !9902
  store i8 %5, ptr %0, align 1, !dbg !9902
  br label %bb6, !dbg !9902

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9902
  br label %bb6, !dbg !9902

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9903, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9903
  ret i1 %7, !dbg !9903
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h950c9da019102277E"(ptr align 8 %self) unnamed_addr #0 !dbg !9904 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9906, metadata !DIExpression()), !dbg !9908
  br i1 false, label %bb2, label %bb1, !dbg !9908

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9908, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9908
  %1 = zext i1 %_5 to i8, !dbg !9908
  store i8 %1, ptr %_2, align 1, !dbg !9908
  br label %bb3, !dbg !9908

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9908
  br label %bb3, !dbg !9908

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9908, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9908
  br i1 %3, label %bb4, label %bb5, !dbg !9908

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9908, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !9908
  %4 = icmp eq i64 %_7, 4, !dbg !9908
  %5 = zext i1 %4 to i8, !dbg !9908
  store i8 %5, ptr %0, align 1, !dbg !9908
  br label %bb6, !dbg !9908

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9908
  br label %bb6, !dbg !9908

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9909, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9909
  ret i1 %7, !dbg !9909
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17hdc722cb9fbee576dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9910 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9912, metadata !DIExpression()), !dbg !9914
  br i1 false, label %bb2, label %bb1, !dbg !9914

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9914, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9914
  %1 = zext i1 %_5 to i8, !dbg !9914
  store i8 %1, ptr %_2, align 1, !dbg !9914
  br label %bb3, !dbg !9914

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9914
  br label %bb3, !dbg !9914

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9914, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9914
  br i1 %3, label %bb4, label %bb5, !dbg !9914

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9914, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !9914
  %4 = icmp eq i64 %_7, 16, !dbg !9914
  %5 = zext i1 %4 to i8, !dbg !9914
  store i8 %5, ptr %0, align 1, !dbg !9914
  br label %bb6, !dbg !9914

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9914
  br label %bb6, !dbg !9914

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9915, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9915
  ret i1 %7, !dbg !9915
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h7beea89a42e3c19aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9916 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9918, metadata !DIExpression()), !dbg !9920
  br i1 false, label %bb2, label %bb1, !dbg !9920

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9920, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9920
  %1 = zext i1 %_5 to i8, !dbg !9920
  store i8 %1, ptr %_2, align 1, !dbg !9920
  br label %bb3, !dbg !9920

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9920
  br label %bb3, !dbg !9920

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9920, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9920
  br i1 %3, label %bb4, label %bb5, !dbg !9920

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9920, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !9920
  %4 = icmp eq i64 %_7, 64, !dbg !9920
  %5 = zext i1 %4 to i8, !dbg !9920
  store i8 %5, ptr %0, align 1, !dbg !9920
  br label %bb6, !dbg !9920

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9920
  br label %bb6, !dbg !9920

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9921, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9921
  ret i1 %7, !dbg !9921
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17haa560b03fa3e6ce6E"(ptr align 8 %self) unnamed_addr #0 !dbg !9922 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9924, metadata !DIExpression()), !dbg !9926
  br i1 false, label %bb2, label %bb1, !dbg !9926

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9926, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9926
  %1 = zext i1 %_5 to i8, !dbg !9926
  store i8 %1, ptr %_2, align 1, !dbg !9926
  br label %bb3, !dbg !9926

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9926
  br label %bb3, !dbg !9926

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9926, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9926
  br i1 %3, label %bb4, label %bb5, !dbg !9926

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9926, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !9926
  %4 = icmp eq i64 %_7, 2, !dbg !9926
  %5 = zext i1 %4 to i8, !dbg !9926
  store i8 %5, ptr %0, align 1, !dbg !9926
  br label %bb6, !dbg !9926

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9926
  br label %bb6, !dbg !9926

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9927, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9927
  ret i1 %7, !dbg !9927
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h2f49fa1cddddb794E"(ptr align 8 %self) unnamed_addr #0 !dbg !9928 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9930, metadata !DIExpression()), !dbg !9932
  br i1 false, label %bb2, label %bb1, !dbg !9932

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9932, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9932
  %1 = zext i1 %_5 to i8, !dbg !9932
  store i8 %1, ptr %_2, align 1, !dbg !9932
  br label %bb3, !dbg !9932

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9932
  br label %bb3, !dbg !9932

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9932, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9932
  br i1 %3, label %bb4, label %bb5, !dbg !9932

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9932, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !9932
  %4 = icmp eq i64 %_7, 8, !dbg !9932
  %5 = zext i1 %4 to i8, !dbg !9932
  store i8 %5, ptr %0, align 1, !dbg !9932
  br label %bb6, !dbg !9932

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9932
  br label %bb6, !dbg !9932

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9933, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9933
  ret i1 %7, !dbg !9933
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hd6929b9fc8da4dcfE"(ptr align 8 %self) unnamed_addr #0 !dbg !9934 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9936, metadata !DIExpression()), !dbg !9938
  br i1 false, label %bb2, label %bb1, !dbg !9938

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9938, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9938
  %1 = zext i1 %_5 to i8, !dbg !9938
  store i8 %1, ptr %_2, align 1, !dbg !9938
  br label %bb3, !dbg !9938

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9938
  br label %bb3, !dbg !9938

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9938, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9938
  br i1 %3, label %bb4, label %bb5, !dbg !9938

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9938, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !9938
  %4 = icmp eq i64 %_7, 32, !dbg !9938
  %5 = zext i1 %4 to i8, !dbg !9938
  store i8 %5, ptr %0, align 1, !dbg !9938
  br label %bb6, !dbg !9938

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9938
  br label %bb6, !dbg !9938

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9939, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9939
  ret i1 %7, !dbg !9939
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h80bd8c9e6a703420E"(ptr align 8 %self) unnamed_addr #0 !dbg !9940 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9942, metadata !DIExpression()), !dbg !9944
  br i1 false, label %bb2, label %bb1, !dbg !9944

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9944, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9944
  %1 = zext i1 %_5 to i8, !dbg !9944
  store i8 %1, ptr %_2, align 1, !dbg !9944
  br label %bb3, !dbg !9944

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9944
  br label %bb3, !dbg !9944

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9944, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9944
  br i1 %3, label %bb4, label %bb5, !dbg !9944

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9944, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !9944
  %4 = icmp eq i64 %_7, 128, !dbg !9944
  %5 = zext i1 %4 to i8, !dbg !9944
  store i8 %5, ptr %0, align 1, !dbg !9944
  br label %bb6, !dbg !9944

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9944
  br label %bb6, !dbg !9944

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9945, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9945
  ret i1 %7, !dbg !9945
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h1bc51fe4a8bad151E"(ptr align 8 %self) unnamed_addr #0 !dbg !9946 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9948, metadata !DIExpression()), !dbg !9950
  br i1 false, label %bb2, label %bb1, !dbg !9950

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9950, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9950
  %1 = zext i1 %_5 to i8, !dbg !9950
  store i8 %1, ptr %_2, align 1, !dbg !9950
  br label %bb3, !dbg !9950

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9950
  br label %bb3, !dbg !9950

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9950, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9950
  br i1 %3, label %bb4, label %bb5, !dbg !9950

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9950, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !9950
  %4 = icmp eq i64 %_7, 256, !dbg !9950
  %5 = zext i1 %4 to i8, !dbg !9950
  store i8 %5, ptr %0, align 1, !dbg !9950
  br label %bb6, !dbg !9950

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9950
  br label %bb6, !dbg !9950

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9951, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9951
  ret i1 %7, !dbg !9951
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hb742e549206ccd32E"(ptr align 8 %self) unnamed_addr #0 !dbg !9952 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9954, metadata !DIExpression()), !dbg !9956
  br i1 false, label %bb2, label %bb1, !dbg !9956

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9956, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9956
  %1 = zext i1 %_5 to i8, !dbg !9956
  store i8 %1, ptr %_2, align 1, !dbg !9956
  br label %bb3, !dbg !9956

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9956
  br label %bb3, !dbg !9956

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9956, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9956
  br i1 %3, label %bb4, label %bb5, !dbg !9956

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9956, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !9956
  %4 = icmp eq i64 %_7, 512, !dbg !9956
  %5 = zext i1 %4 to i8, !dbg !9956
  store i8 %5, ptr %0, align 1, !dbg !9956
  br label %bb6, !dbg !9956

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9956
  br label %bb6, !dbg !9956

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9957, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9957
  ret i1 %7, !dbg !9957
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h5fa2a13a4195446bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9958 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9960, metadata !DIExpression()), !dbg !9962
  br i1 false, label %bb2, label %bb1, !dbg !9962

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9962, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9962
  %1 = zext i1 %_5 to i8, !dbg !9962
  store i8 %1, ptr %_2, align 1, !dbg !9962
  br label %bb3, !dbg !9962

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9962
  br label %bb3, !dbg !9962

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9962, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9962
  br i1 %3, label %bb4, label %bb5, !dbg !9962

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9962, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !9962
  %4 = icmp eq i64 %_7, 2048, !dbg !9962
  %5 = zext i1 %4 to i8, !dbg !9962
  store i8 %5, ptr %0, align 1, !dbg !9962
  br label %bb6, !dbg !9962

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9962
  br label %bb6, !dbg !9962

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9963, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9963
  ret i1 %7, !dbg !9963
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17heec7108ce3e03041E"(ptr align 8 %self) unnamed_addr #0 !dbg !9964 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9966, metadata !DIExpression()), !dbg !9968
  br i1 false, label %bb2, label %bb1, !dbg !9968

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9968, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9968
  %1 = zext i1 %_5 to i8, !dbg !9968
  store i8 %1, ptr %_2, align 1, !dbg !9968
  br label %bb3, !dbg !9968

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9968
  br label %bb3, !dbg !9968

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9968, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9968
  br i1 %3, label %bb4, label %bb5, !dbg !9968

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9968, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !9968
  %4 = icmp eq i64 %_7, 8192, !dbg !9968
  %5 = zext i1 %4 to i8, !dbg !9968
  store i8 %5, ptr %0, align 1, !dbg !9968
  br label %bb6, !dbg !9968

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9968
  br label %bb6, !dbg !9968

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9969, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9969
  ret i1 %7, !dbg !9969
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h6090e2f7bdb02363E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9970 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9976, metadata !DIExpression()), !dbg !9978
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9977, metadata !DIExpression()), !dbg !9978
  %_4 = load i8, ptr %self, align 1, !dbg !9978, !range !3183, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9978

bb2:                                              ; preds = %start
  unreachable, !dbg !9978

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9978
  store ptr @alloc_313d8bbf74ab73e43c86e40d63f0a272, ptr %0, align 8, !dbg !9978
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9978
  store i64 20, ptr %1, align 8, !dbg !9978
  br label %bb6, !dbg !9979

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9978
  store ptr @alloc_f2d454b829913153a5819081b3682bc7, ptr %2, align 8, !dbg !9978
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9978
  store i64 10, ptr %3, align 8, !dbg !9978
  br label %bb6, !dbg !9979

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9978
  store ptr @alloc_12af9d2367133006951bb8451ee74c9f, ptr %4, align 8, !dbg !9978
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9978
  store i64 13, ptr %5, align 8, !dbg !9978
  br label %bb6, !dbg !9979

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9978
  store ptr @alloc_07796cbc38a891ed9cebb75e2c5679a8, ptr %6, align 8, !dbg !9978
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9978
  store i64 15, ptr %7, align 8, !dbg !9978
  br label %bb6, !dbg !9979

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9978
  %9 = load ptr, ptr %8, align 8, !dbg !9978, !nonnull !19, !align !1571, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9978
  %11 = load i64, ptr %10, align 8, !dbg !9978, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9978
  ret i1 %12, !dbg !9980
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17haa85c2b050fcc4a1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9981 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9987, metadata !DIExpression()), !dbg !9989
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9988, metadata !DIExpression()), !dbg !9989
  %_4 = load i8, ptr %self, align 1, !dbg !9989, !range !3183, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9989

bb2:                                              ; preds = %start
  unreachable, !dbg !9989

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9989
  store ptr @alloc_677ed602fede75cd9261793d21eb0813, ptr %0, align 8, !dbg !9989
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9989
  store i64 8, ptr %1, align 8, !dbg !9989
  br label %bb6, !dbg !9990

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9989
  store ptr @alloc_2f4fe2ba8be8857d8d709326c4649a1f, ptr %2, align 8, !dbg !9989
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9989
  store i64 8, ptr %3, align 8, !dbg !9989
  br label %bb6, !dbg !9990

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9989
  store ptr @alloc_65c64021bbb754f8522fbd95db167c02, ptr %4, align 8, !dbg !9989
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9989
  store i64 8, ptr %5, align 8, !dbg !9989
  br label %bb6, !dbg !9990

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9989
  store ptr @alloc_51f9aa5dcaa5b22d835103377a098edb, ptr %6, align 8, !dbg !9989
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9989
  store i64 8, ptr %7, align 8, !dbg !9989
  br label %bb6, !dbg !9990

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9989
  %9 = load ptr, ptr %8, align 8, !dbg !9989, !nonnull !19, !align !1571, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9989
  %11 = load i64, ptr %10, align 8, !dbg !9989, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9989
  ret i1 %12, !dbg !9991
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4a8b19bfa400eb7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9992 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9997, metadata !DIExpression()), !dbg !9999
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9998, metadata !DIExpression()), !dbg !9999
  store ptr %self, ptr %_7, align 8, !dbg !10000
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h9f8c0af1e3efca65E(ptr align 8 %f, ptr align 1 @alloc_f6a9358950ec1349a43e73350c75bce0, i64 8, ptr align 1 @alloc_56410eb15c1a0c73cd1e25e985d77d4e, i64 4, ptr align 1 %_7, ptr align 8 @vtable.5) #8, !dbg !9999
  ret i1 %0, !dbg !10001
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h3984c768adf2fb36E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10002 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10009, metadata !DIExpression()), !dbg !10011
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10010, metadata !DIExpression()), !dbg !10011
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a85527125fb9d1b0c401051e6d1e7aa4, i64 3) #8, !dbg !10011
  ret i1 %0, !dbg !10012
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17hdeebe03692dd968eE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10013 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10024, metadata !DIExpression()), !dbg !10026
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10025, metadata !DIExpression()), !dbg !10026
  store ptr %self, ptr %_6, align 8, !dbg !10027
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_a0116388acdf2b3b6b694c0b90de7fff, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !10026
  ret i1 %0, !dbg !10028
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h8cc2d32dc3198e92E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10029 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10036, metadata !DIExpression()), !dbg !10038
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10037, metadata !DIExpression()), !dbg !10038
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_67f33833c579fa50bbf60f379fb4d60e, i64 4) #8, !dbg !10038
  ret i1 %0, !dbg !10039
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hb91fd437ff6a980bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10040 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10047, metadata !DIExpression()), !dbg !10049
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10048, metadata !DIExpression()), !dbg !10049
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_cf30cdee6f4a4930774ceabe6622b7bd, i64 6) #8, !dbg !10049
  ret i1 %0, !dbg !10050
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h14d70ca71e9bc580E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10051 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10058, metadata !DIExpression()), !dbg !10060
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10059, metadata !DIExpression()), !dbg !10060
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_cfca1f07d92222b5c97bb5c0de9fcfbb, i64 6) #8, !dbg !10060
  ret i1 %0, !dbg !10061
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17he711739f77072ac3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10062 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10069, metadata !DIExpression()), !dbg !10071
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10070, metadata !DIExpression()), !dbg !10071
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_783d816df70f5a5f1f4b396a80dd3305, i64 12) #8, !dbg !10071
  ret i1 %0, !dbg !10072
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e77b536c9df9538E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10073 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10080, metadata !DIExpression()), !dbg !10082
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10081, metadata !DIExpression()), !dbg !10082
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_85c0d3064aec1b08ba3f573812e15308, i64 4) #8, !dbg !10082
  ret i1 %0, !dbg !10083
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17he4dfb19fff01d59eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10084 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10091, metadata !DIExpression()), !dbg !10093
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10092, metadata !DIExpression()), !dbg !10093
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_932323223ca66329388a60fd4c0ccc09, i64 5) #8, !dbg !10093
  ret i1 %0, !dbg !10094
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h83295308d27b467dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10095 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10102, metadata !DIExpression()), !dbg !10104
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10103, metadata !DIExpression()), !dbg !10104
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_77d19bb56f4f501426aae6adda6a93ba, i64 6) #8, !dbg !10104
  ret i1 %0, !dbg !10105
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h1be355efc9b9fad1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10106 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10113, metadata !DIExpression()), !dbg !10115
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10114, metadata !DIExpression()), !dbg !10115
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_32c9e06596222b572d2c0103be8f59b1, i64 4) #8, !dbg !10115
  ret i1 %0, !dbg !10116
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h51dc046d7d7c5d1fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10117 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10124, metadata !DIExpression()), !dbg !10126
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10125, metadata !DIExpression()), !dbg !10126
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_345adc70ced25b29e518d09afb574f88, i64 4) #8, !dbg !10126
  ret i1 %0, !dbg !10127
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha019796f17bace07E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10128 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10141, metadata !DIExpression()), !dbg !10223
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10143, metadata !DIExpression()), !dbg !10224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10145, metadata !DIExpression()), !dbg !10225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10147, metadata !DIExpression()), !dbg !10226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10149, metadata !DIExpression()), !dbg !10227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10151, metadata !DIExpression()), !dbg !10228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10153, metadata !DIExpression()), !dbg !10229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10155, metadata !DIExpression()), !dbg !10230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10157, metadata !DIExpression()), !dbg !10231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10159, metadata !DIExpression()), !dbg !10232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10161, metadata !DIExpression()), !dbg !10233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10163, metadata !DIExpression()), !dbg !10234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10165, metadata !DIExpression()), !dbg !10235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10167, metadata !DIExpression()), !dbg !10236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10169, metadata !DIExpression()), !dbg !10237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10171, metadata !DIExpression()), !dbg !10238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10173, metadata !DIExpression()), !dbg !10239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10175, metadata !DIExpression()), !dbg !10240
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10177, metadata !DIExpression()), !dbg !10241
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10179, metadata !DIExpression()), !dbg !10242
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10181, metadata !DIExpression()), !dbg !10243
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10183, metadata !DIExpression()), !dbg !10244
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10185, metadata !DIExpression()), !dbg !10245
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10187, metadata !DIExpression()), !dbg !10246
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10189, metadata !DIExpression()), !dbg !10247
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10191, metadata !DIExpression()), !dbg !10248
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10193, metadata !DIExpression()), !dbg !10249
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10195, metadata !DIExpression()), !dbg !10250
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10197, metadata !DIExpression()), !dbg !10251
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10199, metadata !DIExpression()), !dbg !10252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10201, metadata !DIExpression()), !dbg !10253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10203, metadata !DIExpression()), !dbg !10254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10207, metadata !DIExpression()), !dbg !10255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10209, metadata !DIExpression()), !dbg !10256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10211, metadata !DIExpression()), !dbg !10257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10213, metadata !DIExpression()), !dbg !10258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10215, metadata !DIExpression()), !dbg !10259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10217, metadata !DIExpression()), !dbg !10260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10219, metadata !DIExpression()), !dbg !10261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10221, metadata !DIExpression()), !dbg !10262
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10137, metadata !DIExpression()), !dbg !10263
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10138, metadata !DIExpression()), !dbg !10264
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10139, metadata !DIExpression()), !dbg !10265
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10205, metadata !DIExpression()), !dbg !10266
  store i8 1, ptr %first, align 1, !dbg !10267
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h3a043577cbbf71c9E"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_4, label %bb2, label %bb12, !dbg !10268

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_15 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h1c298843edfffad5E"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_15, label %bb14, label %bb23, !dbg !10268

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10269
  %_5 = xor i1 %_6, true, !dbg !10270
  br i1 %_5, label %bb3, label %bb8, !dbg !10270

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ceb3075fefa236549f114873fb6322c5, i64 22) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !10272
  %3 = zext i1 %2 to i8, !dbg !10272
  store i8 %3, ptr %_11, align 1, !dbg !10272
  %4 = load i8, ptr %_11, align 1, !dbg !10272, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10272
  %_14 = zext i1 %5 to i64, !dbg !10272
  %6 = icmp eq i64 %_14, 0, !dbg !10272
  br i1 %6, label %bb12, label %bb11, !dbg !10272

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !10273
  %8 = zext i1 %7 to i8, !dbg !10273
  store i8 %8, ptr %_7, align 1, !dbg !10273
  %9 = load i8, ptr %_7, align 1, !dbg !10273, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10273
  %_10 = zext i1 %10 to i64, !dbg !10273
  %11 = icmp eq i64 %_10, 0, !dbg !10273
  br i1 %11, label %bb8, label %bb7, !dbg !10273

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10274
  %13 = zext i1 %12 to i8, !dbg !10274
  store i8 %13, ptr %0, align 1, !dbg !10274
  br label %bb111, !dbg !10274

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10275, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10275
  ret i1 %15, !dbg !10275

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10276
  %17 = zext i1 %16 to i8, !dbg !10276
  store i8 %17, ptr %0, align 1, !dbg !10276
  br label %bb111, !dbg !10276

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_26 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h0a0d71bc62594d13E"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_26, label %bb25, label %bb34, !dbg !10268

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !10269
  %_16 = xor i1 %_17, true, !dbg !10270
  br i1 %_16, label %bb15, label %bb19, !dbg !10270

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_23183917709bfb7b18e2b27e64795080, i64 16) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !10272
  %20 = zext i1 %19 to i8, !dbg !10272
  store i8 %20, ptr %_22, align 1, !dbg !10272
  %21 = load i8, ptr %_22, align 1, !dbg !10272, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10272
  %_25 = zext i1 %22 to i64, !dbg !10272
  %23 = icmp eq i64 %_25, 0, !dbg !10272
  br i1 %23, label %bb23, label %bb22, !dbg !10272

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !10273
  %25 = zext i1 %24 to i8, !dbg !10273
  store i8 %25, ptr %_18, align 1, !dbg !10273
  %26 = load i8, ptr %_18, align 1, !dbg !10273, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10273
  %_21 = zext i1 %27 to i64, !dbg !10273
  %28 = icmp eq i64 %_21, 0, !dbg !10273
  br i1 %28, label %bb19, label %bb18, !dbg !10273

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10277
  %30 = zext i1 %29 to i8, !dbg !10277
  store i8 %30, ptr %0, align 1, !dbg !10277
  br label %bb111, !dbg !10277

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10278
  %32 = zext i1 %31 to i8, !dbg !10278
  store i8 %32, ptr %0, align 1, !dbg !10278
  br label %bb111, !dbg !10278

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_37 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hb7b9a2d8e8b53fd6E"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_37, label %bb36, label %bb45, !dbg !10268

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !10269
  %_27 = xor i1 %_28, true, !dbg !10270
  br i1 %_27, label %bb26, label %bb30, !dbg !10270

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_00edffb2880c63885c07b8b63d984171, i64 16) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !10272
  %35 = zext i1 %34 to i8, !dbg !10272
  store i8 %35, ptr %_33, align 1, !dbg !10272
  %36 = load i8, ptr %_33, align 1, !dbg !10272, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10272
  %_36 = zext i1 %37 to i64, !dbg !10272
  %38 = icmp eq i64 %_36, 0, !dbg !10272
  br i1 %38, label %bb34, label %bb33, !dbg !10272

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !10273
  %40 = zext i1 %39 to i8, !dbg !10273
  store i8 %40, ptr %_29, align 1, !dbg !10273
  %41 = load i8, ptr %_29, align 1, !dbg !10273, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10273
  %_32 = zext i1 %42 to i64, !dbg !10273
  %43 = icmp eq i64 %_32, 0, !dbg !10273
  br i1 %43, label %bb30, label %bb29, !dbg !10273

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10279
  %45 = zext i1 %44 to i8, !dbg !10279
  store i8 %45, ptr %0, align 1, !dbg !10279
  br label %bb111, !dbg !10279

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10280
  %47 = zext i1 %46 to i8, !dbg !10280
  store i8 %47, ptr %0, align 1, !dbg !10280
  br label %bb111, !dbg !10280

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_48 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h2efd7fe1e6fa38b3E"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_48, label %bb47, label %bb56, !dbg !10268

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !10269
  %_38 = xor i1 %_39, true, !dbg !10270
  br i1 %_38, label %bb37, label %bb41, !dbg !10270

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a49000a8806776ae52fbedb9a2638ec9, i64 17) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !10272
  %50 = zext i1 %49 to i8, !dbg !10272
  store i8 %50, ptr %_44, align 1, !dbg !10272
  %51 = load i8, ptr %_44, align 1, !dbg !10272, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10272
  %_47 = zext i1 %52 to i64, !dbg !10272
  %53 = icmp eq i64 %_47, 0, !dbg !10272
  br i1 %53, label %bb45, label %bb44, !dbg !10272

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !10273
  %55 = zext i1 %54 to i8, !dbg !10273
  store i8 %55, ptr %_40, align 1, !dbg !10273
  %56 = load i8, ptr %_40, align 1, !dbg !10273, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10273
  %_43 = zext i1 %57 to i64, !dbg !10273
  %58 = icmp eq i64 %_43, 0, !dbg !10273
  br i1 %58, label %bb41, label %bb40, !dbg !10273

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10281
  %60 = zext i1 %59 to i8, !dbg !10281
  store i8 %60, ptr %0, align 1, !dbg !10281
  br label %bb111, !dbg !10281

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10282
  %62 = zext i1 %61 to i8, !dbg !10282
  store i8 %62, ptr %0, align 1, !dbg !10282
  br label %bb111, !dbg !10282

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_59 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h69fc6d790b720abeE"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_59, label %bb58, label %bb67, !dbg !10268

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !10269
  %_49 = xor i1 %_50, true, !dbg !10270
  br i1 %_49, label %bb48, label %bb52, !dbg !10270

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c5961b0ae9ae4a08564a612c72baa76c, i64 29) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !10272
  %65 = zext i1 %64 to i8, !dbg !10272
  store i8 %65, ptr %_55, align 1, !dbg !10272
  %66 = load i8, ptr %_55, align 1, !dbg !10272, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10272
  %_58 = zext i1 %67 to i64, !dbg !10272
  %68 = icmp eq i64 %_58, 0, !dbg !10272
  br i1 %68, label %bb56, label %bb55, !dbg !10272

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !10273
  %70 = zext i1 %69 to i8, !dbg !10273
  store i8 %70, ptr %_51, align 1, !dbg !10273
  %71 = load i8, ptr %_51, align 1, !dbg !10273, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10273
  %_54 = zext i1 %72 to i64, !dbg !10273
  %73 = icmp eq i64 %_54, 0, !dbg !10273
  br i1 %73, label %bb52, label %bb51, !dbg !10273

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10283
  %75 = zext i1 %74 to i8, !dbg !10283
  store i8 %75, ptr %0, align 1, !dbg !10283
  br label %bb111, !dbg !10283

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10284
  %77 = zext i1 %76 to i8, !dbg !10284
  store i8 %77, ptr %0, align 1, !dbg !10284
  br label %bb111, !dbg !10284

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_70 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h21c8f7bc8beee067E"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_70, label %bb69, label %bb78, !dbg !10268

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !10269
  %_60 = xor i1 %_61, true, !dbg !10270
  br i1 %_60, label %bb59, label %bb63, !dbg !10270

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4ae9b5b462839d60c41327e34c2f0e10, i64 30) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !10272
  %80 = zext i1 %79 to i8, !dbg !10272
  store i8 %80, ptr %_66, align 1, !dbg !10272
  %81 = load i8, ptr %_66, align 1, !dbg !10272, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10272
  %_69 = zext i1 %82 to i64, !dbg !10272
  %83 = icmp eq i64 %_69, 0, !dbg !10272
  br i1 %83, label %bb67, label %bb66, !dbg !10272

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !10273
  %85 = zext i1 %84 to i8, !dbg !10273
  store i8 %85, ptr %_62, align 1, !dbg !10273
  %86 = load i8, ptr %_62, align 1, !dbg !10273, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10273
  %_65 = zext i1 %87 to i64, !dbg !10273
  %88 = icmp eq i64 %_65, 0, !dbg !10273
  br i1 %88, label %bb63, label %bb62, !dbg !10273

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10285
  %90 = zext i1 %89 to i8, !dbg !10285
  store i8 %90, ptr %0, align 1, !dbg !10285
  br label %bb111, !dbg !10285

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10286
  %92 = zext i1 %91 to i8, !dbg !10286
  store i8 %92, ptr %0, align 1, !dbg !10286
  br label %bb111, !dbg !10286

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_81 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h03ea8f3ca016852bE"(ptr align 8 %self) #8, !dbg !10268
  br i1 %_81, label %bb80, label %bb89, !dbg !10268

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !10269
  %_71 = xor i1 %_72, true, !dbg !10270
  br i1 %_71, label %bb70, label %bb74, !dbg !10270

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_85cca595269f62c6435ecb629d2c0750, i64 19) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !10272
  %95 = zext i1 %94 to i8, !dbg !10272
  store i8 %95, ptr %_77, align 1, !dbg !10272
  %96 = load i8, ptr %_77, align 1, !dbg !10272, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10272
  %_80 = zext i1 %97 to i64, !dbg !10272
  %98 = icmp eq i64 %_80, 0, !dbg !10272
  br i1 %98, label %bb78, label %bb77, !dbg !10272

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !10273
  %100 = zext i1 %99 to i8, !dbg !10273
  store i8 %100, ptr %_73, align 1, !dbg !10273
  %101 = load i8, ptr %_73, align 1, !dbg !10273, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10273
  %_76 = zext i1 %102 to i64, !dbg !10273
  %103 = icmp eq i64 %_76, 0, !dbg !10273
  br i1 %103, label %bb74, label %bb73, !dbg !10273

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10287
  %105 = zext i1 %104 to i8, !dbg !10287
  store i8 %105, ptr %0, align 1, !dbg !10287
  br label %bb111, !dbg !10287

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10288
  %107 = zext i1 %106 to i8, !dbg !10288
  store i8 %107, ptr %0, align 1, !dbg !10288
  br label %bb111, !dbg !10288

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10289, !noundef !19
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h631814f66123096fE() #8, !dbg !10290
  store i64 %108, ptr %_97, align 8, !dbg !10290
; call x86_64::registers::model_specific::EferFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h737c2725cc840b0bE(ptr align 8 %_97) #8, !dbg !10290
  %_94 = xor i64 %_95, -1, !dbg !10291
  %109 = and i64 %_93, %_94, !dbg !10289
  store i64 %109, ptr %extra_bits, align 8, !dbg !10289
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10292, !noundef !19
  %111 = icmp eq i64 %110, 0, !dbg !10292
  br i1 %111, label %bb105, label %bb92, !dbg !10292

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10269, !range !1596, !noundef !19
  %_83 = trunc i8 %112 to i1, !dbg !10269
  %_82 = xor i1 %_83, true, !dbg !10270
  br i1 %_82, label %bb81, label %bb85, !dbg !10270

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10271
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_53cb917c5379fcf43f5faa3b3b79e7e8, i64 27) #8, !dbg !10272
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !10272
  %114 = zext i1 %113 to i8, !dbg !10272
  store i8 %114, ptr %_88, align 1, !dbg !10272
  %115 = load i8, ptr %_88, align 1, !dbg !10272, !range !1596, !noundef !19
  %116 = trunc i8 %115 to i1, !dbg !10272
  %_91 = zext i1 %116 to i64, !dbg !10272
  %117 = icmp eq i64 %_91, 0, !dbg !10272
  br i1 %117, label %bb89, label %bb88, !dbg !10272

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !10273
  %119 = zext i1 %118 to i8, !dbg !10273
  store i8 %119, ptr %_84, align 1, !dbg !10273
  %120 = load i8, ptr %_84, align 1, !dbg !10273, !range !1596, !noundef !19
  %121 = trunc i8 %120 to i1, !dbg !10273
  %_87 = zext i1 %121 to i64, !dbg !10273
  %122 = icmp eq i64 %_87, 0, !dbg !10273
  br i1 %122, label %bb85, label %bb84, !dbg !10273

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10293
  %124 = zext i1 %123 to i8, !dbg !10293
  store i8 %124, ptr %0, align 1, !dbg !10293
  br label %bb111, !dbg !10293

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10294
  %126 = zext i1 %125 to i8, !dbg !10294
  store i8 %126, ptr %0, align 1, !dbg !10294
  br label %bb111, !dbg !10294

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10295, !range !1596, !noundef !19
  %_112 = trunc i8 %127 to i1, !dbg !10295
  br i1 %_112, label %bb106, label %bb110, !dbg !10295

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10296, !range !1596, !noundef !19
  %_99 = trunc i8 %128 to i1, !dbg !10296
  %_98 = xor i1 %_99, true, !dbg !10297
  br i1 %_98, label %bb93, label %bb97, !dbg !10297

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10298
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_105) #8, !dbg !10299
  %130 = zext i1 %129 to i8, !dbg !10299
  store i8 %130, ptr %_104, align 1, !dbg !10299
  %131 = load i8, ptr %_104, align 1, !dbg !10299, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10299
  %_107 = zext i1 %132 to i64, !dbg !10299
  %133 = icmp eq i64 %_107, 0, !dbg !10299
  br i1 %133, label %bb100, label %bb101, !dbg !10299

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_101) #8, !dbg !10300
  %135 = zext i1 %134 to i8, !dbg !10300
  store i8 %135, ptr %_100, align 1, !dbg !10300
  %136 = load i8, ptr %_100, align 1, !dbg !10300, !range !1596, !noundef !19
  %137 = trunc i8 %136 to i1, !dbg !10300
  %_103 = zext i1 %137 to i64, !dbg !10300
  %138 = icmp eq i64 %_103, 0, !dbg !10300
  br i1 %138, label %bb97, label %bb96, !dbg !10300

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10301
  %140 = zext i1 %139 to i8, !dbg !10301
  store i8 %140, ptr %0, align 1, !dbg !10301
  br label %bb111, !dbg !10301

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10302
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_109) #8, !dbg !10302
  %142 = zext i1 %141 to i8, !dbg !10302
  store i8 %142, ptr %_108, align 1, !dbg !10302
  %143 = load i8, ptr %_108, align 1, !dbg !10302, !range !1596, !noundef !19
  %144 = trunc i8 %143 to i1, !dbg !10302
  %_111 = zext i1 %144 to i64, !dbg !10302
  %145 = icmp eq i64 %_111, 0, !dbg !10302
  br i1 %145, label %bb105, label %bb104, !dbg !10302

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10303
  %147 = zext i1 %146 to i8, !dbg !10303
  store i8 %147, ptr %0, align 1, !dbg !10303
  br label %bb111, !dbg !10303

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10304
  %149 = zext i1 %148 to i8, !dbg !10304
  store i8 %149, ptr %0, align 1, !dbg !10304
  br label %bb111, !dbg !10304

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10305
  br label %bb111, !dbg !10275

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_114) #8, !dbg !10306
  %151 = zext i1 %150 to i8, !dbg !10306
  store i8 %151, ptr %_113, align 1, !dbg !10306
  %152 = load i8, ptr %_113, align 1, !dbg !10306, !range !1596, !noundef !19
  %153 = trunc i8 %152 to i1, !dbg !10306
  %_116 = zext i1 %153 to i64, !dbg !10306
  %154 = icmp eq i64 %_116, 0, !dbg !10306
  br i1 %154, label %bb110, label %bb109, !dbg !10306

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10307
  %156 = zext i1 %155 to i8, !dbg !10307
  store i8 %156, ptr %0, align 1, !dbg !10307
  br label %bb111, !dbg !10307

bb6:                                              ; No predecessors!
  unreachable, !dbg !10273
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hae2dff281ca16f0bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10308 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10311, metadata !DIExpression()), !dbg !10313
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10312, metadata !DIExpression()), !dbg !10314
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10315
  ret i1 %0, !dbg !10316
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hab0b9906ab23ab07E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10317 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10320, metadata !DIExpression()), !dbg !10322
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10321, metadata !DIExpression()), !dbg !10323
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10324
  ret i1 %0, !dbg !10325
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h01392b4c236ed8d7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10326 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10329, metadata !DIExpression()), !dbg !10331
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10330, metadata !DIExpression()), !dbg !10332
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10333
  ret i1 %0, !dbg !10334
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc5c7dbf25d26c232E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10335 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10338, metadata !DIExpression()), !dbg !10340
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10339, metadata !DIExpression()), !dbg !10341
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10342
  ret i1 %0, !dbg !10343
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h631814f66123096fE() unnamed_addr #0 !dbg !10344 {
start:
  %0 = alloca i64, align 8
  store i64 64769, ptr %0, align 8, !dbg !10347
  %1 = load i64, ptr %0, align 8, !dbg !10348, !noundef !19
  ret i64 %1, !dbg !10348
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h737c2725cc840b0bE(ptr align 8 %self) unnamed_addr #0 !dbg !10349 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10353, metadata !DIExpression()), !dbg !10354
  %0 = load i64, ptr %self, align 8, !dbg !10355, !noundef !19
  ret i64 %0, !dbg !10356
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h3a043577cbbf71c9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10357 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10363, metadata !DIExpression()), !dbg !10365
  br i1 false, label %bb2, label %bb1, !dbg !10365

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10365, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10365
  %1 = zext i1 %_5 to i8, !dbg !10365
  store i8 %1, ptr %_2, align 1, !dbg !10365
  br label %bb3, !dbg !10365

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10365
  br label %bb3, !dbg !10365

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10365, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10365
  br i1 %3, label %bb4, label %bb5, !dbg !10365

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10365, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !10365
  %4 = icmp eq i64 %_7, 1, !dbg !10365
  %5 = zext i1 %4 to i8, !dbg !10365
  store i8 %5, ptr %0, align 1, !dbg !10365
  br label %bb6, !dbg !10365

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10365
  br label %bb6, !dbg !10365

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10366, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10366
  ret i1 %7, !dbg !10366
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h1c298843edfffad5E"(ptr align 8 %self) unnamed_addr #0 !dbg !10367 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10369, metadata !DIExpression()), !dbg !10371
  br i1 false, label %bb2, label %bb1, !dbg !10371

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10371, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10371
  %1 = zext i1 %_5 to i8, !dbg !10371
  store i8 %1, ptr %_2, align 1, !dbg !10371
  br label %bb3, !dbg !10371

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10371
  br label %bb3, !dbg !10371

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10371, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10371
  br i1 %3, label %bb4, label %bb5, !dbg !10371

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10371, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !10371
  %4 = icmp eq i64 %_7, 256, !dbg !10371
  %5 = zext i1 %4 to i8, !dbg !10371
  store i8 %5, ptr %0, align 1, !dbg !10371
  br label %bb6, !dbg !10371

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10371
  br label %bb6, !dbg !10371

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10372, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10372
  ret i1 %7, !dbg !10372
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h0a0d71bc62594d13E"(ptr align 8 %self) unnamed_addr #0 !dbg !10373 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10375, metadata !DIExpression()), !dbg !10377
  br i1 false, label %bb2, label %bb1, !dbg !10377

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10377, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10377
  %1 = zext i1 %_5 to i8, !dbg !10377
  store i8 %1, ptr %_2, align 1, !dbg !10377
  br label %bb3, !dbg !10377

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10377
  br label %bb3, !dbg !10377

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10377, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10377
  br i1 %3, label %bb4, label %bb5, !dbg !10377

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10377, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !10377
  %4 = icmp eq i64 %_7, 1024, !dbg !10377
  %5 = zext i1 %4 to i8, !dbg !10377
  store i8 %5, ptr %0, align 1, !dbg !10377
  br label %bb6, !dbg !10377

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10377
  br label %bb6, !dbg !10377

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10378, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10378
  ret i1 %7, !dbg !10378
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hb7b9a2d8e8b53fd6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10379 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10381, metadata !DIExpression()), !dbg !10383
  br i1 false, label %bb2, label %bb1, !dbg !10383

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10383, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10383
  %1 = zext i1 %_5 to i8, !dbg !10383
  store i8 %1, ptr %_2, align 1, !dbg !10383
  br label %bb3, !dbg !10383

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10383
  br label %bb3, !dbg !10383

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10383, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10383
  br i1 %3, label %bb4, label %bb5, !dbg !10383

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10383, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !10383
  %4 = icmp eq i64 %_7, 2048, !dbg !10383
  %5 = zext i1 %4 to i8, !dbg !10383
  store i8 %5, ptr %0, align 1, !dbg !10383
  br label %bb6, !dbg !10383

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10383
  br label %bb6, !dbg !10383

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10384, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10384
  ret i1 %7, !dbg !10384
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h2efd7fe1e6fa38b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !10385 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10387, metadata !DIExpression()), !dbg !10389
  br i1 false, label %bb2, label %bb1, !dbg !10389

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10389, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10389
  %1 = zext i1 %_5 to i8, !dbg !10389
  store i8 %1, ptr %_2, align 1, !dbg !10389
  br label %bb3, !dbg !10389

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10389
  br label %bb3, !dbg !10389

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10389, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10389
  br i1 %3, label %bb4, label %bb5, !dbg !10389

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10389, !noundef !19
  %_7 = and i64 %_8, 4096, !dbg !10389
  %4 = icmp eq i64 %_7, 4096, !dbg !10389
  %5 = zext i1 %4 to i8, !dbg !10389
  store i8 %5, ptr %0, align 1, !dbg !10389
  br label %bb6, !dbg !10389

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10389
  br label %bb6, !dbg !10389

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10390, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10390
  ret i1 %7, !dbg !10390
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h69fc6d790b720abeE"(ptr align 8 %self) unnamed_addr #0 !dbg !10391 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10393, metadata !DIExpression()), !dbg !10395
  br i1 false, label %bb2, label %bb1, !dbg !10395

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10395, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10395
  %1 = zext i1 %_5 to i8, !dbg !10395
  store i8 %1, ptr %_2, align 1, !dbg !10395
  br label %bb3, !dbg !10395

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10395
  br label %bb3, !dbg !10395

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10395, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10395
  br i1 %3, label %bb4, label %bb5, !dbg !10395

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10395, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !10395
  %4 = icmp eq i64 %_7, 8192, !dbg !10395
  %5 = zext i1 %4 to i8, !dbg !10395
  store i8 %5, ptr %0, align 1, !dbg !10395
  br label %bb6, !dbg !10395

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10395
  br label %bb6, !dbg !10395

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10396, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10396
  ret i1 %7, !dbg !10396
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h21c8f7bc8beee067E"(ptr align 8 %self) unnamed_addr #0 !dbg !10397 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10399, metadata !DIExpression()), !dbg !10401
  br i1 false, label %bb2, label %bb1, !dbg !10401

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10401, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10401
  %1 = zext i1 %_5 to i8, !dbg !10401
  store i8 %1, ptr %_2, align 1, !dbg !10401
  br label %bb3, !dbg !10401

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10401
  br label %bb3, !dbg !10401

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10401, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10401
  br i1 %3, label %bb4, label %bb5, !dbg !10401

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10401, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !10401
  %4 = icmp eq i64 %_7, 16384, !dbg !10401
  %5 = zext i1 %4 to i8, !dbg !10401
  store i8 %5, ptr %0, align 1, !dbg !10401
  br label %bb6, !dbg !10401

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10401
  br label %bb6, !dbg !10401

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10402, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10402
  ret i1 %7, !dbg !10402
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h03ea8f3ca016852bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10403 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10405, metadata !DIExpression()), !dbg !10407
  br i1 false, label %bb2, label %bb1, !dbg !10407

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10407, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10407
  %1 = zext i1 %_5 to i8, !dbg !10407
  store i8 %1, ptr %_2, align 1, !dbg !10407
  br label %bb3, !dbg !10407

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10407
  br label %bb3, !dbg !10407

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10407, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10407
  br i1 %3, label %bb4, label %bb5, !dbg !10407

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10407, !noundef !19
  %_7 = and i64 %_8, 32768, !dbg !10407
  %4 = icmp eq i64 %_7, 32768, !dbg !10407
  %5 = zext i1 %4 to i8, !dbg !10407
  store i8 %5, ptr %0, align 1, !dbg !10407
  br label %bb6, !dbg !10407

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10407
  br label %bb6, !dbg !10407

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10408, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10408
  ret i1 %7, !dbg !10408
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc27885d5a1ecd772E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10409 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10422, metadata !DIExpression()), !dbg !10504
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10424, metadata !DIExpression()), !dbg !10505
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10426, metadata !DIExpression()), !dbg !10506
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10428, metadata !DIExpression()), !dbg !10507
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10430, metadata !DIExpression()), !dbg !10508
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10432, metadata !DIExpression()), !dbg !10509
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10434, metadata !DIExpression()), !dbg !10510
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10436, metadata !DIExpression()), !dbg !10511
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10438, metadata !DIExpression()), !dbg !10512
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10440, metadata !DIExpression()), !dbg !10513
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10442, metadata !DIExpression()), !dbg !10514
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10444, metadata !DIExpression()), !dbg !10515
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10446, metadata !DIExpression()), !dbg !10516
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10448, metadata !DIExpression()), !dbg !10517
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10450, metadata !DIExpression()), !dbg !10518
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10452, metadata !DIExpression()), !dbg !10519
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10454, metadata !DIExpression()), !dbg !10520
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10456, metadata !DIExpression()), !dbg !10521
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10458, metadata !DIExpression()), !dbg !10522
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10460, metadata !DIExpression()), !dbg !10523
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10462, metadata !DIExpression()), !dbg !10524
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10464, metadata !DIExpression()), !dbg !10525
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10466, metadata !DIExpression()), !dbg !10526
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10468, metadata !DIExpression()), !dbg !10527
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10470, metadata !DIExpression()), !dbg !10528
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10472, metadata !DIExpression()), !dbg !10529
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10474, metadata !DIExpression()), !dbg !10530
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10476, metadata !DIExpression()), !dbg !10531
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10478, metadata !DIExpression()), !dbg !10532
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10480, metadata !DIExpression()), !dbg !10533
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10482, metadata !DIExpression()), !dbg !10534
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10484, metadata !DIExpression()), !dbg !10535
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10488, metadata !DIExpression()), !dbg !10536
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10490, metadata !DIExpression()), !dbg !10537
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10492, metadata !DIExpression()), !dbg !10538
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10494, metadata !DIExpression()), !dbg !10539
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10496, metadata !DIExpression()), !dbg !10540
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10498, metadata !DIExpression()), !dbg !10541
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10500, metadata !DIExpression()), !dbg !10542
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10502, metadata !DIExpression()), !dbg !10543
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10418, metadata !DIExpression()), !dbg !10544
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10419, metadata !DIExpression()), !dbg !10545
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10420, metadata !DIExpression()), !dbg !10546
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10486, metadata !DIExpression()), !dbg !10547
  store i8 1, ptr %first, align 1, !dbg !10548
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h07a326dd4efbf96cE"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_4, label %bb2, label %bb12, !dbg !10549

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h7c67dc5ae38736e6E"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_15, label %bb14, label %bb23, !dbg !10549

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10550
  %_5 = xor i1 %_6, true, !dbg !10551
  br i1 %_5, label %bb3, label %bb8, !dbg !10551

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_da3386472e802af11e2daae8d71f4e5f, i64 9) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !10553
  %3 = zext i1 %2 to i8, !dbg !10553
  store i8 %3, ptr %_11, align 1, !dbg !10553
  %4 = load i8, ptr %_11, align 1, !dbg !10553, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10553
  %_14 = zext i1 %5 to i64, !dbg !10553
  %6 = icmp eq i64 %_14, 0, !dbg !10553
  br i1 %6, label %bb12, label %bb11, !dbg !10553

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !10554
  %8 = zext i1 %7 to i8, !dbg !10554
  store i8 %8, ptr %_7, align 1, !dbg !10554
  %9 = load i8, ptr %_7, align 1, !dbg !10554, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10554
  %_10 = zext i1 %10 to i64, !dbg !10554
  %11 = icmp eq i64 %_10, 0, !dbg !10554
  br i1 %11, label %bb8, label %bb7, !dbg !10554

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10555
  %13 = zext i1 %12 to i8, !dbg !10555
  store i8 %13, ptr %0, align 1, !dbg !10555
  br label %bb111, !dbg !10555

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10556, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10556
  ret i1 %15, !dbg !10556

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10557
  %17 = zext i1 %16 to i8, !dbg !10557
  store i8 %17, ptr %0, align 1, !dbg !10557
  br label %bb111, !dbg !10557

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h95f2a30042720005E"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_26, label %bb25, label %bb34, !dbg !10549

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !10550
  %_16 = xor i1 %_17, true, !dbg !10551
  br i1 %_16, label %bb15, label %bb19, !dbg !10551

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c5393e416f6a9c358373398c6a9847ba, i64 15) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !10553
  %20 = zext i1 %19 to i8, !dbg !10553
  store i8 %20, ptr %_22, align 1, !dbg !10553
  %21 = load i8, ptr %_22, align 1, !dbg !10553, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10553
  %_25 = zext i1 %22 to i64, !dbg !10553
  %23 = icmp eq i64 %_25, 0, !dbg !10553
  br i1 %23, label %bb23, label %bb22, !dbg !10553

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !10554
  %25 = zext i1 %24 to i8, !dbg !10554
  store i8 %25, ptr %_18, align 1, !dbg !10554
  %26 = load i8, ptr %_18, align 1, !dbg !10554, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10554
  %_21 = zext i1 %27 to i64, !dbg !10554
  %28 = icmp eq i64 %_21, 0, !dbg !10554
  br i1 %28, label %bb19, label %bb18, !dbg !10554

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10558
  %30 = zext i1 %29 to i8, !dbg !10558
  store i8 %30, ptr %0, align 1, !dbg !10558
  br label %bb111, !dbg !10558

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10559
  %32 = zext i1 %31 to i8, !dbg !10559
  store i8 %32, ptr %0, align 1, !dbg !10559
  br label %bb111, !dbg !10559

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h710481505cc1a82bE"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_37, label %bb36, label %bb45, !dbg !10549

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !10550
  %_27 = xor i1 %_28, true, !dbg !10551
  br i1 %_27, label %bb26, label %bb30, !dbg !10551

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_79753b9dc8b617e3709620f1856e0c93, i64 10) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !10553
  %35 = zext i1 %34 to i8, !dbg !10553
  store i8 %35, ptr %_33, align 1, !dbg !10553
  %36 = load i8, ptr %_33, align 1, !dbg !10553, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10553
  %_36 = zext i1 %37 to i64, !dbg !10553
  %38 = icmp eq i64 %_36, 0, !dbg !10553
  br i1 %38, label %bb34, label %bb33, !dbg !10553

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !10554
  %40 = zext i1 %39 to i8, !dbg !10554
  store i8 %40, ptr %_29, align 1, !dbg !10554
  %41 = load i8, ptr %_29, align 1, !dbg !10554, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10554
  %_32 = zext i1 %42 to i64, !dbg !10554
  %43 = icmp eq i64 %_32, 0, !dbg !10554
  br i1 %43, label %bb30, label %bb29, !dbg !10554

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10560
  %45 = zext i1 %44 to i8, !dbg !10560
  store i8 %45, ptr %0, align 1, !dbg !10560
  br label %bb111, !dbg !10560

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10561
  %47 = zext i1 %46 to i8, !dbg !10561
  store i8 %47, ptr %0, align 1, !dbg !10561
  br label %bb111, !dbg !10561

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hd094fcc192cf4349E"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_48, label %bb47, label %bb56, !dbg !10549

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !10550
  %_38 = xor i1 %_39, true, !dbg !10551
  br i1 %_38, label %bb37, label %bb41, !dbg !10551

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_9936f540789596be08e844c2303cb4eb, i64 17) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !10553
  %50 = zext i1 %49 to i8, !dbg !10553
  store i8 %50, ptr %_44, align 1, !dbg !10553
  %51 = load i8, ptr %_44, align 1, !dbg !10553, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10553
  %_47 = zext i1 %52 to i64, !dbg !10553
  %53 = icmp eq i64 %_47, 0, !dbg !10553
  br i1 %53, label %bb45, label %bb44, !dbg !10553

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !10554
  %55 = zext i1 %54 to i8, !dbg !10554
  store i8 %55, ptr %_40, align 1, !dbg !10554
  %56 = load i8, ptr %_40, align 1, !dbg !10554, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10554
  %_43 = zext i1 %57 to i64, !dbg !10554
  %58 = icmp eq i64 %_43, 0, !dbg !10554
  br i1 %58, label %bb41, label %bb40, !dbg !10554

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10562
  %60 = zext i1 %59 to i8, !dbg !10562
  store i8 %60, ptr %0, align 1, !dbg !10562
  br label %bb111, !dbg !10562

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10563
  %62 = zext i1 %61 to i8, !dbg !10563
  store i8 %62, ptr %0, align 1, !dbg !10563
  br label %bb111, !dbg !10563

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h40653c48630e666bE"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_59, label %bb58, label %bb67, !dbg !10549

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !10550
  %_49 = xor i1 %_50, true, !dbg !10551
  br i1 %_49, label %bb48, label %bb52, !dbg !10551

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f5206af8d2786a9a878ae388075bf233, i64 19) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !10553
  %65 = zext i1 %64 to i8, !dbg !10553
  store i8 %65, ptr %_55, align 1, !dbg !10553
  %66 = load i8, ptr %_55, align 1, !dbg !10553, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10553
  %_58 = zext i1 %67 to i64, !dbg !10553
  %68 = icmp eq i64 %_58, 0, !dbg !10553
  br i1 %68, label %bb56, label %bb55, !dbg !10553

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !10554
  %70 = zext i1 %69 to i8, !dbg !10554
  store i8 %70, ptr %_51, align 1, !dbg !10554
  %71 = load i8, ptr %_51, align 1, !dbg !10554, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10554
  %_54 = zext i1 %72 to i64, !dbg !10554
  %73 = icmp eq i64 %_54, 0, !dbg !10554
  br i1 %73, label %bb52, label %bb51, !dbg !10554

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10564
  %75 = zext i1 %74 to i8, !dbg !10564
  store i8 %75, ptr %0, align 1, !dbg !10564
  br label %bb111, !dbg !10564

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10565
  %77 = zext i1 %76 to i8, !dbg !10565
  store i8 %77, ptr %0, align 1, !dbg !10565
  br label %bb111, !dbg !10565

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h51b36450c200a7ffE"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_70, label %bb69, label %bb78, !dbg !10549

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !10550
  %_60 = xor i1 %_61, true, !dbg !10551
  br i1 %_60, label %bb59, label %bb63, !dbg !10551

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7ef313dde9a96c8e9a29e6aa277d98ef, i64 26) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !10553
  %80 = zext i1 %79 to i8, !dbg !10553
  store i8 %80, ptr %_66, align 1, !dbg !10553
  %81 = load i8, ptr %_66, align 1, !dbg !10553, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10553
  %_69 = zext i1 %82 to i64, !dbg !10553
  %83 = icmp eq i64 %_69, 0, !dbg !10553
  br i1 %83, label %bb67, label %bb66, !dbg !10553

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !10554
  %85 = zext i1 %84 to i8, !dbg !10554
  store i8 %85, ptr %_62, align 1, !dbg !10554
  %86 = load i8, ptr %_62, align 1, !dbg !10554, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10554
  %_65 = zext i1 %87 to i64, !dbg !10554
  %88 = icmp eq i64 %_65, 0, !dbg !10554
  br i1 %88, label %bb63, label %bb62, !dbg !10554

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10566
  %90 = zext i1 %89 to i8, !dbg !10566
  store i8 %90, ptr %0, align 1, !dbg !10566
  br label %bb111, !dbg !10566

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10567
  %92 = zext i1 %91 to i8, !dbg !10567
  store i8 %92, ptr %0, align 1, !dbg !10567
  br label %bb111, !dbg !10567

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h76b7afc2002443d1E"(ptr align 8 %self) #8, !dbg !10549
  br i1 %_81, label %bb80, label %bb89, !dbg !10549

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !10550
  %_71 = xor i1 %_72, true, !dbg !10551
  br i1 %_71, label %bb70, label %bb74, !dbg !10551

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a94025a2df7033977ee2af5c062317bf, i64 19) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !10553
  %95 = zext i1 %94 to i8, !dbg !10553
  store i8 %95, ptr %_77, align 1, !dbg !10553
  %96 = load i8, ptr %_77, align 1, !dbg !10553, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10553
  %_80 = zext i1 %97 to i64, !dbg !10553
  %98 = icmp eq i64 %_80, 0, !dbg !10553
  br i1 %98, label %bb78, label %bb77, !dbg !10553

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !10554
  %100 = zext i1 %99 to i8, !dbg !10554
  store i8 %100, ptr %_73, align 1, !dbg !10554
  %101 = load i8, ptr %_73, align 1, !dbg !10554, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10554
  %_76 = zext i1 %102 to i64, !dbg !10554
  %103 = icmp eq i64 %_76, 0, !dbg !10554
  br i1 %103, label %bb74, label %bb73, !dbg !10554

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10568
  %105 = zext i1 %104 to i8, !dbg !10568
  store i8 %105, ptr %0, align 1, !dbg !10568
  br label %bb111, !dbg !10568

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10569
  %107 = zext i1 %106 to i8, !dbg !10569
  store i8 %107, ptr %0, align 1, !dbg !10569
  br label %bb111, !dbg !10569

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10570, !noundef !19
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hcf955be99b54c469E() #8, !dbg !10571
  store i64 %108, ptr %_97, align 8, !dbg !10571
; call x86_64::registers::model_specific::CetFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h1ea84165332d0b1eE(ptr align 8 %_97) #8, !dbg !10571
  %_94 = xor i64 %_95, -1, !dbg !10572
  %109 = and i64 %_93, %_94, !dbg !10570
  store i64 %109, ptr %extra_bits, align 8, !dbg !10570
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10573, !noundef !19
  %111 = icmp eq i64 %110, 0, !dbg !10573
  br i1 %111, label %bb105, label %bb92, !dbg !10573

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10550, !range !1596, !noundef !19
  %_83 = trunc i8 %112 to i1, !dbg !10550
  %_82 = xor i1 %_83, true, !dbg !10551
  br i1 %_82, label %bb81, label %bb85, !dbg !10551

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f0eed43fadb3dcdfb9210f44f842ca35, i64 11) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !10553
  %114 = zext i1 %113 to i8, !dbg !10553
  store i8 %114, ptr %_88, align 1, !dbg !10553
  %115 = load i8, ptr %_88, align 1, !dbg !10553, !range !1596, !noundef !19
  %116 = trunc i8 %115 to i1, !dbg !10553
  %_91 = zext i1 %116 to i64, !dbg !10553
  %117 = icmp eq i64 %_91, 0, !dbg !10553
  br i1 %117, label %bb89, label %bb88, !dbg !10553

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !10554
  %119 = zext i1 %118 to i8, !dbg !10554
  store i8 %119, ptr %_84, align 1, !dbg !10554
  %120 = load i8, ptr %_84, align 1, !dbg !10554, !range !1596, !noundef !19
  %121 = trunc i8 %120 to i1, !dbg !10554
  %_87 = zext i1 %121 to i64, !dbg !10554
  %122 = icmp eq i64 %_87, 0, !dbg !10554
  br i1 %122, label %bb85, label %bb84, !dbg !10554

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10574
  %124 = zext i1 %123 to i8, !dbg !10574
  store i8 %124, ptr %0, align 1, !dbg !10574
  br label %bb111, !dbg !10574

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10575
  %126 = zext i1 %125 to i8, !dbg !10575
  store i8 %126, ptr %0, align 1, !dbg !10575
  br label %bb111, !dbg !10575

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10576, !range !1596, !noundef !19
  %_112 = trunc i8 %127 to i1, !dbg !10576
  br i1 %_112, label %bb106, label %bb110, !dbg !10576

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10577, !range !1596, !noundef !19
  %_99 = trunc i8 %128 to i1, !dbg !10577
  %_98 = xor i1 %_99, true, !dbg !10578
  br i1 %_98, label %bb93, label %bb97, !dbg !10578

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10579
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10580
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_105) #8, !dbg !10580
  %130 = zext i1 %129 to i8, !dbg !10580
  store i8 %130, ptr %_104, align 1, !dbg !10580
  %131 = load i8, ptr %_104, align 1, !dbg !10580, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10580
  %_107 = zext i1 %132 to i64, !dbg !10580
  %133 = icmp eq i64 %_107, 0, !dbg !10580
  br i1 %133, label %bb100, label %bb101, !dbg !10580

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_101) #8, !dbg !10581
  %135 = zext i1 %134 to i8, !dbg !10581
  store i8 %135, ptr %_100, align 1, !dbg !10581
  %136 = load i8, ptr %_100, align 1, !dbg !10581, !range !1596, !noundef !19
  %137 = trunc i8 %136 to i1, !dbg !10581
  %_103 = zext i1 %137 to i64, !dbg !10581
  %138 = icmp eq i64 %_103, 0, !dbg !10581
  br i1 %138, label %bb97, label %bb96, !dbg !10581

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10582
  %140 = zext i1 %139 to i8, !dbg !10582
  store i8 %140, ptr %0, align 1, !dbg !10582
  br label %bb111, !dbg !10582

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10583
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_109) #8, !dbg !10583
  %142 = zext i1 %141 to i8, !dbg !10583
  store i8 %142, ptr %_108, align 1, !dbg !10583
  %143 = load i8, ptr %_108, align 1, !dbg !10583, !range !1596, !noundef !19
  %144 = trunc i8 %143 to i1, !dbg !10583
  %_111 = zext i1 %144 to i64, !dbg !10583
  %145 = icmp eq i64 %_111, 0, !dbg !10583
  br i1 %145, label %bb105, label %bb104, !dbg !10583

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10584
  %147 = zext i1 %146 to i8, !dbg !10584
  store i8 %147, ptr %0, align 1, !dbg !10584
  br label %bb111, !dbg !10584

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10585
  %149 = zext i1 %148 to i8, !dbg !10585
  store i8 %149, ptr %0, align 1, !dbg !10585
  br label %bb111, !dbg !10585

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10586
  br label %bb111, !dbg !10556

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_114) #8, !dbg !10587
  %151 = zext i1 %150 to i8, !dbg !10587
  store i8 %151, ptr %_113, align 1, !dbg !10587
  %152 = load i8, ptr %_113, align 1, !dbg !10587, !range !1596, !noundef !19
  %153 = trunc i8 %152 to i1, !dbg !10587
  %_116 = zext i1 %153 to i64, !dbg !10587
  %154 = icmp eq i64 %_116, 0, !dbg !10587
  br i1 %154, label %bb110, label %bb109, !dbg !10587

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10588
  %156 = zext i1 %155 to i8, !dbg !10588
  store i8 %156, ptr %0, align 1, !dbg !10588
  br label %bb111, !dbg !10588

bb6:                                              ; No predecessors!
  unreachable, !dbg !10554
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdcf9b4aa351616baE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10589 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10592, metadata !DIExpression()), !dbg !10594
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10593, metadata !DIExpression()), !dbg !10595
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10596
  ret i1 %0, !dbg !10597
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd3f2223cb43e9186E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10598 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10601, metadata !DIExpression()), !dbg !10603
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10602, metadata !DIExpression()), !dbg !10604
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10605
  ret i1 %0, !dbg !10606
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h62d43fe89c329578E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10607 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10610, metadata !DIExpression()), !dbg !10612
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10611, metadata !DIExpression()), !dbg !10613
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10614
  ret i1 %0, !dbg !10615
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h9685947b8c52d2efE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10616 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10619, metadata !DIExpression()), !dbg !10621
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10620, metadata !DIExpression()), !dbg !10622
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10623
  ret i1 %0, !dbg !10624
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hcf955be99b54c469E() unnamed_addr #0 !dbg !10625 {
start:
  %0 = alloca i64, align 8
  store i64 3135, ptr %0, align 8, !dbg !10628
  %1 = load i64, ptr %0, align 8, !dbg !10629, !noundef !19
  ret i64 %1, !dbg !10629
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h1ea84165332d0b1eE(ptr align 8 %self) unnamed_addr #0 !dbg !10630 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10634, metadata !DIExpression()), !dbg !10635
  %0 = load i64, ptr %self, align 8, !dbg !10636, !noundef !19
  ret i64 %0, !dbg !10637
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h07a326dd4efbf96cE"(ptr align 8 %self) unnamed_addr #0 !dbg !10638 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10644, metadata !DIExpression()), !dbg !10646
  br i1 false, label %bb2, label %bb1, !dbg !10646

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10646, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10646
  %1 = zext i1 %_5 to i8, !dbg !10646
  store i8 %1, ptr %_2, align 1, !dbg !10646
  br label %bb3, !dbg !10646

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10646
  br label %bb3, !dbg !10646

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10646, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10646
  br i1 %3, label %bb4, label %bb5, !dbg !10646

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10646, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !10646
  %4 = icmp eq i64 %_7, 1, !dbg !10646
  %5 = zext i1 %4 to i8, !dbg !10646
  store i8 %5, ptr %0, align 1, !dbg !10646
  br label %bb6, !dbg !10646

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10646
  br label %bb6, !dbg !10646

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10647, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10647
  ret i1 %7, !dbg !10647
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h7c67dc5ae38736e6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10648 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10650, metadata !DIExpression()), !dbg !10652
  br i1 false, label %bb2, label %bb1, !dbg !10652

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10652, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10652
  %1 = zext i1 %_5 to i8, !dbg !10652
  store i8 %1, ptr %_2, align 1, !dbg !10652
  br label %bb3, !dbg !10652

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10652
  br label %bb3, !dbg !10652

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10652, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10652
  br i1 %3, label %bb4, label %bb5, !dbg !10652

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10652, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !10652
  %4 = icmp eq i64 %_7, 2, !dbg !10652
  %5 = zext i1 %4 to i8, !dbg !10652
  store i8 %5, ptr %0, align 1, !dbg !10652
  br label %bb6, !dbg !10652

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10652
  br label %bb6, !dbg !10652

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10653, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10653
  ret i1 %7, !dbg !10653
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h95f2a30042720005E"(ptr align 8 %self) unnamed_addr #0 !dbg !10654 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10656, metadata !DIExpression()), !dbg !10658
  br i1 false, label %bb2, label %bb1, !dbg !10658

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10658, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10658
  %1 = zext i1 %_5 to i8, !dbg !10658
  store i8 %1, ptr %_2, align 1, !dbg !10658
  br label %bb3, !dbg !10658

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10658
  br label %bb3, !dbg !10658

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10658, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10658
  br i1 %3, label %bb4, label %bb5, !dbg !10658

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10658, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !10658
  %4 = icmp eq i64 %_7, 4, !dbg !10658
  %5 = zext i1 %4 to i8, !dbg !10658
  store i8 %5, ptr %0, align 1, !dbg !10658
  br label %bb6, !dbg !10658

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10658
  br label %bb6, !dbg !10658

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10659, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10659
  ret i1 %7, !dbg !10659
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h710481505cc1a82bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10660 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10662, metadata !DIExpression()), !dbg !10664
  br i1 false, label %bb2, label %bb1, !dbg !10664

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10664, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10664
  %1 = zext i1 %_5 to i8, !dbg !10664
  store i8 %1, ptr %_2, align 1, !dbg !10664
  br label %bb3, !dbg !10664

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10664
  br label %bb3, !dbg !10664

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10664, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10664
  br i1 %3, label %bb4, label %bb5, !dbg !10664

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10664, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !10664
  %4 = icmp eq i64 %_7, 8, !dbg !10664
  %5 = zext i1 %4 to i8, !dbg !10664
  store i8 %5, ptr %0, align 1, !dbg !10664
  br label %bb6, !dbg !10664

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10664
  br label %bb6, !dbg !10664

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10665, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10665
  ret i1 %7, !dbg !10665
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hd094fcc192cf4349E"(ptr align 8 %self) unnamed_addr #0 !dbg !10666 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10668, metadata !DIExpression()), !dbg !10670
  br i1 false, label %bb2, label %bb1, !dbg !10670

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10670, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10670
  %1 = zext i1 %_5 to i8, !dbg !10670
  store i8 %1, ptr %_2, align 1, !dbg !10670
  br label %bb3, !dbg !10670

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10670
  br label %bb3, !dbg !10670

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10670, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10670
  br i1 %3, label %bb4, label %bb5, !dbg !10670

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10670, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !10670
  %4 = icmp eq i64 %_7, 16, !dbg !10670
  %5 = zext i1 %4 to i8, !dbg !10670
  store i8 %5, ptr %0, align 1, !dbg !10670
  br label %bb6, !dbg !10670

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10670
  br label %bb6, !dbg !10670

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10671, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10671
  ret i1 %7, !dbg !10671
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h40653c48630e666bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10672 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10674, metadata !DIExpression()), !dbg !10676
  br i1 false, label %bb2, label %bb1, !dbg !10676

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10676, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10676
  %1 = zext i1 %_5 to i8, !dbg !10676
  store i8 %1, ptr %_2, align 1, !dbg !10676
  br label %bb3, !dbg !10676

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10676
  br label %bb3, !dbg !10676

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10676, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10676
  br i1 %3, label %bb4, label %bb5, !dbg !10676

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10676, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !10676
  %4 = icmp eq i64 %_7, 32, !dbg !10676
  %5 = zext i1 %4 to i8, !dbg !10676
  store i8 %5, ptr %0, align 1, !dbg !10676
  br label %bb6, !dbg !10676

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10676
  br label %bb6, !dbg !10676

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10677, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10677
  ret i1 %7, !dbg !10677
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h51b36450c200a7ffE"(ptr align 8 %self) unnamed_addr #0 !dbg !10678 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10680, metadata !DIExpression()), !dbg !10682
  br i1 false, label %bb2, label %bb1, !dbg !10682

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10682, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10682
  %1 = zext i1 %_5 to i8, !dbg !10682
  store i8 %1, ptr %_2, align 1, !dbg !10682
  br label %bb3, !dbg !10682

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10682
  br label %bb3, !dbg !10682

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10682, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10682
  br i1 %3, label %bb4, label %bb5, !dbg !10682

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10682, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !10682
  %4 = icmp eq i64 %_7, 1024, !dbg !10682
  %5 = zext i1 %4 to i8, !dbg !10682
  store i8 %5, ptr %0, align 1, !dbg !10682
  br label %bb6, !dbg !10682

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10682
  br label %bb6, !dbg !10682

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10683, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10683
  ret i1 %7, !dbg !10683
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h76b7afc2002443d1E"(ptr align 8 %self) unnamed_addr #0 !dbg !10684 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10686, metadata !DIExpression()), !dbg !10688
  br i1 false, label %bb2, label %bb1, !dbg !10688

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10688, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10688
  %1 = zext i1 %_5 to i8, !dbg !10688
  store i8 %1, ptr %_2, align 1, !dbg !10688
  br label %bb3, !dbg !10688

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10688
  br label %bb3, !dbg !10688

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10688, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10688
  br i1 %3, label %bb4, label %bb5, !dbg !10688

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10688, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !10688
  %4 = icmp eq i64 %_7, 2048, !dbg !10688
  %5 = zext i1 %4 to i8, !dbg !10688
  store i8 %5, ptr %0, align 1, !dbg !10688
  br label %bb6, !dbg !10688

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10688
  br label %bb6, !dbg !10688

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10689, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10689
  ret i1 %7, !dbg !10689
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf9b43fe2d0fafa9cE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10690 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_212 = alloca i8, align 1
  %_207 = alloca i8, align 1
  %_203 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10704, metadata !DIExpression()), !dbg !10858
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10706, metadata !DIExpression()), !dbg !10859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10708, metadata !DIExpression()), !dbg !10860
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10710, metadata !DIExpression()), !dbg !10861
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10712, metadata !DIExpression()), !dbg !10862
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10714, metadata !DIExpression()), !dbg !10863
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10716, metadata !DIExpression()), !dbg !10864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10718, metadata !DIExpression()), !dbg !10865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10720, metadata !DIExpression()), !dbg !10866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10722, metadata !DIExpression()), !dbg !10867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10724, metadata !DIExpression()), !dbg !10868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10726, metadata !DIExpression()), !dbg !10869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10728, metadata !DIExpression()), !dbg !10870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10730, metadata !DIExpression()), !dbg !10871
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10732, metadata !DIExpression()), !dbg !10872
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10734, metadata !DIExpression()), !dbg !10873
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10736, metadata !DIExpression()), !dbg !10874
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10738, metadata !DIExpression()), !dbg !10875
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10740, metadata !DIExpression()), !dbg !10876
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10742, metadata !DIExpression()), !dbg !10877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10744, metadata !DIExpression()), !dbg !10878
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10746, metadata !DIExpression()), !dbg !10879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10748, metadata !DIExpression()), !dbg !10880
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10750, metadata !DIExpression()), !dbg !10881
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10752, metadata !DIExpression()), !dbg !10882
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10754, metadata !DIExpression()), !dbg !10883
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10756, metadata !DIExpression()), !dbg !10884
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10758, metadata !DIExpression()), !dbg !10885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10760, metadata !DIExpression()), !dbg !10886
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10762, metadata !DIExpression()), !dbg !10887
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10764, metadata !DIExpression()), !dbg !10888
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10766, metadata !DIExpression()), !dbg !10889
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10768, metadata !DIExpression()), !dbg !10890
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10770, metadata !DIExpression()), !dbg !10891
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10772, metadata !DIExpression()), !dbg !10892
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10774, metadata !DIExpression()), !dbg !10893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10776, metadata !DIExpression()), !dbg !10894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10778, metadata !DIExpression()), !dbg !10895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10780, metadata !DIExpression()), !dbg !10896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10782, metadata !DIExpression()), !dbg !10897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10784, metadata !DIExpression()), !dbg !10898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10786, metadata !DIExpression()), !dbg !10899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10788, metadata !DIExpression()), !dbg !10900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10790, metadata !DIExpression()), !dbg !10901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10792, metadata !DIExpression()), !dbg !10902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10794, metadata !DIExpression()), !dbg !10903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10796, metadata !DIExpression()), !dbg !10904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10798, metadata !DIExpression()), !dbg !10905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10800, metadata !DIExpression()), !dbg !10906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10802, metadata !DIExpression()), !dbg !10907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10804, metadata !DIExpression()), !dbg !10908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10806, metadata !DIExpression()), !dbg !10909
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10808, metadata !DIExpression()), !dbg !10910
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10810, metadata !DIExpression()), !dbg !10911
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10812, metadata !DIExpression()), !dbg !10912
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10814, metadata !DIExpression()), !dbg !10913
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10816, metadata !DIExpression()), !dbg !10914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10818, metadata !DIExpression()), !dbg !10915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10820, metadata !DIExpression()), !dbg !10916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10822, metadata !DIExpression()), !dbg !10917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10824, metadata !DIExpression()), !dbg !10918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10826, metadata !DIExpression()), !dbg !10919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10828, metadata !DIExpression()), !dbg !10920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10830, metadata !DIExpression()), !dbg !10921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10832, metadata !DIExpression()), !dbg !10922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10834, metadata !DIExpression()), !dbg !10923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10836, metadata !DIExpression()), !dbg !10924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10838, metadata !DIExpression()), !dbg !10925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10842, metadata !DIExpression()), !dbg !10926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10844, metadata !DIExpression()), !dbg !10927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10846, metadata !DIExpression()), !dbg !10928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10848, metadata !DIExpression()), !dbg !10929
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10850, metadata !DIExpression()), !dbg !10930
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10852, metadata !DIExpression()), !dbg !10931
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10854, metadata !DIExpression()), !dbg !10932
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10856, metadata !DIExpression()), !dbg !10933
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10700, metadata !DIExpression()), !dbg !10934
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10701, metadata !DIExpression()), !dbg !10935
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10702, metadata !DIExpression()), !dbg !10936
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10840, metadata !DIExpression()), !dbg !10937
  store i8 1, ptr %first, align 1, !dbg !10938
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h49fc5c562550f9acE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_4, label %bb2, label %bb12, !dbg !10939

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_15 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hddd2d86319a9b83aE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_15, label %bb14, label %bb23, !dbg !10939

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10940
  %_5 = xor i1 %_6, true, !dbg !10941
  br i1 %_5, label %bb3, label %bb8, !dbg !10941

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_350dbcb10d3dac789bff2c27a189e81f, i64 17) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !10943
  %3 = zext i1 %2 to i8, !dbg !10943
  store i8 %3, ptr %_11, align 1, !dbg !10943
  %4 = load i8, ptr %_11, align 1, !dbg !10943, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10943
  %_14 = zext i1 %5 to i64, !dbg !10943
  %6 = icmp eq i64 %_14, 0, !dbg !10943
  br i1 %6, label %bb12, label %bb11, !dbg !10943

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !10944
  %8 = zext i1 %7 to i8, !dbg !10944
  store i8 %8, ptr %_7, align 1, !dbg !10944
  %9 = load i8, ptr %_7, align 1, !dbg !10944, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10944
  %_10 = zext i1 %10 to i64, !dbg !10944
  %11 = icmp eq i64 %_10, 0, !dbg !10944
  br i1 %11, label %bb8, label %bb7, !dbg !10944

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10945
  %13 = zext i1 %12 to i8, !dbg !10945
  store i8 %13, ptr %0, align 1, !dbg !10945
  br label %bb210, !dbg !10945

bb210:                                            ; preds = %bb209, %bb208, %bb203, %bb200, %bb195, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10946, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10946
  ret i1 %15, !dbg !10946

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10947
  %17 = zext i1 %16 to i8, !dbg !10947
  store i8 %17, ptr %0, align 1, !dbg !10947
  br label %bb210, !dbg !10947

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_26 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h2bb152ac9c7505dfE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_26, label %bb25, label %bb34, !dbg !10939

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !10940
  %_16 = xor i1 %_17, true, !dbg !10941
  br i1 %_16, label %bb15, label %bb19, !dbg !10941

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7ec7b854ddb106bca3d2e3aadc6beb75, i64 8) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !10943
  %20 = zext i1 %19 to i8, !dbg !10943
  store i8 %20, ptr %_22, align 1, !dbg !10943
  %21 = load i8, ptr %_22, align 1, !dbg !10943, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10943
  %_25 = zext i1 %22 to i64, !dbg !10943
  %23 = icmp eq i64 %_25, 0, !dbg !10943
  br i1 %23, label %bb23, label %bb22, !dbg !10943

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !10944
  %25 = zext i1 %24 to i8, !dbg !10944
  store i8 %25, ptr %_18, align 1, !dbg !10944
  %26 = load i8, ptr %_18, align 1, !dbg !10944, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10944
  %_21 = zext i1 %27 to i64, !dbg !10944
  %28 = icmp eq i64 %_21, 0, !dbg !10944
  br i1 %28, label %bb19, label %bb18, !dbg !10944

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10948
  %30 = zext i1 %29 to i8, !dbg !10948
  store i8 %30, ptr %0, align 1, !dbg !10948
  br label %bb210, !dbg !10948

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10949
  %32 = zext i1 %31 to i8, !dbg !10949
  store i8 %32, ptr %0, align 1, !dbg !10949
  br label %bb210, !dbg !10949

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_37 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17hdf9a85431a4621daE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_37, label %bb36, label %bb45, !dbg !10939

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !10940
  %_27 = xor i1 %_28, true, !dbg !10941
  br i1 %_27, label %bb26, label %bb30, !dbg !10941

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_0698b50985094ab5232d42d450db30cb, i64 14) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !10943
  %35 = zext i1 %34 to i8, !dbg !10943
  store i8 %35, ptr %_33, align 1, !dbg !10943
  %36 = load i8, ptr %_33, align 1, !dbg !10943, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10943
  %_36 = zext i1 %37 to i64, !dbg !10943
  %38 = icmp eq i64 %_36, 0, !dbg !10943
  br i1 %38, label %bb34, label %bb33, !dbg !10943

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !10944
  %40 = zext i1 %39 to i8, !dbg !10944
  store i8 %40, ptr %_29, align 1, !dbg !10944
  %41 = load i8, ptr %_29, align 1, !dbg !10944, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10944
  %_32 = zext i1 %42 to i64, !dbg !10944
  %43 = icmp eq i64 %_32, 0, !dbg !10944
  br i1 %43, label %bb30, label %bb29, !dbg !10944

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10950
  %45 = zext i1 %44 to i8, !dbg !10950
  store i8 %45, ptr %0, align 1, !dbg !10950
  br label %bb210, !dbg !10950

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10951
  %47 = zext i1 %46 to i8, !dbg !10951
  store i8 %47, ptr %0, align 1, !dbg !10951
  br label %bb210, !dbg !10951

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_48 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h07da7af11d8a352eE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_48, label %bb47, label %bb56, !dbg !10939

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !10940
  %_38 = xor i1 %_39, true, !dbg !10941
  br i1 %_38, label %bb37, label %bb41, !dbg !10941

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3b8b4793b1ea451345d29976e468891f, i64 8) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !10943
  %50 = zext i1 %49 to i8, !dbg !10943
  store i8 %50, ptr %_44, align 1, !dbg !10943
  %51 = load i8, ptr %_44, align 1, !dbg !10943, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10943
  %_47 = zext i1 %52 to i64, !dbg !10943
  %53 = icmp eq i64 %_47, 0, !dbg !10943
  br i1 %53, label %bb45, label %bb44, !dbg !10943

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !10944
  %55 = zext i1 %54 to i8, !dbg !10944
  store i8 %55, ptr %_40, align 1, !dbg !10944
  %56 = load i8, ptr %_40, align 1, !dbg !10944, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10944
  %_43 = zext i1 %57 to i64, !dbg !10944
  %58 = icmp eq i64 %_43, 0, !dbg !10944
  br i1 %58, label %bb41, label %bb40, !dbg !10944

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10952
  %60 = zext i1 %59 to i8, !dbg !10952
  store i8 %60, ptr %0, align 1, !dbg !10952
  br label %bb210, !dbg !10952

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10953
  %62 = zext i1 %61 to i8, !dbg !10953
  store i8 %62, ptr %0, align 1, !dbg !10953
  br label %bb210, !dbg !10953

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_59 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hb1cde294f90d831aE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_59, label %bb58, label %bb67, !dbg !10939

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !10940
  %_49 = xor i1 %_50, true, !dbg !10941
  br i1 %_49, label %bb48, label %bb52, !dbg !10941

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7ea326424015707213a4540a6b01ccbc, i64 9) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !10943
  %65 = zext i1 %64 to i8, !dbg !10943
  store i8 %65, ptr %_55, align 1, !dbg !10943
  %66 = load i8, ptr %_55, align 1, !dbg !10943, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10943
  %_58 = zext i1 %67 to i64, !dbg !10943
  %68 = icmp eq i64 %_58, 0, !dbg !10943
  br i1 %68, label %bb56, label %bb55, !dbg !10943

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !10944
  %70 = zext i1 %69 to i8, !dbg !10944
  store i8 %70, ptr %_51, align 1, !dbg !10944
  %71 = load i8, ptr %_51, align 1, !dbg !10944, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10944
  %_54 = zext i1 %72 to i64, !dbg !10944
  %73 = icmp eq i64 %_54, 0, !dbg !10944
  br i1 %73, label %bb52, label %bb51, !dbg !10944

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10954
  %75 = zext i1 %74 to i8, !dbg !10954
  store i8 %75, ptr %0, align 1, !dbg !10954
  br label %bb210, !dbg !10954

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10955
  %77 = zext i1 %76 to i8, !dbg !10955
  store i8 %77, ptr %0, align 1, !dbg !10955
  br label %bb210, !dbg !10955

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_70 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17ha63b234456f3778aE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_70, label %bb69, label %bb78, !dbg !10939

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !10940
  %_60 = xor i1 %_61, true, !dbg !10941
  br i1 %_60, label %bb59, label %bb63, !dbg !10941

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_65c8d9334162f88c29e9094988ececd2, i64 9) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !10943
  %80 = zext i1 %79 to i8, !dbg !10943
  store i8 %80, ptr %_66, align 1, !dbg !10943
  %81 = load i8, ptr %_66, align 1, !dbg !10943, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10943
  %_69 = zext i1 %82 to i64, !dbg !10943
  %83 = icmp eq i64 %_69, 0, !dbg !10943
  br i1 %83, label %bb67, label %bb66, !dbg !10943

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !10944
  %85 = zext i1 %84 to i8, !dbg !10944
  store i8 %85, ptr %_62, align 1, !dbg !10944
  %86 = load i8, ptr %_62, align 1, !dbg !10944, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10944
  %_65 = zext i1 %87 to i64, !dbg !10944
  %88 = icmp eq i64 %_65, 0, !dbg !10944
  br i1 %88, label %bb63, label %bb62, !dbg !10944

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10956
  %90 = zext i1 %89 to i8, !dbg !10956
  store i8 %90, ptr %0, align 1, !dbg !10956
  br label %bb210, !dbg !10956

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10957
  %92 = zext i1 %91 to i8, !dbg !10957
  store i8 %92, ptr %0, align 1, !dbg !10957
  br label %bb210, !dbg !10957

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_81 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hd531e0acbf1b37beE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_81, label %bb80, label %bb89, !dbg !10939

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !10940
  %_71 = xor i1 %_72, true, !dbg !10941
  br i1 %_71, label %bb70, label %bb74, !dbg !10941

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f71adfd8f709c3a17b5ee7464b0e65a7, i64 19) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !10943
  %95 = zext i1 %94 to i8, !dbg !10943
  store i8 %95, ptr %_77, align 1, !dbg !10943
  %96 = load i8, ptr %_77, align 1, !dbg !10943, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10943
  %_80 = zext i1 %97 to i64, !dbg !10943
  %98 = icmp eq i64 %_80, 0, !dbg !10943
  br i1 %98, label %bb78, label %bb77, !dbg !10943

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !10944
  %100 = zext i1 %99 to i8, !dbg !10944
  store i8 %100, ptr %_73, align 1, !dbg !10944
  %101 = load i8, ptr %_73, align 1, !dbg !10944, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10944
  %_76 = zext i1 %102 to i64, !dbg !10944
  %103 = icmp eq i64 %_76, 0, !dbg !10944
  br i1 %103, label %bb74, label %bb73, !dbg !10944

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10958
  %105 = zext i1 %104 to i8, !dbg !10958
  store i8 %105, ptr %0, align 1, !dbg !10958
  br label %bb210, !dbg !10958

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10959
  %107 = zext i1 %106 to i8, !dbg !10959
  store i8 %107, ptr %0, align 1, !dbg !10959
  br label %bb210, !dbg !10959

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_92 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h2d2ebe7e93c44242E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_92, label %bb91, label %bb100, !dbg !10939

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !10940
  %_82 = xor i1 %_83, true, !dbg !10941
  br i1 %_82, label %bb81, label %bb85, !dbg !10941

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_9bd11bca8ae23cc51d3a6341c95b96fc, i64 22) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !10943
  %110 = zext i1 %109 to i8, !dbg !10943
  store i8 %110, ptr %_88, align 1, !dbg !10943
  %111 = load i8, ptr %_88, align 1, !dbg !10943, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !10943
  %_91 = zext i1 %112 to i64, !dbg !10943
  %113 = icmp eq i64 %_91, 0, !dbg !10943
  br i1 %113, label %bb89, label %bb88, !dbg !10943

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !10944
  %115 = zext i1 %114 to i8, !dbg !10944
  store i8 %115, ptr %_84, align 1, !dbg !10944
  %116 = load i8, ptr %_84, align 1, !dbg !10944, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !10944
  %_87 = zext i1 %117 to i64, !dbg !10944
  %118 = icmp eq i64 %_87, 0, !dbg !10944
  br i1 %118, label %bb85, label %bb84, !dbg !10944

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10960
  %120 = zext i1 %119 to i8, !dbg !10960
  store i8 %120, ptr %0, align 1, !dbg !10960
  br label %bb210, !dbg !10960

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10961
  %122 = zext i1 %121 to i8, !dbg !10961
  store i8 %122, ptr %0, align 1, !dbg !10961
  br label %bb210, !dbg !10961

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_103 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h5eab5e3546c4c210E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_103, label %bb102, label %bb111, !dbg !10939

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !10940
  %_93 = xor i1 %_94, true, !dbg !10941
  br i1 %_93, label %bb92, label %bb96, !dbg !10941

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_14a79a8e897526cc9db098787ad82623, i64 13) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !10943
  %125 = zext i1 %124 to i8, !dbg !10943
  store i8 %125, ptr %_99, align 1, !dbg !10943
  %126 = load i8, ptr %_99, align 1, !dbg !10943, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !10943
  %_102 = zext i1 %127 to i64, !dbg !10943
  %128 = icmp eq i64 %_102, 0, !dbg !10943
  br i1 %128, label %bb100, label %bb99, !dbg !10943

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !10944
  %130 = zext i1 %129 to i8, !dbg !10944
  store i8 %130, ptr %_95, align 1, !dbg !10944
  %131 = load i8, ptr %_95, align 1, !dbg !10944, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10944
  %_98 = zext i1 %132 to i64, !dbg !10944
  %133 = icmp eq i64 %_98, 0, !dbg !10944
  br i1 %133, label %bb96, label %bb95, !dbg !10944

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10962
  %135 = zext i1 %134 to i8, !dbg !10962
  store i8 %135, ptr %0, align 1, !dbg !10962
  br label %bb210, !dbg !10962

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10963
  %137 = zext i1 %136 to i8, !dbg !10963
  store i8 %137, ptr %0, align 1, !dbg !10963
  br label %bb210, !dbg !10963

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h2085840bae61f18dE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_114, label %bb113, label %bb122, !dbg !10939

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !10940
  %_104 = xor i1 %_105, true, !dbg !10941
  br i1 %_104, label %bb103, label %bb107, !dbg !10941

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_e7459e65b76b299ed2a1432c4b4f7567, i64 19) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !10943
  %140 = zext i1 %139 to i8, !dbg !10943
  store i8 %140, ptr %_110, align 1, !dbg !10943
  %141 = load i8, ptr %_110, align 1, !dbg !10943, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !10943
  %_113 = zext i1 %142 to i64, !dbg !10943
  %143 = icmp eq i64 %_113, 0, !dbg !10943
  br i1 %143, label %bb111, label %bb110, !dbg !10943

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !10944
  %145 = zext i1 %144 to i8, !dbg !10944
  store i8 %145, ptr %_106, align 1, !dbg !10944
  %146 = load i8, ptr %_106, align 1, !dbg !10944, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !10944
  %_109 = zext i1 %147 to i64, !dbg !10944
  %148 = icmp eq i64 %_109, 0, !dbg !10944
  br i1 %148, label %bb107, label %bb106, !dbg !10944

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10964
  %150 = zext i1 %149 to i8, !dbg !10964
  store i8 %150, ptr %0, align 1, !dbg !10964
  br label %bb210, !dbg !10964

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10965
  %152 = zext i1 %151 to i8, !dbg !10965
  store i8 %152, ptr %0, align 1, !dbg !10965
  br label %bb210, !dbg !10965

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_125 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h91d670e9d57ce729E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_125, label %bb124, label %bb133, !dbg !10939

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !10940
  %_115 = xor i1 %_116, true, !dbg !10941
  br i1 %_115, label %bb114, label %bb118, !dbg !10941

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c, i64 13) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !10943
  %155 = zext i1 %154 to i8, !dbg !10943
  store i8 %155, ptr %_121, align 1, !dbg !10943
  %156 = load i8, ptr %_121, align 1, !dbg !10943, !range !1596, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !10943
  %_124 = zext i1 %157 to i64, !dbg !10943
  %158 = icmp eq i64 %_124, 0, !dbg !10943
  br i1 %158, label %bb122, label %bb121, !dbg !10943

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !10944
  %160 = zext i1 %159 to i8, !dbg !10944
  store i8 %160, ptr %_117, align 1, !dbg !10944
  %161 = load i8, ptr %_117, align 1, !dbg !10944, !range !1596, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !10944
  %_120 = zext i1 %162 to i64, !dbg !10944
  %163 = icmp eq i64 %_120, 0, !dbg !10944
  br i1 %163, label %bb118, label %bb117, !dbg !10944

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10966
  %165 = zext i1 %164 to i8, !dbg !10966
  store i8 %165, ptr %0, align 1, !dbg !10966
  br label %bb210, !dbg !10966

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10967
  %167 = zext i1 %166 to i8, !dbg !10967
  store i8 %167, ptr %0, align 1, !dbg !10967
  br label %bb210, !dbg !10967

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_136 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h00d6243899add5f6E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_136, label %bb135, label %bb144, !dbg !10939

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !10940
  %_126 = xor i1 %_127, true, !dbg !10941
  br i1 %_126, label %bb125, label %bb129, !dbg !10941

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_826c9a205ee91afd7a96fabeb2473cae, i64 14) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_133) #8, !dbg !10943
  %170 = zext i1 %169 to i8, !dbg !10943
  store i8 %170, ptr %_132, align 1, !dbg !10943
  %171 = load i8, ptr %_132, align 1, !dbg !10943, !range !1596, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !10943
  %_135 = zext i1 %172 to i64, !dbg !10943
  %173 = icmp eq i64 %_135, 0, !dbg !10943
  br i1 %173, label %bb133, label %bb132, !dbg !10943

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_129) #8, !dbg !10944
  %175 = zext i1 %174 to i8, !dbg !10944
  store i8 %175, ptr %_128, align 1, !dbg !10944
  %176 = load i8, ptr %_128, align 1, !dbg !10944, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !10944
  %_131 = zext i1 %177 to i64, !dbg !10944
  %178 = icmp eq i64 %_131, 0, !dbg !10944
  br i1 %178, label %bb129, label %bb128, !dbg !10944

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10968
  %180 = zext i1 %179 to i8, !dbg !10968
  store i8 %180, ptr %0, align 1, !dbg !10968
  br label %bb210, !dbg !10968

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10969
  %182 = zext i1 %181 to i8, !dbg !10969
  store i8 %182, ptr %0, align 1, !dbg !10969
  br label %bb210, !dbg !10969

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_147 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h7ae7d7d3bfed44b7E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_147, label %bb146, label %bb155, !dbg !10939

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !10940
  %_137 = xor i1 %_138, true, !dbg !10941
  br i1 %_137, label %bb136, label %bb140, !dbg !10941

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_39fe69eff977a9c06b2c3eead5f36a7c, i64 14) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_144) #8, !dbg !10943
  %185 = zext i1 %184 to i8, !dbg !10943
  store i8 %185, ptr %_143, align 1, !dbg !10943
  %186 = load i8, ptr %_143, align 1, !dbg !10943, !range !1596, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !10943
  %_146 = zext i1 %187 to i64, !dbg !10943
  %188 = icmp eq i64 %_146, 0, !dbg !10943
  br i1 %188, label %bb144, label %bb143, !dbg !10943

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_140) #8, !dbg !10944
  %190 = zext i1 %189 to i8, !dbg !10944
  store i8 %190, ptr %_139, align 1, !dbg !10944
  %191 = load i8, ptr %_139, align 1, !dbg !10944, !range !1596, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !10944
  %_142 = zext i1 %192 to i64, !dbg !10944
  %193 = icmp eq i64 %_142, 0, !dbg !10944
  br i1 %193, label %bb140, label %bb139, !dbg !10944

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10970
  %195 = zext i1 %194 to i8, !dbg !10970
  store i8 %195, ptr %0, align 1, !dbg !10970
  br label %bb210, !dbg !10970

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10971
  %197 = zext i1 %196 to i8, !dbg !10971
  store i8 %197, ptr %0, align 1, !dbg !10971
  br label %bb210, !dbg !10971

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_158 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h13b8373dbfd4ea1eE"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_158, label %bb157, label %bb166, !dbg !10939

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !10940
  %_148 = xor i1 %_149, true, !dbg !10941
  br i1 %_148, label %bb147, label %bb151, !dbg !10941

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6f1c269e29791eb3e3eba5768c9e1567, i64 25) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_155) #8, !dbg !10943
  %200 = zext i1 %199 to i8, !dbg !10943
  store i8 %200, ptr %_154, align 1, !dbg !10943
  %201 = load i8, ptr %_154, align 1, !dbg !10943, !range !1596, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !10943
  %_157 = zext i1 %202 to i64, !dbg !10943
  %203 = icmp eq i64 %_157, 0, !dbg !10943
  br i1 %203, label %bb155, label %bb154, !dbg !10943

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_151) #8, !dbg !10944
  %205 = zext i1 %204 to i8, !dbg !10944
  store i8 %205, ptr %_150, align 1, !dbg !10944
  %206 = load i8, ptr %_150, align 1, !dbg !10944, !range !1596, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !10944
  %_153 = zext i1 %207 to i64, !dbg !10944
  %208 = icmp eq i64 %_153, 0, !dbg !10944
  br i1 %208, label %bb151, label %bb150, !dbg !10944

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10972
  %210 = zext i1 %209 to i8, !dbg !10972
  store i8 %210, ptr %0, align 1, !dbg !10972
  br label %bb210, !dbg !10972

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10973
  %212 = zext i1 %211 to i8, !dbg !10973
  store i8 %212, ptr %0, align 1, !dbg !10973
  br label %bb210, !dbg !10973

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_169 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hc8cf371902a78098E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_169, label %bb168, label %bb177, !dbg !10939

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !10940
  %_159 = xor i1 %_160, true, !dbg !10941
  br i1 %_159, label %bb158, label %bb162, !dbg !10941

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7bc910930806376fb8f9536a186e7134, i64 25) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_166) #8, !dbg !10943
  %215 = zext i1 %214 to i8, !dbg !10943
  store i8 %215, ptr %_165, align 1, !dbg !10943
  %216 = load i8, ptr %_165, align 1, !dbg !10943, !range !1596, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !10943
  %_168 = zext i1 %217 to i64, !dbg !10943
  %218 = icmp eq i64 %_168, 0, !dbg !10943
  br i1 %218, label %bb166, label %bb165, !dbg !10943

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_162) #8, !dbg !10944
  %220 = zext i1 %219 to i8, !dbg !10944
  store i8 %220, ptr %_161, align 1, !dbg !10944
  %221 = load i8, ptr %_161, align 1, !dbg !10944, !range !1596, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !10944
  %_164 = zext i1 %222 to i64, !dbg !10944
  %223 = icmp eq i64 %_164, 0, !dbg !10944
  br i1 %223, label %bb162, label %bb161, !dbg !10944

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10974
  %225 = zext i1 %224 to i8, !dbg !10974
  store i8 %225, ptr %0, align 1, !dbg !10974
  br label %bb210, !dbg !10974

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10975
  %227 = zext i1 %226 to i8, !dbg !10975
  store i8 %227, ptr %0, align 1, !dbg !10975
  br label %bb210, !dbg !10975

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_180 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h26ff146ab0b680d3E"(ptr align 4 %self) #8, !dbg !10939
  br i1 %_180, label %bb179, label %bb188, !dbg !10939

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !10940
  %_170 = xor i1 %_171, true, !dbg !10941
  br i1 %_170, label %bb169, label %bb173, !dbg !10941

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_430c7d8c98839de51a05c8fe3af9a348, i64 21) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_177) #8, !dbg !10943
  %230 = zext i1 %229 to i8, !dbg !10943
  store i8 %230, ptr %_176, align 1, !dbg !10943
  %231 = load i8, ptr %_176, align 1, !dbg !10943, !range !1596, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !10943
  %_179 = zext i1 %232 to i64, !dbg !10943
  %233 = icmp eq i64 %_179, 0, !dbg !10943
  br i1 %233, label %bb177, label %bb176, !dbg !10943

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_173) #8, !dbg !10944
  %235 = zext i1 %234 to i8, !dbg !10944
  store i8 %235, ptr %_172, align 1, !dbg !10944
  %236 = load i8, ptr %_172, align 1, !dbg !10944, !range !1596, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !10944
  %_175 = zext i1 %237 to i64, !dbg !10944
  %238 = icmp eq i64 %_175, 0, !dbg !10944
  br i1 %238, label %bb173, label %bb172, !dbg !10944

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10976
  %240 = zext i1 %239 to i8, !dbg !10976
  store i8 %240, ptr %0, align 1, !dbg !10976
  br label %bb210, !dbg !10976

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10977
  %242 = zext i1 %241 to i8, !dbg !10977
  store i8 %242, ptr %0, align 1, !dbg !10977
  br label %bb210, !dbg !10977

bb188:                                            ; preds = %bb184, %bb177
  %_192 = load i32, ptr %self, align 4, !dbg !10978, !noundef !19
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h96d4a078a3e2f1b3E() #8, !dbg !10979
  store i32 %243, ptr %_196, align 4, !dbg !10979
; call x86_64::registers::mxcsr::MxCsr::bits
  %_194 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h779334a61ca1439cE(ptr align 4 %_196) #8, !dbg !10979
  %_193 = xor i32 %_194, -1, !dbg !10980
  %244 = and i32 %_192, %_193, !dbg !10978
  store i32 %244, ptr %extra_bits, align 4, !dbg !10978
  %245 = load i32, ptr %extra_bits, align 4, !dbg !10981, !noundef !19
  %246 = icmp eq i32 %245, 0, !dbg !10981
  br i1 %246, label %bb204, label %bb191, !dbg !10981

bb179:                                            ; preds = %bb177
  %247 = load i8, ptr %first, align 1, !dbg !10940, !range !1596, !noundef !19
  %_182 = trunc i8 %247 to i1, !dbg !10940
  %_181 = xor i1 %_182, true, !dbg !10941
  br i1 %_181, label %bb180, label %bb184, !dbg !10941

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !10942
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_b9fade50705e3555d0d831a1f9a510ab, i64 13) #8, !dbg !10943
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_188) #8, !dbg !10943
  %249 = zext i1 %248 to i8, !dbg !10943
  store i8 %249, ptr %_187, align 1, !dbg !10943
  %250 = load i8, ptr %_187, align 1, !dbg !10943, !range !1596, !noundef !19
  %251 = trunc i8 %250 to i1, !dbg !10943
  %_190 = zext i1 %251 to i64, !dbg !10943
  %252 = icmp eq i64 %_190, 0, !dbg !10943
  br i1 %252, label %bb188, label %bb187, !dbg !10943

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10944
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_184) #8, !dbg !10944
  %254 = zext i1 %253 to i8, !dbg !10944
  store i8 %254, ptr %_183, align 1, !dbg !10944
  %255 = load i8, ptr %_183, align 1, !dbg !10944, !range !1596, !noundef !19
  %256 = trunc i8 %255 to i1, !dbg !10944
  %_186 = zext i1 %256 to i64, !dbg !10944
  %257 = icmp eq i64 %_186, 0, !dbg !10944
  br i1 %257, label %bb184, label %bb183, !dbg !10944

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10982
  %259 = zext i1 %258 to i8, !dbg !10982
  store i8 %259, ptr %0, align 1, !dbg !10982
  br label %bb210, !dbg !10982

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10983
  %261 = zext i1 %260 to i8, !dbg !10983
  store i8 %261, ptr %0, align 1, !dbg !10983
  br label %bb210, !dbg !10983

bb204:                                            ; preds = %bb199, %bb188
  %262 = load i8, ptr %first, align 1, !dbg !10984, !range !1596, !noundef !19
  %_211 = trunc i8 %262 to i1, !dbg !10984
  br i1 %_211, label %bb205, label %bb209, !dbg !10984

bb191:                                            ; preds = %bb188
  %263 = load i8, ptr %first, align 1, !dbg !10985, !range !1596, !noundef !19
  %_198 = trunc i8 %263 to i1, !dbg !10985
  %_197 = xor i1 %_198, true, !dbg !10986
  br i1 %_197, label %bb192, label %bb196, !dbg !10986

bb196:                                            ; preds = %bb192, %bb191
  store i8 0, ptr %first, align 1, !dbg !10987
; call core::fmt::Formatter::write_str
  %_204 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10988
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_204) #8, !dbg !10988
  %265 = zext i1 %264 to i8, !dbg !10988
  store i8 %265, ptr %_203, align 1, !dbg !10988
  %266 = load i8, ptr %_203, align 1, !dbg !10988, !range !1596, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !10988
  %_206 = zext i1 %267 to i64, !dbg !10988
  %268 = icmp eq i64 %_206, 0, !dbg !10988
  br i1 %268, label %bb199, label %bb200, !dbg !10988

bb192:                                            ; preds = %bb191
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10989
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %269 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_200) #8, !dbg !10989
  %270 = zext i1 %269 to i8, !dbg !10989
  store i8 %270, ptr %_199, align 1, !dbg !10989
  %271 = load i8, ptr %_199, align 1, !dbg !10989, !range !1596, !noundef !19
  %272 = trunc i8 %271 to i1, !dbg !10989
  %_202 = zext i1 %272 to i64, !dbg !10989
  %273 = icmp eq i64 %_202, 0, !dbg !10989
  br i1 %273, label %bb196, label %bb195, !dbg !10989

bb195:                                            ; preds = %bb192
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10990
  %275 = zext i1 %274 to i8, !dbg !10990
  store i8 %275, ptr %0, align 1, !dbg !10990
  br label %bb210, !dbg !10990

bb199:                                            ; preds = %bb196
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_208 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h8bfa2e9223c7e4a2E"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !10991
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %276 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_208) #8, !dbg !10991
  %277 = zext i1 %276 to i8, !dbg !10991
  store i8 %277, ptr %_207, align 1, !dbg !10991
  %278 = load i8, ptr %_207, align 1, !dbg !10991, !range !1596, !noundef !19
  %279 = trunc i8 %278 to i1, !dbg !10991
  %_210 = zext i1 %279 to i64, !dbg !10991
  %280 = icmp eq i64 %_210, 0, !dbg !10991
  br i1 %280, label %bb204, label %bb203, !dbg !10991

bb200:                                            ; preds = %bb196
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10992
  %282 = zext i1 %281 to i8, !dbg !10992
  store i8 %282, ptr %0, align 1, !dbg !10992
  br label %bb210, !dbg !10992

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10993
  %284 = zext i1 %283 to i8, !dbg !10993
  store i8 %284, ptr %0, align 1, !dbg !10993
  br label %bb210, !dbg !10993

bb209:                                            ; preds = %bb205, %bb204
  store i8 0, ptr %0, align 1, !dbg !10994
  br label %bb210, !dbg !10946

bb205:                                            ; preds = %bb204
; call core::fmt::Formatter::write_str
  %_213 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10995
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %285 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_213) #8, !dbg !10995
  %286 = zext i1 %285 to i8, !dbg !10995
  store i8 %286, ptr %_212, align 1, !dbg !10995
  %287 = load i8, ptr %_212, align 1, !dbg !10995, !range !1596, !noundef !19
  %288 = trunc i8 %287 to i1, !dbg !10995
  %_215 = zext i1 %288 to i64, !dbg !10995
  %289 = icmp eq i64 %_215, 0, !dbg !10995
  br i1 %289, label %bb209, label %bb208, !dbg !10995

bb208:                                            ; preds = %bb205
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %290 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !10996
  %291 = zext i1 %290 to i8, !dbg !10996
  store i8 %291, ptr %0, align 1, !dbg !10996
  br label %bb210, !dbg !10996

bb6:                                              ; No predecessors!
  unreachable, !dbg !10944
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h24f0544f2ceff842E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10997 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11000, metadata !DIExpression()), !dbg !11002
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11001, metadata !DIExpression()), !dbg !11003
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17hec20e550da67dccdE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11004
  ret i1 %0, !dbg !11005
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h0c10ce6c0efde479E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11006 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11009, metadata !DIExpression()), !dbg !11011
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11010, metadata !DIExpression()), !dbg !11012
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17hd39bdd1efa0eae01E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11013
  ret i1 %0, !dbg !11014
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8261a506db71415fE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11015 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11018, metadata !DIExpression()), !dbg !11020
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11019, metadata !DIExpression()), !dbg !11021
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h8bfa2e9223c7e4a2E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11022
  ret i1 %0, !dbg !11023
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h20d3e9940f68f299E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11024 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11027, metadata !DIExpression()), !dbg !11029
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11028, metadata !DIExpression()), !dbg !11030
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h8dae69749bf3c377E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11031
  ret i1 %0, !dbg !11032
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h96d4a078a3e2f1b3E() unnamed_addr #0 !dbg !11033 {
start:
  %0 = alloca i32, align 4
  store i32 65535, ptr %0, align 4, !dbg !11036
  %1 = load i32, ptr %0, align 4, !dbg !11037, !noundef !19
  ret i32 %1, !dbg !11037
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h779334a61ca1439cE(ptr align 4 %self) unnamed_addr #0 !dbg !11038 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11042, metadata !DIExpression()), !dbg !11043
  %0 = load i32, ptr %self, align 4, !dbg !11044, !noundef !19
  ret i32 %0, !dbg !11045
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h49fc5c562550f9acE"(ptr align 4 %self) unnamed_addr #0 !dbg !11046 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11052, metadata !DIExpression()), !dbg !11055
  br i1 false, label %bb2, label %bb1, !dbg !11055

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11055, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11055
  %1 = zext i1 %_5 to i8, !dbg !11055
  store i8 %1, ptr %_2, align 1, !dbg !11055
  br label %bb3, !dbg !11055

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11055
  br label %bb3, !dbg !11055

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11055, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11055
  br i1 %3, label %bb4, label %bb5, !dbg !11055

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11055, !noundef !19
  %_7 = and i32 %_8, 1, !dbg !11055
  %4 = icmp eq i32 %_7, 1, !dbg !11055
  %5 = zext i1 %4 to i8, !dbg !11055
  store i8 %5, ptr %0, align 1, !dbg !11055
  br label %bb6, !dbg !11055

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11055
  br label %bb6, !dbg !11055

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11056, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11056
  ret i1 %7, !dbg !11056
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hddd2d86319a9b83aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11057 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11059, metadata !DIExpression()), !dbg !11061
  br i1 false, label %bb2, label %bb1, !dbg !11061

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11061, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11061
  %1 = zext i1 %_5 to i8, !dbg !11061
  store i8 %1, ptr %_2, align 1, !dbg !11061
  br label %bb3, !dbg !11061

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11061
  br label %bb3, !dbg !11061

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11061, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11061
  br i1 %3, label %bb4, label %bb5, !dbg !11061

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11061, !noundef !19
  %_7 = and i32 %_8, 2, !dbg !11061
  %4 = icmp eq i32 %_7, 2, !dbg !11061
  %5 = zext i1 %4 to i8, !dbg !11061
  store i8 %5, ptr %0, align 1, !dbg !11061
  br label %bb6, !dbg !11061

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11061
  br label %bb6, !dbg !11061

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11062, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11062
  ret i1 %7, !dbg !11062
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h2bb152ac9c7505dfE"(ptr align 4 %self) unnamed_addr #0 !dbg !11063 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11065, metadata !DIExpression()), !dbg !11067
  br i1 false, label %bb2, label %bb1, !dbg !11067

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11067, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11067
  %1 = zext i1 %_5 to i8, !dbg !11067
  store i8 %1, ptr %_2, align 1, !dbg !11067
  br label %bb3, !dbg !11067

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11067
  br label %bb3, !dbg !11067

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11067, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11067
  br i1 %3, label %bb4, label %bb5, !dbg !11067

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11067, !noundef !19
  %_7 = and i32 %_8, 4, !dbg !11067
  %4 = icmp eq i32 %_7, 4, !dbg !11067
  %5 = zext i1 %4 to i8, !dbg !11067
  store i8 %5, ptr %0, align 1, !dbg !11067
  br label %bb6, !dbg !11067

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11067
  br label %bb6, !dbg !11067

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11068, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11068
  ret i1 %7, !dbg !11068
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17hdf9a85431a4621daE"(ptr align 4 %self) unnamed_addr #0 !dbg !11069 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11071, metadata !DIExpression()), !dbg !11073
  br i1 false, label %bb2, label %bb1, !dbg !11073

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11073, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11073
  %1 = zext i1 %_5 to i8, !dbg !11073
  store i8 %1, ptr %_2, align 1, !dbg !11073
  br label %bb3, !dbg !11073

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11073
  br label %bb3, !dbg !11073

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11073, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11073
  br i1 %3, label %bb4, label %bb5, !dbg !11073

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11073, !noundef !19
  %_7 = and i32 %_8, 8, !dbg !11073
  %4 = icmp eq i32 %_7, 8, !dbg !11073
  %5 = zext i1 %4 to i8, !dbg !11073
  store i8 %5, ptr %0, align 1, !dbg !11073
  br label %bb6, !dbg !11073

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11073
  br label %bb6, !dbg !11073

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11074, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11074
  ret i1 %7, !dbg !11074
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h07da7af11d8a352eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11075 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11077, metadata !DIExpression()), !dbg !11079
  br i1 false, label %bb2, label %bb1, !dbg !11079

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11079, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11079
  %1 = zext i1 %_5 to i8, !dbg !11079
  store i8 %1, ptr %_2, align 1, !dbg !11079
  br label %bb3, !dbg !11079

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11079
  br label %bb3, !dbg !11079

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11079, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11079
  br i1 %3, label %bb4, label %bb5, !dbg !11079

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11079, !noundef !19
  %_7 = and i32 %_8, 16, !dbg !11079
  %4 = icmp eq i32 %_7, 16, !dbg !11079
  %5 = zext i1 %4 to i8, !dbg !11079
  store i8 %5, ptr %0, align 1, !dbg !11079
  br label %bb6, !dbg !11079

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11079
  br label %bb6, !dbg !11079

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11080, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11080
  ret i1 %7, !dbg !11080
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hb1cde294f90d831aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11081 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11083, metadata !DIExpression()), !dbg !11085
  br i1 false, label %bb2, label %bb1, !dbg !11085

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11085, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11085
  %1 = zext i1 %_5 to i8, !dbg !11085
  store i8 %1, ptr %_2, align 1, !dbg !11085
  br label %bb3, !dbg !11085

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11085
  br label %bb3, !dbg !11085

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11085, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11085
  br i1 %3, label %bb4, label %bb5, !dbg !11085

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11085, !noundef !19
  %_7 = and i32 %_8, 32, !dbg !11085
  %4 = icmp eq i32 %_7, 32, !dbg !11085
  %5 = zext i1 %4 to i8, !dbg !11085
  store i8 %5, ptr %0, align 1, !dbg !11085
  br label %bb6, !dbg !11085

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11085
  br label %bb6, !dbg !11085

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11086, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11086
  ret i1 %7, !dbg !11086
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17ha63b234456f3778aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11087 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11089, metadata !DIExpression()), !dbg !11091
  br i1 false, label %bb2, label %bb1, !dbg !11091

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11091, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11091
  %1 = zext i1 %_5 to i8, !dbg !11091
  store i8 %1, ptr %_2, align 1, !dbg !11091
  br label %bb3, !dbg !11091

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11091
  br label %bb3, !dbg !11091

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11091, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11091
  br i1 %3, label %bb4, label %bb5, !dbg !11091

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11091, !noundef !19
  %_7 = and i32 %_8, 64, !dbg !11091
  %4 = icmp eq i32 %_7, 64, !dbg !11091
  %5 = zext i1 %4 to i8, !dbg !11091
  store i8 %5, ptr %0, align 1, !dbg !11091
  br label %bb6, !dbg !11091

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11091
  br label %bb6, !dbg !11091

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11092, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11092
  ret i1 %7, !dbg !11092
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hd531e0acbf1b37beE"(ptr align 4 %self) unnamed_addr #0 !dbg !11093 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11095, metadata !DIExpression()), !dbg !11097
  br i1 false, label %bb2, label %bb1, !dbg !11097

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11097, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11097
  %1 = zext i1 %_5 to i8, !dbg !11097
  store i8 %1, ptr %_2, align 1, !dbg !11097
  br label %bb3, !dbg !11097

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11097
  br label %bb3, !dbg !11097

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11097, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11097
  br i1 %3, label %bb4, label %bb5, !dbg !11097

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11097, !noundef !19
  %_7 = and i32 %_8, 128, !dbg !11097
  %4 = icmp eq i32 %_7, 128, !dbg !11097
  %5 = zext i1 %4 to i8, !dbg !11097
  store i8 %5, ptr %0, align 1, !dbg !11097
  br label %bb6, !dbg !11097

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11097
  br label %bb6, !dbg !11097

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11098, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11098
  ret i1 %7, !dbg !11098
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h2d2ebe7e93c44242E"(ptr align 4 %self) unnamed_addr #0 !dbg !11099 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11101, metadata !DIExpression()), !dbg !11103
  br i1 false, label %bb2, label %bb1, !dbg !11103

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11103, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11103
  %1 = zext i1 %_5 to i8, !dbg !11103
  store i8 %1, ptr %_2, align 1, !dbg !11103
  br label %bb3, !dbg !11103

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11103
  br label %bb3, !dbg !11103

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11103, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11103
  br i1 %3, label %bb4, label %bb5, !dbg !11103

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11103, !noundef !19
  %_7 = and i32 %_8, 256, !dbg !11103
  %4 = icmp eq i32 %_7, 256, !dbg !11103
  %5 = zext i1 %4 to i8, !dbg !11103
  store i8 %5, ptr %0, align 1, !dbg !11103
  br label %bb6, !dbg !11103

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11103
  br label %bb6, !dbg !11103

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11104, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11104
  ret i1 %7, !dbg !11104
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h5eab5e3546c4c210E"(ptr align 4 %self) unnamed_addr #0 !dbg !11105 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11107, metadata !DIExpression()), !dbg !11109
  br i1 false, label %bb2, label %bb1, !dbg !11109

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11109, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11109
  %1 = zext i1 %_5 to i8, !dbg !11109
  store i8 %1, ptr %_2, align 1, !dbg !11109
  br label %bb3, !dbg !11109

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11109
  br label %bb3, !dbg !11109

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11109, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11109
  br i1 %3, label %bb4, label %bb5, !dbg !11109

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11109, !noundef !19
  %_7 = and i32 %_8, 512, !dbg !11109
  %4 = icmp eq i32 %_7, 512, !dbg !11109
  %5 = zext i1 %4 to i8, !dbg !11109
  store i8 %5, ptr %0, align 1, !dbg !11109
  br label %bb6, !dbg !11109

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11109
  br label %bb6, !dbg !11109

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11110, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11110
  ret i1 %7, !dbg !11110
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h2085840bae61f18dE"(ptr align 4 %self) unnamed_addr #0 !dbg !11111 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11113, metadata !DIExpression()), !dbg !11115
  br i1 false, label %bb2, label %bb1, !dbg !11115

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11115, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11115
  %1 = zext i1 %_5 to i8, !dbg !11115
  store i8 %1, ptr %_2, align 1, !dbg !11115
  br label %bb3, !dbg !11115

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11115
  br label %bb3, !dbg !11115

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11115, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11115
  br i1 %3, label %bb4, label %bb5, !dbg !11115

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11115, !noundef !19
  %_7 = and i32 %_8, 1024, !dbg !11115
  %4 = icmp eq i32 %_7, 1024, !dbg !11115
  %5 = zext i1 %4 to i8, !dbg !11115
  store i8 %5, ptr %0, align 1, !dbg !11115
  br label %bb6, !dbg !11115

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11115
  br label %bb6, !dbg !11115

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11116, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11116
  ret i1 %7, !dbg !11116
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h91d670e9d57ce729E"(ptr align 4 %self) unnamed_addr #0 !dbg !11117 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11119, metadata !DIExpression()), !dbg !11121
  br i1 false, label %bb2, label %bb1, !dbg !11121

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11121, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11121
  %1 = zext i1 %_5 to i8, !dbg !11121
  store i8 %1, ptr %_2, align 1, !dbg !11121
  br label %bb3, !dbg !11121

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11121
  br label %bb3, !dbg !11121

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11121, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11121
  br i1 %3, label %bb4, label %bb5, !dbg !11121

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11121, !noundef !19
  %_7 = and i32 %_8, 2048, !dbg !11121
  %4 = icmp eq i32 %_7, 2048, !dbg !11121
  %5 = zext i1 %4 to i8, !dbg !11121
  store i8 %5, ptr %0, align 1, !dbg !11121
  br label %bb6, !dbg !11121

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11121
  br label %bb6, !dbg !11121

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11122, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11122
  ret i1 %7, !dbg !11122
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h00d6243899add5f6E"(ptr align 4 %self) unnamed_addr #0 !dbg !11123 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11125, metadata !DIExpression()), !dbg !11127
  br i1 false, label %bb2, label %bb1, !dbg !11127

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11127, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11127
  %1 = zext i1 %_5 to i8, !dbg !11127
  store i8 %1, ptr %_2, align 1, !dbg !11127
  br label %bb3, !dbg !11127

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11127
  br label %bb3, !dbg !11127

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11127, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11127
  br i1 %3, label %bb4, label %bb5, !dbg !11127

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11127, !noundef !19
  %_7 = and i32 %_8, 4096, !dbg !11127
  %4 = icmp eq i32 %_7, 4096, !dbg !11127
  %5 = zext i1 %4 to i8, !dbg !11127
  store i8 %5, ptr %0, align 1, !dbg !11127
  br label %bb6, !dbg !11127

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11127
  br label %bb6, !dbg !11127

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11128, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11128
  ret i1 %7, !dbg !11128
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h7ae7d7d3bfed44b7E"(ptr align 4 %self) unnamed_addr #0 !dbg !11129 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11131, metadata !DIExpression()), !dbg !11133
  br i1 false, label %bb2, label %bb1, !dbg !11133

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11133, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11133
  %1 = zext i1 %_5 to i8, !dbg !11133
  store i8 %1, ptr %_2, align 1, !dbg !11133
  br label %bb3, !dbg !11133

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11133
  br label %bb3, !dbg !11133

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11133, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11133
  br i1 %3, label %bb4, label %bb5, !dbg !11133

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11133, !noundef !19
  %_7 = and i32 %_8, 8192, !dbg !11133
  %4 = icmp eq i32 %_7, 8192, !dbg !11133
  %5 = zext i1 %4 to i8, !dbg !11133
  store i8 %5, ptr %0, align 1, !dbg !11133
  br label %bb6, !dbg !11133

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11133
  br label %bb6, !dbg !11133

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11134, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11134
  ret i1 %7, !dbg !11134
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h13b8373dbfd4ea1eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11135 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11137, metadata !DIExpression()), !dbg !11139
  br i1 false, label %bb2, label %bb1, !dbg !11139

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11139, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11139
  %1 = zext i1 %_5 to i8, !dbg !11139
  store i8 %1, ptr %_2, align 1, !dbg !11139
  br label %bb3, !dbg !11139

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11139
  br label %bb3, !dbg !11139

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11139, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11139
  br i1 %3, label %bb4, label %bb5, !dbg !11139

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11139, !noundef !19
  %_7 = and i32 %_8, 16384, !dbg !11139
  %4 = icmp eq i32 %_7, 16384, !dbg !11139
  %5 = zext i1 %4 to i8, !dbg !11139
  store i8 %5, ptr %0, align 1, !dbg !11139
  br label %bb6, !dbg !11139

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11139
  br label %bb6, !dbg !11139

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11140, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11140
  ret i1 %7, !dbg !11140
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hc8cf371902a78098E"(ptr align 4 %self) unnamed_addr #0 !dbg !11141 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11143, metadata !DIExpression()), !dbg !11145
  br i1 false, label %bb2, label %bb1, !dbg !11145

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11145, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11145
  %1 = zext i1 %_5 to i8, !dbg !11145
  store i8 %1, ptr %_2, align 1, !dbg !11145
  br label %bb3, !dbg !11145

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11145
  br label %bb3, !dbg !11145

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11145, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11145
  br i1 %3, label %bb4, label %bb5, !dbg !11145

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11145, !noundef !19
  %_7 = and i32 %_8, 24576, !dbg !11145
  %4 = icmp eq i32 %_7, 24576, !dbg !11145
  %5 = zext i1 %4 to i8, !dbg !11145
  store i8 %5, ptr %0, align 1, !dbg !11145
  br label %bb6, !dbg !11145

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11145
  br label %bb6, !dbg !11145

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11146, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11146
  ret i1 %7, !dbg !11146
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h26ff146ab0b680d3E"(ptr align 4 %self) unnamed_addr #0 !dbg !11147 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11149, metadata !DIExpression()), !dbg !11151
  br i1 false, label %bb2, label %bb1, !dbg !11151

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11151, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11151
  %1 = zext i1 %_5 to i8, !dbg !11151
  store i8 %1, ptr %_2, align 1, !dbg !11151
  br label %bb3, !dbg !11151

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11151
  br label %bb3, !dbg !11151

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11151, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11151
  br i1 %3, label %bb4, label %bb5, !dbg !11151

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11151, !noundef !19
  %_7 = and i32 %_8, 32768, !dbg !11151
  %4 = icmp eq i32 %_7, 32768, !dbg !11151
  %5 = zext i1 %4 to i8, !dbg !11151
  store i8 %5, ptr %0, align 1, !dbg !11151
  br label %bb6, !dbg !11151

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11151
  br label %bb6, !dbg !11151

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11152, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11152
  ret i1 %7, !dbg !11152
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h7454327d2914be68E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11153 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_223 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_214 = alloca i8, align 1
  %_210 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11167, metadata !DIExpression()), !dbg !11329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11169, metadata !DIExpression()), !dbg !11330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11171, metadata !DIExpression()), !dbg !11331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11173, metadata !DIExpression()), !dbg !11332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11175, metadata !DIExpression()), !dbg !11333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11177, metadata !DIExpression()), !dbg !11334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11179, metadata !DIExpression()), !dbg !11335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11181, metadata !DIExpression()), !dbg !11336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11183, metadata !DIExpression()), !dbg !11337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11185, metadata !DIExpression()), !dbg !11338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11187, metadata !DIExpression()), !dbg !11339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11189, metadata !DIExpression()), !dbg !11340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11191, metadata !DIExpression()), !dbg !11341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11193, metadata !DIExpression()), !dbg !11342
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11195, metadata !DIExpression()), !dbg !11343
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11197, metadata !DIExpression()), !dbg !11344
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11199, metadata !DIExpression()), !dbg !11345
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11201, metadata !DIExpression()), !dbg !11346
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11203, metadata !DIExpression()), !dbg !11347
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11205, metadata !DIExpression()), !dbg !11348
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11207, metadata !DIExpression()), !dbg !11349
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11209, metadata !DIExpression()), !dbg !11350
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11211, metadata !DIExpression()), !dbg !11351
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11213, metadata !DIExpression()), !dbg !11352
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11215, metadata !DIExpression()), !dbg !11353
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11217, metadata !DIExpression()), !dbg !11354
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11219, metadata !DIExpression()), !dbg !11355
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11221, metadata !DIExpression()), !dbg !11356
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11223, metadata !DIExpression()), !dbg !11357
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11225, metadata !DIExpression()), !dbg !11358
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11227, metadata !DIExpression()), !dbg !11359
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11229, metadata !DIExpression()), !dbg !11360
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11231, metadata !DIExpression()), !dbg !11361
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11233, metadata !DIExpression()), !dbg !11362
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11235, metadata !DIExpression()), !dbg !11363
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11237, metadata !DIExpression()), !dbg !11364
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11239, metadata !DIExpression()), !dbg !11365
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11241, metadata !DIExpression()), !dbg !11366
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11243, metadata !DIExpression()), !dbg !11367
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11245, metadata !DIExpression()), !dbg !11368
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11247, metadata !DIExpression()), !dbg !11369
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11249, metadata !DIExpression()), !dbg !11370
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11251, metadata !DIExpression()), !dbg !11371
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11253, metadata !DIExpression()), !dbg !11372
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11255, metadata !DIExpression()), !dbg !11373
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11257, metadata !DIExpression()), !dbg !11374
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11259, metadata !DIExpression()), !dbg !11375
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11261, metadata !DIExpression()), !dbg !11376
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11263, metadata !DIExpression()), !dbg !11377
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11265, metadata !DIExpression()), !dbg !11378
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11267, metadata !DIExpression()), !dbg !11379
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11269, metadata !DIExpression()), !dbg !11380
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11271, metadata !DIExpression()), !dbg !11381
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11273, metadata !DIExpression()), !dbg !11382
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11275, metadata !DIExpression()), !dbg !11383
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11277, metadata !DIExpression()), !dbg !11384
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11279, metadata !DIExpression()), !dbg !11385
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11281, metadata !DIExpression()), !dbg !11386
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11283, metadata !DIExpression()), !dbg !11387
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11285, metadata !DIExpression()), !dbg !11388
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11287, metadata !DIExpression()), !dbg !11389
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11289, metadata !DIExpression()), !dbg !11390
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11291, metadata !DIExpression()), !dbg !11391
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11293, metadata !DIExpression()), !dbg !11392
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11295, metadata !DIExpression()), !dbg !11393
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11297, metadata !DIExpression()), !dbg !11394
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11299, metadata !DIExpression()), !dbg !11395
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11301, metadata !DIExpression()), !dbg !11396
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11303, metadata !DIExpression()), !dbg !11397
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11305, metadata !DIExpression()), !dbg !11398
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11307, metadata !DIExpression()), !dbg !11399
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11309, metadata !DIExpression()), !dbg !11400
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11313, metadata !DIExpression()), !dbg !11401
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11315, metadata !DIExpression()), !dbg !11402
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11317, metadata !DIExpression()), !dbg !11403
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11319, metadata !DIExpression()), !dbg !11404
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11321, metadata !DIExpression()), !dbg !11405
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11323, metadata !DIExpression()), !dbg !11406
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11325, metadata !DIExpression()), !dbg !11407
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11327, metadata !DIExpression()), !dbg !11408
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11163, metadata !DIExpression()), !dbg !11409
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11164, metadata !DIExpression()), !dbg !11410
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11165, metadata !DIExpression()), !dbg !11411
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11311, metadata !DIExpression()), !dbg !11412
  store i8 1, ptr %first, align 1, !dbg !11413
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h39b91e6ee3c235f6E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_4, label %bb2, label %bb12, !dbg !11414

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_15 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h86722e2aace55ed8E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_15, label %bb14, label %bb23, !dbg !11414

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11415
  %_5 = xor i1 %_6, true, !dbg !11416
  br i1 %_5, label %bb3, label %bb8, !dbg !11416

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ec5b1b162c2450c572509f04758eccff, i64 2) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !11418
  %3 = zext i1 %2 to i8, !dbg !11418
  store i8 %3, ptr %_11, align 1, !dbg !11418
  %4 = load i8, ptr %_11, align 1, !dbg !11418, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11418
  %_14 = zext i1 %5 to i64, !dbg !11418
  %6 = icmp eq i64 %_14, 0, !dbg !11418
  br i1 %6, label %bb12, label %bb11, !dbg !11418

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !11419
  %8 = zext i1 %7 to i8, !dbg !11419
  store i8 %8, ptr %_7, align 1, !dbg !11419
  %9 = load i8, ptr %_7, align 1, !dbg !11419, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11419
  %_10 = zext i1 %10 to i64, !dbg !11419
  %11 = icmp eq i64 %_10, 0, !dbg !11419
  br i1 %11, label %bb8, label %bb7, !dbg !11419

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11420
  %13 = zext i1 %12 to i8, !dbg !11420
  store i8 %13, ptr %0, align 1, !dbg !11420
  br label %bb221, !dbg !11420

bb221:                                            ; preds = %bb220, %bb219, %bb214, %bb211, %bb206, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11421, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11421
  ret i1 %15, !dbg !11421

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11422
  %17 = zext i1 %16 to i8, !dbg !11422
  store i8 %17, ptr %0, align 1, !dbg !11422
  br label %bb221, !dbg !11422

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_26 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h19c78a58481f6bf1E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_26, label %bb25, label %bb34, !dbg !11414

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !11415
  %_16 = xor i1 %_17, true, !dbg !11416
  br i1 %_16, label %bb15, label %bb19, !dbg !11416

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c6278bda13d4e203e2ffdae4ef6347fb, i64 25) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !11418
  %20 = zext i1 %19 to i8, !dbg !11418
  store i8 %20, ptr %_22, align 1, !dbg !11418
  %21 = load i8, ptr %_22, align 1, !dbg !11418, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11418
  %_25 = zext i1 %22 to i64, !dbg !11418
  %23 = icmp eq i64 %_25, 0, !dbg !11418
  br i1 %23, label %bb23, label %bb22, !dbg !11418

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !11419
  %25 = zext i1 %24 to i8, !dbg !11419
  store i8 %25, ptr %_18, align 1, !dbg !11419
  %26 = load i8, ptr %_18, align 1, !dbg !11419, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11419
  %_21 = zext i1 %27 to i64, !dbg !11419
  %28 = icmp eq i64 %_21, 0, !dbg !11419
  br i1 %28, label %bb19, label %bb18, !dbg !11419

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11423
  %30 = zext i1 %29 to i8, !dbg !11423
  store i8 %30, ptr %0, align 1, !dbg !11423
  br label %bb221, !dbg !11423

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11424
  %32 = zext i1 %31 to i8, !dbg !11424
  store i8 %32, ptr %0, align 1, !dbg !11424
  br label %bb221, !dbg !11424

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_37 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hfe9479efc59f1db6E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_37, label %bb36, label %bb45, !dbg !11414

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !11415
  %_27 = xor i1 %_28, true, !dbg !11416
  br i1 %_27, label %bb26, label %bb30, !dbg !11416

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3ebb970fb6c33a3b0fe01f3bf4af376e, i64 17) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !11418
  %35 = zext i1 %34 to i8, !dbg !11418
  store i8 %35, ptr %_33, align 1, !dbg !11418
  %36 = load i8, ptr %_33, align 1, !dbg !11418, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11418
  %_36 = zext i1 %37 to i64, !dbg !11418
  %38 = icmp eq i64 %_36, 0, !dbg !11418
  br i1 %38, label %bb34, label %bb33, !dbg !11418

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !11419
  %40 = zext i1 %39 to i8, !dbg !11419
  store i8 %40, ptr %_29, align 1, !dbg !11419
  %41 = load i8, ptr %_29, align 1, !dbg !11419, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11419
  %_32 = zext i1 %42 to i64, !dbg !11419
  %43 = icmp eq i64 %_32, 0, !dbg !11419
  br i1 %43, label %bb30, label %bb29, !dbg !11419

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11425
  %45 = zext i1 %44 to i8, !dbg !11425
  store i8 %45, ptr %0, align 1, !dbg !11425
  br label %bb221, !dbg !11425

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11426
  %47 = zext i1 %46 to i8, !dbg !11426
  store i8 %47, ptr %0, align 1, !dbg !11426
  br label %bb221, !dbg !11426

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_48 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h8adc55fc22acdfdaE"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_48, label %bb47, label %bb56, !dbg !11414

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !11415
  %_38 = xor i1 %_39, true, !dbg !11416
  br i1 %_38, label %bb37, label %bb41, !dbg !11416

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3a1e4c5d12171e7bfcd85ba51395866c, i64 15) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !11418
  %50 = zext i1 %49 to i8, !dbg !11418
  store i8 %50, ptr %_44, align 1, !dbg !11418
  %51 = load i8, ptr %_44, align 1, !dbg !11418, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11418
  %_47 = zext i1 %52 to i64, !dbg !11418
  %53 = icmp eq i64 %_47, 0, !dbg !11418
  br i1 %53, label %bb45, label %bb44, !dbg !11418

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !11419
  %55 = zext i1 %54 to i8, !dbg !11419
  store i8 %55, ptr %_40, align 1, !dbg !11419
  %56 = load i8, ptr %_40, align 1, !dbg !11419, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11419
  %_43 = zext i1 %57 to i64, !dbg !11419
  %58 = icmp eq i64 %_43, 0, !dbg !11419
  br i1 %58, label %bb41, label %bb40, !dbg !11419

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11427
  %60 = zext i1 %59 to i8, !dbg !11427
  store i8 %60, ptr %0, align 1, !dbg !11427
  br label %bb221, !dbg !11427

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11428
  %62 = zext i1 %61 to i8, !dbg !11428
  store i8 %62, ptr %0, align 1, !dbg !11428
  br label %bb221, !dbg !11428

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_59 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hed22637400989a88E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_59, label %bb58, label %bb67, !dbg !11414

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !11415
  %_49 = xor i1 %_50, true, !dbg !11416
  br i1 %_49, label %bb48, label %bb52, !dbg !11416

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_1528d1162bff7baa34e9aa2de578cb61, i64 17) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !11418
  %65 = zext i1 %64 to i8, !dbg !11418
  store i8 %65, ptr %_55, align 1, !dbg !11418
  %66 = load i8, ptr %_55, align 1, !dbg !11418, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11418
  %_58 = zext i1 %67 to i64, !dbg !11418
  %68 = icmp eq i64 %_58, 0, !dbg !11418
  br i1 %68, label %bb56, label %bb55, !dbg !11418

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !11419
  %70 = zext i1 %69 to i8, !dbg !11419
  store i8 %70, ptr %_51, align 1, !dbg !11419
  %71 = load i8, ptr %_51, align 1, !dbg !11419, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11419
  %_54 = zext i1 %72 to i64, !dbg !11419
  %73 = icmp eq i64 %_54, 0, !dbg !11419
  br i1 %73, label %bb52, label %bb51, !dbg !11419

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11429
  %75 = zext i1 %74 to i8, !dbg !11429
  store i8 %75, ptr %0, align 1, !dbg !11429
  br label %bb221, !dbg !11429

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11430
  %77 = zext i1 %76 to i8, !dbg !11430
  store i8 %77, ptr %0, align 1, !dbg !11430
  br label %bb221, !dbg !11430

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_70 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h3c40e68d8f59e0faE"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_70, label %bb69, label %bb78, !dbg !11414

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !11415
  %_60 = xor i1 %_61, true, !dbg !11416
  br i1 %_60, label %bb59, label %bb63, !dbg !11416

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_1d6fa5f529e55e2b73521861ceb2d701, i64 11) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !11418
  %80 = zext i1 %79 to i8, !dbg !11418
  store i8 %80, ptr %_66, align 1, !dbg !11418
  %81 = load i8, ptr %_66, align 1, !dbg !11418, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11418
  %_69 = zext i1 %82 to i64, !dbg !11418
  %83 = icmp eq i64 %_69, 0, !dbg !11418
  br i1 %83, label %bb67, label %bb66, !dbg !11418

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !11419
  %85 = zext i1 %84 to i8, !dbg !11419
  store i8 %85, ptr %_62, align 1, !dbg !11419
  %86 = load i8, ptr %_62, align 1, !dbg !11419, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11419
  %_65 = zext i1 %87 to i64, !dbg !11419
  %88 = icmp eq i64 %_65, 0, !dbg !11419
  br i1 %88, label %bb63, label %bb62, !dbg !11419

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11431
  %90 = zext i1 %89 to i8, !dbg !11431
  store i8 %90, ptr %0, align 1, !dbg !11431
  br label %bb221, !dbg !11431

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11432
  %92 = zext i1 %91 to i8, !dbg !11432
  store i8 %92, ptr %0, align 1, !dbg !11432
  br label %bb221, !dbg !11432

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_81 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h6a9aac0c9d7925fbE"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_81, label %bb80, label %bb89, !dbg !11414

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !11415
  %_71 = xor i1 %_72, true, !dbg !11416
  br i1 %_71, label %bb70, label %bb74, !dbg !11416

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_48ab5e7fe39f3329897899f9db12fc81, i64 11) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !11418
  %95 = zext i1 %94 to i8, !dbg !11418
  store i8 %95, ptr %_77, align 1, !dbg !11418
  %96 = load i8, ptr %_77, align 1, !dbg !11418, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11418
  %_80 = zext i1 %97 to i64, !dbg !11418
  %98 = icmp eq i64 %_80, 0, !dbg !11418
  br i1 %98, label %bb78, label %bb77, !dbg !11418

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !11419
  %100 = zext i1 %99 to i8, !dbg !11419
  store i8 %100, ptr %_73, align 1, !dbg !11419
  %101 = load i8, ptr %_73, align 1, !dbg !11419, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11419
  %_76 = zext i1 %102 to i64, !dbg !11419
  %103 = icmp eq i64 %_76, 0, !dbg !11419
  br i1 %103, label %bb74, label %bb73, !dbg !11419

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11433
  %105 = zext i1 %104 to i8, !dbg !11433
  store i8 %105, ptr %0, align 1, !dbg !11433
  br label %bb221, !dbg !11433

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11434
  %107 = zext i1 %106 to i8, !dbg !11434
  store i8 %107, ptr %0, align 1, !dbg !11434
  br label %bb221, !dbg !11434

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_92 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17hf178a1c611311a12E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_92, label %bb91, label %bb100, !dbg !11414

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !11415
  %_82 = xor i1 %_83, true, !dbg !11416
  br i1 %_82, label %bb81, label %bb85, !dbg !11416

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_9b5da51e8e50cb45b94d88b16558de7d, i64 9) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !11418
  %110 = zext i1 %109 to i8, !dbg !11418
  store i8 %110, ptr %_88, align 1, !dbg !11418
  %111 = load i8, ptr %_88, align 1, !dbg !11418, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11418
  %_91 = zext i1 %112 to i64, !dbg !11418
  %113 = icmp eq i64 %_91, 0, !dbg !11418
  br i1 %113, label %bb89, label %bb88, !dbg !11418

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !11419
  %115 = zext i1 %114 to i8, !dbg !11419
  store i8 %115, ptr %_84, align 1, !dbg !11419
  %116 = load i8, ptr %_84, align 1, !dbg !11419, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11419
  %_87 = zext i1 %117 to i64, !dbg !11419
  %118 = icmp eq i64 %_87, 0, !dbg !11419
  br i1 %118, label %bb85, label %bb84, !dbg !11419

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11435
  %120 = zext i1 %119 to i8, !dbg !11435
  store i8 %120, ptr %0, align 1, !dbg !11435
  br label %bb221, !dbg !11435

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11436
  %122 = zext i1 %121 to i8, !dbg !11436
  store i8 %122, ptr %0, align 1, !dbg !11436
  br label %bb221, !dbg !11436

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_103 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hb19a79e43cdac857E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_103, label %bb102, label %bb111, !dbg !11414

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !11415
  %_93 = xor i1 %_94, true, !dbg !11416
  br i1 %_93, label %bb92, label %bb96, !dbg !11416

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ca8f9c3c90ddb14657eef011778f0d79, i64 8) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !11418
  %125 = zext i1 %124 to i8, !dbg !11418
  store i8 %125, ptr %_99, align 1, !dbg !11418
  %126 = load i8, ptr %_99, align 1, !dbg !11418, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11418
  %_102 = zext i1 %127 to i64, !dbg !11418
  %128 = icmp eq i64 %_102, 0, !dbg !11418
  br i1 %128, label %bb100, label %bb99, !dbg !11418

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !11419
  %130 = zext i1 %129 to i8, !dbg !11419
  store i8 %130, ptr %_95, align 1, !dbg !11419
  %131 = load i8, ptr %_95, align 1, !dbg !11419, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11419
  %_98 = zext i1 %132 to i64, !dbg !11419
  %133 = icmp eq i64 %_98, 0, !dbg !11419
  br i1 %133, label %bb96, label %bb95, !dbg !11419

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11437
  %135 = zext i1 %134 to i8, !dbg !11437
  store i8 %135, ptr %0, align 1, !dbg !11437
  br label %bb221, !dbg !11437

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11438
  %137 = zext i1 %136 to i8, !dbg !11438
  store i8 %137, ptr %0, align 1, !dbg !11438
  br label %bb221, !dbg !11438

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hec56aa2c0481538fE"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_114, label %bb113, label %bb122, !dbg !11414

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !11415
  %_104 = xor i1 %_105, true, !dbg !11416
  br i1 %_104, label %bb103, label %bb107, !dbg !11416

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_248573dbdb1f23c6f8497ef162ca133f, i64 13) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !11418
  %140 = zext i1 %139 to i8, !dbg !11418
  store i8 %140, ptr %_110, align 1, !dbg !11418
  %141 = load i8, ptr %_110, align 1, !dbg !11418, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11418
  %_113 = zext i1 %142 to i64, !dbg !11418
  %143 = icmp eq i64 %_113, 0, !dbg !11418
  br i1 %143, label %bb111, label %bb110, !dbg !11418

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !11419
  %145 = zext i1 %144 to i8, !dbg !11419
  store i8 %145, ptr %_106, align 1, !dbg !11419
  %146 = load i8, ptr %_106, align 1, !dbg !11419, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11419
  %_109 = zext i1 %147 to i64, !dbg !11419
  %148 = icmp eq i64 %_109, 0, !dbg !11419
  br i1 %148, label %bb107, label %bb106, !dbg !11419

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11439
  %150 = zext i1 %149 to i8, !dbg !11439
  store i8 %150, ptr %0, align 1, !dbg !11439
  br label %bb221, !dbg !11439

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11440
  %152 = zext i1 %151 to i8, !dbg !11440
  store i8 %152, ptr %0, align 1, !dbg !11440
  br label %bb221, !dbg !11440

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_125 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h6596caa0c43ef7b6E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_125, label %bb124, label %bb133, !dbg !11414

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !11415
  %_115 = xor i1 %_116, true, !dbg !11416
  br i1 %_115, label %bb114, label %bb118, !dbg !11416

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_33e28c56fe990dd47deb92a17608e414, i64 14) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !11418
  %155 = zext i1 %154 to i8, !dbg !11418
  store i8 %155, ptr %_121, align 1, !dbg !11418
  %156 = load i8, ptr %_121, align 1, !dbg !11418, !range !1596, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !11418
  %_124 = zext i1 %157 to i64, !dbg !11418
  %158 = icmp eq i64 %_124, 0, !dbg !11418
  br i1 %158, label %bb122, label %bb121, !dbg !11418

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !11419
  %160 = zext i1 %159 to i8, !dbg !11419
  store i8 %160, ptr %_117, align 1, !dbg !11419
  %161 = load i8, ptr %_117, align 1, !dbg !11419, !range !1596, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !11419
  %_120 = zext i1 %162 to i64, !dbg !11419
  %163 = icmp eq i64 %_120, 0, !dbg !11419
  br i1 %163, label %bb118, label %bb117, !dbg !11419

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11441
  %165 = zext i1 %164 to i8, !dbg !11441
  store i8 %165, ptr %0, align 1, !dbg !11441
  br label %bb221, !dbg !11441

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11442
  %167 = zext i1 %166 to i8, !dbg !11442
  store i8 %167, ptr %0, align 1, !dbg !11442
  br label %bb221, !dbg !11442

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_136 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17haed2e4f94255152bE"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_136, label %bb135, label %bb144, !dbg !11414

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !11415
  %_126 = xor i1 %_127, true, !dbg !11416
  br i1 %_126, label %bb125, label %bb129, !dbg !11416

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_301ac14af0c7742428f03f6fb56cbb88, i64 14) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_133) #8, !dbg !11418
  %170 = zext i1 %169 to i8, !dbg !11418
  store i8 %170, ptr %_132, align 1, !dbg !11418
  %171 = load i8, ptr %_132, align 1, !dbg !11418, !range !1596, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !11418
  %_135 = zext i1 %172 to i64, !dbg !11418
  %173 = icmp eq i64 %_135, 0, !dbg !11418
  br i1 %173, label %bb133, label %bb132, !dbg !11418

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_129) #8, !dbg !11419
  %175 = zext i1 %174 to i8, !dbg !11419
  store i8 %175, ptr %_128, align 1, !dbg !11419
  %176 = load i8, ptr %_128, align 1, !dbg !11419, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !11419
  %_131 = zext i1 %177 to i64, !dbg !11419
  %178 = icmp eq i64 %_131, 0, !dbg !11419
  br i1 %178, label %bb129, label %bb128, !dbg !11419

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11443
  %180 = zext i1 %179 to i8, !dbg !11443
  store i8 %180, ptr %0, align 1, !dbg !11443
  br label %bb221, !dbg !11443

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11444
  %182 = zext i1 %181 to i8, !dbg !11444
  store i8 %182, ptr %0, align 1, !dbg !11444
  br label %bb221, !dbg !11444

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_147 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hbf6a81aff7572b6bE"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_147, label %bb146, label %bb155, !dbg !11414

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !11415
  %_137 = xor i1 %_138, true, !dbg !11416
  br i1 %_137, label %bb136, label %bb140, !dbg !11416

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4a4b1b5fd7f29778851f88943a80f7e2, i64 9) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_144) #8, !dbg !11418
  %185 = zext i1 %184 to i8, !dbg !11418
  store i8 %185, ptr %_143, align 1, !dbg !11418
  %186 = load i8, ptr %_143, align 1, !dbg !11418, !range !1596, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !11418
  %_146 = zext i1 %187 to i64, !dbg !11418
  %188 = icmp eq i64 %_146, 0, !dbg !11418
  br i1 %188, label %bb144, label %bb143, !dbg !11418

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_140) #8, !dbg !11419
  %190 = zext i1 %189 to i8, !dbg !11419
  store i8 %190, ptr %_139, align 1, !dbg !11419
  %191 = load i8, ptr %_139, align 1, !dbg !11419, !range !1596, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !11419
  %_142 = zext i1 %192 to i64, !dbg !11419
  %193 = icmp eq i64 %_142, 0, !dbg !11419
  br i1 %193, label %bb140, label %bb139, !dbg !11419

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11445
  %195 = zext i1 %194 to i8, !dbg !11445
  store i8 %195, ptr %0, align 1, !dbg !11445
  br label %bb221, !dbg !11445

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11446
  %197 = zext i1 %196 to i8, !dbg !11446
  store i8 %197, ptr %0, align 1, !dbg !11446
  br label %bb221, !dbg !11446

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_158 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hd20b0e5e72ab4885E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_158, label %bb157, label %bb166, !dbg !11414

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !11415
  %_148 = xor i1 %_149, true, !dbg !11416
  br i1 %_148, label %bb147, label %bb151, !dbg !11416

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_99472ab79f8778654111cd8cd4dce1f6, i64 9) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_155) #8, !dbg !11418
  %200 = zext i1 %199 to i8, !dbg !11418
  store i8 %200, ptr %_154, align 1, !dbg !11418
  %201 = load i8, ptr %_154, align 1, !dbg !11418, !range !1596, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !11418
  %_157 = zext i1 %202 to i64, !dbg !11418
  %203 = icmp eq i64 %_157, 0, !dbg !11418
  br i1 %203, label %bb155, label %bb154, !dbg !11418

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_151) #8, !dbg !11419
  %205 = zext i1 %204 to i8, !dbg !11419
  store i8 %205, ptr %_150, align 1, !dbg !11419
  %206 = load i8, ptr %_150, align 1, !dbg !11419, !range !1596, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !11419
  %_153 = zext i1 %207 to i64, !dbg !11419
  %208 = icmp eq i64 %_153, 0, !dbg !11419
  br i1 %208, label %bb151, label %bb150, !dbg !11419

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11447
  %210 = zext i1 %209 to i8, !dbg !11447
  store i8 %210, ptr %0, align 1, !dbg !11447
  br label %bb221, !dbg !11447

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11448
  %212 = zext i1 %211 to i8, !dbg !11448
  store i8 %212, ptr %0, align 1, !dbg !11448
  br label %bb221, !dbg !11448

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_169 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hd0e2f812a6ba1ed6E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_169, label %bb168, label %bb177, !dbg !11414

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !11415
  %_159 = xor i1 %_160, true, !dbg !11416
  br i1 %_159, label %bb158, label %bb162, !dbg !11416

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_233a007a17452bb68262e3c1f40af172, i64 9) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_166) #8, !dbg !11418
  %215 = zext i1 %214 to i8, !dbg !11418
  store i8 %215, ptr %_165, align 1, !dbg !11418
  %216 = load i8, ptr %_165, align 1, !dbg !11418, !range !1596, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !11418
  %_168 = zext i1 %217 to i64, !dbg !11418
  %218 = icmp eq i64 %_168, 0, !dbg !11418
  br i1 %218, label %bb166, label %bb165, !dbg !11418

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_162) #8, !dbg !11419
  %220 = zext i1 %219 to i8, !dbg !11419
  store i8 %220, ptr %_161, align 1, !dbg !11419
  %221 = load i8, ptr %_161, align 1, !dbg !11419, !range !1596, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !11419
  %_164 = zext i1 %222 to i64, !dbg !11419
  %223 = icmp eq i64 %_164, 0, !dbg !11419
  br i1 %223, label %bb162, label %bb161, !dbg !11419

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11449
  %225 = zext i1 %224 to i8, !dbg !11449
  store i8 %225, ptr %0, align 1, !dbg !11449
  br label %bb221, !dbg !11449

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11450
  %227 = zext i1 %226 to i8, !dbg !11450
  store i8 %227, ptr %0, align 1, !dbg !11450
  br label %bb221, !dbg !11450

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_180 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h2b409ba8a9949e92E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_180, label %bb179, label %bb188, !dbg !11414

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !11415
  %_170 = xor i1 %_171, true, !dbg !11416
  br i1 %_170, label %bb169, label %bb173, !dbg !11416

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_28c2c26bc7b83b08dda497f27d5e048a, i64 20) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_177) #8, !dbg !11418
  %230 = zext i1 %229 to i8, !dbg !11418
  store i8 %230, ptr %_176, align 1, !dbg !11418
  %231 = load i8, ptr %_176, align 1, !dbg !11418, !range !1596, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !11418
  %_179 = zext i1 %232 to i64, !dbg !11418
  %233 = icmp eq i64 %_179, 0, !dbg !11418
  br i1 %233, label %bb177, label %bb176, !dbg !11418

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_173) #8, !dbg !11419
  %235 = zext i1 %234 to i8, !dbg !11419
  store i8 %235, ptr %_172, align 1, !dbg !11419
  %236 = load i8, ptr %_172, align 1, !dbg !11419, !range !1596, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !11419
  %_175 = zext i1 %237 to i64, !dbg !11419
  %238 = icmp eq i64 %_175, 0, !dbg !11419
  br i1 %238, label %bb173, label %bb172, !dbg !11419

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11451
  %240 = zext i1 %239 to i8, !dbg !11451
  store i8 %240, ptr %0, align 1, !dbg !11451
  br label %bb221, !dbg !11451

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11452
  %242 = zext i1 %241 to i8, !dbg !11452
  store i8 %242, ptr %0, align 1, !dbg !11452
  br label %bb221, !dbg !11452

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h45c5c44beab89b70E"(ptr align 8 %self) #8, !dbg !11414
  br i1 %_191, label %bb190, label %bb199, !dbg !11414

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_182 = trunc i8 %243 to i1, !dbg !11415
  %_181 = xor i1 %_182, true, !dbg !11416
  br i1 %_181, label %bb180, label %bb184, !dbg !11416

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4ac2882683871e4ddfd9eb00ed3ca0f8, i64 11) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_188) #8, !dbg !11418
  %245 = zext i1 %244 to i8, !dbg !11418
  store i8 %245, ptr %_187, align 1, !dbg !11418
  %246 = load i8, ptr %_187, align 1, !dbg !11418, !range !1596, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !11418
  %_190 = zext i1 %247 to i64, !dbg !11418
  %248 = icmp eq i64 %_190, 0, !dbg !11418
  br i1 %248, label %bb188, label %bb187, !dbg !11418

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_184) #8, !dbg !11419
  %250 = zext i1 %249 to i8, !dbg !11419
  store i8 %250, ptr %_183, align 1, !dbg !11419
  %251 = load i8, ptr %_183, align 1, !dbg !11419, !range !1596, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !11419
  %_186 = zext i1 %252 to i64, !dbg !11419
  %253 = icmp eq i64 %_186, 0, !dbg !11419
  br i1 %253, label %bb184, label %bb183, !dbg !11419

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11453
  %255 = zext i1 %254 to i8, !dbg !11453
  store i8 %255, ptr %0, align 1, !dbg !11453
  br label %bb221, !dbg !11453

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11454
  %257 = zext i1 %256 to i8, !dbg !11454
  store i8 %257, ptr %0, align 1, !dbg !11454
  br label %bb221, !dbg !11454

bb199:                                            ; preds = %bb195, %bb188
  %_203 = load i64, ptr %self, align 8, !dbg !11455, !noundef !19
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17ha6c4e10e97b1bb82E() #8, !dbg !11456
  store i64 %258, ptr %_207, align 8, !dbg !11456
; call x86_64::registers::rflags::RFlags::bits
  %_205 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17h670e05d7b2fafaf7E(ptr align 8 %_207) #8, !dbg !11456
  %_204 = xor i64 %_205, -1, !dbg !11457
  %259 = and i64 %_203, %_204, !dbg !11455
  store i64 %259, ptr %extra_bits, align 8, !dbg !11455
  %260 = load i64, ptr %extra_bits, align 8, !dbg !11458, !noundef !19
  %261 = icmp eq i64 %260, 0, !dbg !11458
  br i1 %261, label %bb215, label %bb202, !dbg !11458

bb190:                                            ; preds = %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11415, !range !1596, !noundef !19
  %_193 = trunc i8 %262 to i1, !dbg !11415
  %_192 = xor i1 %_193, true, !dbg !11416
  br i1 %_192, label %bb191, label %bb195, !dbg !11416

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !11417
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7fde2caa5e786cf03241bc614c426f83, i64 10) #8, !dbg !11418
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_199) #8, !dbg !11418
  %264 = zext i1 %263 to i8, !dbg !11418
  store i8 %264, ptr %_198, align 1, !dbg !11418
  %265 = load i8, ptr %_198, align 1, !dbg !11418, !range !1596, !noundef !19
  %266 = trunc i8 %265 to i1, !dbg !11418
  %_201 = zext i1 %266 to i64, !dbg !11418
  %267 = icmp eq i64 %_201, 0, !dbg !11418
  br i1 %267, label %bb199, label %bb198, !dbg !11418

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11419
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_195) #8, !dbg !11419
  %269 = zext i1 %268 to i8, !dbg !11419
  store i8 %269, ptr %_194, align 1, !dbg !11419
  %270 = load i8, ptr %_194, align 1, !dbg !11419, !range !1596, !noundef !19
  %271 = trunc i8 %270 to i1, !dbg !11419
  %_197 = zext i1 %271 to i64, !dbg !11419
  %272 = icmp eq i64 %_197, 0, !dbg !11419
  br i1 %272, label %bb195, label %bb194, !dbg !11419

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11459
  %274 = zext i1 %273 to i8, !dbg !11459
  store i8 %274, ptr %0, align 1, !dbg !11459
  br label %bb221, !dbg !11459

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %275 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11460
  %276 = zext i1 %275 to i8, !dbg !11460
  store i8 %276, ptr %0, align 1, !dbg !11460
  br label %bb221, !dbg !11460

bb215:                                            ; preds = %bb210, %bb199
  %277 = load i8, ptr %first, align 1, !dbg !11461, !range !1596, !noundef !19
  %_222 = trunc i8 %277 to i1, !dbg !11461
  br i1 %_222, label %bb216, label %bb220, !dbg !11461

bb202:                                            ; preds = %bb199
  %278 = load i8, ptr %first, align 1, !dbg !11462, !range !1596, !noundef !19
  %_209 = trunc i8 %278 to i1, !dbg !11462
  %_208 = xor i1 %_209, true, !dbg !11463
  br i1 %_208, label %bb203, label %bb207, !dbg !11463

bb207:                                            ; preds = %bb203, %bb202
  store i8 0, ptr %first, align 1, !dbg !11464
; call core::fmt::Formatter::write_str
  %_215 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11465
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_215) #8, !dbg !11465
  %280 = zext i1 %279 to i8, !dbg !11465
  store i8 %280, ptr %_214, align 1, !dbg !11465
  %281 = load i8, ptr %_214, align 1, !dbg !11465, !range !1596, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !11465
  %_217 = zext i1 %282 to i64, !dbg !11465
  %283 = icmp eq i64 %_217, 0, !dbg !11465
  br i1 %283, label %bb210, label %bb211, !dbg !11465

bb203:                                            ; preds = %bb202
; call core::fmt::Formatter::write_str
  %_211 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11466
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_211) #8, !dbg !11466
  %285 = zext i1 %284 to i8, !dbg !11466
  store i8 %285, ptr %_210, align 1, !dbg !11466
  %286 = load i8, ptr %_210, align 1, !dbg !11466, !range !1596, !noundef !19
  %287 = trunc i8 %286 to i1, !dbg !11466
  %_213 = zext i1 %287 to i64, !dbg !11466
  %288 = icmp eq i64 %_213, 0, !dbg !11466
  br i1 %288, label %bb207, label %bb206, !dbg !11466

bb206:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11467
  %290 = zext i1 %289 to i8, !dbg !11467
  store i8 %290, ptr %0, align 1, !dbg !11467
  br label %bb221, !dbg !11467

bb210:                                            ; preds = %bb207
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_219 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11468
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %291 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_219) #8, !dbg !11468
  %292 = zext i1 %291 to i8, !dbg !11468
  store i8 %292, ptr %_218, align 1, !dbg !11468
  %293 = load i8, ptr %_218, align 1, !dbg !11468, !range !1596, !noundef !19
  %294 = trunc i8 %293 to i1, !dbg !11468
  %_221 = zext i1 %294 to i64, !dbg !11468
  %295 = icmp eq i64 %_221, 0, !dbg !11468
  br i1 %295, label %bb215, label %bb214, !dbg !11468

bb211:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11469
  %297 = zext i1 %296 to i8, !dbg !11469
  store i8 %297, ptr %0, align 1, !dbg !11469
  br label %bb221, !dbg !11469

bb214:                                            ; preds = %bb210
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11470
  %299 = zext i1 %298 to i8, !dbg !11470
  store i8 %299, ptr %0, align 1, !dbg !11470
  br label %bb221, !dbg !11470

bb220:                                            ; preds = %bb216, %bb215
  store i8 0, ptr %0, align 1, !dbg !11471
  br label %bb221, !dbg !11421

bb216:                                            ; preds = %bb215
; call core::fmt::Formatter::write_str
  %_224 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11472
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %300 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_224) #8, !dbg !11472
  %301 = zext i1 %300 to i8, !dbg !11472
  store i8 %301, ptr %_223, align 1, !dbg !11472
  %302 = load i8, ptr %_223, align 1, !dbg !11472, !range !1596, !noundef !19
  %303 = trunc i8 %302 to i1, !dbg !11472
  %_226 = zext i1 %303 to i64, !dbg !11472
  %304 = icmp eq i64 %_226, 0, !dbg !11472
  br i1 %304, label %bb220, label %bb219, !dbg !11472

bb219:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %305 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11473
  %306 = zext i1 %305 to i8, !dbg !11473
  store i8 %306, ptr %0, align 1, !dbg !11473
  br label %bb221, !dbg !11473

bb6:                                              ; No predecessors!
  unreachable, !dbg !11419
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdeab92f659ae39f5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11474 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11477, metadata !DIExpression()), !dbg !11479
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11478, metadata !DIExpression()), !dbg !11480
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11481
  ret i1 %0, !dbg !11482
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h42f5f79a66bdacbcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11483 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11486, metadata !DIExpression()), !dbg !11488
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11487, metadata !DIExpression()), !dbg !11489
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11490
  ret i1 %0, !dbg !11491
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h10e29e21a9828e72E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11495, metadata !DIExpression()), !dbg !11497
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11496, metadata !DIExpression()), !dbg !11498
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11499
  ret i1 %0, !dbg !11500
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf3a1f514fcf6b78bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11501 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11504, metadata !DIExpression()), !dbg !11506
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11505, metadata !DIExpression()), !dbg !11507
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11508
  ret i1 %0, !dbg !11509
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17ha6c4e10e97b1bb82E() unnamed_addr #0 !dbg !11510 {
start:
  %0 = alloca i64, align 8
  store i64 4161493, ptr %0, align 8, !dbg !11513
  %1 = load i64, ptr %0, align 8, !dbg !11514, !noundef !19
  ret i64 %1, !dbg !11514
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17h670e05d7b2fafaf7E(ptr align 8 %self) unnamed_addr #0 !dbg !11515 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11519, metadata !DIExpression()), !dbg !11520
  %0 = load i64, ptr %self, align 8, !dbg !11521, !noundef !19
  ret i64 %0, !dbg !11522
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h39b91e6ee3c235f6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11523 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11529, metadata !DIExpression()), !dbg !11532
  br i1 false, label %bb2, label %bb1, !dbg !11532

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11532, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11532
  %1 = zext i1 %_5 to i8, !dbg !11532
  store i8 %1, ptr %_2, align 1, !dbg !11532
  br label %bb3, !dbg !11532

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11532
  br label %bb3, !dbg !11532

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11532, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11532
  br i1 %3, label %bb4, label %bb5, !dbg !11532

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11532, !noundef !19
  %_7 = and i64 %_8, 2097152, !dbg !11532
  %4 = icmp eq i64 %_7, 2097152, !dbg !11532
  %5 = zext i1 %4 to i8, !dbg !11532
  store i8 %5, ptr %0, align 1, !dbg !11532
  br label %bb6, !dbg !11532

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11532
  br label %bb6, !dbg !11532

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11533, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11533
  ret i1 %7, !dbg !11533
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h86722e2aace55ed8E"(ptr align 8 %self) unnamed_addr #0 !dbg !11534 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11536, metadata !DIExpression()), !dbg !11538
  br i1 false, label %bb2, label %bb1, !dbg !11538

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11538, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11538
  %1 = zext i1 %_5 to i8, !dbg !11538
  store i8 %1, ptr %_2, align 1, !dbg !11538
  br label %bb3, !dbg !11538

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11538
  br label %bb3, !dbg !11538

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11538, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11538
  br i1 %3, label %bb4, label %bb5, !dbg !11538

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11538, !noundef !19
  %_7 = and i64 %_8, 1048576, !dbg !11538
  %4 = icmp eq i64 %_7, 1048576, !dbg !11538
  %5 = zext i1 %4 to i8, !dbg !11538
  store i8 %5, ptr %0, align 1, !dbg !11538
  br label %bb6, !dbg !11538

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11538
  br label %bb6, !dbg !11538

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11539, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11539
  ret i1 %7, !dbg !11539
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h19c78a58481f6bf1E"(ptr align 8 %self) unnamed_addr #0 !dbg !11540 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11542, metadata !DIExpression()), !dbg !11544
  br i1 false, label %bb2, label %bb1, !dbg !11544

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11544, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11544
  %1 = zext i1 %_5 to i8, !dbg !11544
  store i8 %1, ptr %_2, align 1, !dbg !11544
  br label %bb3, !dbg !11544

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11544
  br label %bb3, !dbg !11544

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11544, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11544
  br i1 %3, label %bb4, label %bb5, !dbg !11544

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11544, !noundef !19
  %_7 = and i64 %_8, 524288, !dbg !11544
  %4 = icmp eq i64 %_7, 524288, !dbg !11544
  %5 = zext i1 %4 to i8, !dbg !11544
  store i8 %5, ptr %0, align 1, !dbg !11544
  br label %bb6, !dbg !11544

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11544
  br label %bb6, !dbg !11544

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11545, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11545
  ret i1 %7, !dbg !11545
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hfe9479efc59f1db6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11546 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11548, metadata !DIExpression()), !dbg !11550
  br i1 false, label %bb2, label %bb1, !dbg !11550

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11550, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11550
  %1 = zext i1 %_5 to i8, !dbg !11550
  store i8 %1, ptr %_2, align 1, !dbg !11550
  br label %bb3, !dbg !11550

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11550
  br label %bb3, !dbg !11550

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11550, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11550
  br i1 %3, label %bb4, label %bb5, !dbg !11550

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11550, !noundef !19
  %_7 = and i64 %_8, 262144, !dbg !11550
  %4 = icmp eq i64 %_7, 262144, !dbg !11550
  %5 = zext i1 %4 to i8, !dbg !11550
  store i8 %5, ptr %0, align 1, !dbg !11550
  br label %bb6, !dbg !11550

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11550
  br label %bb6, !dbg !11550

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11551, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11551
  ret i1 %7, !dbg !11551
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h8adc55fc22acdfdaE"(ptr align 8 %self) unnamed_addr #0 !dbg !11552 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11554, metadata !DIExpression()), !dbg !11556
  br i1 false, label %bb2, label %bb1, !dbg !11556

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11556, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11556
  %1 = zext i1 %_5 to i8, !dbg !11556
  store i8 %1, ptr %_2, align 1, !dbg !11556
  br label %bb3, !dbg !11556

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11556
  br label %bb3, !dbg !11556

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11556, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11556
  br i1 %3, label %bb4, label %bb5, !dbg !11556

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11556, !noundef !19
  %_7 = and i64 %_8, 131072, !dbg !11556
  %4 = icmp eq i64 %_7, 131072, !dbg !11556
  %5 = zext i1 %4 to i8, !dbg !11556
  store i8 %5, ptr %0, align 1, !dbg !11556
  br label %bb6, !dbg !11556

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11556
  br label %bb6, !dbg !11556

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11557, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11557
  ret i1 %7, !dbg !11557
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hed22637400989a88E"(ptr align 8 %self) unnamed_addr #0 !dbg !11558 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11560, metadata !DIExpression()), !dbg !11562
  br i1 false, label %bb2, label %bb1, !dbg !11562

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11562, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11562
  %1 = zext i1 %_5 to i8, !dbg !11562
  store i8 %1, ptr %_2, align 1, !dbg !11562
  br label %bb3, !dbg !11562

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11562
  br label %bb3, !dbg !11562

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11562, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11562
  br i1 %3, label %bb4, label %bb5, !dbg !11562

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11562, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !11562
  %4 = icmp eq i64 %_7, 65536, !dbg !11562
  %5 = zext i1 %4 to i8, !dbg !11562
  store i8 %5, ptr %0, align 1, !dbg !11562
  br label %bb6, !dbg !11562

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11562
  br label %bb6, !dbg !11562

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11563, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11563
  ret i1 %7, !dbg !11563
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h3c40e68d8f59e0faE"(ptr align 8 %self) unnamed_addr #0 !dbg !11564 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11566, metadata !DIExpression()), !dbg !11568
  br i1 false, label %bb2, label %bb1, !dbg !11568

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11568, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11568
  %1 = zext i1 %_5 to i8, !dbg !11568
  store i8 %1, ptr %_2, align 1, !dbg !11568
  br label %bb3, !dbg !11568

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11568
  br label %bb3, !dbg !11568

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11568, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11568
  br i1 %3, label %bb4, label %bb5, !dbg !11568

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11568, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !11568
  %4 = icmp eq i64 %_7, 16384, !dbg !11568
  %5 = zext i1 %4 to i8, !dbg !11568
  store i8 %5, ptr %0, align 1, !dbg !11568
  br label %bb6, !dbg !11568

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11568
  br label %bb6, !dbg !11568

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11569, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11569
  ret i1 %7, !dbg !11569
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h6a9aac0c9d7925fbE"(ptr align 8 %self) unnamed_addr #0 !dbg !11570 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11572, metadata !DIExpression()), !dbg !11574
  br i1 false, label %bb2, label %bb1, !dbg !11574

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11574, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11574
  %1 = zext i1 %_5 to i8, !dbg !11574
  store i8 %1, ptr %_2, align 1, !dbg !11574
  br label %bb3, !dbg !11574

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11574
  br label %bb3, !dbg !11574

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11574, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11574
  br i1 %3, label %bb4, label %bb5, !dbg !11574

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11574, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !11574
  %4 = icmp eq i64 %_7, 8192, !dbg !11574
  %5 = zext i1 %4 to i8, !dbg !11574
  store i8 %5, ptr %0, align 1, !dbg !11574
  br label %bb6, !dbg !11574

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11574
  br label %bb6, !dbg !11574

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11575, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11575
  ret i1 %7, !dbg !11575
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17hf178a1c611311a12E"(ptr align 8 %self) unnamed_addr #0 !dbg !11576 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11578, metadata !DIExpression()), !dbg !11580
  br i1 false, label %bb2, label %bb1, !dbg !11580

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11580, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11580
  %1 = zext i1 %_5 to i8, !dbg !11580
  store i8 %1, ptr %_2, align 1, !dbg !11580
  br label %bb3, !dbg !11580

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11580
  br label %bb3, !dbg !11580

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11580, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11580
  br i1 %3, label %bb4, label %bb5, !dbg !11580

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11580, !noundef !19
  %_7 = and i64 %_8, 4096, !dbg !11580
  %4 = icmp eq i64 %_7, 4096, !dbg !11580
  %5 = zext i1 %4 to i8, !dbg !11580
  store i8 %5, ptr %0, align 1, !dbg !11580
  br label %bb6, !dbg !11580

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11580
  br label %bb6, !dbg !11580

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11581, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11581
  ret i1 %7, !dbg !11581
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hb19a79e43cdac857E"(ptr align 8 %self) unnamed_addr #0 !dbg !11582 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11584, metadata !DIExpression()), !dbg !11586
  br i1 false, label %bb2, label %bb1, !dbg !11586

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11586, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11586
  %1 = zext i1 %_5 to i8, !dbg !11586
  store i8 %1, ptr %_2, align 1, !dbg !11586
  br label %bb3, !dbg !11586

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11586
  br label %bb3, !dbg !11586

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11586, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11586
  br i1 %3, label %bb4, label %bb5, !dbg !11586

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11586, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !11586
  %4 = icmp eq i64 %_7, 2048, !dbg !11586
  %5 = zext i1 %4 to i8, !dbg !11586
  store i8 %5, ptr %0, align 1, !dbg !11586
  br label %bb6, !dbg !11586

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11586
  br label %bb6, !dbg !11586

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11587, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11587
  ret i1 %7, !dbg !11587
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hec56aa2c0481538fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11588 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11590, metadata !DIExpression()), !dbg !11592
  br i1 false, label %bb2, label %bb1, !dbg !11592

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11592, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11592
  %1 = zext i1 %_5 to i8, !dbg !11592
  store i8 %1, ptr %_2, align 1, !dbg !11592
  br label %bb3, !dbg !11592

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11592
  br label %bb3, !dbg !11592

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11592, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11592
  br i1 %3, label %bb4, label %bb5, !dbg !11592

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11592, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !11592
  %4 = icmp eq i64 %_7, 1024, !dbg !11592
  %5 = zext i1 %4 to i8, !dbg !11592
  store i8 %5, ptr %0, align 1, !dbg !11592
  br label %bb6, !dbg !11592

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11592
  br label %bb6, !dbg !11592

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11593, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11593
  ret i1 %7, !dbg !11593
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h6596caa0c43ef7b6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11594 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11596, metadata !DIExpression()), !dbg !11598
  br i1 false, label %bb2, label %bb1, !dbg !11598

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11598, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11598
  %1 = zext i1 %_5 to i8, !dbg !11598
  store i8 %1, ptr %_2, align 1, !dbg !11598
  br label %bb3, !dbg !11598

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11598
  br label %bb3, !dbg !11598

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11598, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11598
  br i1 %3, label %bb4, label %bb5, !dbg !11598

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11598, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !11598
  %4 = icmp eq i64 %_7, 512, !dbg !11598
  %5 = zext i1 %4 to i8, !dbg !11598
  store i8 %5, ptr %0, align 1, !dbg !11598
  br label %bb6, !dbg !11598

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11598
  br label %bb6, !dbg !11598

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11599, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11599
  ret i1 %7, !dbg !11599
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17haed2e4f94255152bE"(ptr align 8 %self) unnamed_addr #0 !dbg !11600 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11602, metadata !DIExpression()), !dbg !11604
  br i1 false, label %bb2, label %bb1, !dbg !11604

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11604, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11604
  %1 = zext i1 %_5 to i8, !dbg !11604
  store i8 %1, ptr %_2, align 1, !dbg !11604
  br label %bb3, !dbg !11604

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11604
  br label %bb3, !dbg !11604

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11604, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11604
  br i1 %3, label %bb4, label %bb5, !dbg !11604

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11604, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !11604
  %4 = icmp eq i64 %_7, 256, !dbg !11604
  %5 = zext i1 %4 to i8, !dbg !11604
  store i8 %5, ptr %0, align 1, !dbg !11604
  br label %bb6, !dbg !11604

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11604
  br label %bb6, !dbg !11604

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11605, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11605
  ret i1 %7, !dbg !11605
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hbf6a81aff7572b6bE"(ptr align 8 %self) unnamed_addr #0 !dbg !11606 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11608, metadata !DIExpression()), !dbg !11610
  br i1 false, label %bb2, label %bb1, !dbg !11610

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11610, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11610
  %1 = zext i1 %_5 to i8, !dbg !11610
  store i8 %1, ptr %_2, align 1, !dbg !11610
  br label %bb3, !dbg !11610

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11610
  br label %bb3, !dbg !11610

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11610, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11610
  br i1 %3, label %bb4, label %bb5, !dbg !11610

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11610, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !11610
  %4 = icmp eq i64 %_7, 128, !dbg !11610
  %5 = zext i1 %4 to i8, !dbg !11610
  store i8 %5, ptr %0, align 1, !dbg !11610
  br label %bb6, !dbg !11610

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11610
  br label %bb6, !dbg !11610

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11611, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11611
  ret i1 %7, !dbg !11611
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hd20b0e5e72ab4885E"(ptr align 8 %self) unnamed_addr #0 !dbg !11612 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11614, metadata !DIExpression()), !dbg !11616
  br i1 false, label %bb2, label %bb1, !dbg !11616

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11616, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11616
  %1 = zext i1 %_5 to i8, !dbg !11616
  store i8 %1, ptr %_2, align 1, !dbg !11616
  br label %bb3, !dbg !11616

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11616
  br label %bb3, !dbg !11616

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11616, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11616
  br i1 %3, label %bb4, label %bb5, !dbg !11616

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11616, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !11616
  %4 = icmp eq i64 %_7, 64, !dbg !11616
  %5 = zext i1 %4 to i8, !dbg !11616
  store i8 %5, ptr %0, align 1, !dbg !11616
  br label %bb6, !dbg !11616

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11616
  br label %bb6, !dbg !11616

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11617, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11617
  ret i1 %7, !dbg !11617
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hd0e2f812a6ba1ed6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11618 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11620, metadata !DIExpression()), !dbg !11622
  br i1 false, label %bb2, label %bb1, !dbg !11622

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11622, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11622
  %1 = zext i1 %_5 to i8, !dbg !11622
  store i8 %1, ptr %_2, align 1, !dbg !11622
  br label %bb3, !dbg !11622

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11622
  br label %bb3, !dbg !11622

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11622, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11622
  br i1 %3, label %bb4, label %bb5, !dbg !11622

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11622, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !11622
  %4 = icmp eq i64 %_7, 16, !dbg !11622
  %5 = zext i1 %4 to i8, !dbg !11622
  store i8 %5, ptr %0, align 1, !dbg !11622
  br label %bb6, !dbg !11622

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11622
  br label %bb6, !dbg !11622

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11623, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11623
  ret i1 %7, !dbg !11623
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h2b409ba8a9949e92E"(ptr align 8 %self) unnamed_addr #0 !dbg !11624 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11626, metadata !DIExpression()), !dbg !11628
  br i1 false, label %bb2, label %bb1, !dbg !11628

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11628, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11628
  %1 = zext i1 %_5 to i8, !dbg !11628
  store i8 %1, ptr %_2, align 1, !dbg !11628
  br label %bb3, !dbg !11628

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11628
  br label %bb3, !dbg !11628

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11628, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11628
  br i1 %3, label %bb4, label %bb5, !dbg !11628

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11628, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !11628
  %4 = icmp eq i64 %_7, 4, !dbg !11628
  %5 = zext i1 %4 to i8, !dbg !11628
  store i8 %5, ptr %0, align 1, !dbg !11628
  br label %bb6, !dbg !11628

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11628
  br label %bb6, !dbg !11628

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11629, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11629
  ret i1 %7, !dbg !11629
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h45c5c44beab89b70E"(ptr align 8 %self) unnamed_addr #0 !dbg !11630 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11632, metadata !DIExpression()), !dbg !11634
  br i1 false, label %bb2, label %bb1, !dbg !11634

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11634, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11634
  %1 = zext i1 %_5 to i8, !dbg !11634
  store i8 %1, ptr %_2, align 1, !dbg !11634
  br label %bb3, !dbg !11634

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11634
  br label %bb3, !dbg !11634

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11634, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11634
  br i1 %3, label %bb4, label %bb5, !dbg !11634

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11634, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !11634
  %4 = icmp eq i64 %_7, 1, !dbg !11634
  %5 = zext i1 %4 to i8, !dbg !11634
  store i8 %5, ptr %0, align 1, !dbg !11634
  br label %bb6, !dbg !11634

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11634
  br label %bb6, !dbg !11634

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11635, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11635
  ret i1 %7, !dbg !11635
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h36c1b22842a23be8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11636 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11643, metadata !DIExpression()), !dbg !11645
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11644, metadata !DIExpression()), !dbg !11645
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_98375afb55e90f96f57ab62a1fa27cd9, i64 2) #8, !dbg !11645
  ret i1 %0, !dbg !11646
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h0bfb8f761ec96208E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11647 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11654, metadata !DIExpression()), !dbg !11656
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11655, metadata !DIExpression()), !dbg !11656
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6b11ef8a9190c43c951bec7a40cac59a, i64 2) #8, !dbg !11656
  ret i1 %0, !dbg !11657
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ce5334726a71f9aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11658 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11665, metadata !DIExpression()), !dbg !11667
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11666, metadata !DIExpression()), !dbg !11667
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3b607e04088b2e7242a777869149471c, i64 2) #8, !dbg !11667
  ret i1 %0, !dbg !11668
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17h5ab2a47cc9c53c0bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11669 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11676, metadata !DIExpression()), !dbg !11678
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11677, metadata !DIExpression()), !dbg !11678
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_e948a861ba631e650e60399081c93095, i64 2) #8, !dbg !11678
  ret i1 %0, !dbg !11679
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hea291c2c045ea906E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11680 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11687, metadata !DIExpression()), !dbg !11689
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11688, metadata !DIExpression()), !dbg !11689
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_5571647c858c361d1c071a9c1a49a0cd, i64 2) #8, !dbg !11689
  ret i1 %0, !dbg !11690
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha96a6a4ee152b300E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11691 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11697, metadata !DIExpression()), !dbg !11699
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11698, metadata !DIExpression()), !dbg !11699
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_bea79a7c9df5c2071640f13b85c51d25, i64 2) #8, !dbg !11699
  ret i1 %0, !dbg !11700
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdecbcd053f9af38eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11701 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11710, metadata !DIExpression()), !dbg !11712
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11711, metadata !DIExpression()), !dbg !11712
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_280ce539e2c734d501835e1b4f95c081, i64 4) #8, !dbg !11712
  ret i1 %0, !dbg !11713
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb4134c4bbb55473E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11714 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11727, metadata !DIExpression()), !dbg !11833
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11729, metadata !DIExpression()), !dbg !11834
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11731, metadata !DIExpression()), !dbg !11835
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11733, metadata !DIExpression()), !dbg !11836
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11735, metadata !DIExpression()), !dbg !11837
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11737, metadata !DIExpression()), !dbg !11838
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11739, metadata !DIExpression()), !dbg !11839
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11741, metadata !DIExpression()), !dbg !11840
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11743, metadata !DIExpression()), !dbg !11841
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11745, metadata !DIExpression()), !dbg !11842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11747, metadata !DIExpression()), !dbg !11843
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11749, metadata !DIExpression()), !dbg !11844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11751, metadata !DIExpression()), !dbg !11845
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11753, metadata !DIExpression()), !dbg !11846
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11755, metadata !DIExpression()), !dbg !11847
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11757, metadata !DIExpression()), !dbg !11848
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11759, metadata !DIExpression()), !dbg !11849
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11761, metadata !DIExpression()), !dbg !11850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11763, metadata !DIExpression()), !dbg !11851
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11765, metadata !DIExpression()), !dbg !11852
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11767, metadata !DIExpression()), !dbg !11853
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11769, metadata !DIExpression()), !dbg !11854
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11771, metadata !DIExpression()), !dbg !11855
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11773, metadata !DIExpression()), !dbg !11856
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11775, metadata !DIExpression()), !dbg !11857
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11777, metadata !DIExpression()), !dbg !11858
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11779, metadata !DIExpression()), !dbg !11859
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11781, metadata !DIExpression()), !dbg !11860
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11783, metadata !DIExpression()), !dbg !11861
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11785, metadata !DIExpression()), !dbg !11862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11787, metadata !DIExpression()), !dbg !11863
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11789, metadata !DIExpression()), !dbg !11864
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11791, metadata !DIExpression()), !dbg !11865
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11793, metadata !DIExpression()), !dbg !11866
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11795, metadata !DIExpression()), !dbg !11867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11797, metadata !DIExpression()), !dbg !11868
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11799, metadata !DIExpression()), !dbg !11869
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11801, metadata !DIExpression()), !dbg !11870
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11803, metadata !DIExpression()), !dbg !11871
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11805, metadata !DIExpression()), !dbg !11872
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11807, metadata !DIExpression()), !dbg !11873
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11809, metadata !DIExpression()), !dbg !11874
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11811, metadata !DIExpression()), !dbg !11875
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11813, metadata !DIExpression()), !dbg !11876
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11817, metadata !DIExpression()), !dbg !11877
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11819, metadata !DIExpression()), !dbg !11878
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11821, metadata !DIExpression()), !dbg !11879
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11823, metadata !DIExpression()), !dbg !11880
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11825, metadata !DIExpression()), !dbg !11881
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11827, metadata !DIExpression()), !dbg !11882
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11829, metadata !DIExpression()), !dbg !11883
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11831, metadata !DIExpression()), !dbg !11884
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11723, metadata !DIExpression()), !dbg !11885
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11724, metadata !DIExpression()), !dbg !11886
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11725, metadata !DIExpression()), !dbg !11887
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11815, metadata !DIExpression()), !dbg !11888
  store i8 1, ptr %first, align 1, !dbg !11889
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h5ab34a4218c646dfE"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_4, label %bb2, label %bb12, !dbg !11890

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_15 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hfd0414939651bebdE"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_15, label %bb14, label %bb23, !dbg !11890

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11891
  %_5 = xor i1 %_6, true, !dbg !11892
  br i1 %_5, label %bb3, label %bb8, !dbg !11892

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_747a0b7482a2129eb50740be0e7177f8, i64 3) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !11894
  %3 = zext i1 %2 to i8, !dbg !11894
  store i8 %3, ptr %_11, align 1, !dbg !11894
  %4 = load i8, ptr %_11, align 1, !dbg !11894, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11894
  %_14 = zext i1 %5 to i64, !dbg !11894
  %6 = icmp eq i64 %_14, 0, !dbg !11894
  br i1 %6, label %bb12, label %bb11, !dbg !11894

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !11895
  %8 = zext i1 %7 to i8, !dbg !11895
  store i8 %8, ptr %_7, align 1, !dbg !11895
  %9 = load i8, ptr %_7, align 1, !dbg !11895, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11895
  %_10 = zext i1 %10 to i64, !dbg !11895
  %11 = icmp eq i64 %_10, 0, !dbg !11895
  br i1 %11, label %bb8, label %bb7, !dbg !11895

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11896
  %13 = zext i1 %12 to i8, !dbg !11896
  store i8 %13, ptr %0, align 1, !dbg !11896
  br label %bb144, !dbg !11896

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11897, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11897
  ret i1 %15, !dbg !11897

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11898
  %17 = zext i1 %16 to i8, !dbg !11898
  store i8 %17, ptr %0, align 1, !dbg !11898
  br label %bb144, !dbg !11898

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_26 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h70b3f1daf58d0732E"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_26, label %bb25, label %bb34, !dbg !11890

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !11891
  %_16 = xor i1 %_17, true, !dbg !11892
  br i1 %_16, label %bb15, label %bb19, !dbg !11892

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4c9b6b069c5380fe8192d71e809390e7, i64 3) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !11894
  %20 = zext i1 %19 to i8, !dbg !11894
  store i8 %20, ptr %_22, align 1, !dbg !11894
  %21 = load i8, ptr %_22, align 1, !dbg !11894, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11894
  %_25 = zext i1 %22 to i64, !dbg !11894
  %23 = icmp eq i64 %_25, 0, !dbg !11894
  br i1 %23, label %bb23, label %bb22, !dbg !11894

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !11895
  %25 = zext i1 %24 to i8, !dbg !11895
  store i8 %25, ptr %_18, align 1, !dbg !11895
  %26 = load i8, ptr %_18, align 1, !dbg !11895, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11895
  %_21 = zext i1 %27 to i64, !dbg !11895
  %28 = icmp eq i64 %_21, 0, !dbg !11895
  br i1 %28, label %bb19, label %bb18, !dbg !11895

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11899
  %30 = zext i1 %29 to i8, !dbg !11899
  store i8 %30, ptr %0, align 1, !dbg !11899
  br label %bb144, !dbg !11899

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11900
  %32 = zext i1 %31 to i8, !dbg !11900
  store i8 %32, ptr %0, align 1, !dbg !11900
  br label %bb144, !dbg !11900

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_37 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h2ef30f21f11ec834E"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_37, label %bb36, label %bb45, !dbg !11890

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !11891
  %_27 = xor i1 %_28, true, !dbg !11892
  br i1 %_27, label %bb26, label %bb30, !dbg !11892

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_27097c54c41f8ec87311498f3d647372, i64 3) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !11894
  %35 = zext i1 %34 to i8, !dbg !11894
  store i8 %35, ptr %_33, align 1, !dbg !11894
  %36 = load i8, ptr %_33, align 1, !dbg !11894, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11894
  %_36 = zext i1 %37 to i64, !dbg !11894
  %38 = icmp eq i64 %_36, 0, !dbg !11894
  br i1 %38, label %bb34, label %bb33, !dbg !11894

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !11895
  %40 = zext i1 %39 to i8, !dbg !11895
  store i8 %40, ptr %_29, align 1, !dbg !11895
  %41 = load i8, ptr %_29, align 1, !dbg !11895, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11895
  %_32 = zext i1 %42 to i64, !dbg !11895
  %43 = icmp eq i64 %_32, 0, !dbg !11895
  br i1 %43, label %bb30, label %bb29, !dbg !11895

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11901
  %45 = zext i1 %44 to i8, !dbg !11901
  store i8 %45, ptr %0, align 1, !dbg !11901
  br label %bb144, !dbg !11901

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11902
  %47 = zext i1 %46 to i8, !dbg !11902
  store i8 %47, ptr %0, align 1, !dbg !11902
  br label %bb144, !dbg !11902

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_48 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17hffc22fbcaaaaa3bdE"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_48, label %bb47, label %bb56, !dbg !11890

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !11891
  %_38 = xor i1 %_39, true, !dbg !11892
  br i1 %_38, label %bb37, label %bb41, !dbg !11892

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ceddc304630e501171f8f2abc0a3543d, i64 3) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !11894
  %50 = zext i1 %49 to i8, !dbg !11894
  store i8 %50, ptr %_44, align 1, !dbg !11894
  %51 = load i8, ptr %_44, align 1, !dbg !11894, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11894
  %_47 = zext i1 %52 to i64, !dbg !11894
  %53 = icmp eq i64 %_47, 0, !dbg !11894
  br i1 %53, label %bb45, label %bb44, !dbg !11894

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !11895
  %55 = zext i1 %54 to i8, !dbg !11895
  store i8 %55, ptr %_40, align 1, !dbg !11895
  %56 = load i8, ptr %_40, align 1, !dbg !11895, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11895
  %_43 = zext i1 %57 to i64, !dbg !11895
  %58 = icmp eq i64 %_43, 0, !dbg !11895
  br i1 %58, label %bb41, label %bb40, !dbg !11895

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11903
  %60 = zext i1 %59 to i8, !dbg !11903
  store i8 %60, ptr %0, align 1, !dbg !11903
  br label %bb144, !dbg !11903

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11904
  %62 = zext i1 %61 to i8, !dbg !11904
  store i8 %62, ptr %0, align 1, !dbg !11904
  br label %bb144, !dbg !11904

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_59 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h166ca66b85d4d862E"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_59, label %bb58, label %bb67, !dbg !11890

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !11891
  %_49 = xor i1 %_50, true, !dbg !11892
  br i1 %_49, label %bb48, label %bb52, !dbg !11892

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_0b077b1fa356f3d470e2a7108b6ebd0a, i64 6) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !11894
  %65 = zext i1 %64 to i8, !dbg !11894
  store i8 %65, ptr %_55, align 1, !dbg !11894
  %66 = load i8, ptr %_55, align 1, !dbg !11894, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11894
  %_58 = zext i1 %67 to i64, !dbg !11894
  %68 = icmp eq i64 %_58, 0, !dbg !11894
  br i1 %68, label %bb56, label %bb55, !dbg !11894

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !11895
  %70 = zext i1 %69 to i8, !dbg !11895
  store i8 %70, ptr %_51, align 1, !dbg !11895
  %71 = load i8, ptr %_51, align 1, !dbg !11895, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11895
  %_54 = zext i1 %72 to i64, !dbg !11895
  %73 = icmp eq i64 %_54, 0, !dbg !11895
  br i1 %73, label %bb52, label %bb51, !dbg !11895

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11905
  %75 = zext i1 %74 to i8, !dbg !11905
  store i8 %75, ptr %0, align 1, !dbg !11905
  br label %bb144, !dbg !11905

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11906
  %77 = zext i1 %76 to i8, !dbg !11906
  store i8 %77, ptr %0, align 1, !dbg !11906
  br label %bb144, !dbg !11906

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_70 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17ha049f874178e26e9E"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_70, label %bb69, label %bb78, !dbg !11890

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !11891
  %_60 = xor i1 %_61, true, !dbg !11892
  br i1 %_60, label %bb59, label %bb63, !dbg !11892

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c71babe9862dd8a2a3503d16c9b86789, i64 6) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !11894
  %80 = zext i1 %79 to i8, !dbg !11894
  store i8 %80, ptr %_66, align 1, !dbg !11894
  %81 = load i8, ptr %_66, align 1, !dbg !11894, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11894
  %_69 = zext i1 %82 to i64, !dbg !11894
  %83 = icmp eq i64 %_69, 0, !dbg !11894
  br i1 %83, label %bb67, label %bb66, !dbg !11894

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !11895
  %85 = zext i1 %84 to i8, !dbg !11895
  store i8 %85, ptr %_62, align 1, !dbg !11895
  %86 = load i8, ptr %_62, align 1, !dbg !11895, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11895
  %_65 = zext i1 %87 to i64, !dbg !11895
  %88 = icmp eq i64 %_65, 0, !dbg !11895
  br i1 %88, label %bb63, label %bb62, !dbg !11895

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11907
  %90 = zext i1 %89 to i8, !dbg !11907
  store i8 %90, ptr %0, align 1, !dbg !11907
  br label %bb144, !dbg !11907

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11908
  %92 = zext i1 %91 to i8, !dbg !11908
  store i8 %92, ptr %0, align 1, !dbg !11908
  br label %bb144, !dbg !11908

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_81 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h529b55e5d131d0caE"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_81, label %bb80, label %bb89, !dbg !11890

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !11891
  %_71 = xor i1 %_72, true, !dbg !11892
  br i1 %_71, label %bb70, label %bb74, !dbg !11892

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7815300b954b67ee90ccc1cd901baaf3, i64 6) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !11894
  %95 = zext i1 %94 to i8, !dbg !11894
  store i8 %95, ptr %_77, align 1, !dbg !11894
  %96 = load i8, ptr %_77, align 1, !dbg !11894, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11894
  %_80 = zext i1 %97 to i64, !dbg !11894
  %98 = icmp eq i64 %_80, 0, !dbg !11894
  br i1 %98, label %bb78, label %bb77, !dbg !11894

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !11895
  %100 = zext i1 %99 to i8, !dbg !11895
  store i8 %100, ptr %_73, align 1, !dbg !11895
  %101 = load i8, ptr %_73, align 1, !dbg !11895, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11895
  %_76 = zext i1 %102 to i64, !dbg !11895
  %103 = icmp eq i64 %_76, 0, !dbg !11895
  br i1 %103, label %bb74, label %bb73, !dbg !11895

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11909
  %105 = zext i1 %104 to i8, !dbg !11909
  store i8 %105, ptr %0, align 1, !dbg !11909
  br label %bb144, !dbg !11909

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11910
  %107 = zext i1 %106 to i8, !dbg !11910
  store i8 %107, ptr %0, align 1, !dbg !11910
  br label %bb144, !dbg !11910

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_92 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h2db505f645099512E"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_92, label %bb91, label %bb100, !dbg !11890

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !11891
  %_82 = xor i1 %_83, true, !dbg !11892
  br i1 %_82, label %bb81, label %bb85, !dbg !11892

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_8dd1ecb83146fedb5f2eb3909ab01554, i64 9) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !11894
  %110 = zext i1 %109 to i8, !dbg !11894
  store i8 %110, ptr %_88, align 1, !dbg !11894
  %111 = load i8, ptr %_88, align 1, !dbg !11894, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11894
  %_91 = zext i1 %112 to i64, !dbg !11894
  %113 = icmp eq i64 %_91, 0, !dbg !11894
  br i1 %113, label %bb89, label %bb88, !dbg !11894

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !11895
  %115 = zext i1 %114 to i8, !dbg !11895
  store i8 %115, ptr %_84, align 1, !dbg !11895
  %116 = load i8, ptr %_84, align 1, !dbg !11895, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11895
  %_87 = zext i1 %117 to i64, !dbg !11895
  %118 = icmp eq i64 %_87, 0, !dbg !11895
  br i1 %118, label %bb85, label %bb84, !dbg !11895

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11911
  %120 = zext i1 %119 to i8, !dbg !11911
  store i8 %120, ptr %0, align 1, !dbg !11911
  br label %bb144, !dbg !11911

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11912
  %122 = zext i1 %121 to i8, !dbg !11912
  store i8 %122, ptr %0, align 1, !dbg !11912
  br label %bb144, !dbg !11912

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_103 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17hce976aa45a7fb863E"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_103, label %bb102, label %bb111, !dbg !11890

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !11891
  %_93 = xor i1 %_94, true, !dbg !11892
  br i1 %_93, label %bb92, label %bb96, !dbg !11892

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7fe0cf0b681130b7f34badff7028b4c6, i64 8) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !11894
  %125 = zext i1 %124 to i8, !dbg !11894
  store i8 %125, ptr %_99, align 1, !dbg !11894
  %126 = load i8, ptr %_99, align 1, !dbg !11894, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11894
  %_102 = zext i1 %127 to i64, !dbg !11894
  %128 = icmp eq i64 %_102, 0, !dbg !11894
  br i1 %128, label %bb100, label %bb99, !dbg !11894

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !11895
  %130 = zext i1 %129 to i8, !dbg !11895
  store i8 %130, ptr %_95, align 1, !dbg !11895
  %131 = load i8, ptr %_95, align 1, !dbg !11895, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11895
  %_98 = zext i1 %132 to i64, !dbg !11895
  %133 = icmp eq i64 %_98, 0, !dbg !11895
  br i1 %133, label %bb96, label %bb95, !dbg !11895

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11913
  %135 = zext i1 %134 to i8, !dbg !11913
  store i8 %135, ptr %0, align 1, !dbg !11913
  br label %bb144, !dbg !11913

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11914
  %137 = zext i1 %136 to i8, !dbg !11914
  store i8 %137, ptr %0, align 1, !dbg !11914
  br label %bb144, !dbg !11914

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_114 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h53ca00c6b20a213eE"(ptr align 8 %self) #8, !dbg !11890
  br i1 %_114, label %bb113, label %bb122, !dbg !11890

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !11891
  %_104 = xor i1 %_105, true, !dbg !11892
  br i1 %_104, label %bb103, label %bb107, !dbg !11892

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7e8fa1323df12a2587e570b6f5afbc88, i64 3) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !11894
  %140 = zext i1 %139 to i8, !dbg !11894
  store i8 %140, ptr %_110, align 1, !dbg !11894
  %141 = load i8, ptr %_110, align 1, !dbg !11894, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11894
  %_113 = zext i1 %142 to i64, !dbg !11894
  %143 = icmp eq i64 %_113, 0, !dbg !11894
  br i1 %143, label %bb111, label %bb110, !dbg !11894

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !11895
  %145 = zext i1 %144 to i8, !dbg !11895
  store i8 %145, ptr %_106, align 1, !dbg !11895
  %146 = load i8, ptr %_106, align 1, !dbg !11895, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11895
  %_109 = zext i1 %147 to i64, !dbg !11895
  %148 = icmp eq i64 %_109, 0, !dbg !11895
  br i1 %148, label %bb107, label %bb106, !dbg !11895

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11915
  %150 = zext i1 %149 to i8, !dbg !11915
  store i8 %150, ptr %0, align 1, !dbg !11915
  br label %bb144, !dbg !11915

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11916
  %152 = zext i1 %151 to i8, !dbg !11916
  store i8 %152, ptr %0, align 1, !dbg !11916
  br label %bb144, !dbg !11916

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !11917, !noundef !19
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h19b6b9cfd6ff4b1aE() #8, !dbg !11918
  store i64 %153, ptr %_130, align 8, !dbg !11918
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h87658a8969dd9135E(ptr align 8 %_130) #8, !dbg !11918
  %_127 = xor i64 %_128, -1, !dbg !11919
  %154 = and i64 %_126, %_127, !dbg !11917
  store i64 %154, ptr %extra_bits, align 8, !dbg !11917
  %155 = load i64, ptr %extra_bits, align 8, !dbg !11920, !noundef !19
  %156 = icmp eq i64 %155, 0, !dbg !11920
  br i1 %156, label %bb138, label %bb125, !dbg !11920

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !11891, !range !1596, !noundef !19
  %_116 = trunc i8 %157 to i1, !dbg !11891
  %_115 = xor i1 %_116, true, !dbg !11892
  br i1 %_115, label %bb114, label %bb118, !dbg !11892

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11893
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_d10f39d8e09d915ca6db293020f9b83a, i64 3) #8, !dbg !11894
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !11894
  %159 = zext i1 %158 to i8, !dbg !11894
  store i8 %159, ptr %_121, align 1, !dbg !11894
  %160 = load i8, ptr %_121, align 1, !dbg !11894, !range !1596, !noundef !19
  %161 = trunc i8 %160 to i1, !dbg !11894
  %_124 = zext i1 %161 to i64, !dbg !11894
  %162 = icmp eq i64 %_124, 0, !dbg !11894
  br i1 %162, label %bb122, label %bb121, !dbg !11894

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11895
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !11895
  %164 = zext i1 %163 to i8, !dbg !11895
  store i8 %164, ptr %_117, align 1, !dbg !11895
  %165 = load i8, ptr %_117, align 1, !dbg !11895, !range !1596, !noundef !19
  %166 = trunc i8 %165 to i1, !dbg !11895
  %_120 = zext i1 %166 to i64, !dbg !11895
  %167 = icmp eq i64 %_120, 0, !dbg !11895
  br i1 %167, label %bb118, label %bb117, !dbg !11895

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11921
  %169 = zext i1 %168 to i8, !dbg !11921
  store i8 %169, ptr %0, align 1, !dbg !11921
  br label %bb144, !dbg !11921

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11922
  %171 = zext i1 %170 to i8, !dbg !11922
  store i8 %171, ptr %0, align 1, !dbg !11922
  br label %bb144, !dbg !11922

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !11923, !range !1596, !noundef !19
  %_145 = trunc i8 %172 to i1, !dbg !11923
  br i1 %_145, label %bb139, label %bb143, !dbg !11923

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !11924, !range !1596, !noundef !19
  %_132 = trunc i8 %173 to i1, !dbg !11924
  %_131 = xor i1 %_132, true, !dbg !11925
  br i1 %_131, label %bb126, label %bb130, !dbg !11925

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !11926
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11927
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_138) #8, !dbg !11927
  %175 = zext i1 %174 to i8, !dbg !11927
  store i8 %175, ptr %_137, align 1, !dbg !11927
  %176 = load i8, ptr %_137, align 1, !dbg !11927, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !11927
  %_140 = zext i1 %177 to i64, !dbg !11927
  %178 = icmp eq i64 %_140, 0, !dbg !11927
  br i1 %178, label %bb133, label %bb134, !dbg !11927

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11928
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_134) #8, !dbg !11928
  %180 = zext i1 %179 to i8, !dbg !11928
  store i8 %180, ptr %_133, align 1, !dbg !11928
  %181 = load i8, ptr %_133, align 1, !dbg !11928, !range !1596, !noundef !19
  %182 = trunc i8 %181 to i1, !dbg !11928
  %_136 = zext i1 %182 to i64, !dbg !11928
  %183 = icmp eq i64 %_136, 0, !dbg !11928
  br i1 %183, label %bb130, label %bb129, !dbg !11928

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11929
  %185 = zext i1 %184 to i8, !dbg !11929
  store i8 %185, ptr %0, align 1, !dbg !11929
  br label %bb144, !dbg !11929

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11930
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_142) #8, !dbg !11930
  %187 = zext i1 %186 to i8, !dbg !11930
  store i8 %187, ptr %_141, align 1, !dbg !11930
  %188 = load i8, ptr %_141, align 1, !dbg !11930, !range !1596, !noundef !19
  %189 = trunc i8 %188 to i1, !dbg !11930
  %_144 = zext i1 %189 to i64, !dbg !11930
  %190 = icmp eq i64 %_144, 0, !dbg !11930
  br i1 %190, label %bb138, label %bb137, !dbg !11930

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11931
  %192 = zext i1 %191 to i8, !dbg !11931
  store i8 %192, ptr %0, align 1, !dbg !11931
  br label %bb144, !dbg !11931

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11932
  %194 = zext i1 %193 to i8, !dbg !11932
  store i8 %194, ptr %0, align 1, !dbg !11932
  br label %bb144, !dbg !11932

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !11933
  br label %bb144, !dbg !11897

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11934
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_147) #8, !dbg !11934
  %196 = zext i1 %195 to i8, !dbg !11934
  store i8 %196, ptr %_146, align 1, !dbg !11934
  %197 = load i8, ptr %_146, align 1, !dbg !11934, !range !1596, !noundef !19
  %198 = trunc i8 %197 to i1, !dbg !11934
  %_149 = zext i1 %198 to i64, !dbg !11934
  %199 = icmp eq i64 %_149, 0, !dbg !11934
  br i1 %199, label %bb143, label %bb142, !dbg !11934

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11935
  %201 = zext i1 %200 to i8, !dbg !11935
  store i8 %201, ptr %0, align 1, !dbg !11935
  br label %bb144, !dbg !11935

bb6:                                              ; No predecessors!
  unreachable, !dbg !11895
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17ha2e5fd4b16e24032E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11936 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11939, metadata !DIExpression()), !dbg !11941
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11940, metadata !DIExpression()), !dbg !11942
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11943
  ret i1 %0, !dbg !11944
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0342546e6cf5ec92E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11945 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11948, metadata !DIExpression()), !dbg !11950
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11949, metadata !DIExpression()), !dbg !11951
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11952
  ret i1 %0, !dbg !11953
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h6f31337309e5de80E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11954 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11957, metadata !DIExpression()), !dbg !11959
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11958, metadata !DIExpression()), !dbg !11960
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11961
  ret i1 %0, !dbg !11962
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hced653ba0d1d3dbeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11963 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11966, metadata !DIExpression()), !dbg !11968
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11967, metadata !DIExpression()), !dbg !11969
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11970
  ret i1 %0, !dbg !11971
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h19b6b9cfd6ff4b1aE() unnamed_addr #0 !dbg !11972 {
start:
  %0 = alloca i64, align 8
  store i64 4611686018427388671, ptr %0, align 8, !dbg !11975
  %1 = load i64, ptr %0, align 8, !dbg !11976, !noundef !19
  ret i64 %1, !dbg !11976
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h87658a8969dd9135E(ptr align 8 %self) unnamed_addr #0 !dbg !11977 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11981, metadata !DIExpression()), !dbg !11982
  %0 = load i64, ptr %self, align 8, !dbg !11983, !noundef !19
  ret i64 %0, !dbg !11984
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h5ab34a4218c646dfE"(ptr align 8 %self) unnamed_addr #0 !dbg !11985 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11991, metadata !DIExpression()), !dbg !11993
  br i1 false, label %bb2, label %bb1, !dbg !11993

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11993, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11993
  %1 = zext i1 %_5 to i8, !dbg !11993
  store i8 %1, ptr %_2, align 1, !dbg !11993
  br label %bb3, !dbg !11993

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11993
  br label %bb3, !dbg !11993

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11993, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11993
  br i1 %3, label %bb4, label %bb5, !dbg !11993

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11993, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !11993
  %4 = icmp eq i64 %_7, 1, !dbg !11993
  %5 = zext i1 %4 to i8, !dbg !11993
  store i8 %5, ptr %0, align 1, !dbg !11993
  br label %bb6, !dbg !11993

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11993
  br label %bb6, !dbg !11993

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11994, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11994
  ret i1 %7, !dbg !11994
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hfd0414939651bebdE"(ptr align 8 %self) unnamed_addr #0 !dbg !11995 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11997, metadata !DIExpression()), !dbg !11999
  br i1 false, label %bb2, label %bb1, !dbg !11999

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11999, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11999
  %1 = zext i1 %_5 to i8, !dbg !11999
  store i8 %1, ptr %_2, align 1, !dbg !11999
  br label %bb3, !dbg !11999

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11999
  br label %bb3, !dbg !11999

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11999, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11999
  br i1 %3, label %bb4, label %bb5, !dbg !11999

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11999, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !11999
  %4 = icmp eq i64 %_7, 2, !dbg !11999
  %5 = zext i1 %4 to i8, !dbg !11999
  store i8 %5, ptr %0, align 1, !dbg !11999
  br label %bb6, !dbg !11999

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11999
  br label %bb6, !dbg !11999

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12000, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12000
  ret i1 %7, !dbg !12000
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h70b3f1daf58d0732E"(ptr align 8 %self) unnamed_addr #0 !dbg !12001 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12003, metadata !DIExpression()), !dbg !12005
  br i1 false, label %bb2, label %bb1, !dbg !12005

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12005, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12005
  %1 = zext i1 %_5 to i8, !dbg !12005
  store i8 %1, ptr %_2, align 1, !dbg !12005
  br label %bb3, !dbg !12005

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12005
  br label %bb3, !dbg !12005

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12005, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12005
  br i1 %3, label %bb4, label %bb5, !dbg !12005

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12005, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !12005
  %4 = icmp eq i64 %_7, 4, !dbg !12005
  %5 = zext i1 %4 to i8, !dbg !12005
  store i8 %5, ptr %0, align 1, !dbg !12005
  br label %bb6, !dbg !12005

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12005
  br label %bb6, !dbg !12005

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12006, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12006
  ret i1 %7, !dbg !12006
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h2ef30f21f11ec834E"(ptr align 8 %self) unnamed_addr #0 !dbg !12007 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12009, metadata !DIExpression()), !dbg !12011
  br i1 false, label %bb2, label %bb1, !dbg !12011

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12011, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12011
  %1 = zext i1 %_5 to i8, !dbg !12011
  store i8 %1, ptr %_2, align 1, !dbg !12011
  br label %bb3, !dbg !12011

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12011
  br label %bb3, !dbg !12011

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12011, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12011
  br i1 %3, label %bb4, label %bb5, !dbg !12011

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12011, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !12011
  %4 = icmp eq i64 %_7, 4, !dbg !12011
  %5 = zext i1 %4 to i8, !dbg !12011
  store i8 %5, ptr %0, align 1, !dbg !12011
  br label %bb6, !dbg !12011

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12011
  br label %bb6, !dbg !12011

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12012, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12012
  ret i1 %7, !dbg !12012
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17hffc22fbcaaaaa3bdE"(ptr align 8 %self) unnamed_addr #0 !dbg !12013 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12015, metadata !DIExpression()), !dbg !12017
  br i1 false, label %bb2, label %bb1, !dbg !12017

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12017, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12017
  %1 = zext i1 %_5 to i8, !dbg !12017
  store i8 %1, ptr %_2, align 1, !dbg !12017
  br label %bb3, !dbg !12017

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12017
  br label %bb3, !dbg !12017

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12017, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12017
  br i1 %3, label %bb4, label %bb5, !dbg !12017

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12017, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !12017
  %4 = icmp eq i64 %_7, 8, !dbg !12017
  %5 = zext i1 %4 to i8, !dbg !12017
  store i8 %5, ptr %0, align 1, !dbg !12017
  br label %bb6, !dbg !12017

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12017
  br label %bb6, !dbg !12017

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12018, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12018
  ret i1 %7, !dbg !12018
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h166ca66b85d4d862E"(ptr align 8 %self) unnamed_addr #0 !dbg !12019 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12021, metadata !DIExpression()), !dbg !12023
  br i1 false, label %bb2, label %bb1, !dbg !12023

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12023, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12023
  %1 = zext i1 %_5 to i8, !dbg !12023
  store i8 %1, ptr %_2, align 1, !dbg !12023
  br label %bb3, !dbg !12023

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12023
  br label %bb3, !dbg !12023

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12023, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12023
  br i1 %3, label %bb4, label %bb5, !dbg !12023

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12023, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !12023
  %4 = icmp eq i64 %_7, 16, !dbg !12023
  %5 = zext i1 %4 to i8, !dbg !12023
  store i8 %5, ptr %0, align 1, !dbg !12023
  br label %bb6, !dbg !12023

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12023
  br label %bb6, !dbg !12023

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12024, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12024
  ret i1 %7, !dbg !12024
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17ha049f874178e26e9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12025 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12027, metadata !DIExpression()), !dbg !12029
  br i1 false, label %bb2, label %bb1, !dbg !12029

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12029, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12029
  %1 = zext i1 %_5 to i8, !dbg !12029
  store i8 %1, ptr %_2, align 1, !dbg !12029
  br label %bb3, !dbg !12029

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12029
  br label %bb3, !dbg !12029

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12029, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12029
  br i1 %3, label %bb4, label %bb5, !dbg !12029

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12029, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !12029
  %4 = icmp eq i64 %_7, 32, !dbg !12029
  %5 = zext i1 %4 to i8, !dbg !12029
  store i8 %5, ptr %0, align 1, !dbg !12029
  br label %bb6, !dbg !12029

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12029
  br label %bb6, !dbg !12029

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12030, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12030
  ret i1 %7, !dbg !12030
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h529b55e5d131d0caE"(ptr align 8 %self) unnamed_addr #0 !dbg !12031 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12033, metadata !DIExpression()), !dbg !12035
  br i1 false, label %bb2, label %bb1, !dbg !12035

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12035, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12035
  %1 = zext i1 %_5 to i8, !dbg !12035
  store i8 %1, ptr %_2, align 1, !dbg !12035
  br label %bb3, !dbg !12035

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12035
  br label %bb3, !dbg !12035

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12035, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12035
  br i1 %3, label %bb4, label %bb5, !dbg !12035

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12035, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !12035
  %4 = icmp eq i64 %_7, 64, !dbg !12035
  %5 = zext i1 %4 to i8, !dbg !12035
  store i8 %5, ptr %0, align 1, !dbg !12035
  br label %bb6, !dbg !12035

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12035
  br label %bb6, !dbg !12035

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12036, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12036
  ret i1 %7, !dbg !12036
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h2db505f645099512E"(ptr align 8 %self) unnamed_addr #0 !dbg !12037 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12039, metadata !DIExpression()), !dbg !12041
  br i1 false, label %bb2, label %bb1, !dbg !12041

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12041, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12041
  %1 = zext i1 %_5 to i8, !dbg !12041
  store i8 %1, ptr %_2, align 1, !dbg !12041
  br label %bb3, !dbg !12041

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12041
  br label %bb3, !dbg !12041

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12041, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12041
  br i1 %3, label %bb4, label %bb5, !dbg !12041

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12041, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !12041
  %4 = icmp eq i64 %_7, 128, !dbg !12041
  %5 = zext i1 %4 to i8, !dbg !12041
  store i8 %5, ptr %0, align 1, !dbg !12041
  br label %bb6, !dbg !12041

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12041
  br label %bb6, !dbg !12041

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12042, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12042
  ret i1 %7, !dbg !12042
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17hce976aa45a7fb863E"(ptr align 8 %self) unnamed_addr #0 !dbg !12043 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12045, metadata !DIExpression()), !dbg !12047
  br i1 false, label %bb2, label %bb1, !dbg !12047

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12047, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12047
  %1 = zext i1 %_5 to i8, !dbg !12047
  store i8 %1, ptr %_2, align 1, !dbg !12047
  br label %bb3, !dbg !12047

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12047
  br label %bb3, !dbg !12047

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12047, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12047
  br i1 %3, label %bb4, label %bb5, !dbg !12047

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12047, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !12047
  %4 = icmp eq i64 %_7, 512, !dbg !12047
  %5 = zext i1 %4 to i8, !dbg !12047
  store i8 %5, ptr %0, align 1, !dbg !12047
  br label %bb6, !dbg !12047

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12047
  br label %bb6, !dbg !12047

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12048, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12048
  ret i1 %7, !dbg !12048
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h53ca00c6b20a213eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12049 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12051, metadata !DIExpression()), !dbg !12053
  br i1 false, label %bb2, label %bb1, !dbg !12053

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12053, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12053
  %1 = zext i1 %_5 to i8, !dbg !12053
  store i8 %1, ptr %_2, align 1, !dbg !12053
  br label %bb3, !dbg !12053

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12053
  br label %bb3, !dbg !12053

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12053, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12053
  br i1 %3, label %bb4, label %bb5, !dbg !12053

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12053, !noundef !19
  %_7 = and i64 %_8, 4611686018427387904, !dbg !12053
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !12053
  %5 = zext i1 %4 to i8, !dbg !12053
  store i8 %5, ptr %0, align 1, !dbg !12053
  br label %bb6, !dbg !12053

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12053
  br label %bb6, !dbg !12053

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12054, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12054
  ret i1 %7, !dbg !12054
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc8cb5c01aaec3fe5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12055 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12060, metadata !DIExpression()), !dbg !12062
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12061, metadata !DIExpression()), !dbg !12062
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12063
  store ptr %0, ptr %_10, align 8, !dbg !12063
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h8ae96c39b7aa1261E(ptr align 8 %f, ptr align 1 @alloc_6f20379aa2a1d56d01c571e34dc2a40c, i64 21, ptr align 1 @alloc_31b9803b92f4133f50a8f77a91f280cf, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc_f92b1a49cd2fef011d7606f6333298f2, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12062
  ret i1 %1, !dbg !12064
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h341f8ac4665ee97aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12065 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12085, metadata !DIExpression()), !dbg !12092
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12086, metadata !DIExpression()), !dbg !12092
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12087, metadata !DIExpression()), !dbg !12093
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12091, metadata !DIExpression()), !dbg !12094
  %_3 = load i64, ptr %self, align 8, !dbg !12092, !range !1887, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !12092
  br i1 %1, label %bb3, label %bb1, !dbg !12092

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12095
  store ptr %2, ptr %__self_0, align 8, !dbg !12095
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_c3f6f9be125b7bcc4f28552e6284928b, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.5) #8, !dbg !12096
  %4 = zext i1 %3 to i8, !dbg !12096
  store i8 %4, ptr %0, align 1, !dbg !12096
  br label %bb4, !dbg !12096

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12097
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12097
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12089, metadata !DIExpression()), !dbg !12098
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12099
  store ptr %5, ptr %__self_1, align 8, !dbg !12099
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h26fe30f7f4c9fadaE(ptr align 8 %f, ptr align 1 @alloc_2feb0312c51e30b5442145f45f5b8b8c, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.5) #8, !dbg !12100
  %7 = zext i1 %6 to i8, !dbg !12100
  store i8 %7, ptr %0, align 1, !dbg !12100
  br label %bb4, !dbg !12100

bb2:                                              ; No predecessors!
  unreachable, !dbg !12092

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12101, !range !1596, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !12101
  ret i1 %9, !dbg !12101
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hba17de3dbc216441E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12102 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_190 = alloca i8, align 1
  %_185 = alloca i8, align 1
  %_181 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_174 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12115, metadata !DIExpression()), !dbg !12253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12117, metadata !DIExpression()), !dbg !12254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12119, metadata !DIExpression()), !dbg !12255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12121, metadata !DIExpression()), !dbg !12256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12123, metadata !DIExpression()), !dbg !12257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12125, metadata !DIExpression()), !dbg !12258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12127, metadata !DIExpression()), !dbg !12259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12129, metadata !DIExpression()), !dbg !12260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12131, metadata !DIExpression()), !dbg !12261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12133, metadata !DIExpression()), !dbg !12262
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12135, metadata !DIExpression()), !dbg !12263
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12137, metadata !DIExpression()), !dbg !12264
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12139, metadata !DIExpression()), !dbg !12265
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12141, metadata !DIExpression()), !dbg !12266
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12143, metadata !DIExpression()), !dbg !12267
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12145, metadata !DIExpression()), !dbg !12268
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12147, metadata !DIExpression()), !dbg !12269
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12149, metadata !DIExpression()), !dbg !12270
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12151, metadata !DIExpression()), !dbg !12271
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12153, metadata !DIExpression()), !dbg !12272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12155, metadata !DIExpression()), !dbg !12273
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12157, metadata !DIExpression()), !dbg !12274
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12159, metadata !DIExpression()), !dbg !12275
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12161, metadata !DIExpression()), !dbg !12276
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12163, metadata !DIExpression()), !dbg !12277
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12165, metadata !DIExpression()), !dbg !12278
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12167, metadata !DIExpression()), !dbg !12279
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12169, metadata !DIExpression()), !dbg !12280
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12171, metadata !DIExpression()), !dbg !12281
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12173, metadata !DIExpression()), !dbg !12282
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12175, metadata !DIExpression()), !dbg !12283
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12177, metadata !DIExpression()), !dbg !12284
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12179, metadata !DIExpression()), !dbg !12285
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12181, metadata !DIExpression()), !dbg !12286
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12183, metadata !DIExpression()), !dbg !12287
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12185, metadata !DIExpression()), !dbg !12288
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12187, metadata !DIExpression()), !dbg !12289
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12189, metadata !DIExpression()), !dbg !12290
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12191, metadata !DIExpression()), !dbg !12291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12193, metadata !DIExpression()), !dbg !12292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12195, metadata !DIExpression()), !dbg !12293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12197, metadata !DIExpression()), !dbg !12294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12199, metadata !DIExpression()), !dbg !12295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12201, metadata !DIExpression()), !dbg !12296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12203, metadata !DIExpression()), !dbg !12297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12205, metadata !DIExpression()), !dbg !12298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12207, metadata !DIExpression()), !dbg !12299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12209, metadata !DIExpression()), !dbg !12300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12211, metadata !DIExpression()), !dbg !12301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12213, metadata !DIExpression()), !dbg !12302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12215, metadata !DIExpression()), !dbg !12303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12217, metadata !DIExpression()), !dbg !12304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12219, metadata !DIExpression()), !dbg !12305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12221, metadata !DIExpression()), !dbg !12306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12223, metadata !DIExpression()), !dbg !12307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12225, metadata !DIExpression()), !dbg !12308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12227, metadata !DIExpression()), !dbg !12309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12229, metadata !DIExpression()), !dbg !12310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12231, metadata !DIExpression()), !dbg !12311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12233, metadata !DIExpression()), !dbg !12312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12237, metadata !DIExpression()), !dbg !12313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12239, metadata !DIExpression()), !dbg !12314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12241, metadata !DIExpression()), !dbg !12315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12243, metadata !DIExpression()), !dbg !12316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12245, metadata !DIExpression()), !dbg !12317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12247, metadata !DIExpression()), !dbg !12318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12249, metadata !DIExpression()), !dbg !12319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12251, metadata !DIExpression()), !dbg !12320
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12111, metadata !DIExpression()), !dbg !12321
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12112, metadata !DIExpression()), !dbg !12322
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12113, metadata !DIExpression()), !dbg !12323
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12235, metadata !DIExpression()), !dbg !12324
  store i8 1, ptr %first, align 1, !dbg !12325
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h856ec937dba79ea6E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_4, label %bb2, label %bb12, !dbg !12326

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hd51d0c663b31bf04E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_15, label %bb14, label %bb23, !dbg !12326

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !12327
  %_5 = xor i1 %_6, true, !dbg !12328
  br i1 %_5, label %bb3, label %bb8, !dbg !12328

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !12330
  %3 = zext i1 %2 to i8, !dbg !12330
  store i8 %3, ptr %_11, align 1, !dbg !12330
  %4 = load i8, ptr %_11, align 1, !dbg !12330, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !12330
  %_14 = zext i1 %5 to i64, !dbg !12330
  %6 = icmp eq i64 %_14, 0, !dbg !12330
  br i1 %6, label %bb12, label %bb11, !dbg !12330

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !12331
  %8 = zext i1 %7 to i8, !dbg !12331
  store i8 %8, ptr %_7, align 1, !dbg !12331
  %9 = load i8, ptr %_7, align 1, !dbg !12331, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !12331
  %_10 = zext i1 %10 to i64, !dbg !12331
  %11 = icmp eq i64 %_10, 0, !dbg !12331
  br i1 %11, label %bb8, label %bb7, !dbg !12331

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12332
  %13 = zext i1 %12 to i8, !dbg !12332
  store i8 %13, ptr %0, align 1, !dbg !12332
  br label %bb188, !dbg !12332

bb188:                                            ; preds = %bb187, %bb186, %bb181, %bb178, %bb173, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12333, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !12333
  ret i1 %15, !dbg !12333

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12334
  %17 = zext i1 %16 to i8, !dbg !12334
  store i8 %17, ptr %0, align 1, !dbg !12334
  br label %bb188, !dbg !12334

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_26 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hb3d7b28468e5f0deE"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_26, label %bb25, label %bb34, !dbg !12326

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !12327
  %_16 = xor i1 %_17, true, !dbg !12328
  br i1 %_16, label %bb15, label %bb19, !dbg !12328

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !12330
  %20 = zext i1 %19 to i8, !dbg !12330
  store i8 %20, ptr %_22, align 1, !dbg !12330
  %21 = load i8, ptr %_22, align 1, !dbg !12330, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !12330
  %_25 = zext i1 %22 to i64, !dbg !12330
  %23 = icmp eq i64 %_25, 0, !dbg !12330
  br i1 %23, label %bb23, label %bb22, !dbg !12330

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !12331
  %25 = zext i1 %24 to i8, !dbg !12331
  store i8 %25, ptr %_18, align 1, !dbg !12331
  %26 = load i8, ptr %_18, align 1, !dbg !12331, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !12331
  %_21 = zext i1 %27 to i64, !dbg !12331
  %28 = icmp eq i64 %_21, 0, !dbg !12331
  br i1 %28, label %bb19, label %bb18, !dbg !12331

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12335
  %30 = zext i1 %29 to i8, !dbg !12335
  store i8 %30, ptr %0, align 1, !dbg !12335
  br label %bb188, !dbg !12335

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12336
  %32 = zext i1 %31 to i8, !dbg !12336
  store i8 %32, ptr %0, align 1, !dbg !12336
  br label %bb188, !dbg !12336

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_37 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h3f6cd97f9fb6dbf3E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_37, label %bb36, label %bb45, !dbg !12326

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !12327
  %_27 = xor i1 %_28, true, !dbg !12328
  br i1 %_27, label %bb26, label %bb30, !dbg !12328

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4779be00e11e2bd8325eff7e3ba8aad0, i64 10) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !12330
  %35 = zext i1 %34 to i8, !dbg !12330
  store i8 %35, ptr %_33, align 1, !dbg !12330
  %36 = load i8, ptr %_33, align 1, !dbg !12330, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !12330
  %_36 = zext i1 %37 to i64, !dbg !12330
  %38 = icmp eq i64 %_36, 0, !dbg !12330
  br i1 %38, label %bb34, label %bb33, !dbg !12330

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !12331
  %40 = zext i1 %39 to i8, !dbg !12331
  store i8 %40, ptr %_29, align 1, !dbg !12331
  %41 = load i8, ptr %_29, align 1, !dbg !12331, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !12331
  %_32 = zext i1 %42 to i64, !dbg !12331
  %43 = icmp eq i64 %_32, 0, !dbg !12331
  br i1 %43, label %bb30, label %bb29, !dbg !12331

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12337
  %45 = zext i1 %44 to i8, !dbg !12337
  store i8 %45, ptr %0, align 1, !dbg !12337
  br label %bb188, !dbg !12337

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12338
  %47 = zext i1 %46 to i8, !dbg !12338
  store i8 %47, ptr %0, align 1, !dbg !12338
  br label %bb188, !dbg !12338

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_48 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h90c6566bd3b0b961E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_48, label %bb47, label %bb56, !dbg !12326

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !12327
  %_38 = xor i1 %_39, true, !dbg !12328
  br i1 %_38, label %bb37, label %bb41, !dbg !12328

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f86c4fad9e5b2f292a414639f3972d45, i64 10) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !12330
  %50 = zext i1 %49 to i8, !dbg !12330
  store i8 %50, ptr %_44, align 1, !dbg !12330
  %51 = load i8, ptr %_44, align 1, !dbg !12330, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !12330
  %_47 = zext i1 %52 to i64, !dbg !12330
  %53 = icmp eq i64 %_47, 0, !dbg !12330
  br i1 %53, label %bb45, label %bb44, !dbg !12330

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !12331
  %55 = zext i1 %54 to i8, !dbg !12331
  store i8 %55, ptr %_40, align 1, !dbg !12331
  %56 = load i8, ptr %_40, align 1, !dbg !12331, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !12331
  %_43 = zext i1 %57 to i64, !dbg !12331
  %58 = icmp eq i64 %_43, 0, !dbg !12331
  br i1 %58, label %bb41, label %bb40, !dbg !12331

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12339
  %60 = zext i1 %59 to i8, !dbg !12339
  store i8 %60, ptr %0, align 1, !dbg !12339
  br label %bb188, !dbg !12339

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12340
  %62 = zext i1 %61 to i8, !dbg !12340
  store i8 %62, ptr %0, align 1, !dbg !12340
  br label %bb188, !dbg !12340

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_59 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h635f685650b872d3E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_59, label %bb58, label %bb67, !dbg !12326

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !12327
  %_49 = xor i1 %_50, true, !dbg !12328
  br i1 %_49, label %bb48, label %bb52, !dbg !12328

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_7cdabe8725204f339f10fa2c47255f59, i64 12) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !12330
  %65 = zext i1 %64 to i8, !dbg !12330
  store i8 %65, ptr %_55, align 1, !dbg !12330
  %66 = load i8, ptr %_55, align 1, !dbg !12330, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !12330
  %_58 = zext i1 %67 to i64, !dbg !12330
  %68 = icmp eq i64 %_58, 0, !dbg !12330
  br i1 %68, label %bb56, label %bb55, !dbg !12330

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !12331
  %70 = zext i1 %69 to i8, !dbg !12331
  store i8 %70, ptr %_51, align 1, !dbg !12331
  %71 = load i8, ptr %_51, align 1, !dbg !12331, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !12331
  %_54 = zext i1 %72 to i64, !dbg !12331
  %73 = icmp eq i64 %_54, 0, !dbg !12331
  br i1 %73, label %bb52, label %bb51, !dbg !12331

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12341
  %75 = zext i1 %74 to i8, !dbg !12341
  store i8 %75, ptr %0, align 1, !dbg !12341
  br label %bb188, !dbg !12341

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12342
  %77 = zext i1 %76 to i8, !dbg !12342
  store i8 %77, ptr %0, align 1, !dbg !12342
  br label %bb188, !dbg !12342

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_70 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h5dc9750c2468a7cfE"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_70, label %bb69, label %bb78, !dbg !12326

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !12327
  %_60 = xor i1 %_61, true, !dbg !12328
  br i1 %_60, label %bb59, label %bb63, !dbg !12328

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_895698829804386bab9259fb3a96be93, i64 10) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !12330
  %80 = zext i1 %79 to i8, !dbg !12330
  store i8 %80, ptr %_66, align 1, !dbg !12330
  %81 = load i8, ptr %_66, align 1, !dbg !12330, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !12330
  %_69 = zext i1 %82 to i64, !dbg !12330
  %83 = icmp eq i64 %_69, 0, !dbg !12330
  br i1 %83, label %bb67, label %bb66, !dbg !12330

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !12331
  %85 = zext i1 %84 to i8, !dbg !12331
  store i8 %85, ptr %_62, align 1, !dbg !12331
  %86 = load i8, ptr %_62, align 1, !dbg !12331, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !12331
  %_65 = zext i1 %87 to i64, !dbg !12331
  %88 = icmp eq i64 %_65, 0, !dbg !12331
  br i1 %88, label %bb63, label %bb62, !dbg !12331

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12343
  %90 = zext i1 %89 to i8, !dbg !12343
  store i8 %90, ptr %0, align 1, !dbg !12343
  br label %bb188, !dbg !12343

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12344
  %92 = zext i1 %91 to i8, !dbg !12344
  store i8 %92, ptr %0, align 1, !dbg !12344
  br label %bb188, !dbg !12344

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_81 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h48249654ebceaa5cE"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_81, label %bb80, label %bb89, !dbg !12326

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !12327
  %_71 = xor i1 %_72, true, !dbg !12328
  br i1 %_71, label %bb70, label %bb74, !dbg !12328

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !12330
  %95 = zext i1 %94 to i8, !dbg !12330
  store i8 %95, ptr %_77, align 1, !dbg !12330
  %96 = load i8, ptr %_77, align 1, !dbg !12330, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !12330
  %_80 = zext i1 %97 to i64, !dbg !12330
  %98 = icmp eq i64 %_80, 0, !dbg !12330
  br i1 %98, label %bb78, label %bb77, !dbg !12330

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !12331
  %100 = zext i1 %99 to i8, !dbg !12331
  store i8 %100, ptr %_73, align 1, !dbg !12331
  %101 = load i8, ptr %_73, align 1, !dbg !12331, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !12331
  %_76 = zext i1 %102 to i64, !dbg !12331
  %103 = icmp eq i64 %_76, 0, !dbg !12331
  br i1 %103, label %bb74, label %bb73, !dbg !12331

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12345
  %105 = zext i1 %104 to i8, !dbg !12345
  store i8 %105, ptr %0, align 1, !dbg !12345
  br label %bb188, !dbg !12345

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12346
  %107 = zext i1 %106 to i8, !dbg !12346
  store i8 %107, ptr %0, align 1, !dbg !12346
  br label %bb188, !dbg !12346

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_92 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h4fd857ab520727c9E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_92, label %bb91, label %bb100, !dbg !12326

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !12327
  %_82 = xor i1 %_83, true, !dbg !12328
  br i1 %_82, label %bb81, label %bb85, !dbg !12328

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f3b835bb8b1bf0d52df8a952e8472005, i64 9) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !12330
  %110 = zext i1 %109 to i8, !dbg !12330
  store i8 %110, ptr %_88, align 1, !dbg !12330
  %111 = load i8, ptr %_88, align 1, !dbg !12330, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !12330
  %_91 = zext i1 %112 to i64, !dbg !12330
  %113 = icmp eq i64 %_91, 0, !dbg !12330
  br i1 %113, label %bb89, label %bb88, !dbg !12330

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !12331
  %115 = zext i1 %114 to i8, !dbg !12331
  store i8 %115, ptr %_84, align 1, !dbg !12331
  %116 = load i8, ptr %_84, align 1, !dbg !12331, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !12331
  %_87 = zext i1 %117 to i64, !dbg !12331
  %118 = icmp eq i64 %_87, 0, !dbg !12331
  br i1 %118, label %bb85, label %bb84, !dbg !12331

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12347
  %120 = zext i1 %119 to i8, !dbg !12347
  store i8 %120, ptr %0, align 1, !dbg !12347
  br label %bb188, !dbg !12347

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12348
  %122 = zext i1 %121 to i8, !dbg !12348
  store i8 %122, ptr %0, align 1, !dbg !12348
  br label %bb188, !dbg !12348

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_103 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h7e4d0689d25834e2E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_103, label %bb102, label %bb111, !dbg !12326

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !12327
  %_93 = xor i1 %_94, true, !dbg !12328
  br i1 %_93, label %bb92, label %bb96, !dbg !12328

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_961ace3350b86d8f6207fa225e5d248d, i64 9) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !12330
  %125 = zext i1 %124 to i8, !dbg !12330
  store i8 %125, ptr %_99, align 1, !dbg !12330
  %126 = load i8, ptr %_99, align 1, !dbg !12330, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !12330
  %_102 = zext i1 %127 to i64, !dbg !12330
  %128 = icmp eq i64 %_102, 0, !dbg !12330
  br i1 %128, label %bb100, label %bb99, !dbg !12330

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !12331
  %130 = zext i1 %129 to i8, !dbg !12331
  store i8 %130, ptr %_95, align 1, !dbg !12331
  %131 = load i8, ptr %_95, align 1, !dbg !12331, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !12331
  %_98 = zext i1 %132 to i64, !dbg !12331
  %133 = icmp eq i64 %_98, 0, !dbg !12331
  br i1 %133, label %bb96, label %bb95, !dbg !12331

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12349
  %135 = zext i1 %134 to i8, !dbg !12349
  store i8 %135, ptr %0, align 1, !dbg !12349
  br label %bb188, !dbg !12349

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12350
  %137 = zext i1 %136 to i8, !dbg !12350
  store i8 %137, ptr %0, align 1, !dbg !12350
  br label %bb188, !dbg !12350

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h49fa3f497e008549E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_114, label %bb113, label %bb122, !dbg !12326

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !12327
  %_104 = xor i1 %_105, true, !dbg !12328
  br i1 %_104, label %bb103, label %bb107, !dbg !12328

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a2aea63e6daa2e56a54a4c2be176a4c0, i64 12) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !12330
  %140 = zext i1 %139 to i8, !dbg !12330
  store i8 %140, ptr %_110, align 1, !dbg !12330
  %141 = load i8, ptr %_110, align 1, !dbg !12330, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !12330
  %_113 = zext i1 %142 to i64, !dbg !12330
  %143 = icmp eq i64 %_113, 0, !dbg !12330
  br i1 %143, label %bb111, label %bb110, !dbg !12330

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !12331
  %145 = zext i1 %144 to i8, !dbg !12331
  store i8 %145, ptr %_106, align 1, !dbg !12331
  %146 = load i8, ptr %_106, align 1, !dbg !12331, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !12331
  %_109 = zext i1 %147 to i64, !dbg !12331
  %148 = icmp eq i64 %_109, 0, !dbg !12331
  br i1 %148, label %bb107, label %bb106, !dbg !12331

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12351
  %150 = zext i1 %149 to i8, !dbg !12351
  store i8 %150, ptr %0, align 1, !dbg !12351
  br label %bb188, !dbg !12351

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12352
  %152 = zext i1 %151 to i8, !dbg !12352
  store i8 %152, ptr %0, align 1, !dbg !12352
  br label %bb188, !dbg !12352

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_125 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hb3d5b2b6451f1dfcE"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_125, label %bb124, label %bb133, !dbg !12326

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !12327
  %_115 = xor i1 %_116, true, !dbg !12328
  br i1 %_115, label %bb114, label %bb118, !dbg !12328

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f0005c400e1919e61758093b2c1e0bc3, i64 11) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !12330
  %155 = zext i1 %154 to i8, !dbg !12330
  store i8 %155, ptr %_121, align 1, !dbg !12330
  %156 = load i8, ptr %_121, align 1, !dbg !12330, !range !1596, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !12330
  %_124 = zext i1 %157 to i64, !dbg !12330
  %158 = icmp eq i64 %_124, 0, !dbg !12330
  br i1 %158, label %bb122, label %bb121, !dbg !12330

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !12331
  %160 = zext i1 %159 to i8, !dbg !12331
  store i8 %160, ptr %_117, align 1, !dbg !12331
  %161 = load i8, ptr %_117, align 1, !dbg !12331, !range !1596, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !12331
  %_120 = zext i1 %162 to i64, !dbg !12331
  %163 = icmp eq i64 %_120, 0, !dbg !12331
  br i1 %163, label %bb118, label %bb117, !dbg !12331

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12353
  %165 = zext i1 %164 to i8, !dbg !12353
  store i8 %165, ptr %0, align 1, !dbg !12353
  br label %bb188, !dbg !12353

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12354
  %167 = zext i1 %166 to i8, !dbg !12354
  store i8 %167, ptr %0, align 1, !dbg !12354
  br label %bb188, !dbg !12354

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_136 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917h435ba97e5dd94f7cE"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_136, label %bb135, label %bb144, !dbg !12326

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !12327
  %_126 = xor i1 %_127, true, !dbg !12328
  br i1 %_126, label %bb125, label %bb129, !dbg !12328

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f2cff3224737832bf3283d1bbf20a43e, i64 10) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_133) #8, !dbg !12330
  %170 = zext i1 %169 to i8, !dbg !12330
  store i8 %170, ptr %_132, align 1, !dbg !12330
  %171 = load i8, ptr %_132, align 1, !dbg !12330, !range !1596, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !12330
  %_135 = zext i1 %172 to i64, !dbg !12330
  %173 = icmp eq i64 %_135, 0, !dbg !12330
  br i1 %173, label %bb133, label %bb132, !dbg !12330

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_129) #8, !dbg !12331
  %175 = zext i1 %174 to i8, !dbg !12331
  store i8 %175, ptr %_128, align 1, !dbg !12331
  %176 = load i8, ptr %_128, align 1, !dbg !12331, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !12331
  %_131 = zext i1 %177 to i64, !dbg !12331
  %178 = icmp eq i64 %_131, 0, !dbg !12331
  br i1 %178, label %bb129, label %bb128, !dbg !12331

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12355
  %180 = zext i1 %179 to i8, !dbg !12355
  store i8 %180, ptr %0, align 1, !dbg !12355
  br label %bb188, !dbg !12355

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12356
  %182 = zext i1 %181 to i8, !dbg !12356
  store i8 %182, ptr %0, align 1, !dbg !12356
  br label %bb188, !dbg !12356

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_147 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h13881a60d99fd44fE"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_147, label %bb146, label %bb155, !dbg !12326

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !12327
  %_137 = xor i1 %_138, true, !dbg !12328
  br i1 %_137, label %bb136, label %bb140, !dbg !12328

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6002dcd457f8eb45878170b70ea4e3df, i64 11) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_144) #8, !dbg !12330
  %185 = zext i1 %184 to i8, !dbg !12330
  store i8 %185, ptr %_143, align 1, !dbg !12330
  %186 = load i8, ptr %_143, align 1, !dbg !12330, !range !1596, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !12330
  %_146 = zext i1 %187 to i64, !dbg !12330
  %188 = icmp eq i64 %_146, 0, !dbg !12330
  br i1 %188, label %bb144, label %bb143, !dbg !12330

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_140) #8, !dbg !12331
  %190 = zext i1 %189 to i8, !dbg !12331
  store i8 %190, ptr %_139, align 1, !dbg !12331
  %191 = load i8, ptr %_139, align 1, !dbg !12331, !range !1596, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !12331
  %_142 = zext i1 %192 to i64, !dbg !12331
  %193 = icmp eq i64 %_142, 0, !dbg !12331
  br i1 %193, label %bb140, label %bb139, !dbg !12331

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12357
  %195 = zext i1 %194 to i8, !dbg !12357
  store i8 %195, ptr %0, align 1, !dbg !12357
  br label %bb188, !dbg !12357

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12358
  %197 = zext i1 %196 to i8, !dbg !12358
  store i8 %197, ptr %0, align 1, !dbg !12358
  br label %bb188, !dbg !12358

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_158 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h4db79e260333c0f4E"(ptr align 8 %self) #8, !dbg !12326
  br i1 %_158, label %bb157, label %bb166, !dbg !12326

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !12327
  %_148 = xor i1 %_149, true, !dbg !12328
  br i1 %_148, label %bb147, label %bb151, !dbg !12328

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3, i64 9) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_155) #8, !dbg !12330
  %200 = zext i1 %199 to i8, !dbg !12330
  store i8 %200, ptr %_154, align 1, !dbg !12330
  %201 = load i8, ptr %_154, align 1, !dbg !12330, !range !1596, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !12330
  %_157 = zext i1 %202 to i64, !dbg !12330
  %203 = icmp eq i64 %_157, 0, !dbg !12330
  br i1 %203, label %bb155, label %bb154, !dbg !12330

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_151) #8, !dbg !12331
  %205 = zext i1 %204 to i8, !dbg !12331
  store i8 %205, ptr %_150, align 1, !dbg !12331
  %206 = load i8, ptr %_150, align 1, !dbg !12331, !range !1596, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !12331
  %_153 = zext i1 %207 to i64, !dbg !12331
  %208 = icmp eq i64 %_153, 0, !dbg !12331
  br i1 %208, label %bb151, label %bb150, !dbg !12331

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12359
  %210 = zext i1 %209 to i8, !dbg !12359
  store i8 %210, ptr %0, align 1, !dbg !12359
  br label %bb188, !dbg !12359

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12360
  %212 = zext i1 %211 to i8, !dbg !12360
  store i8 %212, ptr %0, align 1, !dbg !12360
  br label %bb188, !dbg !12360

bb166:                                            ; preds = %bb162, %bb155
  %_170 = load i64, ptr %self, align 8, !dbg !12361, !noundef !19
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17hc2cc792e2f38ca0aE() #8, !dbg !12362
  store i64 %213, ptr %_174, align 8, !dbg !12362
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_172 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h5e5905fe5fa18911E(ptr align 8 %_174) #8, !dbg !12362
  %_171 = xor i64 %_172, -1, !dbg !12363
  %214 = and i64 %_170, %_171, !dbg !12361
  store i64 %214, ptr %extra_bits, align 8, !dbg !12361
  %215 = load i64, ptr %extra_bits, align 8, !dbg !12364, !noundef !19
  %216 = icmp eq i64 %215, 0, !dbg !12364
  br i1 %216, label %bb182, label %bb169, !dbg !12364

bb157:                                            ; preds = %bb155
  %217 = load i8, ptr %first, align 1, !dbg !12327, !range !1596, !noundef !19
  %_160 = trunc i8 %217 to i1, !dbg !12327
  %_159 = xor i1 %_160, true, !dbg !12328
  br i1 %_159, label %bb158, label %bb162, !dbg !12328

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !12329
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a32a9108c9973f3646e90a058f393001, i64 10) #8, !dbg !12330
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_166) #8, !dbg !12330
  %219 = zext i1 %218 to i8, !dbg !12330
  store i8 %219, ptr %_165, align 1, !dbg !12330
  %220 = load i8, ptr %_165, align 1, !dbg !12330, !range !1596, !noundef !19
  %221 = trunc i8 %220 to i1, !dbg !12330
  %_168 = zext i1 %221 to i64, !dbg !12330
  %222 = icmp eq i64 %_168, 0, !dbg !12330
  br i1 %222, label %bb166, label %bb165, !dbg !12330

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12331
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %223 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_162) #8, !dbg !12331
  %224 = zext i1 %223 to i8, !dbg !12331
  store i8 %224, ptr %_161, align 1, !dbg !12331
  %225 = load i8, ptr %_161, align 1, !dbg !12331, !range !1596, !noundef !19
  %226 = trunc i8 %225 to i1, !dbg !12331
  %_164 = zext i1 %226 to i64, !dbg !12331
  %227 = icmp eq i64 %_164, 0, !dbg !12331
  br i1 %227, label %bb162, label %bb161, !dbg !12331

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12365
  %229 = zext i1 %228 to i8, !dbg !12365
  store i8 %229, ptr %0, align 1, !dbg !12365
  br label %bb188, !dbg !12365

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %230 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12366
  %231 = zext i1 %230 to i8, !dbg !12366
  store i8 %231, ptr %0, align 1, !dbg !12366
  br label %bb188, !dbg !12366

bb182:                                            ; preds = %bb177, %bb166
  %232 = load i8, ptr %first, align 1, !dbg !12367, !range !1596, !noundef !19
  %_189 = trunc i8 %232 to i1, !dbg !12367
  br i1 %_189, label %bb183, label %bb187, !dbg !12367

bb169:                                            ; preds = %bb166
  %233 = load i8, ptr %first, align 1, !dbg !12368, !range !1596, !noundef !19
  %_176 = trunc i8 %233 to i1, !dbg !12368
  %_175 = xor i1 %_176, true, !dbg !12369
  br i1 %_175, label %bb170, label %bb174, !dbg !12369

bb174:                                            ; preds = %bb170, %bb169
  store i8 0, ptr %first, align 1, !dbg !12370
; call core::fmt::Formatter::write_str
  %_182 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12371
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_182) #8, !dbg !12371
  %235 = zext i1 %234 to i8, !dbg !12371
  store i8 %235, ptr %_181, align 1, !dbg !12371
  %236 = load i8, ptr %_181, align 1, !dbg !12371, !range !1596, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !12371
  %_184 = zext i1 %237 to i64, !dbg !12371
  %238 = icmp eq i64 %_184, 0, !dbg !12371
  br i1 %238, label %bb177, label %bb178, !dbg !12371

bb170:                                            ; preds = %bb169
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12372
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %239 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_178) #8, !dbg !12372
  %240 = zext i1 %239 to i8, !dbg !12372
  store i8 %240, ptr %_177, align 1, !dbg !12372
  %241 = load i8, ptr %_177, align 1, !dbg !12372, !range !1596, !noundef !19
  %242 = trunc i8 %241 to i1, !dbg !12372
  %_180 = zext i1 %242 to i64, !dbg !12372
  %243 = icmp eq i64 %_180, 0, !dbg !12372
  br i1 %243, label %bb174, label %bb173, !dbg !12372

bb173:                                            ; preds = %bb170
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %244 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12373
  %245 = zext i1 %244 to i8, !dbg !12373
  store i8 %245, ptr %0, align 1, !dbg !12373
  br label %bb188, !dbg !12373

bb177:                                            ; preds = %bb174
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_186 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12374
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_186) #8, !dbg !12374
  %247 = zext i1 %246 to i8, !dbg !12374
  store i8 %247, ptr %_185, align 1, !dbg !12374
  %248 = load i8, ptr %_185, align 1, !dbg !12374, !range !1596, !noundef !19
  %249 = trunc i8 %248 to i1, !dbg !12374
  %_188 = zext i1 %249 to i64, !dbg !12374
  %250 = icmp eq i64 %_188, 0, !dbg !12374
  br i1 %250, label %bb182, label %bb181, !dbg !12374

bb178:                                            ; preds = %bb174
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12375
  %252 = zext i1 %251 to i8, !dbg !12375
  store i8 %252, ptr %0, align 1, !dbg !12375
  br label %bb188, !dbg !12375

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12376
  %254 = zext i1 %253 to i8, !dbg !12376
  store i8 %254, ptr %0, align 1, !dbg !12376
  br label %bb188, !dbg !12376

bb187:                                            ; preds = %bb183, %bb182
  store i8 0, ptr %0, align 1, !dbg !12377
  br label %bb188, !dbg !12333

bb183:                                            ; preds = %bb182
; call core::fmt::Formatter::write_str
  %_191 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12378
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %255 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_191) #8, !dbg !12378
  %256 = zext i1 %255 to i8, !dbg !12378
  store i8 %256, ptr %_190, align 1, !dbg !12378
  %257 = load i8, ptr %_190, align 1, !dbg !12378, !range !1596, !noundef !19
  %258 = trunc i8 %257 to i1, !dbg !12378
  %_193 = zext i1 %258 to i64, !dbg !12378
  %259 = icmp eq i64 %_193, 0, !dbg !12378
  br i1 %259, label %bb187, label %bb186, !dbg !12378

bb186:                                            ; preds = %bb183
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12379
  %261 = zext i1 %260 to i8, !dbg !12379
  store i8 %261, ptr %0, align 1, !dbg !12379
  br label %bb188, !dbg !12379

bb6:                                              ; No predecessors!
  unreachable, !dbg !12331
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfb01fcf522424f1eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12380 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12383, metadata !DIExpression()), !dbg !12385
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12384, metadata !DIExpression()), !dbg !12386
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12387
  ret i1 %0, !dbg !12388
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hafbcd34d9bd6235dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12389 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12392, metadata !DIExpression()), !dbg !12394
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12393, metadata !DIExpression()), !dbg !12395
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12396
  ret i1 %0, !dbg !12397
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd472488f5ec17c54E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12398 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12401, metadata !DIExpression()), !dbg !12403
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12402, metadata !DIExpression()), !dbg !12404
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12405
  ret i1 %0, !dbg !12406
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc537d5f63047a061E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12407 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12410, metadata !DIExpression()), !dbg !12412
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12411, metadata !DIExpression()), !dbg !12413
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12414
  ret i1 %0, !dbg !12415
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17hc2cc792e2f38ca0aE() unnamed_addr #0 !dbg !12416 {
start:
  %0 = alloca i64, align 8
  store i64 -1, ptr %0, align 8, !dbg !12419
  %1 = load i64, ptr %0, align 8, !dbg !12420, !noundef !19
  ret i64 %1, !dbg !12420
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h5e5905fe5fa18911E(ptr align 8 %self) unnamed_addr #0 !dbg !12421 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12425, metadata !DIExpression()), !dbg !12426
  %0 = load i64, ptr %self, align 8, !dbg !12427, !noundef !19
  ret i64 %0, !dbg !12428
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h856ec937dba79ea6E"(ptr align 8 %self) unnamed_addr #0 !dbg !12429 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12435, metadata !DIExpression()), !dbg !12437
  br i1 false, label %bb2, label %bb1, !dbg !12437

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12437, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12437
  %1 = zext i1 %_5 to i8, !dbg !12437
  store i8 %1, ptr %_2, align 1, !dbg !12437
  br label %bb3, !dbg !12437

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12437
  br label %bb3, !dbg !12437

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12437, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12437
  br i1 %3, label %bb4, label %bb5, !dbg !12437

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12437, !noundef !19
  %_7 = and i64 %_8, 1099511627776, !dbg !12437
  %4 = icmp eq i64 %_7, 1099511627776, !dbg !12437
  %5 = zext i1 %4 to i8, !dbg !12437
  store i8 %5, ptr %0, align 1, !dbg !12437
  br label %bb6, !dbg !12437

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12437
  br label %bb6, !dbg !12437

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12438, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12438
  ret i1 %7, !dbg !12438
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hd51d0c663b31bf04E"(ptr align 8 %self) unnamed_addr #0 !dbg !12439 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12441, metadata !DIExpression()), !dbg !12443
  br i1 false, label %bb2, label %bb1, !dbg !12443

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12443, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12443
  %1 = zext i1 %_5 to i8, !dbg !12443
  store i8 %1, ptr %_2, align 1, !dbg !12443
  br label %bb3, !dbg !12443

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12443
  br label %bb3, !dbg !12443

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12443, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12443
  br i1 %3, label %bb4, label %bb5, !dbg !12443

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12443, !noundef !19
  %_7 = and i64 %_8, 2199023255552, !dbg !12443
  %4 = icmp eq i64 %_7, 2199023255552, !dbg !12443
  %5 = zext i1 %4 to i8, !dbg !12443
  store i8 %5, ptr %0, align 1, !dbg !12443
  br label %bb6, !dbg !12443

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12443
  br label %bb6, !dbg !12443

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12444, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12444
  ret i1 %7, !dbg !12444
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hb3d7b28468e5f0deE"(ptr align 8 %self) unnamed_addr #0 !dbg !12445 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12447, metadata !DIExpression()), !dbg !12449
  br i1 false, label %bb2, label %bb1, !dbg !12449

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12449, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12449
  %1 = zext i1 %_5 to i8, !dbg !12449
  store i8 %1, ptr %_2, align 1, !dbg !12449
  br label %bb3, !dbg !12449

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12449
  br label %bb3, !dbg !12449

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12449, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12449
  br i1 %3, label %bb4, label %bb5, !dbg !12449

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12449, !noundef !19
  %_7 = and i64 %_8, 4398046511104, !dbg !12449
  %4 = icmp eq i64 %_7, 4398046511104, !dbg !12449
  %5 = zext i1 %4 to i8, !dbg !12449
  store i8 %5, ptr %0, align 1, !dbg !12449
  br label %bb6, !dbg !12449

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12449
  br label %bb6, !dbg !12449

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12450, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12450
  ret i1 %7, !dbg !12450
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h3f6cd97f9fb6dbf3E"(ptr align 8 %self) unnamed_addr #0 !dbg !12451 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12453, metadata !DIExpression()), !dbg !12455
  br i1 false, label %bb2, label %bb1, !dbg !12455

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12455, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12455
  %1 = zext i1 %_5 to i8, !dbg !12455
  store i8 %1, ptr %_2, align 1, !dbg !12455
  br label %bb3, !dbg !12455

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12455
  br label %bb3, !dbg !12455

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12455, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12455
  br i1 %3, label %bb4, label %bb5, !dbg !12455

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12455, !noundef !19
  %_7 = and i64 %_8, 8796093022208, !dbg !12455
  %4 = icmp eq i64 %_7, 8796093022208, !dbg !12455
  %5 = zext i1 %4 to i8, !dbg !12455
  store i8 %5, ptr %0, align 1, !dbg !12455
  br label %bb6, !dbg !12455

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12455
  br label %bb6, !dbg !12455

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12456, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12456
  ret i1 %7, !dbg !12456
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h90c6566bd3b0b961E"(ptr align 8 %self) unnamed_addr #0 !dbg !12457 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12459, metadata !DIExpression()), !dbg !12461
  br i1 false, label %bb2, label %bb1, !dbg !12461

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12461, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12461
  %1 = zext i1 %_5 to i8, !dbg !12461
  store i8 %1, ptr %_2, align 1, !dbg !12461
  br label %bb3, !dbg !12461

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12461
  br label %bb3, !dbg !12461

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12461, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12461
  br i1 %3, label %bb4, label %bb5, !dbg !12461

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12461, !noundef !19
  %_7 = and i64 %_8, 17592186044416, !dbg !12461
  %4 = icmp eq i64 %_7, 17592186044416, !dbg !12461
  %5 = zext i1 %4 to i8, !dbg !12461
  store i8 %5, ptr %0, align 1, !dbg !12461
  br label %bb6, !dbg !12461

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12461
  br label %bb6, !dbg !12461

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12462, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12462
  ret i1 %7, !dbg !12462
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h635f685650b872d3E"(ptr align 8 %self) unnamed_addr #0 !dbg !12463 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12465, metadata !DIExpression()), !dbg !12467
  br i1 false, label %bb2, label %bb1, !dbg !12467

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12467, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12467
  %1 = zext i1 %_5 to i8, !dbg !12467
  store i8 %1, ptr %_2, align 1, !dbg !12467
  br label %bb3, !dbg !12467

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12467
  br label %bb3, !dbg !12467

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12467, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12467
  br i1 %3, label %bb4, label %bb5, !dbg !12467

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12467, !noundef !19
  %_7 = and i64 %_8, 105553116266496, !dbg !12467
  %4 = icmp eq i64 %_7, 105553116266496, !dbg !12467
  %5 = zext i1 %4 to i8, !dbg !12467
  store i8 %5, ptr %0, align 1, !dbg !12467
  br label %bb6, !dbg !12467

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12467
  br label %bb6, !dbg !12467

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12468, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12468
  ret i1 %7, !dbg !12468
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h5dc9750c2468a7cfE"(ptr align 8 %self) unnamed_addr #0 !dbg !12469 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12471, metadata !DIExpression()), !dbg !12473
  br i1 false, label %bb2, label %bb1, !dbg !12473

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12473, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12473
  %1 = zext i1 %_5 to i8, !dbg !12473
  store i8 %1, ptr %_2, align 1, !dbg !12473
  br label %bb3, !dbg !12473

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12473
  br label %bb3, !dbg !12473

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12473, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12473
  br i1 %3, label %bb4, label %bb5, !dbg !12473

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12473, !noundef !19
  %_7 = and i64 %_8, 140737488355328, !dbg !12473
  %4 = icmp eq i64 %_7, 140737488355328, !dbg !12473
  %5 = zext i1 %4 to i8, !dbg !12473
  store i8 %5, ptr %0, align 1, !dbg !12473
  br label %bb6, !dbg !12473

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12473
  br label %bb6, !dbg !12473

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12474, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12474
  ret i1 %7, !dbg !12474
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h48249654ebceaa5cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12475 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12477, metadata !DIExpression()), !dbg !12479
  br i1 false, label %bb2, label %bb1, !dbg !12479

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12479, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12479
  %1 = zext i1 %_5 to i8, !dbg !12479
  store i8 %1, ptr %_2, align 1, !dbg !12479
  br label %bb3, !dbg !12479

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12479
  br label %bb3, !dbg !12479

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12479, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12479
  br i1 %3, label %bb4, label %bb5, !dbg !12479

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12479, !noundef !19
  %_7 = and i64 %_8, 4503599627370496, !dbg !12479
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !12479
  %5 = zext i1 %4 to i8, !dbg !12479
  store i8 %5, ptr %0, align 1, !dbg !12479
  br label %bb6, !dbg !12479

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12479
  br label %bb6, !dbg !12479

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12480, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12480
  ret i1 %7, !dbg !12480
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h4fd857ab520727c9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12481 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12483, metadata !DIExpression()), !dbg !12485
  br i1 false, label %bb2, label %bb1, !dbg !12485

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12485, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12485
  %1 = zext i1 %_5 to i8, !dbg !12485
  store i8 %1, ptr %_2, align 1, !dbg !12485
  br label %bb3, !dbg !12485

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12485
  br label %bb3, !dbg !12485

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12485, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12485
  br i1 %3, label %bb4, label %bb5, !dbg !12485

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12485, !noundef !19
  %_7 = and i64 %_8, 9007199254740992, !dbg !12485
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !12485
  %5 = zext i1 %4 to i8, !dbg !12485
  store i8 %5, ptr %0, align 1, !dbg !12485
  br label %bb6, !dbg !12485

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12485
  br label %bb6, !dbg !12485

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12486, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12486
  ret i1 %7, !dbg !12486
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h7e4d0689d25834e2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12487 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12489, metadata !DIExpression()), !dbg !12491
  br i1 false, label %bb2, label %bb1, !dbg !12491

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12491, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12491
  %1 = zext i1 %_5 to i8, !dbg !12491
  store i8 %1, ptr %_2, align 1, !dbg !12491
  br label %bb3, !dbg !12491

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12491
  br label %bb3, !dbg !12491

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12491, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12491
  br i1 %3, label %bb4, label %bb5, !dbg !12491

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12491, !noundef !19
  %_7 = and i64 %_8, 18014398509481984, !dbg !12491
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !12491
  %5 = zext i1 %4 to i8, !dbg !12491
  store i8 %5, ptr %0, align 1, !dbg !12491
  br label %bb6, !dbg !12491

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12491
  br label %bb6, !dbg !12491

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12492, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12492
  ret i1 %7, !dbg !12492
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h49fa3f497e008549E"(ptr align 8 %self) unnamed_addr #0 !dbg !12493 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12495, metadata !DIExpression()), !dbg !12497
  br i1 false, label %bb2, label %bb1, !dbg !12497

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12497, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12497
  %1 = zext i1 %_5 to i8, !dbg !12497
  store i8 %1, ptr %_2, align 1, !dbg !12497
  br label %bb3, !dbg !12497

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12497
  br label %bb3, !dbg !12497

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12497, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12497
  br i1 %3, label %bb4, label %bb5, !dbg !12497

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12497, !noundef !19
  %_7 = and i64 %_8, 36028797018963968, !dbg !12497
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !12497
  %5 = zext i1 %4 to i8, !dbg !12497
  store i8 %5, ptr %0, align 1, !dbg !12497
  br label %bb6, !dbg !12497

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12497
  br label %bb6, !dbg !12497

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12498, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12498
  ret i1 %7, !dbg !12498
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hb3d5b2b6451f1dfcE"(ptr align 8 %self) unnamed_addr #0 !dbg !12499 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12501, metadata !DIExpression()), !dbg !12503
  br i1 false, label %bb2, label %bb1, !dbg !12503

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12503, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12503
  %1 = zext i1 %_5 to i8, !dbg !12503
  store i8 %1, ptr %_2, align 1, !dbg !12503
  br label %bb3, !dbg !12503

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12503
  br label %bb3, !dbg !12503

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12503, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12503
  br i1 %3, label %bb4, label %bb5, !dbg !12503

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12503, !noundef !19
  %_7 = and i64 %_8, 65535, !dbg !12503
  %4 = icmp eq i64 %_7, 65535, !dbg !12503
  %5 = zext i1 %4 to i8, !dbg !12503
  store i8 %5, ptr %0, align 1, !dbg !12503
  br label %bb6, !dbg !12503

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12503
  br label %bb6, !dbg !12503

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12504, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12504
  ret i1 %7, !dbg !12504
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917h435ba97e5dd94f7cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12505 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12507, metadata !DIExpression()), !dbg !12509
  br i1 false, label %bb2, label %bb1, !dbg !12509

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12509, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12509
  %1 = zext i1 %_5 to i8, !dbg !12509
  store i8 %1, ptr %_2, align 1, !dbg !12509
  br label %bb3, !dbg !12509

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12509
  br label %bb3, !dbg !12509

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12509, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12509
  br i1 %3, label %bb4, label %bb5, !dbg !12509

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12509, !noundef !19
  %_7 = and i64 %_8, 4222124650659840, !dbg !12509
  %4 = icmp eq i64 %_7, 4222124650659840, !dbg !12509
  %5 = zext i1 %4 to i8, !dbg !12509
  store i8 %5, ptr %0, align 1, !dbg !12509
  br label %bb6, !dbg !12509

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12509
  br label %bb6, !dbg !12509

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12510, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12510
  ret i1 %7, !dbg !12510
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h13881a60d99fd44fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12511 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12513, metadata !DIExpression()), !dbg !12515
  br i1 false, label %bb2, label %bb1, !dbg !12515

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12515, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12515
  %1 = zext i1 %_5 to i8, !dbg !12515
  store i8 %1, ptr %_2, align 1, !dbg !12515
  br label %bb3, !dbg !12515

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12515
  br label %bb3, !dbg !12515

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12515, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12515
  br i1 %3, label %bb4, label %bb5, !dbg !12515

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12515, !noundef !19
  %_7 = and i64 %_8, 1099511562240, !dbg !12515
  %4 = icmp eq i64 %_7, 1099511562240, !dbg !12515
  %5 = zext i1 %4 to i8, !dbg !12515
  store i8 %5, ptr %0, align 1, !dbg !12515
  br label %bb6, !dbg !12515

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12515
  br label %bb6, !dbg !12515

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12516, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12516
  ret i1 %7, !dbg !12516
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h4db79e260333c0f4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12517 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12519, metadata !DIExpression()), !dbg !12521
  br i1 false, label %bb2, label %bb1, !dbg !12521

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12521, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12521
  %1 = zext i1 %_5 to i8, !dbg !12521
  store i8 %1, ptr %_2, align 1, !dbg !12521
  br label %bb3, !dbg !12521

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12521
  br label %bb3, !dbg !12521

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12521, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12521
  br i1 %3, label %bb4, label %bb5, !dbg !12521

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12521, !noundef !19
  %_7 = and i64 %_8, -72057594037927936, !dbg !12521
  %4 = icmp eq i64 %_7, -72057594037927936, !dbg !12521
  %5 = zext i1 %4 to i8, !dbg !12521
  store i8 %5, ptr %0, align 1, !dbg !12521
  br label %bb6, !dbg !12521

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12521
  br label %bb6, !dbg !12521

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12522, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12522
  ret i1 %7, !dbg !12522
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h89d028bff20cb1b4E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12523 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12528, metadata !DIExpression()), !dbg !12549
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12529, metadata !DIExpression()), !dbg !12549
  store ptr @alloc_b745c1ab226cb9315275421c6d234d8b, ptr %names.dbg.spill, align 8, !dbg !12549
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12530, metadata !DIExpression()), !dbg !12550
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12551
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12552
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12553
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12554
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12555
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12556
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12557
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12558
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12559
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12560
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12561
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12562
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12563
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12564
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12565
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12566
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12567
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12568
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12569
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12570
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12571
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12572
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12573
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12574
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12575
  store ptr %0, ptr %_58, align 8, !dbg !12575
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12550
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12550
  store ptr %self, ptr %2, align 8, !dbg !12550
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %3, align 8, !dbg !12550
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12550
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12550
  store ptr %_9, ptr %5, align 8, !dbg !12550
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %6, align 8, !dbg !12550
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12550
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12550
  store ptr %_11, ptr %8, align 8, !dbg !12550
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %9, align 8, !dbg !12550
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12550
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12550
  store ptr %_13, ptr %11, align 8, !dbg !12550
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %12, align 8, !dbg !12550
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12550
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12550
  store ptr %_15, ptr %14, align 8, !dbg !12550
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %15, align 8, !dbg !12550
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12550
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12550
  store ptr %_17, ptr %17, align 8, !dbg !12550
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %18, align 8, !dbg !12550
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12550
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12550
  store ptr %_19, ptr %20, align 8, !dbg !12550
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %21, align 8, !dbg !12550
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12550
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12550
  store ptr %_21, ptr %23, align 8, !dbg !12550
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %24, align 8, !dbg !12550
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12550
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12550
  store ptr %_23, ptr %26, align 8, !dbg !12550
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12550
  store ptr @vtable.s, ptr %27, align 8, !dbg !12550
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12550
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12550
  store ptr %_25, ptr %29, align 8, !dbg !12550
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %30, align 8, !dbg !12550
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12550
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12550
  store ptr %_27, ptr %32, align 8, !dbg !12550
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %33, align 8, !dbg !12550
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12550
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12550
  store ptr %_29, ptr %35, align 8, !dbg !12550
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %36, align 8, !dbg !12550
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12550
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12550
  store ptr %_31, ptr %38, align 8, !dbg !12550
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %39, align 8, !dbg !12550
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12550
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12550
  store ptr %_33, ptr %41, align 8, !dbg !12550
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %42, align 8, !dbg !12550
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12550
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12550
  store ptr %_35, ptr %44, align 8, !dbg !12550
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12550
  store ptr @vtable.u, ptr %45, align 8, !dbg !12550
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12550
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12550
  store ptr %_37, ptr %47, align 8, !dbg !12550
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %48, align 8, !dbg !12550
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12550
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12550
  store ptr %_39, ptr %50, align 8, !dbg !12550
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %51, align 8, !dbg !12550
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12550
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12550
  store ptr %_41, ptr %53, align 8, !dbg !12550
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %54, align 8, !dbg !12550
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12550
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12550
  store ptr %_43, ptr %56, align 8, !dbg !12550
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12550
  store ptr @vtable.v, ptr %57, align 8, !dbg !12550
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12550
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12550
  store ptr %_45, ptr %59, align 8, !dbg !12550
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %60, align 8, !dbg !12550
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12550
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12550
  store ptr %_47, ptr %62, align 8, !dbg !12550
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %63, align 8, !dbg !12550
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12550
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12550
  store ptr %_49, ptr %65, align 8, !dbg !12550
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12550
  store ptr @vtable.w, ptr %66, align 8, !dbg !12550
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12550
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12550
  store ptr %_51, ptr %68, align 8, !dbg !12550
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %69, align 8, !dbg !12550
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12550
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12550
  store ptr %_53, ptr %71, align 8, !dbg !12550
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12550
  store ptr @vtable.t, ptr %72, align 8, !dbg !12550
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12550
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12550
  store ptr %_55, ptr %74, align 8, !dbg !12550
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12550
  store ptr @vtable.r, ptr %75, align 8, !dbg !12550
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12550
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12550
  store ptr %_58, ptr %77, align 8, !dbg !12550
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12550
  store ptr @vtable.x, ptr %78, align 8, !dbg !12550
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12550
  store ptr %_5, ptr %79, align 8, !dbg !12550
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12550
  store i64 26, ptr %80, align 8, !dbg !12550
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12536, metadata !DIExpression()), !dbg !12576
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hef29fc5037e9eb3cE(ptr align 8 %f, ptr align 1 @alloc_c955a8fc1384540f87bc38e4121a6162, i64 24, ptr align 8 @alloc_b745c1ab226cb9315275421c6d234d8b, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12576
  ret i1 %81, !dbg !12577
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eeef02cc8090ef4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12578 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12588, metadata !DIExpression()), !dbg !12678
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12590, metadata !DIExpression()), !dbg !12679
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12592, metadata !DIExpression()), !dbg !12680
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12594, metadata !DIExpression()), !dbg !12681
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12596, metadata !DIExpression()), !dbg !12682
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12598, metadata !DIExpression()), !dbg !12683
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12600, metadata !DIExpression()), !dbg !12684
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12602, metadata !DIExpression()), !dbg !12685
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12604, metadata !DIExpression()), !dbg !12686
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12606, metadata !DIExpression()), !dbg !12687
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12608, metadata !DIExpression()), !dbg !12688
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12610, metadata !DIExpression()), !dbg !12689
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12612, metadata !DIExpression()), !dbg !12690
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12614, metadata !DIExpression()), !dbg !12691
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12616, metadata !DIExpression()), !dbg !12692
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12618, metadata !DIExpression()), !dbg !12693
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12620, metadata !DIExpression()), !dbg !12694
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12622, metadata !DIExpression()), !dbg !12695
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12624, metadata !DIExpression()), !dbg !12696
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12626, metadata !DIExpression()), !dbg !12697
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12628, metadata !DIExpression()), !dbg !12698
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12630, metadata !DIExpression()), !dbg !12699
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12632, metadata !DIExpression()), !dbg !12700
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12634, metadata !DIExpression()), !dbg !12701
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12636, metadata !DIExpression()), !dbg !12702
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12638, metadata !DIExpression()), !dbg !12703
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12640, metadata !DIExpression()), !dbg !12704
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12642, metadata !DIExpression()), !dbg !12705
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12644, metadata !DIExpression()), !dbg !12706
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12646, metadata !DIExpression()), !dbg !12707
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12648, metadata !DIExpression()), !dbg !12708
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12650, metadata !DIExpression()), !dbg !12709
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12652, metadata !DIExpression()), !dbg !12710
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12654, metadata !DIExpression()), !dbg !12711
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12656, metadata !DIExpression()), !dbg !12712
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12658, metadata !DIExpression()), !dbg !12713
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12662, metadata !DIExpression()), !dbg !12714
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12664, metadata !DIExpression()), !dbg !12715
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12666, metadata !DIExpression()), !dbg !12716
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12668, metadata !DIExpression()), !dbg !12717
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12670, metadata !DIExpression()), !dbg !12718
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12672, metadata !DIExpression()), !dbg !12719
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12674, metadata !DIExpression()), !dbg !12720
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12676, metadata !DIExpression()), !dbg !12721
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12584, metadata !DIExpression()), !dbg !12722
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12585, metadata !DIExpression()), !dbg !12723
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12586, metadata !DIExpression()), !dbg !12724
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12660, metadata !DIExpression()), !dbg !12725
  store i8 1, ptr %first, align 1, !dbg !12726
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h0b696297b62e813eE"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_4, label %bb2, label %bb12, !dbg !12727

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hdd9b45c4870238c4E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_15, label %bb14, label %bb23, !dbg !12727

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !12728
  %_5 = xor i1 %_6, true, !dbg !12729
  br i1 %_5, label %bb3, label %bb8, !dbg !12729

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ad42669f44e92ceb6ee20c82222f5d1b, i64 20) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !12731
  %3 = zext i1 %2 to i8, !dbg !12731
  store i8 %3, ptr %_11, align 1, !dbg !12731
  %4 = load i8, ptr %_11, align 1, !dbg !12731, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !12731
  %_14 = zext i1 %5 to i64, !dbg !12731
  %6 = icmp eq i64 %_14, 0, !dbg !12731
  br i1 %6, label %bb12, label %bb11, !dbg !12731

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !12732
  %8 = zext i1 %7 to i8, !dbg !12732
  store i8 %8, ptr %_7, align 1, !dbg !12732
  %9 = load i8, ptr %_7, align 1, !dbg !12732, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !12732
  %_10 = zext i1 %10 to i64, !dbg !12732
  %11 = icmp eq i64 %_10, 0, !dbg !12732
  br i1 %11, label %bb8, label %bb7, !dbg !12732

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12733
  %13 = zext i1 %12 to i8, !dbg !12733
  store i8 %13, ptr %0, align 1, !dbg !12733
  br label %bb122, !dbg !12733

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12734, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !12734
  ret i1 %15, !dbg !12734

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12735
  %17 = zext i1 %16 to i8, !dbg !12735
  store i8 %17, ptr %0, align 1, !dbg !12735
  br label %bb122, !dbg !12735

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h3977622f0cc11f09E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_26, label %bb25, label %bb34, !dbg !12727

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !12728
  %_16 = xor i1 %_17, true, !dbg !12729
  br i1 %_16, label %bb15, label %bb19, !dbg !12729

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_27dc1e3e8098ed70b6d5c9dc6fecc197, i64 15) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !12731
  %20 = zext i1 %19 to i8, !dbg !12731
  store i8 %20, ptr %_22, align 1, !dbg !12731
  %21 = load i8, ptr %_22, align 1, !dbg !12731, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !12731
  %_25 = zext i1 %22 to i64, !dbg !12731
  %23 = icmp eq i64 %_25, 0, !dbg !12731
  br i1 %23, label %bb23, label %bb22, !dbg !12731

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !12732
  %25 = zext i1 %24 to i8, !dbg !12732
  store i8 %25, ptr %_18, align 1, !dbg !12732
  %26 = load i8, ptr %_18, align 1, !dbg !12732, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !12732
  %_21 = zext i1 %27 to i64, !dbg !12732
  %28 = icmp eq i64 %_21, 0, !dbg !12732
  br i1 %28, label %bb19, label %bb18, !dbg !12732

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12736
  %30 = zext i1 %29 to i8, !dbg !12736
  store i8 %30, ptr %0, align 1, !dbg !12736
  br label %bb122, !dbg !12736

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12737
  %32 = zext i1 %31 to i8, !dbg !12737
  store i8 %32, ptr %0, align 1, !dbg !12737
  br label %bb122, !dbg !12737

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h085da96a08df4ff9E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_37, label %bb36, label %bb45, !dbg !12727

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !12728
  %_27 = xor i1 %_28, true, !dbg !12729
  br i1 %_27, label %bb26, label %bb30, !dbg !12729

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6fc3bfebaa11c75067ee8c67855c0e1b, i64 9) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !12731
  %35 = zext i1 %34 to i8, !dbg !12731
  store i8 %35, ptr %_33, align 1, !dbg !12731
  %36 = load i8, ptr %_33, align 1, !dbg !12731, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !12731
  %_36 = zext i1 %37 to i64, !dbg !12731
  %38 = icmp eq i64 %_36, 0, !dbg !12731
  br i1 %38, label %bb34, label %bb33, !dbg !12731

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !12732
  %40 = zext i1 %39 to i8, !dbg !12732
  store i8 %40, ptr %_29, align 1, !dbg !12732
  %41 = load i8, ptr %_29, align 1, !dbg !12732, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !12732
  %_32 = zext i1 %42 to i64, !dbg !12732
  %43 = icmp eq i64 %_32, 0, !dbg !12732
  br i1 %43, label %bb30, label %bb29, !dbg !12732

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12738
  %45 = zext i1 %44 to i8, !dbg !12738
  store i8 %45, ptr %0, align 1, !dbg !12738
  br label %bb122, !dbg !12738

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12739
  %47 = zext i1 %46 to i8, !dbg !12739
  store i8 %47, ptr %0, align 1, !dbg !12739
  br label %bb122, !dbg !12739

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h394e531e54907a06E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_48, label %bb47, label %bb56, !dbg !12727

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !12728
  %_38 = xor i1 %_39, true, !dbg !12729
  br i1 %_38, label %bb37, label %bb41, !dbg !12729

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_8db982c715f12c3d6fff79a292ea56de, i64 15) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !12731
  %50 = zext i1 %49 to i8, !dbg !12731
  store i8 %50, ptr %_44, align 1, !dbg !12731
  %51 = load i8, ptr %_44, align 1, !dbg !12731, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !12731
  %_47 = zext i1 %52 to i64, !dbg !12731
  %53 = icmp eq i64 %_47, 0, !dbg !12731
  br i1 %53, label %bb45, label %bb44, !dbg !12731

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !12732
  %55 = zext i1 %54 to i8, !dbg !12732
  store i8 %55, ptr %_40, align 1, !dbg !12732
  %56 = load i8, ptr %_40, align 1, !dbg !12732, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !12732
  %_43 = zext i1 %57 to i64, !dbg !12732
  %58 = icmp eq i64 %_43, 0, !dbg !12732
  br i1 %58, label %bb41, label %bb40, !dbg !12732

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12740
  %60 = zext i1 %59 to i8, !dbg !12740
  store i8 %60, ptr %0, align 1, !dbg !12740
  br label %bb122, !dbg !12740

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12741
  %62 = zext i1 %61 to i8, !dbg !12741
  store i8 %62, ptr %0, align 1, !dbg !12741
  br label %bb122, !dbg !12741

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hdc8f0c352f5d4d58E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_59, label %bb58, label %bb67, !dbg !12727

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !12728
  %_49 = xor i1 %_50, true, !dbg !12729
  br i1 %_49, label %bb48, label %bb52, !dbg !12729

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_bee90358a428637f2b2e924b432c1168, i64 17) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !12731
  %65 = zext i1 %64 to i8, !dbg !12731
  store i8 %65, ptr %_55, align 1, !dbg !12731
  %66 = load i8, ptr %_55, align 1, !dbg !12731, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !12731
  %_58 = zext i1 %67 to i64, !dbg !12731
  %68 = icmp eq i64 %_58, 0, !dbg !12731
  br i1 %68, label %bb56, label %bb55, !dbg !12731

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !12732
  %70 = zext i1 %69 to i8, !dbg !12732
  store i8 %70, ptr %_51, align 1, !dbg !12732
  %71 = load i8, ptr %_51, align 1, !dbg !12732, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !12732
  %_54 = zext i1 %72 to i64, !dbg !12732
  %73 = icmp eq i64 %_54, 0, !dbg !12732
  br i1 %73, label %bb52, label %bb51, !dbg !12732

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12742
  %75 = zext i1 %74 to i8, !dbg !12742
  store i8 %75, ptr %0, align 1, !dbg !12742
  br label %bb122, !dbg !12742

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12743
  %77 = zext i1 %76 to i8, !dbg !12743
  store i8 %77, ptr %0, align 1, !dbg !12743
  br label %bb122, !dbg !12743

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hc88ab094a7f6ea75E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_70, label %bb69, label %bb78, !dbg !12727

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !12728
  %_60 = xor i1 %_61, true, !dbg !12729
  br i1 %_60, label %bb59, label %bb63, !dbg !12729

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !12731
  %80 = zext i1 %79 to i8, !dbg !12731
  store i8 %80, ptr %_66, align 1, !dbg !12731
  %81 = load i8, ptr %_66, align 1, !dbg !12731, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !12731
  %_69 = zext i1 %82 to i64, !dbg !12731
  %83 = icmp eq i64 %_69, 0, !dbg !12731
  br i1 %83, label %bb67, label %bb66, !dbg !12731

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !12732
  %85 = zext i1 %84 to i8, !dbg !12732
  store i8 %85, ptr %_62, align 1, !dbg !12732
  %86 = load i8, ptr %_62, align 1, !dbg !12732, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !12732
  %_65 = zext i1 %87 to i64, !dbg !12732
  %88 = icmp eq i64 %_65, 0, !dbg !12732
  br i1 %88, label %bb63, label %bb62, !dbg !12732

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12744
  %90 = zext i1 %89 to i8, !dbg !12744
  store i8 %90, ptr %0, align 1, !dbg !12744
  br label %bb122, !dbg !12744

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12745
  %92 = zext i1 %91 to i8, !dbg !12745
  store i8 %92, ptr %0, align 1, !dbg !12745
  br label %bb122, !dbg !12745

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hd76d71fef93356adE"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_81, label %bb80, label %bb89, !dbg !12727

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !12728
  %_71 = xor i1 %_72, true, !dbg !12729
  br i1 %_71, label %bb70, label %bb74, !dbg !12729

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_965ebe843576369e4be87855c2dd9d5d, i64 12) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !12731
  %95 = zext i1 %94 to i8, !dbg !12731
  store i8 %95, ptr %_77, align 1, !dbg !12731
  %96 = load i8, ptr %_77, align 1, !dbg !12731, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !12731
  %_80 = zext i1 %97 to i64, !dbg !12731
  %98 = icmp eq i64 %_80, 0, !dbg !12731
  br i1 %98, label %bb78, label %bb77, !dbg !12731

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !12732
  %100 = zext i1 %99 to i8, !dbg !12732
  store i8 %100, ptr %_73, align 1, !dbg !12732
  %101 = load i8, ptr %_73, align 1, !dbg !12732, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !12732
  %_76 = zext i1 %102 to i64, !dbg !12732
  %103 = icmp eq i64 %_76, 0, !dbg !12732
  br i1 %103, label %bb74, label %bb73, !dbg !12732

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12746
  %105 = zext i1 %104 to i8, !dbg !12746
  store i8 %105, ptr %0, align 1, !dbg !12746
  br label %bb122, !dbg !12746

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12747
  %107 = zext i1 %106 to i8, !dbg !12747
  store i8 %107, ptr %0, align 1, !dbg !12747
  br label %bb122, !dbg !12747

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h7dc10365e32f6bf8E"(ptr align 8 %self) #8, !dbg !12727
  br i1 %_92, label %bb91, label %bb100, !dbg !12727

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !12728
  %_82 = xor i1 %_83, true, !dbg !12729
  br i1 %_82, label %bb81, label %bb85, !dbg !12729

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_21f34dbfe73bf3c2a46ca560620af5ee, i64 3) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !12731
  %110 = zext i1 %109 to i8, !dbg !12731
  store i8 %110, ptr %_88, align 1, !dbg !12731
  %111 = load i8, ptr %_88, align 1, !dbg !12731, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !12731
  %_91 = zext i1 %112 to i64, !dbg !12731
  %113 = icmp eq i64 %_91, 0, !dbg !12731
  br i1 %113, label %bb89, label %bb88, !dbg !12731

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !12732
  %115 = zext i1 %114 to i8, !dbg !12732
  store i8 %115, ptr %_84, align 1, !dbg !12732
  %116 = load i8, ptr %_84, align 1, !dbg !12732, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !12732
  %_87 = zext i1 %117 to i64, !dbg !12732
  %118 = icmp eq i64 %_87, 0, !dbg !12732
  br i1 %118, label %bb85, label %bb84, !dbg !12732

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12748
  %120 = zext i1 %119 to i8, !dbg !12748
  store i8 %120, ptr %0, align 1, !dbg !12748
  br label %bb122, !dbg !12748

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12749
  %122 = zext i1 %121 to i8, !dbg !12749
  store i8 %122, ptr %0, align 1, !dbg !12749
  br label %bb122, !dbg !12749

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !12750, !noundef !19
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h744143890319075eE() #8, !dbg !12751
  store i64 %123, ptr %_108, align 8, !dbg !12751
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_106 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hbaeb9e7698ff1e5aE(ptr align 8 %_108) #8, !dbg !12751
  %_105 = xor i64 %_106, -1, !dbg !12752
  %124 = and i64 %_104, %_105, !dbg !12750
  store i64 %124, ptr %extra_bits, align 8, !dbg !12750
  %125 = load i64, ptr %extra_bits, align 8, !dbg !12753, !noundef !19
  %126 = icmp eq i64 %125, 0, !dbg !12753
  br i1 %126, label %bb116, label %bb103, !dbg !12753

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !12728, !range !1596, !noundef !19
  %_94 = trunc i8 %127 to i1, !dbg !12728
  %_93 = xor i1 %_94, true, !dbg !12729
  br i1 %_93, label %bb92, label %bb96, !dbg !12729

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12730
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_65b5e1b37bb8669586518fe1db400d56, i64 3) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !12731
  %129 = zext i1 %128 to i8, !dbg !12731
  store i8 %129, ptr %_99, align 1, !dbg !12731
  %130 = load i8, ptr %_99, align 1, !dbg !12731, !range !1596, !noundef !19
  %131 = trunc i8 %130 to i1, !dbg !12731
  %_102 = zext i1 %131 to i64, !dbg !12731
  %132 = icmp eq i64 %_102, 0, !dbg !12731
  br i1 %132, label %bb100, label %bb99, !dbg !12731

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12732
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !12732
  %134 = zext i1 %133 to i8, !dbg !12732
  store i8 %134, ptr %_95, align 1, !dbg !12732
  %135 = load i8, ptr %_95, align 1, !dbg !12732, !range !1596, !noundef !19
  %136 = trunc i8 %135 to i1, !dbg !12732
  %_98 = zext i1 %136 to i64, !dbg !12732
  %137 = icmp eq i64 %_98, 0, !dbg !12732
  br i1 %137, label %bb96, label %bb95, !dbg !12732

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12754
  %139 = zext i1 %138 to i8, !dbg !12754
  store i8 %139, ptr %0, align 1, !dbg !12754
  br label %bb122, !dbg !12754

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12755
  %141 = zext i1 %140 to i8, !dbg !12755
  store i8 %141, ptr %0, align 1, !dbg !12755
  br label %bb122, !dbg !12755

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !12756, !range !1596, !noundef !19
  %_123 = trunc i8 %142 to i1, !dbg !12756
  br i1 %_123, label %bb117, label %bb121, !dbg !12756

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !12757, !range !1596, !noundef !19
  %_110 = trunc i8 %143 to i1, !dbg !12757
  %_109 = xor i1 %_110, true, !dbg !12758
  br i1 %_109, label %bb104, label %bb108, !dbg !12758

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !12759
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_116) #8, !dbg !12760
  %145 = zext i1 %144 to i8, !dbg !12760
  store i8 %145, ptr %_115, align 1, !dbg !12760
  %146 = load i8, ptr %_115, align 1, !dbg !12760, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !12760
  %_118 = zext i1 %147 to i64, !dbg !12760
  %148 = icmp eq i64 %_118, 0, !dbg !12760
  br i1 %148, label %bb111, label %bb112, !dbg !12760

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12761
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_112) #8, !dbg !12761
  %150 = zext i1 %149 to i8, !dbg !12761
  store i8 %150, ptr %_111, align 1, !dbg !12761
  %151 = load i8, ptr %_111, align 1, !dbg !12761, !range !1596, !noundef !19
  %152 = trunc i8 %151 to i1, !dbg !12761
  %_114 = zext i1 %152 to i64, !dbg !12761
  %153 = icmp eq i64 %_114, 0, !dbg !12761
  br i1 %153, label %bb108, label %bb107, !dbg !12761

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12762
  %155 = zext i1 %154 to i8, !dbg !12762
  store i8 %155, ptr %0, align 1, !dbg !12762
  br label %bb122, !dbg !12762

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12763
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_120) #8, !dbg !12763
  %157 = zext i1 %156 to i8, !dbg !12763
  store i8 %157, ptr %_119, align 1, !dbg !12763
  %158 = load i8, ptr %_119, align 1, !dbg !12763, !range !1596, !noundef !19
  %159 = trunc i8 %158 to i1, !dbg !12763
  %_122 = zext i1 %159 to i64, !dbg !12763
  %160 = icmp eq i64 %_122, 0, !dbg !12763
  br i1 %160, label %bb116, label %bb115, !dbg !12763

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12764
  %162 = zext i1 %161 to i8, !dbg !12764
  store i8 %162, ptr %0, align 1, !dbg !12764
  br label %bb122, !dbg !12764

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12765
  %164 = zext i1 %163 to i8, !dbg !12765
  store i8 %164, ptr %0, align 1, !dbg !12765
  br label %bb122, !dbg !12765

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !12766
  br label %bb122, !dbg !12734

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12767
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_125) #8, !dbg !12767
  %166 = zext i1 %165 to i8, !dbg !12767
  store i8 %166, ptr %_124, align 1, !dbg !12767
  %167 = load i8, ptr %_124, align 1, !dbg !12767, !range !1596, !noundef !19
  %168 = trunc i8 %167 to i1, !dbg !12767
  %_127 = zext i1 %168 to i64, !dbg !12767
  %169 = icmp eq i64 %_127, 0, !dbg !12767
  br i1 %169, label %bb121, label %bb120, !dbg !12767

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12768
  %171 = zext i1 %170 to i8, !dbg !12768
  store i8 %171, ptr %0, align 1, !dbg !12768
  br label %bb122, !dbg !12768

bb6:                                              ; No predecessors!
  unreachable, !dbg !12732
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h08c6baa57d2bd58aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12769 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12772, metadata !DIExpression()), !dbg !12774
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12773, metadata !DIExpression()), !dbg !12775
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12776
  ret i1 %0, !dbg !12777
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h7dc4a61e10dfd0e2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12778 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12781, metadata !DIExpression()), !dbg !12783
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12782, metadata !DIExpression()), !dbg !12784
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12785
  ret i1 %0, !dbg !12786
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hfa6fa1a59f793deeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12787 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12790, metadata !DIExpression()), !dbg !12792
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12791, metadata !DIExpression()), !dbg !12793
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12794
  ret i1 %0, !dbg !12795
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he2524c943dc20cc3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12796 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12799, metadata !DIExpression()), !dbg !12801
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12800, metadata !DIExpression()), !dbg !12802
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12803
  ret i1 %0, !dbg !12804
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h744143890319075eE() unnamed_addr #0 !dbg !12805 {
start:
  %0 = alloca i64, align 8
  store i64 2147516543, ptr %0, align 8, !dbg !12808
  %1 = load i64, ptr %0, align 8, !dbg !12809, !noundef !19
  ret i64 %1, !dbg !12809
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hbaeb9e7698ff1e5aE(ptr align 8 %self) unnamed_addr #0 !dbg !12810 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12814, metadata !DIExpression()), !dbg !12815
  %0 = load i64, ptr %self, align 8, !dbg !12816, !noundef !19
  ret i64 %0, !dbg !12817
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h0b696297b62e813eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12818 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12824, metadata !DIExpression()), !dbg !12826
  br i1 false, label %bb2, label %bb1, !dbg !12826

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12826, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12826
  %1 = zext i1 %_5 to i8, !dbg !12826
  store i8 %1, ptr %_2, align 1, !dbg !12826
  br label %bb3, !dbg !12826

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12826
  br label %bb3, !dbg !12826

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12826, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12826
  br i1 %3, label %bb4, label %bb5, !dbg !12826

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12826, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !12826
  %4 = icmp eq i64 %_7, 1, !dbg !12826
  %5 = zext i1 %4 to i8, !dbg !12826
  store i8 %5, ptr %0, align 1, !dbg !12826
  br label %bb6, !dbg !12826

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12826
  br label %bb6, !dbg !12826

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12827, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12827
  ret i1 %7, !dbg !12827
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hdd9b45c4870238c4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12828 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12830, metadata !DIExpression()), !dbg !12832
  br i1 false, label %bb2, label %bb1, !dbg !12832

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12832, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12832
  %1 = zext i1 %_5 to i8, !dbg !12832
  store i8 %1, ptr %_2, align 1, !dbg !12832
  br label %bb3, !dbg !12832

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12832
  br label %bb3, !dbg !12832

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12832, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12832
  br i1 %3, label %bb4, label %bb5, !dbg !12832

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12832, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !12832
  %4 = icmp eq i64 %_7, 2, !dbg !12832
  %5 = zext i1 %4 to i8, !dbg !12832
  store i8 %5, ptr %0, align 1, !dbg !12832
  br label %bb6, !dbg !12832

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12832
  br label %bb6, !dbg !12832

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12833, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12833
  ret i1 %7, !dbg !12833
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h3977622f0cc11f09E"(ptr align 8 %self) unnamed_addr #0 !dbg !12834 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12836, metadata !DIExpression()), !dbg !12838
  br i1 false, label %bb2, label %bb1, !dbg !12838

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12838, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12838
  %1 = zext i1 %_5 to i8, !dbg !12838
  store i8 %1, ptr %_2, align 1, !dbg !12838
  br label %bb3, !dbg !12838

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12838
  br label %bb3, !dbg !12838

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12838, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12838
  br i1 %3, label %bb4, label %bb5, !dbg !12838

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12838, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !12838
  %4 = icmp eq i64 %_7, 4, !dbg !12838
  %5 = zext i1 %4 to i8, !dbg !12838
  store i8 %5, ptr %0, align 1, !dbg !12838
  br label %bb6, !dbg !12838

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12838
  br label %bb6, !dbg !12838

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12839, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12839
  ret i1 %7, !dbg !12839
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h085da96a08df4ff9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12840 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12842, metadata !DIExpression()), !dbg !12844
  br i1 false, label %bb2, label %bb1, !dbg !12844

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12844, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12844
  %1 = zext i1 %_5 to i8, !dbg !12844
  store i8 %1, ptr %_2, align 1, !dbg !12844
  br label %bb3, !dbg !12844

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12844
  br label %bb3, !dbg !12844

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12844, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12844
  br i1 %3, label %bb4, label %bb5, !dbg !12844

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12844, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !12844
  %4 = icmp eq i64 %_7, 8, !dbg !12844
  %5 = zext i1 %4 to i8, !dbg !12844
  store i8 %5, ptr %0, align 1, !dbg !12844
  br label %bb6, !dbg !12844

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12844
  br label %bb6, !dbg !12844

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12845, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12845
  ret i1 %7, !dbg !12845
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h394e531e54907a06E"(ptr align 8 %self) unnamed_addr #0 !dbg !12846 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12848, metadata !DIExpression()), !dbg !12850
  br i1 false, label %bb2, label %bb1, !dbg !12850

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12850, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12850
  %1 = zext i1 %_5 to i8, !dbg !12850
  store i8 %1, ptr %_2, align 1, !dbg !12850
  br label %bb3, !dbg !12850

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12850
  br label %bb3, !dbg !12850

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12850, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12850
  br i1 %3, label %bb4, label %bb5, !dbg !12850

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12850, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !12850
  %4 = icmp eq i64 %_7, 16, !dbg !12850
  %5 = zext i1 %4 to i8, !dbg !12850
  store i8 %5, ptr %0, align 1, !dbg !12850
  br label %bb6, !dbg !12850

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12850
  br label %bb6, !dbg !12850

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12851, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12851
  ret i1 %7, !dbg !12851
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hdc8f0c352f5d4d58E"(ptr align 8 %self) unnamed_addr #0 !dbg !12852 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12854, metadata !DIExpression()), !dbg !12856
  br i1 false, label %bb2, label %bb1, !dbg !12856

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12856, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12856
  %1 = zext i1 %_5 to i8, !dbg !12856
  store i8 %1, ptr %_2, align 1, !dbg !12856
  br label %bb3, !dbg !12856

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12856
  br label %bb3, !dbg !12856

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12856, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12856
  br i1 %3, label %bb4, label %bb5, !dbg !12856

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12856, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !12856
  %4 = icmp eq i64 %_7, 32, !dbg !12856
  %5 = zext i1 %4 to i8, !dbg !12856
  store i8 %5, ptr %0, align 1, !dbg !12856
  br label %bb6, !dbg !12856

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12856
  br label %bb6, !dbg !12856

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12857, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12857
  ret i1 %7, !dbg !12857
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hc88ab094a7f6ea75E"(ptr align 8 %self) unnamed_addr #0 !dbg !12858 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12860, metadata !DIExpression()), !dbg !12862
  br i1 false, label %bb2, label %bb1, !dbg !12862

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12862, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12862
  %1 = zext i1 %_5 to i8, !dbg !12862
  store i8 %1, ptr %_2, align 1, !dbg !12862
  br label %bb3, !dbg !12862

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12862
  br label %bb3, !dbg !12862

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12862, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12862
  br i1 %3, label %bb4, label %bb5, !dbg !12862

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12862, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !12862
  %4 = icmp eq i64 %_7, 64, !dbg !12862
  %5 = zext i1 %4 to i8, !dbg !12862
  store i8 %5, ptr %0, align 1, !dbg !12862
  br label %bb6, !dbg !12862

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12862
  br label %bb6, !dbg !12862

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12863, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12863
  ret i1 %7, !dbg !12863
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hd76d71fef93356adE"(ptr align 8 %self) unnamed_addr #0 !dbg !12864 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12866, metadata !DIExpression()), !dbg !12868
  br i1 false, label %bb2, label %bb1, !dbg !12868

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12868, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12868
  %1 = zext i1 %_5 to i8, !dbg !12868
  store i8 %1, ptr %_2, align 1, !dbg !12868
  br label %bb3, !dbg !12868

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12868
  br label %bb3, !dbg !12868

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12868, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12868
  br i1 %3, label %bb4, label %bb5, !dbg !12868

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12868, !noundef !19
  %_7 = and i64 %_8, 32768, !dbg !12868
  %4 = icmp eq i64 %_7, 32768, !dbg !12868
  %5 = zext i1 %4 to i8, !dbg !12868
  store i8 %5, ptr %0, align 1, !dbg !12868
  br label %bb6, !dbg !12868

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12868
  br label %bb6, !dbg !12868

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12869, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12869
  ret i1 %7, !dbg !12869
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h7dc10365e32f6bf8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12870 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12872, metadata !DIExpression()), !dbg !12874
  br i1 false, label %bb2, label %bb1, !dbg !12874

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12874, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12874
  %1 = zext i1 %_5 to i8, !dbg !12874
  store i8 %1, ptr %_2, align 1, !dbg !12874
  br label %bb3, !dbg !12874

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12874
  br label %bb3, !dbg !12874

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12874, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12874
  br i1 %3, label %bb4, label %bb5, !dbg !12874

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12874, !noundef !19
  %_7 = and i64 %_8, 2147483648, !dbg !12874
  %4 = icmp eq i64 %_7, 2147483648, !dbg !12874
  %5 = zext i1 %4 to i8, !dbg !12874
  store i8 %5, ptr %0, align 1, !dbg !12874
  br label %bb6, !dbg !12874

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12874
  br label %bb6, !dbg !12874

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12875, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12875
  ret i1 %7, !dbg !12875
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h08eb04f76d6f284bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12876 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12882, metadata !DIExpression()), !dbg !12884
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12883, metadata !DIExpression()), !dbg !12884
  %0 = load i8, ptr %self, align 1, !dbg !12884, !range !5826, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !12884
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12884

bb2:                                              ; preds = %start
  unreachable, !dbg !12884

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12884
  store ptr @alloc_b10b0f7e88f2e6a647488ef7d000dc57, ptr %1, align 8, !dbg !12884
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12884
  store i64 3, ptr %2, align 8, !dbg !12884
  br label %bb5, !dbg !12885

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12884
  store ptr @alloc_6c41f34769b7ae3bdb2c01f429ceb4a6, ptr %3, align 8, !dbg !12884
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12884
  store i64 3, ptr %4, align 8, !dbg !12884
  br label %bb5, !dbg !12885

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12884
  store ptr @alloc_831a0aacdf0f1226b44faf912cfe4c70, ptr %5, align 8, !dbg !12884
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12884
  store i64 3, ptr %6, align 8, !dbg !12884
  br label %bb5, !dbg !12885

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12884
  %8 = load ptr, ptr %7, align 8, !dbg !12884, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12884
  %10 = load i64, ptr %9, align 8, !dbg !12884, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12884
  ret i1 %11, !dbg !12886
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h7afdc814b176daf0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12887 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12893, metadata !DIExpression()), !dbg !12895
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12894, metadata !DIExpression()), !dbg !12895
  %_4 = load i8, ptr %self, align 1, !dbg !12895, !range !12896, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12895

bb2:                                              ; preds = %start
  unreachable, !dbg !12895

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_98d1fdfdfa3e3c6a28fa90462ffc134e, ptr %0, align 8, !dbg !12895
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 8, ptr %1, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_96abca9bcf0289be18b0174890500370, ptr %2, align 8, !dbg !12895
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 5, ptr %3, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_0c6b6138cf71a77dbd5246027014c008, ptr %4, align 8, !dbg !12895
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 20, ptr %5, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_b7a152112125deca422bf9d901c258b8, ptr %6, align 8, !dbg !12895
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 10, ptr %7, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0, ptr %8, align 8, !dbg !12895
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 8, ptr %9, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_239c6a21892f0322d8d6119767691661, ptr %10, align 8, !dbg !12895
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 10, ptr %11, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_3a21bdc4d346f56b28c0449f15bf0a4f, ptr %12, align 8, !dbg !12895
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 13, ptr %13, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_59d76f6704edfe5daff03d376ffd4f11, ptr %14, align 8, !dbg !12895
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 18, ptr %15, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_2cc5d2992d3ac05d8f5c53377da74273, ptr %16, align 8, !dbg !12895
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 6, ptr %17, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_fed11176ff4da6a94b16acb7477b7288, ptr %18, align 8, !dbg !12895
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 10, ptr %19, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_b61f2032cbc3d090a75b07f8aa767b03, ptr %20, align 8, !dbg !12895
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 17, ptr %21, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_6ad77b3be6a3944d6ce80c0365ddb31a, ptr %22, align 8, !dbg !12895
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 5, ptr %23, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_64745f184c81f62da7602c9e2b10a4c8, ptr %24, align 8, !dbg !12895
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 17, ptr %25, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_80b114fb6ac4f8f512c31de1e61941db, ptr %26, align 8, !dbg !12895
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 4, ptr %27, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_c86c3c9eb78bb2acff6ff35bb14839f8, ptr %28, align 8, !dbg !12895
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 16, ptr %29, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_09f3893f7c633b1523c5f4f9a23e3cc3, ptr %30, align 8, !dbg !12895
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 14, ptr %31, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_1d021a359ec23a646761bad3e1526fa4, ptr %32, align 8, !dbg !12895
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 12, ptr %33, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_2c2f7dfa132a9546329c76f0c8be6306, ptr %34, align 8, !dbg !12895
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 17, ptr %35, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_4322e2131bfeb91799eb52a37674f543, ptr %36, align 8, !dbg !12895
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 14, ptr %37, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_4b712cb8288b26717e06a22c963b4921, ptr %38, align 8, !dbg !12895
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 17, ptr %39, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_b59578317741371a4033d59e4adbb89b, ptr %40, align 8, !dbg !12895
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 19, ptr %41, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_d04655f6c5018b01ec3c6e09ea9b9b15, ptr %42, align 8, !dbg !12895
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 16, ptr %43, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  store ptr @alloc_bc9bdefa257a580b61270336b68a564d, ptr %44, align 8, !dbg !12895
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  store i64 8, ptr %45, align 8, !dbg !12895
  br label %bb25, !dbg !12897

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12895
  %47 = load ptr, ptr %46, align 8, !dbg !12895, !nonnull !19, !align !1571, !noundef !19
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12895
  %49 = load i64, ptr %48, align 8, !dbg !12895, !noundef !19
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12895
  ret i1 %50, !dbg !12898
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h505fa3cb2529da55E"(i64 %start_address) unnamed_addr #0 !dbg !12899 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12901, metadata !DIExpression()), !dbg !12902
  store i64 %start_address, ptr %0, align 8, !dbg !12903
  %1 = load i64, ptr %0, align 8, !dbg !12904
  ret i64 %1, !dbg !12904
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hafd44324c698685dE"(i64 %start_address) unnamed_addr #0 !dbg !12905 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12907, metadata !DIExpression()), !dbg !12908
  store i64 %start_address, ptr %0, align 8, !dbg !12909
  %1 = load i64, ptr %0, align 8, !dbg !12910
  ret i64 %1, !dbg !12910
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17he6580352f3f6ef1cE"(i64 %start_address) unnamed_addr #0 !dbg !12911 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12913, metadata !DIExpression()), !dbg !12914
  store i64 %start_address, ptr %0, align 8, !dbg !12915
  %1 = load i64, ptr %0, align 8, !dbg !12916
  ret i64 %1, !dbg !12916
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4705662313d11010E"(i64 %0) unnamed_addr #0 !dbg !12917 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12921, metadata !DIExpression()), !dbg !12922
  %2 = load i64, ptr %self, align 8, !dbg !12923, !noundef !19
  ret i64 %2, !dbg !12924
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4d59f8618312c3ccE"(i64 %0) unnamed_addr #0 !dbg !12925 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12929, metadata !DIExpression()), !dbg !12930
  %2 = load i64, ptr %self, align 8, !dbg !12931, !noundef !19
  ret i64 %2, !dbg !12932
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h711f3c7c8989e9bdE"(i64 %0) unnamed_addr #0 !dbg !12933 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12937, metadata !DIExpression()), !dbg !12938
  %2 = load i64, ptr %self, align 8, !dbg !12939, !noundef !19
  ret i64 %2, !dbg !12940
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd37f63d61f31db19E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12941 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12946, metadata !DIExpression()), !dbg !12948
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12947, metadata !DIExpression()), !dbg !12948
  %0 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !12949
  store ptr %0, ptr %_10, align 8, !dbg !12949
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h8ae96c39b7aa1261E(ptr align 8 %f, ptr align 1 @alloc_70e890022e97a2e07df89c3273dce6d5, i64 15, ptr align 1 @alloc_bf07de937f9dd1f553a71f394fd9dd05, i64 17, ptr align 1 %self, ptr align 8 @vtable.y, ptr align 1 @alloc_7b2cc78064fe03c3405ca8a2529e3046, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !12948
  ret i1 %1, !dbg !12950
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5db7c9b0900f0b00E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12951 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12957, metadata !DIExpression()), !dbg !12959
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12958, metadata !DIExpression()), !dbg !12959
  store ptr %self, ptr %_7, align 8, !dbg !12960
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h9f8c0af1e3efca65E(ptr align 8 %f, ptr align 1 @alloc_38e2335b87cc4a299f12c32e03854b05, i64 15, ptr align 1 @alloc_dd40e5863eb869d932ee7b157e155ab8, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !12959
  ret i1 %0, !dbg !12961
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4bd06a5d59441b8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12962 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12968, metadata !DIExpression()), !dbg !12970
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12969, metadata !DIExpression()), !dbg !12970
  %0 = load i8, ptr %self, align 1, !dbg !12970, !range !1596, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !12970
  %_4 = zext i1 %1 to i64, !dbg !12970
  %2 = icmp eq i64 %_4, 0, !dbg !12970
  br i1 %2, label %bb3, label %bb1, !dbg !12970

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12970
  store ptr @alloc_3ba9f8e95362044024541af4b4058bfe, ptr %3, align 8, !dbg !12970
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12970
  store i64 9, ptr %4, align 8, !dbg !12970
  br label %bb4, !dbg !12971

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12970
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %5, align 8, !dbg !12970
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12970
  store i64 16, ptr %6, align 8, !dbg !12970
  br label %bb4, !dbg !12971

bb2:                                              ; No predecessors!
  unreachable, !dbg !12970

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12970
  %8 = load ptr, ptr %7, align 8, !dbg !12970, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12970
  %10 = load i64, ptr %9, align 8, !dbg !12970, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12970
  ret i1 %11, !dbg !12972
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h5ad909d9af0418caE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12973 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12979, metadata !DIExpression()), !dbg !12981
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12980, metadata !DIExpression()), !dbg !12981
  %0 = load i8, ptr %self, align 1, !dbg !12981, !range !1596, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !12981
  %_4 = zext i1 %1 to i64, !dbg !12981
  %2 = icmp eq i64 %_4, 0, !dbg !12981
  br i1 %2, label %bb3, label %bb1, !dbg !12981

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12981
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %3, align 8, !dbg !12981
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12981
  store i64 16, ptr %4, align 8, !dbg !12981
  br label %bb4, !dbg !12982

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12981
  store ptr @alloc_4d43d5d7bf152c99f3bc8ea52b75e43d, ptr %5, align 8, !dbg !12981
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12981
  store i64 21, ptr %6, align 8, !dbg !12981
  br label %bb4, !dbg !12982

bb2:                                              ; No predecessors!
  unreachable, !dbg !12981

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12981
  %8 = load ptr, ptr %7, align 8, !dbg !12981, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12981
  %10 = load i64, ptr %9, align 8, !dbg !12981, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12981
  ret i1 %11, !dbg !12983
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h896c8dab8c2e63f9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12984 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12989, metadata !DIExpression()), !dbg !12991
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12990, metadata !DIExpression()), !dbg !12991
  store ptr %self, ptr %_7, align 8, !dbg !12992
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h9f8c0af1e3efca65E(ptr align 8 %f, ptr align 1 @alloc_285daa4d0b1023762cfae8e4b10d7b44, i64 15, ptr align 1 @alloc_6c342f467cee9eb46aaa013cf1ccd49c, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !12991
  ret i1 %0, !dbg !12993
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h963429a667752b13E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12994 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12999, metadata !DIExpression()), !dbg !13001
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13000, metadata !DIExpression()), !dbg !13001
  store ptr %self, ptr %_7, align 8, !dbg !13002
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h9f8c0af1e3efca65E(ptr align 8 %f, ptr align 1 @alloc_d412c2ec2cb2f769019259776819e198, i64 10, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %_7, ptr align 8 @vtable.3) #8, !dbg !13001
  ret i1 %0, !dbg !13003
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ba259e39d104585E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13004 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13009, metadata !DIExpression()), !dbg !13011
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13010, metadata !DIExpression()), !dbg !13011
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !13012
  store ptr %0, ptr %_10, align 8, !dbg !13012
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h8ae96c39b7aa1261E(ptr align 8 %f, ptr align 1 @alloc_1e53ba104d58866e1181caf8b9b4ff0f, i64 18, ptr align 1 @alloc_48e50f37464ed1f26e22a292f2b34de7, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc_ac2844eb38dd880c45087eb2263984ec, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !13011
  ret i1 %1, !dbg !13013
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h19f3cf8baea8aad0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13014 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13017, metadata !DIExpression()), !dbg !13019
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13018, metadata !DIExpression()), !dbg !13019
  %0 = load i8, ptr %self, align 1, !dbg !13019, !range !1596, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13019
  %_4 = zext i1 %1 to i64, !dbg !13019
  %2 = icmp eq i64 %_4, 0, !dbg !13019
  br i1 %2, label %bb3, label %bb1, !dbg !13019

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13019
  store ptr @alloc_bf4db639885a360b75c94e25c1200b09, ptr %3, align 8, !dbg !13019
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13019
  store i64 12, ptr %4, align 8, !dbg !13019
  br label %bb4, !dbg !13020

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13019
  store ptr @alloc_c6ac8b74fec8dabeaf603ceb05cce202, ptr %5, align 8, !dbg !13019
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13019
  store i64 9, ptr %6, align 8, !dbg !13019
  br label %bb4, !dbg !13020

bb2:                                              ; No predecessors!
  unreachable, !dbg !13019

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13019
  %8 = load ptr, ptr %7, align 8, !dbg !13019, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13019
  %10 = load i64, ptr %9, align 8, !dbg !13019, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13019
  ret i1 %11, !dbg !13021
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h2150ab24ad5c4b25E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13022 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13028, metadata !DIExpression()), !dbg !13036
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13029, metadata !DIExpression()), !dbg !13036
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13033, metadata !DIExpression()), !dbg !13037
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13034, metadata !DIExpression()), !dbg !13038
  %1 = load i64, ptr %self, align 8, !dbg !13036, !range !13039, !noundef !19
  %2 = sub i64 %1, 3, !dbg !13036
  %3 = icmp ule i64 %2, 1, !dbg !13036
  %4 = add i64 %2, 1, !dbg !13036
  %_3 = select i1 %3, i64 %4, i64 0, !dbg !13036
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13036

bb2:                                              ; preds = %start
  unreachable, !dbg !13036

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13040
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !13030, metadata !DIExpression()), !dbg !13041
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13042
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13042
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !13032, metadata !DIExpression()), !dbg !13043
  %5 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13044
  store ptr %5, ptr %__self_2, align 8, !dbg !13044
; call core::fmt::Formatter::debug_struct_field3_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h09a1d014bb475cf8E(ptr align 8 %f, ptr align 1 @alloc_805c84506a9de2c27b85e017759cf18e, i64 6, ptr align 1 @alloc_41c8c1c0eecfc69de30a9c2c27b916de, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13045
  %7 = zext i1 %6 to i8, !dbg !13045
  store i8 %7, ptr %0, align 1, !dbg !13045
  br label %bb5, !dbg !13045

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3ba9f8e95362044024541af4b4058bfe, i64 9) #8, !dbg !13036
  %9 = zext i1 %8 to i8, !dbg !13036
  store i8 %9, ptr %0, align 1, !dbg !13036
  br label %bb5, !dbg !13036

bb1:                                              ; preds = %start
  %10 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13046
  store ptr %10, ptr %__self_0, align 8, !dbg !13046
; call core::fmt::Formatter::debug_tuple_field1_finish
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13047
  %12 = zext i1 %11 to i8, !dbg !13047
  store i8 %12, ptr %0, align 1, !dbg !13047
  br label %bb5, !dbg !13047

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %13 = load i8, ptr %0, align 1, !dbg !13048, !range !1596, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !13048
  ret i1 %14, !dbg !13048
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h89d942288a86255bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13054, metadata !DIExpression()), !dbg !13062
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13055, metadata !DIExpression()), !dbg !13062
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13056, metadata !DIExpression()), !dbg !13063
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13058, metadata !DIExpression()), !dbg !13064
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13060, metadata !DIExpression()), !dbg !13065
  %_3 = load i64, ptr %self, align 8, !dbg !13062, !range !933, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13062

bb2:                                              ; preds = %start
  unreachable, !dbg !13062

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13066
  store ptr %1, ptr %__self_0, align 8, !dbg !13066
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_94657c504be2388292c096e8164cb1aa, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13067
  %3 = zext i1 %2 to i8, !dbg !13067
  store i8 %3, ptr %0, align 1, !dbg !13067
  br label %bb5, !dbg !13067

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13068
  store ptr %4, ptr %__self_01, align 8, !dbg !13068
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_d408b2d4a318285f06540f038d8f9567, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13069
  %6 = zext i1 %5 to i8, !dbg !13069
  store i8 %6, ptr %0, align 1, !dbg !13069
  br label %bb5, !dbg !13069

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13070
  store ptr %7, ptr %__self_02, align 8, !dbg !13070
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_255a2bfa7c3628a36355234172e1c706, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13071
  %9 = zext i1 %8 to i8, !dbg !13071
  store i8 %9, ptr %0, align 1, !dbg !13071
  br label %bb5, !dbg !13071

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13072, !range !1596, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !13072
  ret i1 %11, !dbg !13072
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h99665ca98d573130E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13073 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13079, metadata !DIExpression()), !dbg !13081
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13080, metadata !DIExpression()), !dbg !13081
  store ptr %self, ptr %_6, align 8, !dbg !13082
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_566508f82726b088e9b31614fbd7f6c0, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13081
  ret i1 %0, !dbg !13083
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hec166db24a4e9ad3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13084 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13090, metadata !DIExpression()), !dbg !13094
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13091, metadata !DIExpression()), !dbg !13094
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13092, metadata !DIExpression()), !dbg !13095
  %_3 = load i64, ptr %self, align 8, !dbg !13094, !range !933, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13094

bb2:                                              ; preds = %start
  unreachable, !dbg !13094

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13094
  %2 = zext i1 %1 to i8, !dbg !13094
  store i8 %2, ptr %0, align 1, !dbg !13094
  br label %bb5, !dbg !13094

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13094
  %4 = zext i1 %3 to i8, !dbg !13094
  store i8 %4, ptr %0, align 1, !dbg !13094
  br label %bb5, !dbg !13094

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13096
  store ptr %5, ptr %__self_0, align 8, !dbg !13096
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13097
  %7 = zext i1 %6 to i8, !dbg !13097
  store i8 %7, ptr %0, align 1, !dbg !13097
  br label %bb5, !dbg !13097

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13098, !range !1596, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !13098
  ret i1 %9, !dbg !13098
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17hef84f5876e81dbaeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13099 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13105, metadata !DIExpression()), !dbg !13107
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13106, metadata !DIExpression()), !dbg !13107
  %0 = load i8, ptr %self, align 1, !dbg !13107, !range !1596, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13107
  %_4 = zext i1 %1 to i64, !dbg !13107
  %2 = icmp eq i64 %_4, 0, !dbg !13107
  br i1 %2, label %bb3, label %bb1, !dbg !13107

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13107
  store ptr @alloc_70d0f5fb7518bbc6fd53a741e94dca51, ptr %3, align 8, !dbg !13107
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13107
  store i64 13, ptr %4, align 8, !dbg !13107
  br label %bb4, !dbg !13108

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13107
  store ptr @alloc_2c85744c717760a85b03e5ba9dac3a74, ptr %5, align 8, !dbg !13107
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13107
  store i64 19, ptr %6, align 8, !dbg !13107
  br label %bb4, !dbg !13108

bb2:                                              ; No predecessors!
  unreachable, !dbg !13107

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13107
  %8 = load ptr, ptr %7, align 8, !dbg !13107, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13107
  %10 = load i64, ptr %9, align 8, !dbg !13107, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13107
  ret i1 %11, !dbg !13109
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h236f6bcad3580d59E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13110 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13116, metadata !DIExpression()), !dbg !13120
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13117, metadata !DIExpression()), !dbg !13120
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13118, metadata !DIExpression()), !dbg !13121
  %_3 = load i64, ptr %self, align 8, !dbg !13120, !range !933, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13120

bb2:                                              ; preds = %start
  unreachable, !dbg !13120

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13120
  %2 = zext i1 %1 to i8, !dbg !13120
  store i8 %2, ptr %0, align 1, !dbg !13120
  br label %bb5, !dbg !13120

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13120
  %4 = zext i1 %3 to i8, !dbg !13120
  store i8 %4, ptr %0, align 1, !dbg !13120
  br label %bb5, !dbg !13120

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13122
  store ptr %5, ptr %__self_0, align 8, !dbg !13122
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13123
  %7 = zext i1 %6 to i8, !dbg !13123
  store i8 %7, ptr %0, align 1, !dbg !13123
  br label %bb5, !dbg !13123

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13124, !range !1596, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !13124
  ret i1 %9, !dbg !13124
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h4df961d102d7c263E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13125 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13131, metadata !DIExpression()), !dbg !13133
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13132, metadata !DIExpression()), !dbg !13133
  unreachable, !dbg !13133
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b5375593742c6f2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13134 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13140, metadata !DIExpression()), !dbg !13142
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13141, metadata !DIExpression()), !dbg !13142
  unreachable, !dbg !13142
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h1b465a54bfba88b8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13143 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13149, metadata !DIExpression()), !dbg !13151
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13150, metadata !DIExpression()), !dbg !13151
  unreachable, !dbg !13151
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h310f718fad13c183E"(i64 %0) unnamed_addr #0 !dbg !13152 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13156, metadata !DIExpression()), !dbg !13157
  %2 = load i64, ptr %self, align 8, !dbg !13158, !noundef !19
  ret i64 %2, !dbg !13159
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h36a6fa33938d2e96E"(i64 %0) unnamed_addr #0 !dbg !13160 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13164, metadata !DIExpression()), !dbg !13165
  %2 = load i64, ptr %self, align 8, !dbg !13166, !noundef !19
  ret i64 %2, !dbg !13167
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %0) unnamed_addr #0 !dbg !13168 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13172, metadata !DIExpression()), !dbg !13173
  %2 = load i64, ptr %self, align 8, !dbg !13174, !noundef !19
  ret i64 %2, !dbg !13175
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E"(i64 %0) unnamed_addr #0 !dbg !13176 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13180, metadata !DIExpression()), !dbg !13181
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13182
  %3 = load i64, ptr %1, align 8, !dbg !13182
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h36a6fa33938d2e96E"(i64 %3) #8, !dbg !13182
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h289587326cbe9ba1E(i64 %_2) #8, !dbg !13182
  ret i16 %4, !dbg !13183
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE"(i64 %0) unnamed_addr #0 !dbg !13184 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13188, metadata !DIExpression()), !dbg !13189
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13190
  %3 = load i64, ptr %1, align 8, !dbg !13190
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h310f718fad13c183E"(i64 %3) #8, !dbg !13190
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h289587326cbe9ba1E(i64 %_2) #8, !dbg !13190
  ret i16 %4, !dbg !13191
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE"(i64 %0) unnamed_addr #0 !dbg !13192 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13194, metadata !DIExpression()), !dbg !13195
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13196
  %3 = load i64, ptr %1, align 8, !dbg !13196
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %3) #8, !dbg !13196
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h289587326cbe9ba1E(i64 %_2) #8, !dbg !13196
  ret i16 %4, !dbg !13197
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E"(i64 %0) unnamed_addr #0 !dbg !13198 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13200, metadata !DIExpression()), !dbg !13201
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13202
  %3 = load i64, ptr %1, align 8, !dbg !13202
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h36a6fa33938d2e96E"(i64 %3) #8, !dbg !13202
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE(i64 %_2) #8, !dbg !13202
  ret i16 %4, !dbg !13203
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17ha9468cfc9030423fE"(i64 %0) unnamed_addr #0 !dbg !13204 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13206, metadata !DIExpression()), !dbg !13207
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13208
  %3 = load i64, ptr %1, align 8, !dbg !13208
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h310f718fad13c183E"(i64 %3) #8, !dbg !13208
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE(i64 %_2) #8, !dbg !13208
  ret i16 %4, !dbg !13209
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE"(i64 %0) unnamed_addr #0 !dbg !13210 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13212, metadata !DIExpression()), !dbg !13213
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13214
  %3 = load i64, ptr %1, align 8, !dbg !13214
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %3) #8, !dbg !13214
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE(i64 %_2) #8, !dbg !13214
  ret i16 %4, !dbg !13215
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E"(i64 %0) unnamed_addr #0 !dbg !13216 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13218, metadata !DIExpression()), !dbg !13219
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13220
  %3 = load i64, ptr %1, align 8, !dbg !13220
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E"(i64 %3) #8, !dbg !13220
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h09065dc16fb0f09aE(i64 %_2) #8, !dbg !13220
  ret i16 %4, !dbg !13221
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hec552256a57aa858E"(i64 %0) unnamed_addr #0 !dbg !13222 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13224, metadata !DIExpression()), !dbg !13225
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13226
  %3 = load i64, ptr %1, align 8, !dbg !13226
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h36a6fa33938d2e96E"(i64 %3) #8, !dbg !13226
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h09065dc16fb0f09aE(i64 %_2) #8, !dbg !13226
  ret i16 %4, !dbg !13227
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h4bb9c799cbe71ec8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13228 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13231, metadata !DIExpression()), !dbg !13233
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13232, metadata !DIExpression()), !dbg !13233
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10, i64 17) #8, !dbg !13233
  ret i1 %0, !dbg !13234
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h613fa090e82c5438E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13235 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13241, metadata !DIExpression()), !dbg !13243
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13242, metadata !DIExpression()), !dbg !13243
  %0 = load i8, ptr %self, align 1, !dbg !13243, !range !1596, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13243
  %_4 = zext i1 %1 to i64, !dbg !13243
  %2 = icmp eq i64 %_4, 0, !dbg !13243
  br i1 %2, label %bb3, label %bb1, !dbg !13243

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13243
  store ptr @alloc_46c8cf39a32c3e5dbefc978ba68743fb, ptr %3, align 8, !dbg !13243
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13243
  store i64 15, ptr %4, align 8, !dbg !13243
  br label %bb4, !dbg !13244

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13243
  store ptr @alloc_bfd03b28f1eb0f1516855fd7f594e951, ptr %5, align 8, !dbg !13243
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13243
  store i64 9, ptr %6, align 8, !dbg !13243
  br label %bb4, !dbg !13244

bb2:                                              ; No predecessors!
  unreachable, !dbg !13243

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13243
  %8 = load ptr, ptr %7, align 8, !dbg !13243, !nonnull !19, !align !1571, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13243
  %10 = load i64, ptr %9, align 8, !dbg !13243, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13243
  ret i1 %11, !dbg !13245
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hd2eea6c608a52887E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13246 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_289 = alloca i8, align 1
  %_284 = alloca i8, align 1
  %_280 = alloca i8, align 1
  %_276 = alloca i8, align 1
  %_273 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13255, metadata !DIExpression()), !dbg !13465
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13257, metadata !DIExpression()), !dbg !13466
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13259, metadata !DIExpression()), !dbg !13467
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13261, metadata !DIExpression()), !dbg !13468
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13263, metadata !DIExpression()), !dbg !13469
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13265, metadata !DIExpression()), !dbg !13470
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13267, metadata !DIExpression()), !dbg !13471
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13269, metadata !DIExpression()), !dbg !13472
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13271, metadata !DIExpression()), !dbg !13473
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13273, metadata !DIExpression()), !dbg !13474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13275, metadata !DIExpression()), !dbg !13475
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13277, metadata !DIExpression()), !dbg !13476
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13279, metadata !DIExpression()), !dbg !13477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13281, metadata !DIExpression()), !dbg !13478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13283, metadata !DIExpression()), !dbg !13479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13285, metadata !DIExpression()), !dbg !13480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13287, metadata !DIExpression()), !dbg !13481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13289, metadata !DIExpression()), !dbg !13482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13291, metadata !DIExpression()), !dbg !13483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13293, metadata !DIExpression()), !dbg !13484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13295, metadata !DIExpression()), !dbg !13485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13297, metadata !DIExpression()), !dbg !13486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13299, metadata !DIExpression()), !dbg !13487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13301, metadata !DIExpression()), !dbg !13488
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13303, metadata !DIExpression()), !dbg !13489
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13305, metadata !DIExpression()), !dbg !13490
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13307, metadata !DIExpression()), !dbg !13491
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13309, metadata !DIExpression()), !dbg !13492
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13311, metadata !DIExpression()), !dbg !13493
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13313, metadata !DIExpression()), !dbg !13494
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13315, metadata !DIExpression()), !dbg !13495
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13317, metadata !DIExpression()), !dbg !13496
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13319, metadata !DIExpression()), !dbg !13497
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13321, metadata !DIExpression()), !dbg !13498
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13323, metadata !DIExpression()), !dbg !13499
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13325, metadata !DIExpression()), !dbg !13500
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13327, metadata !DIExpression()), !dbg !13501
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13329, metadata !DIExpression()), !dbg !13502
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13331, metadata !DIExpression()), !dbg !13503
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13333, metadata !DIExpression()), !dbg !13504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13335, metadata !DIExpression()), !dbg !13505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13337, metadata !DIExpression()), !dbg !13506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13339, metadata !DIExpression()), !dbg !13507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13341, metadata !DIExpression()), !dbg !13508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13343, metadata !DIExpression()), !dbg !13509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13345, metadata !DIExpression()), !dbg !13510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13347, metadata !DIExpression()), !dbg !13511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13349, metadata !DIExpression()), !dbg !13512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13351, metadata !DIExpression()), !dbg !13513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13353, metadata !DIExpression()), !dbg !13514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13355, metadata !DIExpression()), !dbg !13515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13357, metadata !DIExpression()), !dbg !13516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13359, metadata !DIExpression()), !dbg !13517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13361, metadata !DIExpression()), !dbg !13518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13363, metadata !DIExpression()), !dbg !13519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13365, metadata !DIExpression()), !dbg !13520
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13367, metadata !DIExpression()), !dbg !13521
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13369, metadata !DIExpression()), !dbg !13522
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13371, metadata !DIExpression()), !dbg !13523
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13373, metadata !DIExpression()), !dbg !13524
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13375, metadata !DIExpression()), !dbg !13525
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13377, metadata !DIExpression()), !dbg !13526
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13379, metadata !DIExpression()), !dbg !13527
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13381, metadata !DIExpression()), !dbg !13528
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13383, metadata !DIExpression()), !dbg !13529
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13385, metadata !DIExpression()), !dbg !13530
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13387, metadata !DIExpression()), !dbg !13531
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13389, metadata !DIExpression()), !dbg !13532
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13391, metadata !DIExpression()), !dbg !13533
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13393, metadata !DIExpression()), !dbg !13534
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13395, metadata !DIExpression()), !dbg !13535
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13397, metadata !DIExpression()), !dbg !13536
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13399, metadata !DIExpression()), !dbg !13537
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13401, metadata !DIExpression()), !dbg !13538
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13403, metadata !DIExpression()), !dbg !13539
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13405, metadata !DIExpression()), !dbg !13540
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13407, metadata !DIExpression()), !dbg !13541
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13409, metadata !DIExpression()), !dbg !13542
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13411, metadata !DIExpression()), !dbg !13543
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13413, metadata !DIExpression()), !dbg !13544
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13415, metadata !DIExpression()), !dbg !13545
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13417, metadata !DIExpression()), !dbg !13546
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13419, metadata !DIExpression()), !dbg !13547
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13421, metadata !DIExpression()), !dbg !13548
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13423, metadata !DIExpression()), !dbg !13549
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13425, metadata !DIExpression()), !dbg !13550
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13427, metadata !DIExpression()), !dbg !13551
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13429, metadata !DIExpression()), !dbg !13552
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13431, metadata !DIExpression()), !dbg !13553
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13433, metadata !DIExpression()), !dbg !13554
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13435, metadata !DIExpression()), !dbg !13555
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13437, metadata !DIExpression()), !dbg !13556
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13439, metadata !DIExpression()), !dbg !13557
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13441, metadata !DIExpression()), !dbg !13558
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13443, metadata !DIExpression()), !dbg !13559
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13445, metadata !DIExpression()), !dbg !13560
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13449, metadata !DIExpression()), !dbg !13561
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13451, metadata !DIExpression()), !dbg !13562
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13453, metadata !DIExpression()), !dbg !13563
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13455, metadata !DIExpression()), !dbg !13564
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13457, metadata !DIExpression()), !dbg !13565
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13459, metadata !DIExpression()), !dbg !13566
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13461, metadata !DIExpression()), !dbg !13567
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13463, metadata !DIExpression()), !dbg !13568
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13251, metadata !DIExpression()), !dbg !13569
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13252, metadata !DIExpression()), !dbg !13570
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13253, metadata !DIExpression()), !dbg !13571
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13447, metadata !DIExpression()), !dbg !13572
  store i8 1, ptr %first, align 1, !dbg !13573
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h19b1fbfc3b57de0bE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_4, label %bb2, label %bb12, !dbg !13574

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17heed0e48860c1bf4bE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_15, label %bb14, label %bb23, !dbg !13574

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !13575
  %_5 = xor i1 %_6, true, !dbg !13576
  br i1 %_5, label %bb3, label %bb8, !dbg !13576

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_12) #8, !dbg !13578
  %3 = zext i1 %2 to i8, !dbg !13578
  store i8 %3, ptr %_11, align 1, !dbg !13578
  %4 = load i8, ptr %_11, align 1, !dbg !13578, !range !1596, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !13578
  %_14 = zext i1 %5 to i64, !dbg !13578
  %6 = icmp eq i64 %_14, 0, !dbg !13578
  br i1 %6, label %bb12, label %bb11, !dbg !13578

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_8) #8, !dbg !13579
  %8 = zext i1 %7 to i8, !dbg !13579
  store i8 %8, ptr %_7, align 1, !dbg !13579
  %9 = load i8, ptr %_7, align 1, !dbg !13579, !range !1596, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !13579
  %_10 = zext i1 %10 to i64, !dbg !13579
  %11 = icmp eq i64 %_10, 0, !dbg !13579
  br i1 %11, label %bb8, label %bb7, !dbg !13579

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13580
  %13 = zext i1 %12 to i8, !dbg !13580
  store i8 %13, ptr %0, align 1, !dbg !13580
  br label %bb287, !dbg !13580

bb287:                                            ; preds = %bb286, %bb285, %bb280, %bb277, %bb272, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13581, !range !1596, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !13581
  ret i1 %15, !dbg !13581

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13582
  %17 = zext i1 %16 to i8, !dbg !13582
  store i8 %17, ptr %0, align 1, !dbg !13582
  br label %bb287, !dbg !13582

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_26 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hd898a03dfb3f734fE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_26, label %bb25, label %bb34, !dbg !13574

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !13575
  %_16 = xor i1 %_17, true, !dbg !13576
  br i1 %_16, label %bb15, label %bb19, !dbg !13576

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_23) #8, !dbg !13578
  %20 = zext i1 %19 to i8, !dbg !13578
  store i8 %20, ptr %_22, align 1, !dbg !13578
  %21 = load i8, ptr %_22, align 1, !dbg !13578, !range !1596, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !13578
  %_25 = zext i1 %22 to i64, !dbg !13578
  %23 = icmp eq i64 %_25, 0, !dbg !13578
  br i1 %23, label %bb23, label %bb22, !dbg !13578

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_19) #8, !dbg !13579
  %25 = zext i1 %24 to i8, !dbg !13579
  store i8 %25, ptr %_18, align 1, !dbg !13579
  %26 = load i8, ptr %_18, align 1, !dbg !13579, !range !1596, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !13579
  %_21 = zext i1 %27 to i64, !dbg !13579
  %28 = icmp eq i64 %_21, 0, !dbg !13579
  br i1 %28, label %bb19, label %bb18, !dbg !13579

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13583
  %30 = zext i1 %29 to i8, !dbg !13583
  store i8 %30, ptr %0, align 1, !dbg !13583
  br label %bb287, !dbg !13583

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13584
  %32 = zext i1 %31 to i8, !dbg !13584
  store i8 %32, ptr %0, align 1, !dbg !13584
  br label %bb287, !dbg !13584

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_37 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h5c4f03bd532c6fa2E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_37, label %bb36, label %bb45, !dbg !13574

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !13575
  %_27 = xor i1 %_28, true, !dbg !13576
  br i1 %_27, label %bb26, label %bb30, !dbg !13576

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_4a70e343dc779c31ae78142f428af841, i64 15) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_34) #8, !dbg !13578
  %35 = zext i1 %34 to i8, !dbg !13578
  store i8 %35, ptr %_33, align 1, !dbg !13578
  %36 = load i8, ptr %_33, align 1, !dbg !13578, !range !1596, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !13578
  %_36 = zext i1 %37 to i64, !dbg !13578
  %38 = icmp eq i64 %_36, 0, !dbg !13578
  br i1 %38, label %bb34, label %bb33, !dbg !13578

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_30) #8, !dbg !13579
  %40 = zext i1 %39 to i8, !dbg !13579
  store i8 %40, ptr %_29, align 1, !dbg !13579
  %41 = load i8, ptr %_29, align 1, !dbg !13579, !range !1596, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !13579
  %_32 = zext i1 %42 to i64, !dbg !13579
  %43 = icmp eq i64 %_32, 0, !dbg !13579
  br i1 %43, label %bb30, label %bb29, !dbg !13579

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13585
  %45 = zext i1 %44 to i8, !dbg !13585
  store i8 %45, ptr %0, align 1, !dbg !13585
  br label %bb287, !dbg !13585

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13586
  %47 = zext i1 %46 to i8, !dbg !13586
  store i8 %47, ptr %0, align 1, !dbg !13586
  br label %bb287, !dbg !13586

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_48 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h60298d1b479fdcc0E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_48, label %bb47, label %bb56, !dbg !13574

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !13575
  %_38 = xor i1 %_39, true, !dbg !13576
  br i1 %_38, label %bb37, label %bb41, !dbg !13576

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_dafaffa2078a5eff3d59803b86ffd622, i64 13) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_45) #8, !dbg !13578
  %50 = zext i1 %49 to i8, !dbg !13578
  store i8 %50, ptr %_44, align 1, !dbg !13578
  %51 = load i8, ptr %_44, align 1, !dbg !13578, !range !1596, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !13578
  %_47 = zext i1 %52 to i64, !dbg !13578
  %53 = icmp eq i64 %_47, 0, !dbg !13578
  br i1 %53, label %bb45, label %bb44, !dbg !13578

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_41) #8, !dbg !13579
  %55 = zext i1 %54 to i8, !dbg !13579
  store i8 %55, ptr %_40, align 1, !dbg !13579
  %56 = load i8, ptr %_40, align 1, !dbg !13579, !range !1596, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !13579
  %_43 = zext i1 %57 to i64, !dbg !13579
  %58 = icmp eq i64 %_43, 0, !dbg !13579
  br i1 %58, label %bb41, label %bb40, !dbg !13579

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13587
  %60 = zext i1 %59 to i8, !dbg !13587
  store i8 %60, ptr %0, align 1, !dbg !13587
  br label %bb287, !dbg !13587

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13588
  %62 = zext i1 %61 to i8, !dbg !13588
  store i8 %62, ptr %0, align 1, !dbg !13588
  br label %bb287, !dbg !13588

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_59 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17ha53957ca257edd98E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_59, label %bb58, label %bb67, !dbg !13574

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !13575
  %_49 = xor i1 %_50, true, !dbg !13576
  br i1 %_49, label %bb48, label %bb52, !dbg !13576

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_df690a2a46b93ddfad910ba9bbe39b79, i64 8) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_56) #8, !dbg !13578
  %65 = zext i1 %64 to i8, !dbg !13578
  store i8 %65, ptr %_55, align 1, !dbg !13578
  %66 = load i8, ptr %_55, align 1, !dbg !13578, !range !1596, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !13578
  %_58 = zext i1 %67 to i64, !dbg !13578
  %68 = icmp eq i64 %_58, 0, !dbg !13578
  br i1 %68, label %bb56, label %bb55, !dbg !13578

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_52) #8, !dbg !13579
  %70 = zext i1 %69 to i8, !dbg !13579
  store i8 %70, ptr %_51, align 1, !dbg !13579
  %71 = load i8, ptr %_51, align 1, !dbg !13579, !range !1596, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !13579
  %_54 = zext i1 %72 to i64, !dbg !13579
  %73 = icmp eq i64 %_54, 0, !dbg !13579
  br i1 %73, label %bb52, label %bb51, !dbg !13579

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13589
  %75 = zext i1 %74 to i8, !dbg !13589
  store i8 %75, ptr %0, align 1, !dbg !13589
  br label %bb287, !dbg !13589

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13590
  %77 = zext i1 %76 to i8, !dbg !13590
  store i8 %77, ptr %0, align 1, !dbg !13590
  br label %bb287, !dbg !13590

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_70 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h77ab9319e31421c0E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_70, label %bb69, label %bb78, !dbg !13574

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !13575
  %_60 = xor i1 %_61, true, !dbg !13576
  br i1 %_60, label %bb59, label %bb63, !dbg !13576

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_67) #8, !dbg !13578
  %80 = zext i1 %79 to i8, !dbg !13578
  store i8 %80, ptr %_66, align 1, !dbg !13578
  %81 = load i8, ptr %_66, align 1, !dbg !13578, !range !1596, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !13578
  %_69 = zext i1 %82 to i64, !dbg !13578
  %83 = icmp eq i64 %_69, 0, !dbg !13578
  br i1 %83, label %bb67, label %bb66, !dbg !13578

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_63) #8, !dbg !13579
  %85 = zext i1 %84 to i8, !dbg !13579
  store i8 %85, ptr %_62, align 1, !dbg !13579
  %86 = load i8, ptr %_62, align 1, !dbg !13579, !range !1596, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !13579
  %_65 = zext i1 %87 to i64, !dbg !13579
  %88 = icmp eq i64 %_65, 0, !dbg !13579
  br i1 %88, label %bb63, label %bb62, !dbg !13579

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13591
  %90 = zext i1 %89 to i8, !dbg !13591
  store i8 %90, ptr %0, align 1, !dbg !13591
  br label %bb287, !dbg !13591

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13592
  %92 = zext i1 %91 to i8, !dbg !13592
  store i8 %92, ptr %0, align 1, !dbg !13592
  br label %bb287, !dbg !13592

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_81 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hf5240df017a70ef3E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_81, label %bb80, label %bb89, !dbg !13574

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !13575
  %_71 = xor i1 %_72, true, !dbg !13576
  br i1 %_71, label %bb70, label %bb74, !dbg !13576

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_41a8ce9be0bffda31b3d408290af97da, i64 5) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_78) #8, !dbg !13578
  %95 = zext i1 %94 to i8, !dbg !13578
  store i8 %95, ptr %_77, align 1, !dbg !13578
  %96 = load i8, ptr %_77, align 1, !dbg !13578, !range !1596, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !13578
  %_80 = zext i1 %97 to i64, !dbg !13578
  %98 = icmp eq i64 %_80, 0, !dbg !13578
  br i1 %98, label %bb78, label %bb77, !dbg !13578

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_74) #8, !dbg !13579
  %100 = zext i1 %99 to i8, !dbg !13579
  store i8 %100, ptr %_73, align 1, !dbg !13579
  %101 = load i8, ptr %_73, align 1, !dbg !13579, !range !1596, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !13579
  %_76 = zext i1 %102 to i64, !dbg !13579
  %103 = icmp eq i64 %_76, 0, !dbg !13579
  br i1 %103, label %bb74, label %bb73, !dbg !13579

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13593
  %105 = zext i1 %104 to i8, !dbg !13593
  store i8 %105, ptr %0, align 1, !dbg !13593
  br label %bb287, !dbg !13593

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13594
  %107 = zext i1 %106 to i8, !dbg !13594
  store i8 %107, ptr %0, align 1, !dbg !13594
  br label %bb287, !dbg !13594

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_92 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17heb3c0c1a7f2e9cadE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_92, label %bb91, label %bb100, !dbg !13574

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !13575
  %_82 = xor i1 %_83, true, !dbg !13576
  br i1 %_82, label %bb81, label %bb85, !dbg !13576

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_54d135570180754451080559d9111855, i64 9) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_89) #8, !dbg !13578
  %110 = zext i1 %109 to i8, !dbg !13578
  store i8 %110, ptr %_88, align 1, !dbg !13578
  %111 = load i8, ptr %_88, align 1, !dbg !13578, !range !1596, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !13578
  %_91 = zext i1 %112 to i64, !dbg !13578
  %113 = icmp eq i64 %_91, 0, !dbg !13578
  br i1 %113, label %bb89, label %bb88, !dbg !13578

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_85) #8, !dbg !13579
  %115 = zext i1 %114 to i8, !dbg !13579
  store i8 %115, ptr %_84, align 1, !dbg !13579
  %116 = load i8, ptr %_84, align 1, !dbg !13579, !range !1596, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !13579
  %_87 = zext i1 %117 to i64, !dbg !13579
  %118 = icmp eq i64 %_87, 0, !dbg !13579
  br i1 %118, label %bb85, label %bb84, !dbg !13579

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13595
  %120 = zext i1 %119 to i8, !dbg !13595
  store i8 %120, ptr %0, align 1, !dbg !13595
  br label %bb287, !dbg !13595

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13596
  %122 = zext i1 %121 to i8, !dbg !13596
  store i8 %122, ptr %0, align 1, !dbg !13596
  br label %bb287, !dbg !13596

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_103 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h12661cfff675d5cbE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_103, label %bb102, label %bb111, !dbg !13574

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !13575
  %_93 = xor i1 %_94, true, !dbg !13576
  br i1 %_93, label %bb92, label %bb96, !dbg !13576

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_f42e391d754b8bfb22f215449ac9bf70, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_100) #8, !dbg !13578
  %125 = zext i1 %124 to i8, !dbg !13578
  store i8 %125, ptr %_99, align 1, !dbg !13578
  %126 = load i8, ptr %_99, align 1, !dbg !13578, !range !1596, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !13578
  %_102 = zext i1 %127 to i64, !dbg !13578
  %128 = icmp eq i64 %_102, 0, !dbg !13578
  br i1 %128, label %bb100, label %bb99, !dbg !13578

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_96) #8, !dbg !13579
  %130 = zext i1 %129 to i8, !dbg !13579
  store i8 %130, ptr %_95, align 1, !dbg !13579
  %131 = load i8, ptr %_95, align 1, !dbg !13579, !range !1596, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !13579
  %_98 = zext i1 %132 to i64, !dbg !13579
  %133 = icmp eq i64 %_98, 0, !dbg !13579
  br i1 %133, label %bb96, label %bb95, !dbg !13579

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13597
  %135 = zext i1 %134 to i8, !dbg !13597
  store i8 %135, ptr %0, align 1, !dbg !13597
  br label %bb287, !dbg !13597

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13598
  %137 = zext i1 %136 to i8, !dbg !13598
  store i8 %137, ptr %0, align 1, !dbg !13598
  br label %bb287, !dbg !13598

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h917f5a823d7084a9E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_114, label %bb113, label %bb122, !dbg !13574

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !13575
  %_104 = xor i1 %_105, true, !dbg !13576
  br i1 %_104, label %bb103, label %bb107, !dbg !13576

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3ace88701dbfa5797defbe569bd66cce, i64 5) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_111) #8, !dbg !13578
  %140 = zext i1 %139 to i8, !dbg !13578
  store i8 %140, ptr %_110, align 1, !dbg !13578
  %141 = load i8, ptr %_110, align 1, !dbg !13578, !range !1596, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !13578
  %_113 = zext i1 %142 to i64, !dbg !13578
  %143 = icmp eq i64 %_113, 0, !dbg !13578
  br i1 %143, label %bb111, label %bb110, !dbg !13578

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_107) #8, !dbg !13579
  %145 = zext i1 %144 to i8, !dbg !13579
  store i8 %145, ptr %_106, align 1, !dbg !13579
  %146 = load i8, ptr %_106, align 1, !dbg !13579, !range !1596, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !13579
  %_109 = zext i1 %147 to i64, !dbg !13579
  %148 = icmp eq i64 %_109, 0, !dbg !13579
  br i1 %148, label %bb107, label %bb106, !dbg !13579

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13599
  %150 = zext i1 %149 to i8, !dbg !13599
  store i8 %150, ptr %0, align 1, !dbg !13599
  br label %bb287, !dbg !13599

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13600
  %152 = zext i1 %151 to i8, !dbg !13600
  store i8 %152, ptr %0, align 1, !dbg !13600
  br label %bb287, !dbg !13600

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_125 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h53dab91b337a762aE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_125, label %bb124, label %bb133, !dbg !13574

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !13575
  %_115 = xor i1 %_116, true, !dbg !13576
  br i1 %_115, label %bb114, label %bb118, !dbg !13576

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ceacba38f9a100163241bf15528d8f0b, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_122) #8, !dbg !13578
  %155 = zext i1 %154 to i8, !dbg !13578
  store i8 %155, ptr %_121, align 1, !dbg !13578
  %156 = load i8, ptr %_121, align 1, !dbg !13578, !range !1596, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !13578
  %_124 = zext i1 %157 to i64, !dbg !13578
  %158 = icmp eq i64 %_124, 0, !dbg !13578
  br i1 %158, label %bb122, label %bb121, !dbg !13578

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_118) #8, !dbg !13579
  %160 = zext i1 %159 to i8, !dbg !13579
  store i8 %160, ptr %_117, align 1, !dbg !13579
  %161 = load i8, ptr %_117, align 1, !dbg !13579, !range !1596, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !13579
  %_120 = zext i1 %162 to i64, !dbg !13579
  %163 = icmp eq i64 %_120, 0, !dbg !13579
  br i1 %163, label %bb118, label %bb117, !dbg !13579

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13601
  %165 = zext i1 %164 to i8, !dbg !13601
  store i8 %165, ptr %0, align 1, !dbg !13601
  br label %bb287, !dbg !13601

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13602
  %167 = zext i1 %166 to i8, !dbg !13602
  store i8 %167, ptr %0, align 1, !dbg !13602
  br label %bb287, !dbg !13602

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_136 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h279c2165d7a1228eE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_136, label %bb135, label %bb144, !dbg !13574

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !13575
  %_126 = xor i1 %_127, true, !dbg !13576
  br i1 %_126, label %bb125, label %bb129, !dbg !13576

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_92edb757e61ffda4211bf210439c8bfe, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_133) #8, !dbg !13578
  %170 = zext i1 %169 to i8, !dbg !13578
  store i8 %170, ptr %_132, align 1, !dbg !13578
  %171 = load i8, ptr %_132, align 1, !dbg !13578, !range !1596, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !13578
  %_135 = zext i1 %172 to i64, !dbg !13578
  %173 = icmp eq i64 %_135, 0, !dbg !13578
  br i1 %173, label %bb133, label %bb132, !dbg !13578

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_129) #8, !dbg !13579
  %175 = zext i1 %174 to i8, !dbg !13579
  store i8 %175, ptr %_128, align 1, !dbg !13579
  %176 = load i8, ptr %_128, align 1, !dbg !13579, !range !1596, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !13579
  %_131 = zext i1 %177 to i64, !dbg !13579
  %178 = icmp eq i64 %_131, 0, !dbg !13579
  br i1 %178, label %bb129, label %bb128, !dbg !13579

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13603
  %180 = zext i1 %179 to i8, !dbg !13603
  store i8 %180, ptr %0, align 1, !dbg !13603
  br label %bb287, !dbg !13603

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13604
  %182 = zext i1 %181 to i8, !dbg !13604
  store i8 %182, ptr %0, align 1, !dbg !13604
  br label %bb287, !dbg !13604

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_147 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317hf4e635b0964631acE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_147, label %bb146, label %bb155, !dbg !13574

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !13575
  %_137 = xor i1 %_138, true, !dbg !13576
  br i1 %_137, label %bb136, label %bb140, !dbg !13576

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_5a7eac48c026860f717ab651c379a98d, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_144) #8, !dbg !13578
  %185 = zext i1 %184 to i8, !dbg !13578
  store i8 %185, ptr %_143, align 1, !dbg !13578
  %186 = load i8, ptr %_143, align 1, !dbg !13578, !range !1596, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !13578
  %_146 = zext i1 %187 to i64, !dbg !13578
  %188 = icmp eq i64 %_146, 0, !dbg !13578
  br i1 %188, label %bb144, label %bb143, !dbg !13578

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_140) #8, !dbg !13579
  %190 = zext i1 %189 to i8, !dbg !13579
  store i8 %190, ptr %_139, align 1, !dbg !13579
  %191 = load i8, ptr %_139, align 1, !dbg !13579, !range !1596, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !13579
  %_142 = zext i1 %192 to i64, !dbg !13579
  %193 = icmp eq i64 %_142, 0, !dbg !13579
  br i1 %193, label %bb140, label %bb139, !dbg !13579

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13605
  %195 = zext i1 %194 to i8, !dbg !13605
  store i8 %195, ptr %0, align 1, !dbg !13605
  br label %bb287, !dbg !13605

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13606
  %197 = zext i1 %196 to i8, !dbg !13606
  store i8 %197, ptr %0, align 1, !dbg !13606
  br label %bb287, !dbg !13606

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_158 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hfb5f6f7dfa6ca0f2E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_158, label %bb157, label %bb166, !dbg !13574

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !13575
  %_148 = xor i1 %_149, true, !dbg !13576
  br i1 %_148, label %bb147, label %bb151, !dbg !13576

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_eafdc2fc022de29bf3865126c27f395d, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_155) #8, !dbg !13578
  %200 = zext i1 %199 to i8, !dbg !13578
  store i8 %200, ptr %_154, align 1, !dbg !13578
  %201 = load i8, ptr %_154, align 1, !dbg !13578, !range !1596, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !13578
  %_157 = zext i1 %202 to i64, !dbg !13578
  %203 = icmp eq i64 %_157, 0, !dbg !13578
  br i1 %203, label %bb155, label %bb154, !dbg !13578

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_151) #8, !dbg !13579
  %205 = zext i1 %204 to i8, !dbg !13579
  store i8 %205, ptr %_150, align 1, !dbg !13579
  %206 = load i8, ptr %_150, align 1, !dbg !13579, !range !1596, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !13579
  %_153 = zext i1 %207 to i64, !dbg !13579
  %208 = icmp eq i64 %_153, 0, !dbg !13579
  br i1 %208, label %bb151, label %bb150, !dbg !13579

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13607
  %210 = zext i1 %209 to i8, !dbg !13607
  store i8 %210, ptr %0, align 1, !dbg !13607
  br label %bb287, !dbg !13607

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13608
  %212 = zext i1 %211 to i8, !dbg !13608
  store i8 %212, ptr %0, align 1, !dbg !13608
  br label %bb287, !dbg !13608

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_169 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h57a1885c5a74f8d5E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_169, label %bb168, label %bb177, !dbg !13574

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !13575
  %_159 = xor i1 %_160, true, !dbg !13576
  br i1 %_159, label %bb158, label %bb162, !dbg !13576

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c96d9278b59346ccfdcb09ad903ad7ac, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_166) #8, !dbg !13578
  %215 = zext i1 %214 to i8, !dbg !13578
  store i8 %215, ptr %_165, align 1, !dbg !13578
  %216 = load i8, ptr %_165, align 1, !dbg !13578, !range !1596, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !13578
  %_168 = zext i1 %217 to i64, !dbg !13578
  %218 = icmp eq i64 %_168, 0, !dbg !13578
  br i1 %218, label %bb166, label %bb165, !dbg !13578

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_162) #8, !dbg !13579
  %220 = zext i1 %219 to i8, !dbg !13579
  store i8 %220, ptr %_161, align 1, !dbg !13579
  %221 = load i8, ptr %_161, align 1, !dbg !13579, !range !1596, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !13579
  %_164 = zext i1 %222 to i64, !dbg !13579
  %223 = icmp eq i64 %_164, 0, !dbg !13579
  br i1 %223, label %bb162, label %bb161, !dbg !13579

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13609
  %225 = zext i1 %224 to i8, !dbg !13609
  store i8 %225, ptr %0, align 1, !dbg !13609
  br label %bb287, !dbg !13609

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13610
  %227 = zext i1 %226 to i8, !dbg !13610
  store i8 %227, ptr %0, align 1, !dbg !13610
  br label %bb287, !dbg !13610

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_180 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h4a9f49df492806b4E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_180, label %bb179, label %bb188, !dbg !13574

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !13575
  %_170 = xor i1 %_171, true, !dbg !13576
  br i1 %_170, label %bb169, label %bb173, !dbg !13576

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_29b2c604ae79ad34fd4794fe8fe1e55d, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_177) #8, !dbg !13578
  %230 = zext i1 %229 to i8, !dbg !13578
  store i8 %230, ptr %_176, align 1, !dbg !13578
  %231 = load i8, ptr %_176, align 1, !dbg !13578, !range !1596, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !13578
  %_179 = zext i1 %232 to i64, !dbg !13578
  %233 = icmp eq i64 %_179, 0, !dbg !13578
  br i1 %233, label %bb177, label %bb176, !dbg !13578

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_173) #8, !dbg !13579
  %235 = zext i1 %234 to i8, !dbg !13579
  store i8 %235, ptr %_172, align 1, !dbg !13579
  %236 = load i8, ptr %_172, align 1, !dbg !13579, !range !1596, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !13579
  %_175 = zext i1 %237 to i64, !dbg !13579
  %238 = icmp eq i64 %_175, 0, !dbg !13579
  br i1 %238, label %bb173, label %bb172, !dbg !13579

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13611
  %240 = zext i1 %239 to i8, !dbg !13611
  store i8 %240, ptr %0, align 1, !dbg !13611
  br label %bb287, !dbg !13611

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13612
  %242 = zext i1 %241 to i8, !dbg !13612
  store i8 %242, ptr %0, align 1, !dbg !13612
  br label %bb287, !dbg !13612

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h6f6a58d600154ff5E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_191, label %bb190, label %bb199, !dbg !13574

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_182 = trunc i8 %243 to i1, !dbg !13575
  %_181 = xor i1 %_182, true, !dbg !13576
  br i1 %_181, label %bb180, label %bb184, !dbg !13576

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_9cfed65a90167f569ceede92e32ecd41, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_188) #8, !dbg !13578
  %245 = zext i1 %244 to i8, !dbg !13578
  store i8 %245, ptr %_187, align 1, !dbg !13578
  %246 = load i8, ptr %_187, align 1, !dbg !13578, !range !1596, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !13578
  %_190 = zext i1 %247 to i64, !dbg !13578
  %248 = icmp eq i64 %_190, 0, !dbg !13578
  br i1 %248, label %bb188, label %bb187, !dbg !13578

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_184) #8, !dbg !13579
  %250 = zext i1 %249 to i8, !dbg !13579
  store i8 %250, ptr %_183, align 1, !dbg !13579
  %251 = load i8, ptr %_183, align 1, !dbg !13579, !range !1596, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !13579
  %_186 = zext i1 %252 to i64, !dbg !13579
  %253 = icmp eq i64 %_186, 0, !dbg !13579
  br i1 %253, label %bb184, label %bb183, !dbg !13579

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13613
  %255 = zext i1 %254 to i8, !dbg !13613
  store i8 %255, ptr %0, align 1, !dbg !13613
  br label %bb287, !dbg !13613

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13614
  %257 = zext i1 %256 to i8, !dbg !13614
  store i8 %257, ptr %0, align 1, !dbg !13614
  br label %bb287, !dbg !13614

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_202 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha8b7ad4ec7b18131E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_202, label %bb201, label %bb210, !dbg !13574

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_193 = trunc i8 %258 to i1, !dbg !13575
  %_192 = xor i1 %_193, true, !dbg !13576
  br i1 %_192, label %bb191, label %bb195, !dbg !13576

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_ef70afa07e97f03ea0d6b174f2b260dc, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_199) #8, !dbg !13578
  %260 = zext i1 %259 to i8, !dbg !13578
  store i8 %260, ptr %_198, align 1, !dbg !13578
  %261 = load i8, ptr %_198, align 1, !dbg !13578, !range !1596, !noundef !19
  %262 = trunc i8 %261 to i1, !dbg !13578
  %_201 = zext i1 %262 to i64, !dbg !13578
  %263 = icmp eq i64 %_201, 0, !dbg !13578
  br i1 %263, label %bb199, label %bb198, !dbg !13578

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_195) #8, !dbg !13579
  %265 = zext i1 %264 to i8, !dbg !13579
  store i8 %265, ptr %_194, align 1, !dbg !13579
  %266 = load i8, ptr %_194, align 1, !dbg !13579, !range !1596, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !13579
  %_197 = zext i1 %267 to i64, !dbg !13579
  %268 = icmp eq i64 %_197, 0, !dbg !13579
  br i1 %268, label %bb195, label %bb194, !dbg !13579

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13615
  %270 = zext i1 %269 to i8, !dbg !13615
  store i8 %270, ptr %0, align 1, !dbg !13615
  br label %bb287, !dbg !13615

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13616
  %272 = zext i1 %271 to i8, !dbg !13616
  store i8 %272, ptr %0, align 1, !dbg !13616
  br label %bb287, !dbg !13616

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_213 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h0fcfa6ac97ba8c9cE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_213, label %bb212, label %bb221, !dbg !13574

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_204 = trunc i8 %273 to i1, !dbg !13575
  %_203 = xor i1 %_204, true, !dbg !13576
  br i1 %_203, label %bb202, label %bb206, !dbg !13576

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_b5acc0dad1b60c33a9330540645b56db, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_210) #8, !dbg !13578
  %275 = zext i1 %274 to i8, !dbg !13578
  store i8 %275, ptr %_209, align 1, !dbg !13578
  %276 = load i8, ptr %_209, align 1, !dbg !13578, !range !1596, !noundef !19
  %277 = trunc i8 %276 to i1, !dbg !13578
  %_212 = zext i1 %277 to i64, !dbg !13578
  %278 = icmp eq i64 %_212, 0, !dbg !13578
  br i1 %278, label %bb210, label %bb209, !dbg !13578

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_206) #8, !dbg !13579
  %280 = zext i1 %279 to i8, !dbg !13579
  store i8 %280, ptr %_205, align 1, !dbg !13579
  %281 = load i8, ptr %_205, align 1, !dbg !13579, !range !1596, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !13579
  %_208 = zext i1 %282 to i64, !dbg !13579
  %283 = icmp eq i64 %_208, 0, !dbg !13579
  br i1 %283, label %bb206, label %bb205, !dbg !13579

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13617
  %285 = zext i1 %284 to i8, !dbg !13617
  store i8 %285, ptr %0, align 1, !dbg !13617
  br label %bb287, !dbg !13617

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13618
  %287 = zext i1 %286 to i8, !dbg !13618
  store i8 %287, ptr %0, align 1, !dbg !13618
  br label %bb287, !dbg !13618

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h1eba1b0287a5a06fE"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_224, label %bb223, label %bb232, !dbg !13574

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_215 = trunc i8 %288 to i1, !dbg !13575
  %_214 = xor i1 %_215, true, !dbg !13576
  br i1 %_214, label %bb213, label %bb217, !dbg !13576

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6ac50574536ff49aa367f62b88c020ad, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_221) #8, !dbg !13578
  %290 = zext i1 %289 to i8, !dbg !13578
  store i8 %290, ptr %_220, align 1, !dbg !13578
  %291 = load i8, ptr %_220, align 1, !dbg !13578, !range !1596, !noundef !19
  %292 = trunc i8 %291 to i1, !dbg !13578
  %_223 = zext i1 %292 to i64, !dbg !13578
  %293 = icmp eq i64 %_223, 0, !dbg !13578
  br i1 %293, label %bb221, label %bb220, !dbg !13578

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_217) #8, !dbg !13579
  %295 = zext i1 %294 to i8, !dbg !13579
  store i8 %295, ptr %_216, align 1, !dbg !13579
  %296 = load i8, ptr %_216, align 1, !dbg !13579, !range !1596, !noundef !19
  %297 = trunc i8 %296 to i1, !dbg !13579
  %_219 = zext i1 %297 to i64, !dbg !13579
  %298 = icmp eq i64 %_219, 0, !dbg !13579
  br i1 %298, label %bb217, label %bb216, !dbg !13579

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13619
  %300 = zext i1 %299 to i8, !dbg !13619
  store i8 %300, ptr %0, align 1, !dbg !13619
  br label %bb287, !dbg !13619

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13620
  %302 = zext i1 %301 to i8, !dbg !13620
  store i8 %302, ptr %0, align 1, !dbg !13620
  br label %bb287, !dbg !13620

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_235 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h85f784d622dedc24E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_235, label %bb234, label %bb243, !dbg !13574

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_226 = trunc i8 %303 to i1, !dbg !13575
  %_225 = xor i1 %_226, true, !dbg !13576
  br i1 %_225, label %bb224, label %bb228, !dbg !13576

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_84a60f40cc665e993380e8869e013c65, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_232) #8, !dbg !13578
  %305 = zext i1 %304 to i8, !dbg !13578
  store i8 %305, ptr %_231, align 1, !dbg !13578
  %306 = load i8, ptr %_231, align 1, !dbg !13578, !range !1596, !noundef !19
  %307 = trunc i8 %306 to i1, !dbg !13578
  %_234 = zext i1 %307 to i64, !dbg !13578
  %308 = icmp eq i64 %_234, 0, !dbg !13578
  br i1 %308, label %bb232, label %bb231, !dbg !13578

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_228) #8, !dbg !13579
  %310 = zext i1 %309 to i8, !dbg !13579
  store i8 %310, ptr %_227, align 1, !dbg !13579
  %311 = load i8, ptr %_227, align 1, !dbg !13579, !range !1596, !noundef !19
  %312 = trunc i8 %311 to i1, !dbg !13579
  %_230 = zext i1 %312 to i64, !dbg !13579
  %313 = icmp eq i64 %_230, 0, !dbg !13579
  br i1 %313, label %bb228, label %bb227, !dbg !13579

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13621
  %315 = zext i1 %314 to i8, !dbg !13621
  store i8 %315, ptr %0, align 1, !dbg !13621
  br label %bb287, !dbg !13621

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13622
  %317 = zext i1 %316 to i8, !dbg !13622
  store i8 %317, ptr %0, align 1, !dbg !13622
  br label %bb287, !dbg !13622

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_246 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h5325c90eb828c029E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_246, label %bb245, label %bb254, !dbg !13574

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_237 = trunc i8 %318 to i1, !dbg !13575
  %_236 = xor i1 %_237, true, !dbg !13576
  br i1 %_236, label %bb235, label %bb239, !dbg !13576

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_c1ee36a2ca5655f338c32dfb0848c1c2, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_243) #8, !dbg !13578
  %320 = zext i1 %319 to i8, !dbg !13578
  store i8 %320, ptr %_242, align 1, !dbg !13578
  %321 = load i8, ptr %_242, align 1, !dbg !13578, !range !1596, !noundef !19
  %322 = trunc i8 %321 to i1, !dbg !13578
  %_245 = zext i1 %322 to i64, !dbg !13578
  %323 = icmp eq i64 %_245, 0, !dbg !13578
  br i1 %323, label %bb243, label %bb242, !dbg !13578

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_239) #8, !dbg !13579
  %325 = zext i1 %324 to i8, !dbg !13579
  store i8 %325, ptr %_238, align 1, !dbg !13579
  %326 = load i8, ptr %_238, align 1, !dbg !13579, !range !1596, !noundef !19
  %327 = trunc i8 %326 to i1, !dbg !13579
  %_241 = zext i1 %327 to i64, !dbg !13579
  %328 = icmp eq i64 %_241, 0, !dbg !13579
  br i1 %328, label %bb239, label %bb238, !dbg !13579

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13623
  %330 = zext i1 %329 to i8, !dbg !13623
  store i8 %330, ptr %0, align 1, !dbg !13623
  br label %bb287, !dbg !13623

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13624
  %332 = zext i1 %331 to i8, !dbg !13624
  store i8 %332, ptr %0, align 1, !dbg !13624
  br label %bb287, !dbg !13624

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_257 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h17bc3289e07d2308E"(ptr align 8 %self) #8, !dbg !13574
  br i1 %_257, label %bb256, label %bb265, !dbg !13574

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_248 = trunc i8 %333 to i1, !dbg !13575
  %_247 = xor i1 %_248, true, !dbg !13576
  br i1 %_247, label %bb246, label %bb250, !dbg !13576

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_6c9c238293b27621b285d3f3f0315ab2, i64 6) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_254) #8, !dbg !13578
  %335 = zext i1 %334 to i8, !dbg !13578
  store i8 %335, ptr %_253, align 1, !dbg !13578
  %336 = load i8, ptr %_253, align 1, !dbg !13578, !range !1596, !noundef !19
  %337 = trunc i8 %336 to i1, !dbg !13578
  %_256 = zext i1 %337 to i64, !dbg !13578
  %338 = icmp eq i64 %_256, 0, !dbg !13578
  br i1 %338, label %bb254, label %bb253, !dbg !13578

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_250) #8, !dbg !13579
  %340 = zext i1 %339 to i8, !dbg !13579
  store i8 %340, ptr %_249, align 1, !dbg !13579
  %341 = load i8, ptr %_249, align 1, !dbg !13579, !range !1596, !noundef !19
  %342 = trunc i8 %341 to i1, !dbg !13579
  %_252 = zext i1 %342 to i64, !dbg !13579
  %343 = icmp eq i64 %_252, 0, !dbg !13579
  br i1 %343, label %bb250, label %bb249, !dbg !13579

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13625
  %345 = zext i1 %344 to i8, !dbg !13625
  store i8 %345, ptr %0, align 1, !dbg !13625
  br label %bb287, !dbg !13625

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13626
  %347 = zext i1 %346 to i8, !dbg !13626
  store i8 %347, ptr %0, align 1, !dbg !13626
  br label %bb287, !dbg !13626

bb265:                                            ; preds = %bb261, %bb254
  %_269 = load i64, ptr %self, align 8, !dbg !13627, !noundef !19
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3851e0a690244605E() #8, !dbg !13628
  store i64 %348, ptr %_273, align 8, !dbg !13628
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_271 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hdf829235e9fed8ccE(ptr align 8 %_273) #8, !dbg !13628
  %_270 = xor i64 %_271, -1, !dbg !13629
  %349 = and i64 %_269, %_270, !dbg !13627
  store i64 %349, ptr %extra_bits, align 8, !dbg !13627
  %350 = load i64, ptr %extra_bits, align 8, !dbg !13630, !noundef !19
  %351 = icmp eq i64 %350, 0, !dbg !13630
  br i1 %351, label %bb281, label %bb268, !dbg !13630

bb256:                                            ; preds = %bb254
  %352 = load i8, ptr %first, align 1, !dbg !13575, !range !1596, !noundef !19
  %_259 = trunc i8 %352 to i1, !dbg !13575
  %_258 = xor i1 %_259, true, !dbg !13576
  br i1 %_258, label %bb257, label %bb261, !dbg !13576

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !13577
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_d6e90771ba36bcbd7a76cdf267ebff76, i64 10) #8, !dbg !13578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_265) #8, !dbg !13578
  %354 = zext i1 %353 to i8, !dbg !13578
  store i8 %354, ptr %_264, align 1, !dbg !13578
  %355 = load i8, ptr %_264, align 1, !dbg !13578, !range !1596, !noundef !19
  %356 = trunc i8 %355 to i1, !dbg !13578
  %_267 = zext i1 %356 to i64, !dbg !13578
  %357 = icmp eq i64 %_267, 0, !dbg !13578
  br i1 %357, label %bb265, label %bb264, !dbg !13578

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %358 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_261) #8, !dbg !13579
  %359 = zext i1 %358 to i8, !dbg !13579
  store i8 %359, ptr %_260, align 1, !dbg !13579
  %360 = load i8, ptr %_260, align 1, !dbg !13579, !range !1596, !noundef !19
  %361 = trunc i8 %360 to i1, !dbg !13579
  %_263 = zext i1 %361 to i64, !dbg !13579
  %362 = icmp eq i64 %_263, 0, !dbg !13579
  br i1 %362, label %bb261, label %bb260, !dbg !13579

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13631
  %364 = zext i1 %363 to i8, !dbg !13631
  store i8 %364, ptr %0, align 1, !dbg !13631
  br label %bb287, !dbg !13631

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %365 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13632
  %366 = zext i1 %365 to i8, !dbg !13632
  store i8 %366, ptr %0, align 1, !dbg !13632
  br label %bb287, !dbg !13632

bb281:                                            ; preds = %bb276, %bb265
  %367 = load i8, ptr %first, align 1, !dbg !13633, !range !1596, !noundef !19
  %_288 = trunc i8 %367 to i1, !dbg !13633
  br i1 %_288, label %bb282, label %bb286, !dbg !13633

bb268:                                            ; preds = %bb265
  %368 = load i8, ptr %first, align 1, !dbg !13634, !range !1596, !noundef !19
  %_275 = trunc i8 %368 to i1, !dbg !13634
  %_274 = xor i1 %_275, true, !dbg !13635
  br i1 %_274, label %bb269, label %bb273, !dbg !13635

bb273:                                            ; preds = %bb269, %bb268
  store i8 0, ptr %first, align 1, !dbg !13636
; call core::fmt::Formatter::write_str
  %_281 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !13637
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %369 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_281) #8, !dbg !13637
  %370 = zext i1 %369 to i8, !dbg !13637
  store i8 %370, ptr %_280, align 1, !dbg !13637
  %371 = load i8, ptr %_280, align 1, !dbg !13637, !range !1596, !noundef !19
  %372 = trunc i8 %371 to i1, !dbg !13637
  %_283 = zext i1 %372 to i64, !dbg !13637
  %373 = icmp eq i64 %_283, 0, !dbg !13637
  br i1 %373, label %bb276, label %bb277, !dbg !13637

bb269:                                            ; preds = %bb268
; call core::fmt::Formatter::write_str
  %_277 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13638
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %374 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_277) #8, !dbg !13638
  %375 = zext i1 %374 to i8, !dbg !13638
  store i8 %375, ptr %_276, align 1, !dbg !13638
  %376 = load i8, ptr %_276, align 1, !dbg !13638, !range !1596, !noundef !19
  %377 = trunc i8 %376 to i1, !dbg !13638
  %_279 = zext i1 %377 to i64, !dbg !13638
  %378 = icmp eq i64 %_279, 0, !dbg !13638
  br i1 %378, label %bb273, label %bb272, !dbg !13638

bb272:                                            ; preds = %bb269
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13639
  %380 = zext i1 %379 to i8, !dbg !13639
  store i8 %380, ptr %0, align 1, !dbg !13639
  br label %bb287, !dbg !13639

bb276:                                            ; preds = %bb273
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_285 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13640
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %381 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_285) #8, !dbg !13640
  %382 = zext i1 %381 to i8, !dbg !13640
  store i8 %382, ptr %_284, align 1, !dbg !13640
  %383 = load i8, ptr %_284, align 1, !dbg !13640, !range !1596, !noundef !19
  %384 = trunc i8 %383 to i1, !dbg !13640
  %_287 = zext i1 %384 to i64, !dbg !13640
  %385 = icmp eq i64 %_287, 0, !dbg !13640
  br i1 %385, label %bb281, label %bb280, !dbg !13640

bb277:                                            ; preds = %bb273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13641
  %387 = zext i1 %386 to i8, !dbg !13641
  store i8 %387, ptr %0, align 1, !dbg !13641
  br label %bb287, !dbg !13641

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %388 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13642
  %389 = zext i1 %388 to i8, !dbg !13642
  store i8 %389, ptr %0, align 1, !dbg !13642
  br label %bb287, !dbg !13642

bb286:                                            ; preds = %bb282, %bb281
  store i8 0, ptr %0, align 1, !dbg !13643
  br label %bb287, !dbg !13581

bb282:                                            ; preds = %bb281
; call core::fmt::Formatter::write_str
  %_290 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !13644
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %390 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext %_290) #8, !dbg !13644
  %391 = zext i1 %390 to i8, !dbg !13644
  store i8 %391, ptr %_289, align 1, !dbg !13644
  %392 = load i8, ptr %_289, align 1, !dbg !13644, !range !1596, !noundef !19
  %393 = trunc i8 %392 to i1, !dbg !13644
  %_292 = zext i1 %393 to i64, !dbg !13644
  %394 = icmp eq i64 %_292, 0, !dbg !13644
  br i1 %394, label %bb286, label %bb285, !dbg !13644

bb285:                                            ; preds = %bb282
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %395 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13645
  %396 = zext i1 %395 to i8, !dbg !13645
  store i8 %396, ptr %0, align 1, !dbg !13645
  br label %bb287, !dbg !13645

bb6:                                              ; No predecessors!
  unreachable, !dbg !13579
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3cbcbd5279c46051E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13646 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13649, metadata !DIExpression()), !dbg !13651
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13650, metadata !DIExpression()), !dbg !13652
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13653
  ret i1 %0, !dbg !13654
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h385ca4ccfbd0f84eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13655 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13658, metadata !DIExpression()), !dbg !13660
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13659, metadata !DIExpression()), !dbg !13661
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13662
  ret i1 %0, !dbg !13663
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h101506af43901914E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13664 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13667, metadata !DIExpression()), !dbg !13669
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13668, metadata !DIExpression()), !dbg !13670
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13671
  ret i1 %0, !dbg !13672
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hddbd27d853e2bfc1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13673 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13676, metadata !DIExpression()), !dbg !13678
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13677, metadata !DIExpression()), !dbg !13679
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13680
  ret i1 %0, !dbg !13681
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3851e0a690244605E() unnamed_addr #0 !dbg !13682 {
start:
  %0 = alloca i64, align 8
  store i64 -4503599627366401, ptr %0, align 8, !dbg !13685
  %1 = load i64, ptr %0, align 8, !dbg !13686, !noundef !19
  ret i64 %1, !dbg !13686
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hdf829235e9fed8ccE(ptr align 8 %self) unnamed_addr #0 !dbg !13687 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13691, metadata !DIExpression()), !dbg !13692
  %0 = load i64, ptr %self, align 8, !dbg !13693, !noundef !19
  ret i64 %0, !dbg !13694
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h21fa40d96fd30d61E(i64 %bits) unnamed_addr #0 !dbg !13695 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13699, metadata !DIExpression()), !dbg !13700
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3851e0a690244605E() #8, !dbg !13701
  %_2 = and i64 %bits, %_4, !dbg !13702
  store i64 %_2, ptr %0, align 8, !dbg !13703
  %1 = load i64, ptr %0, align 8, !dbg !13704, !noundef !19
  ret i64 %1, !dbg !13704
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13705 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13709, metadata !DIExpression()), !dbg !13711
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13710, metadata !DIExpression()), !dbg !13712
  %_4 = load i64, ptr %self, align 8, !dbg !13713, !noundef !19
  %_3 = and i64 %_4, %other, !dbg !13714
  %0 = icmp eq i64 %_3, %other, !dbg !13714
  ret i1 %0, !dbg !13715
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h4e55b42624b2d86dE"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13716 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13721, metadata !DIExpression()), !dbg !13723
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13722, metadata !DIExpression()), !dbg !13724
  %_3 = or i64 %self, %other, !dbg !13725
  store i64 %_3, ptr %0, align 8, !dbg !13726
  %1 = load i64, ptr %0, align 8, !dbg !13727, !noundef !19
  ret i64 %1, !dbg !13727
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h19b1fbfc3b57de0bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13728 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13734, metadata !DIExpression()), !dbg !13736
  br i1 false, label %bb2, label %bb1, !dbg !13736

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13736, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13736
  %1 = zext i1 %_5 to i8, !dbg !13736
  store i8 %1, ptr %_2, align 1, !dbg !13736
  br label %bb3, !dbg !13736

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13736
  br label %bb3, !dbg !13736

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13736, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13736
  br i1 %3, label %bb4, label %bb5, !dbg !13736

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13736, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !13736
  %4 = icmp eq i64 %_7, 1, !dbg !13736
  %5 = zext i1 %4 to i8, !dbg !13736
  store i8 %5, ptr %0, align 1, !dbg !13736
  br label %bb6, !dbg !13736

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13736
  br label %bb6, !dbg !13736

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13737, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13737
  ret i1 %7, !dbg !13737
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17heed0e48860c1bf4bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13738 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13740, metadata !DIExpression()), !dbg !13742
  br i1 false, label %bb2, label %bb1, !dbg !13742

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13742, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13742
  %1 = zext i1 %_5 to i8, !dbg !13742
  store i8 %1, ptr %_2, align 1, !dbg !13742
  br label %bb3, !dbg !13742

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13742
  br label %bb3, !dbg !13742

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13742, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13742
  br i1 %3, label %bb4, label %bb5, !dbg !13742

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13742, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !13742
  %4 = icmp eq i64 %_7, 2, !dbg !13742
  %5 = zext i1 %4 to i8, !dbg !13742
  store i8 %5, ptr %0, align 1, !dbg !13742
  br label %bb6, !dbg !13742

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13742
  br label %bb6, !dbg !13742

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13743, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13743
  ret i1 %7, !dbg !13743
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hd898a03dfb3f734fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13744 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13746, metadata !DIExpression()), !dbg !13748
  br i1 false, label %bb2, label %bb1, !dbg !13748

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13748, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13748
  %1 = zext i1 %_5 to i8, !dbg !13748
  store i8 %1, ptr %_2, align 1, !dbg !13748
  br label %bb3, !dbg !13748

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13748
  br label %bb3, !dbg !13748

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13748, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13748
  br i1 %3, label %bb4, label %bb5, !dbg !13748

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13748, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !13748
  %4 = icmp eq i64 %_7, 4, !dbg !13748
  %5 = zext i1 %4 to i8, !dbg !13748
  store i8 %5, ptr %0, align 1, !dbg !13748
  br label %bb6, !dbg !13748

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13748
  br label %bb6, !dbg !13748

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13749, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13749
  ret i1 %7, !dbg !13749
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h5c4f03bd532c6fa2E"(ptr align 8 %self) unnamed_addr #0 !dbg !13750 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13752, metadata !DIExpression()), !dbg !13754
  br i1 false, label %bb2, label %bb1, !dbg !13754

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13754, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13754
  %1 = zext i1 %_5 to i8, !dbg !13754
  store i8 %1, ptr %_2, align 1, !dbg !13754
  br label %bb3, !dbg !13754

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13754
  br label %bb3, !dbg !13754

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13754, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13754
  br i1 %3, label %bb4, label %bb5, !dbg !13754

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13754, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !13754
  %4 = icmp eq i64 %_7, 8, !dbg !13754
  %5 = zext i1 %4 to i8, !dbg !13754
  store i8 %5, ptr %0, align 1, !dbg !13754
  br label %bb6, !dbg !13754

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13754
  br label %bb6, !dbg !13754

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13755, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13755
  ret i1 %7, !dbg !13755
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h60298d1b479fdcc0E"(ptr align 8 %self) unnamed_addr #0 !dbg !13756 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13758, metadata !DIExpression()), !dbg !13760
  br i1 false, label %bb2, label %bb1, !dbg !13760

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13760, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13760
  %1 = zext i1 %_5 to i8, !dbg !13760
  store i8 %1, ptr %_2, align 1, !dbg !13760
  br label %bb3, !dbg !13760

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13760
  br label %bb3, !dbg !13760

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13760, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13760
  br i1 %3, label %bb4, label %bb5, !dbg !13760

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13760, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !13760
  %4 = icmp eq i64 %_7, 16, !dbg !13760
  %5 = zext i1 %4 to i8, !dbg !13760
  store i8 %5, ptr %0, align 1, !dbg !13760
  br label %bb6, !dbg !13760

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13760
  br label %bb6, !dbg !13760

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13761, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13761
  ret i1 %7, !dbg !13761
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17ha53957ca257edd98E"(ptr align 8 %self) unnamed_addr #0 !dbg !13762 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13764, metadata !DIExpression()), !dbg !13766
  br i1 false, label %bb2, label %bb1, !dbg !13766

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13766, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13766
  %1 = zext i1 %_5 to i8, !dbg !13766
  store i8 %1, ptr %_2, align 1, !dbg !13766
  br label %bb3, !dbg !13766

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13766
  br label %bb3, !dbg !13766

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13766, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13766
  br i1 %3, label %bb4, label %bb5, !dbg !13766

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13766, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !13766
  %4 = icmp eq i64 %_7, 32, !dbg !13766
  %5 = zext i1 %4 to i8, !dbg !13766
  store i8 %5, ptr %0, align 1, !dbg !13766
  br label %bb6, !dbg !13766

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13766
  br label %bb6, !dbg !13766

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13767, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13767
  ret i1 %7, !dbg !13767
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h77ab9319e31421c0E"(ptr align 8 %self) unnamed_addr #0 !dbg !13768 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13770, metadata !DIExpression()), !dbg !13772
  br i1 false, label %bb2, label %bb1, !dbg !13772

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13772, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13772
  %1 = zext i1 %_5 to i8, !dbg !13772
  store i8 %1, ptr %_2, align 1, !dbg !13772
  br label %bb3, !dbg !13772

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13772
  br label %bb3, !dbg !13772

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13772, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13772
  br i1 %3, label %bb4, label %bb5, !dbg !13772

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13772, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !13772
  %4 = icmp eq i64 %_7, 64, !dbg !13772
  %5 = zext i1 %4 to i8, !dbg !13772
  store i8 %5, ptr %0, align 1, !dbg !13772
  br label %bb6, !dbg !13772

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13772
  br label %bb6, !dbg !13772

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13773, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13773
  ret i1 %7, !dbg !13773
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hf5240df017a70ef3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13774 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13776, metadata !DIExpression()), !dbg !13778
  br i1 false, label %bb2, label %bb1, !dbg !13778

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13778, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13778
  %1 = zext i1 %_5 to i8, !dbg !13778
  store i8 %1, ptr %_2, align 1, !dbg !13778
  br label %bb3, !dbg !13778

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13778
  br label %bb3, !dbg !13778

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13778, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13778
  br i1 %3, label %bb4, label %bb5, !dbg !13778

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13778, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !13778
  %4 = icmp eq i64 %_7, 128, !dbg !13778
  %5 = zext i1 %4 to i8, !dbg !13778
  store i8 %5, ptr %0, align 1, !dbg !13778
  br label %bb6, !dbg !13778

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13778
  br label %bb6, !dbg !13778

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13779, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13779
  ret i1 %7, !dbg !13779
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17heb3c0c1a7f2e9cadE"(ptr align 8 %self) unnamed_addr #0 !dbg !13780 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13782, metadata !DIExpression()), !dbg !13784
  br i1 false, label %bb2, label %bb1, !dbg !13784

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13784, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13784
  %1 = zext i1 %_5 to i8, !dbg !13784
  store i8 %1, ptr %_2, align 1, !dbg !13784
  br label %bb3, !dbg !13784

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13784
  br label %bb3, !dbg !13784

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13784, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13784
  br i1 %3, label %bb4, label %bb5, !dbg !13784

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13784, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !13784
  %4 = icmp eq i64 %_7, 256, !dbg !13784
  %5 = zext i1 %4 to i8, !dbg !13784
  store i8 %5, ptr %0, align 1, !dbg !13784
  br label %bb6, !dbg !13784

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13784
  br label %bb6, !dbg !13784

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13785, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13785
  ret i1 %7, !dbg !13785
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h12661cfff675d5cbE"(ptr align 8 %self) unnamed_addr #0 !dbg !13786 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13788, metadata !DIExpression()), !dbg !13790
  br i1 false, label %bb2, label %bb1, !dbg !13790

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13790, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13790
  %1 = zext i1 %_5 to i8, !dbg !13790
  store i8 %1, ptr %_2, align 1, !dbg !13790
  br label %bb3, !dbg !13790

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13790
  br label %bb3, !dbg !13790

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13790, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13790
  br i1 %3, label %bb4, label %bb5, !dbg !13790

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13790, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !13790
  %4 = icmp eq i64 %_7, 512, !dbg !13790
  %5 = zext i1 %4 to i8, !dbg !13790
  store i8 %5, ptr %0, align 1, !dbg !13790
  br label %bb6, !dbg !13790

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13790
  br label %bb6, !dbg !13790

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13791, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13791
  ret i1 %7, !dbg !13791
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h917f5a823d7084a9E"(ptr align 8 %self) unnamed_addr #0 !dbg !13792 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13794, metadata !DIExpression()), !dbg !13796
  br i1 false, label %bb2, label %bb1, !dbg !13796

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13796, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13796
  %1 = zext i1 %_5 to i8, !dbg !13796
  store i8 %1, ptr %_2, align 1, !dbg !13796
  br label %bb3, !dbg !13796

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13796
  br label %bb3, !dbg !13796

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13796, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13796
  br i1 %3, label %bb4, label %bb5, !dbg !13796

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13796, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !13796
  %4 = icmp eq i64 %_7, 1024, !dbg !13796
  %5 = zext i1 %4 to i8, !dbg !13796
  store i8 %5, ptr %0, align 1, !dbg !13796
  br label %bb6, !dbg !13796

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13796
  br label %bb6, !dbg !13796

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13797, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13797
  ret i1 %7, !dbg !13797
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h53dab91b337a762aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13798 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13800, metadata !DIExpression()), !dbg !13802
  br i1 false, label %bb2, label %bb1, !dbg !13802

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13802, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13802
  %1 = zext i1 %_5 to i8, !dbg !13802
  store i8 %1, ptr %_2, align 1, !dbg !13802
  br label %bb3, !dbg !13802

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13802
  br label %bb3, !dbg !13802

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13802, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13802
  br i1 %3, label %bb4, label %bb5, !dbg !13802

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13802, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !13802
  %4 = icmp eq i64 %_7, 2048, !dbg !13802
  %5 = zext i1 %4 to i8, !dbg !13802
  store i8 %5, ptr %0, align 1, !dbg !13802
  br label %bb6, !dbg !13802

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13802
  br label %bb6, !dbg !13802

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13803, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13803
  ret i1 %7, !dbg !13803
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h279c2165d7a1228eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13804 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13806, metadata !DIExpression()), !dbg !13808
  br i1 false, label %bb2, label %bb1, !dbg !13808

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13808, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13808
  %1 = zext i1 %_5 to i8, !dbg !13808
  store i8 %1, ptr %_2, align 1, !dbg !13808
  br label %bb3, !dbg !13808

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13808
  br label %bb3, !dbg !13808

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13808, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13808
  br i1 %3, label %bb4, label %bb5, !dbg !13808

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13808, !noundef !19
  %_7 = and i64 %_8, 4503599627370496, !dbg !13808
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !13808
  %5 = zext i1 %4 to i8, !dbg !13808
  store i8 %5, ptr %0, align 1, !dbg !13808
  br label %bb6, !dbg !13808

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13808
  br label %bb6, !dbg !13808

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13809, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13809
  ret i1 %7, !dbg !13809
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317hf4e635b0964631acE"(ptr align 8 %self) unnamed_addr #0 !dbg !13810 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13812, metadata !DIExpression()), !dbg !13814
  br i1 false, label %bb2, label %bb1, !dbg !13814

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13814, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13814
  %1 = zext i1 %_5 to i8, !dbg !13814
  store i8 %1, ptr %_2, align 1, !dbg !13814
  br label %bb3, !dbg !13814

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13814
  br label %bb3, !dbg !13814

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13814, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13814
  br i1 %3, label %bb4, label %bb5, !dbg !13814

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13814, !noundef !19
  %_7 = and i64 %_8, 9007199254740992, !dbg !13814
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !13814
  %5 = zext i1 %4 to i8, !dbg !13814
  store i8 %5, ptr %0, align 1, !dbg !13814
  br label %bb6, !dbg !13814

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13814
  br label %bb6, !dbg !13814

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13815, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13815
  ret i1 %7, !dbg !13815
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hfb5f6f7dfa6ca0f2E"(ptr align 8 %self) unnamed_addr #0 !dbg !13816 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13818, metadata !DIExpression()), !dbg !13820
  br i1 false, label %bb2, label %bb1, !dbg !13820

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13820, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13820
  %1 = zext i1 %_5 to i8, !dbg !13820
  store i8 %1, ptr %_2, align 1, !dbg !13820
  br label %bb3, !dbg !13820

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13820
  br label %bb3, !dbg !13820

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13820, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13820
  br i1 %3, label %bb4, label %bb5, !dbg !13820

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13820, !noundef !19
  %_7 = and i64 %_8, 18014398509481984, !dbg !13820
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !13820
  %5 = zext i1 %4 to i8, !dbg !13820
  store i8 %5, ptr %0, align 1, !dbg !13820
  br label %bb6, !dbg !13820

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13820
  br label %bb6, !dbg !13820

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13821, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13821
  ret i1 %7, !dbg !13821
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h57a1885c5a74f8d5E"(ptr align 8 %self) unnamed_addr #0 !dbg !13822 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13824, metadata !DIExpression()), !dbg !13826
  br i1 false, label %bb2, label %bb1, !dbg !13826

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13826, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13826
  %1 = zext i1 %_5 to i8, !dbg !13826
  store i8 %1, ptr %_2, align 1, !dbg !13826
  br label %bb3, !dbg !13826

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13826
  br label %bb3, !dbg !13826

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13826, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13826
  br i1 %3, label %bb4, label %bb5, !dbg !13826

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13826, !noundef !19
  %_7 = and i64 %_8, 36028797018963968, !dbg !13826
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !13826
  %5 = zext i1 %4 to i8, !dbg !13826
  store i8 %5, ptr %0, align 1, !dbg !13826
  br label %bb6, !dbg !13826

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13826
  br label %bb6, !dbg !13826

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13827, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13827
  ret i1 %7, !dbg !13827
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h4a9f49df492806b4E"(ptr align 8 %self) unnamed_addr #0 !dbg !13828 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13830, metadata !DIExpression()), !dbg !13832
  br i1 false, label %bb2, label %bb1, !dbg !13832

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13832, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13832
  %1 = zext i1 %_5 to i8, !dbg !13832
  store i8 %1, ptr %_2, align 1, !dbg !13832
  br label %bb3, !dbg !13832

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13832
  br label %bb3, !dbg !13832

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13832, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13832
  br i1 %3, label %bb4, label %bb5, !dbg !13832

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13832, !noundef !19
  %_7 = and i64 %_8, 72057594037927936, !dbg !13832
  %4 = icmp eq i64 %_7, 72057594037927936, !dbg !13832
  %5 = zext i1 %4 to i8, !dbg !13832
  store i8 %5, ptr %0, align 1, !dbg !13832
  br label %bb6, !dbg !13832

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13832
  br label %bb6, !dbg !13832

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13833, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13833
  ret i1 %7, !dbg !13833
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h6f6a58d600154ff5E"(ptr align 8 %self) unnamed_addr #0 !dbg !13834 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13836, metadata !DIExpression()), !dbg !13838
  br i1 false, label %bb2, label %bb1, !dbg !13838

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13838, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13838
  %1 = zext i1 %_5 to i8, !dbg !13838
  store i8 %1, ptr %_2, align 1, !dbg !13838
  br label %bb3, !dbg !13838

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13838
  br label %bb3, !dbg !13838

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13838, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13838
  br i1 %3, label %bb4, label %bb5, !dbg !13838

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13838, !noundef !19
  %_7 = and i64 %_8, 144115188075855872, !dbg !13838
  %4 = icmp eq i64 %_7, 144115188075855872, !dbg !13838
  %5 = zext i1 %4 to i8, !dbg !13838
  store i8 %5, ptr %0, align 1, !dbg !13838
  br label %bb6, !dbg !13838

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13838
  br label %bb6, !dbg !13838

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13839, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13839
  ret i1 %7, !dbg !13839
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha8b7ad4ec7b18131E"(ptr align 8 %self) unnamed_addr #0 !dbg !13840 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13842, metadata !DIExpression()), !dbg !13844
  br i1 false, label %bb2, label %bb1, !dbg !13844

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13844, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13844
  %1 = zext i1 %_5 to i8, !dbg !13844
  store i8 %1, ptr %_2, align 1, !dbg !13844
  br label %bb3, !dbg !13844

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13844
  br label %bb3, !dbg !13844

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13844, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13844
  br i1 %3, label %bb4, label %bb5, !dbg !13844

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13844, !noundef !19
  %_7 = and i64 %_8, 288230376151711744, !dbg !13844
  %4 = icmp eq i64 %_7, 288230376151711744, !dbg !13844
  %5 = zext i1 %4 to i8, !dbg !13844
  store i8 %5, ptr %0, align 1, !dbg !13844
  br label %bb6, !dbg !13844

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13844
  br label %bb6, !dbg !13844

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13845, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13845
  ret i1 %7, !dbg !13845
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h0fcfa6ac97ba8c9cE"(ptr align 8 %self) unnamed_addr #0 !dbg !13846 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13848, metadata !DIExpression()), !dbg !13850
  br i1 false, label %bb2, label %bb1, !dbg !13850

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13850, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13850
  %1 = zext i1 %_5 to i8, !dbg !13850
  store i8 %1, ptr %_2, align 1, !dbg !13850
  br label %bb3, !dbg !13850

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13850
  br label %bb3, !dbg !13850

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13850, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13850
  br i1 %3, label %bb4, label %bb5, !dbg !13850

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13850, !noundef !19
  %_7 = and i64 %_8, 576460752303423488, !dbg !13850
  %4 = icmp eq i64 %_7, 576460752303423488, !dbg !13850
  %5 = zext i1 %4 to i8, !dbg !13850
  store i8 %5, ptr %0, align 1, !dbg !13850
  br label %bb6, !dbg !13850

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13850
  br label %bb6, !dbg !13850

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13851, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13851
  ret i1 %7, !dbg !13851
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h1eba1b0287a5a06fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13852 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13854, metadata !DIExpression()), !dbg !13856
  br i1 false, label %bb2, label %bb1, !dbg !13856

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13856, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13856
  %1 = zext i1 %_5 to i8, !dbg !13856
  store i8 %1, ptr %_2, align 1, !dbg !13856
  br label %bb3, !dbg !13856

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13856
  br label %bb3, !dbg !13856

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13856, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13856
  br i1 %3, label %bb4, label %bb5, !dbg !13856

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13856, !noundef !19
  %_7 = and i64 %_8, 1152921504606846976, !dbg !13856
  %4 = icmp eq i64 %_7, 1152921504606846976, !dbg !13856
  %5 = zext i1 %4 to i8, !dbg !13856
  store i8 %5, ptr %0, align 1, !dbg !13856
  br label %bb6, !dbg !13856

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13856
  br label %bb6, !dbg !13856

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13857, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13857
  ret i1 %7, !dbg !13857
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h85f784d622dedc24E"(ptr align 8 %self) unnamed_addr #0 !dbg !13858 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13860, metadata !DIExpression()), !dbg !13862
  br i1 false, label %bb2, label %bb1, !dbg !13862

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13862, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13862
  %1 = zext i1 %_5 to i8, !dbg !13862
  store i8 %1, ptr %_2, align 1, !dbg !13862
  br label %bb3, !dbg !13862

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13862
  br label %bb3, !dbg !13862

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13862, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13862
  br i1 %3, label %bb4, label %bb5, !dbg !13862

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13862, !noundef !19
  %_7 = and i64 %_8, 2305843009213693952, !dbg !13862
  %4 = icmp eq i64 %_7, 2305843009213693952, !dbg !13862
  %5 = zext i1 %4 to i8, !dbg !13862
  store i8 %5, ptr %0, align 1, !dbg !13862
  br label %bb6, !dbg !13862

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13862
  br label %bb6, !dbg !13862

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13863, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13863
  ret i1 %7, !dbg !13863
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h5325c90eb828c029E"(ptr align 8 %self) unnamed_addr #0 !dbg !13864 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13866, metadata !DIExpression()), !dbg !13868
  br i1 false, label %bb2, label %bb1, !dbg !13868

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13868, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13868
  %1 = zext i1 %_5 to i8, !dbg !13868
  store i8 %1, ptr %_2, align 1, !dbg !13868
  br label %bb3, !dbg !13868

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13868
  br label %bb3, !dbg !13868

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13868, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13868
  br i1 %3, label %bb4, label %bb5, !dbg !13868

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13868, !noundef !19
  %_7 = and i64 %_8, 4611686018427387904, !dbg !13868
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !13868
  %5 = zext i1 %4 to i8, !dbg !13868
  store i8 %5, ptr %0, align 1, !dbg !13868
  br label %bb6, !dbg !13868

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13868
  br label %bb6, !dbg !13868

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13869, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13869
  ret i1 %7, !dbg !13869
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h17bc3289e07d2308E"(ptr align 8 %self) unnamed_addr #0 !dbg !13870 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13872, metadata !DIExpression()), !dbg !13874
  br i1 false, label %bb2, label %bb1, !dbg !13874

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13874, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13874
  %1 = zext i1 %_5 to i8, !dbg !13874
  store i8 %1, ptr %_2, align 1, !dbg !13874
  br label %bb3, !dbg !13874

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13874
  br label %bb3, !dbg !13874

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13874, !range !1596, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13874
  br i1 %3, label %bb4, label %bb5, !dbg !13874

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13874, !noundef !19
  %_7 = and i64 %_8, -9223372036854775808, !dbg !13874
  %4 = icmp eq i64 %_7, -9223372036854775808, !dbg !13874
  %5 = zext i1 %4 to i8, !dbg !13874
  store i8 %5, ptr %0, align 1, !dbg !13874
  br label %bb6, !dbg !13874

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13874
  br label %bb6, !dbg !13874

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13875, !range !1596, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13875
  ret i1 %7, !dbg !13875
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h61fe92f991abe948E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13876 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13881, metadata !DIExpression()), !dbg !13883
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13882, metadata !DIExpression()), !dbg !13883
  store ptr %self, ptr %_6, align 8, !dbg !13884
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_51c708f532f8bd3b460099dd591760ff, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13883
  ret i1 %0, !dbg !13885
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h92ac07e9c9ee96c4E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13886 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13892, metadata !DIExpression()), !dbg !13894
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13893, metadata !DIExpression()), !dbg !13894
  store ptr %self, ptr %_6, align 8, !dbg !13895
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8 %f, ptr align 1 @alloc_a8ce44ce3845b24ba5dfeef8cfda2d65, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13894
  ret i1 %0, !dbg !13896
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h4003de7f6e431a09E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13897 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13903, metadata !DIExpression()), !dbg !13905
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13904, metadata !DIExpression()), !dbg !13905
  %0 = load i8, ptr %self, align 1, !dbg !13905, !range !7745, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !13905
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13905

bb2:                                              ; preds = %start
  unreachable, !dbg !13905

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13905
  store ptr @alloc_e813fda33c33e38665803c55f01a1a57, ptr %1, align 8, !dbg !13905
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13905
  store i64 3, ptr %2, align 8, !dbg !13905
  br label %bb6, !dbg !13906

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13905
  store ptr @alloc_da1d77dfe6c47b0702ad778dd22ebff8, ptr %3, align 8, !dbg !13905
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13905
  store i64 3, ptr %4, align 8, !dbg !13905
  br label %bb6, !dbg !13906

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13905
  store ptr @alloc_460442126579dd15a4cc4f66a722a171, ptr %5, align 8, !dbg !13905
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13905
  store i64 5, ptr %6, align 8, !dbg !13905
  br label %bb6, !dbg !13906

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13905
  store ptr @alloc_c80e08efdaead885d3a45381e5cd20f1, ptr %7, align 8, !dbg !13905
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13905
  store i64 4, ptr %8, align 8, !dbg !13905
  br label %bb6, !dbg !13906

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13905
  %10 = load ptr, ptr %9, align 8, !dbg !13905, !nonnull !19, !align !1571, !noundef !19
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13905
  %12 = load i64, ptr %11, align 8, !dbg !13905, !noundef !19
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13905
  ret i1 %13, !dbg !13907
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h8258560c74c813ebE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13908 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13925, metadata !DIExpression()), !dbg !13933
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13926, metadata !DIExpression()), !dbg !13933
  store ptr @alloc_2b5f13e3e381e4ce480fe877b2654bbe, ptr %names.dbg.spill, align 8, !dbg !13933
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !13927, metadata !DIExpression()), !dbg !13934
  %0 = load i32, ptr %self, align 4, !dbg !13935, !noundef !19
  store i32 %0, ptr %_8, align 4, !dbg !13935
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !13936
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !13936
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !13937
  %3 = load i64, ptr %2, align 4, !dbg !13937, !noundef !19
  store i64 %3, ptr %_14, align 8, !dbg !13937
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !13938
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !13938
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !13939
  %6 = load i64, ptr %5, align 4, !dbg !13939, !noundef !19
  store i64 %6, ptr %_20, align 8, !dbg !13939
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !13940
  %8 = load i16, ptr %7, align 4, !dbg !13940, !noundef !19
  store i16 %8, ptr %_23, align 2, !dbg !13940
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !13941
  %10 = load i16, ptr %9, align 2, !dbg !13941, !noundef !19
  store i16 %10, ptr %_27, align 2, !dbg !13941
  store ptr %_27, ptr %_26, align 8, !dbg !13941
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !13934
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !13934
  store ptr %_8, ptr %12, align 8, !dbg !13934
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !13934
  store ptr @vtable.K, ptr %13, align 8, !dbg !13934
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !13934
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !13934
  store ptr %_11, ptr %15, align 8, !dbg !13934
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !13934
  store ptr @vtable.L, ptr %16, align 8, !dbg !13934
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !13934
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !13934
  store ptr %_14, ptr %18, align 8, !dbg !13934
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !13934
  store ptr @vtable.f, ptr %19, align 8, !dbg !13934
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !13934
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !13934
  store ptr %_17, ptr %21, align 8, !dbg !13934
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !13934
  store ptr @vtable.M, ptr %22, align 8, !dbg !13934
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !13934
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !13934
  store ptr %_20, ptr %24, align 8, !dbg !13934
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !13934
  store ptr @vtable.f, ptr %25, align 8, !dbg !13934
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !13934
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !13934
  store ptr %_23, ptr %27, align 8, !dbg !13934
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !13934
  store ptr @vtable.b, ptr %28, align 8, !dbg !13934
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !13934
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !13934
  store ptr %_26, ptr %30, align 8, !dbg !13934
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !13934
  store ptr @vtable.n, ptr %31, align 8, !dbg !13934
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !13934
  store ptr %_5, ptr %32, align 8, !dbg !13934
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !13934
  store i64 7, ptr %33, align 8, !dbg !13934
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !13931, metadata !DIExpression()), !dbg !13942
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hef29fc5037e9eb3cE(ptr align 8 %f, ptr align 1 @alloc_e5e0822bae167f253a4cb2947d762ec0, i64 16, ptr align 8 @alloc_2b5f13e3e381e4ce480fe877b2654bbe, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !13942
  ret i1 %34, !dbg !13943
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hee3dcd7888befd27E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13944 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13951, metadata !DIExpression()), !dbg !13953
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13952, metadata !DIExpression()), !dbg !13953
  %0 = load i16, ptr %self, align 2, !dbg !13954, !noundef !19
  store i16 %0, ptr %_7, align 2, !dbg !13954
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !13955
  %2 = load i64, ptr %1, align 2, !dbg !13955, !noundef !19
  store i64 %2, ptr %_12, align 8, !dbg !13955
  store ptr %_12, ptr %_11, align 8, !dbg !13955
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h8ae96c39b7aa1261E(ptr align 8 %f, ptr align 1 @alloc_e935021b2c7ba681913f048554e1c5c1, i64 22, ptr align 1 @alloc_2024958bb37f15a1794a32079e00722f, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc_bd79480061b020810849620981049cb4, i64 4, ptr align 1 %_11, ptr align 8 @vtable.3) #8, !dbg !13953
  ret i1 %3, !dbg !13956
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0444cfb99c240845E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13957 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13963, metadata !DIExpression()), !dbg !13965
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13964, metadata !DIExpression()), !dbg !13965
  %_4 = load i8, ptr %self, align 1, !dbg !13965, !range !3183, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !13965

bb2:                                              ; preds = %start
  unreachable, !dbg !13965

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13965
  store ptr @alloc_ed571738fca5c0da22b89e04bb9ebe9a, ptr %0, align 8, !dbg !13965
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13965
  store i64 5, ptr %1, align 8, !dbg !13965
  br label %bb6, !dbg !13966

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13965
  store ptr @alloc_1f0cb997af4f3e81a37f09e897bba0b3, ptr %2, align 8, !dbg !13965
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13965
  store i64 5, ptr %3, align 8, !dbg !13965
  br label %bb6, !dbg !13966

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13965
  store ptr @alloc_e85c31827ed554be766c198415c741b5, ptr %4, align 8, !dbg !13965
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13965
  store i64 5, ptr %5, align 8, !dbg !13965
  br label %bb6, !dbg !13966

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13965
  store ptr @alloc_2b7001d9e7e041cffc3e8ea213d6350c, ptr %6, align 8, !dbg !13965
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13965
  store i64 5, ptr %7, align 8, !dbg !13965
  br label %bb6, !dbg !13966

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13965
  %9 = load ptr, ptr %8, align 8, !dbg !13965, !nonnull !19, !align !1571, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13965
  %11 = load i64, ptr %10, align 8, !dbg !13965, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !13965
  ret i1 %12, !dbg !13967
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hdcdabe45190f8a7bE"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17hb13461d508d8b20bE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17h3291fbb276689019E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hbeb8e651fd2f809cE(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h1cb1a13e067490d6E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hcd024a23899bed53E(ptr align 8, ptr) unnamed_addr #0

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h121685f0bd3428f6E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h546a545ed19e07f7E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h08e1aba76b1c06abE(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h71767835f4e87ed7E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h3fec090e04a8d9e2E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h8bfa2e9223c7e4a2E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h8dae69749bf3c377E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h04ef4c863faf69deE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h0c0917c16a84cc24E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h625724b56576f797E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h9d9136ba0b6afa57E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9e1f8f9e6c8a32e8E"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17hd0df995a10fc3e64E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctpop.i64(i64) #2

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h771057849d273458E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17h8a88516327cd5722E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h1bcd03c0baed8fd1E(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h8248f5fa32b5ec28E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17he923e1e11b761fefE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h1000acebcc74556dE(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h719ae7ae92426a11E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hc29236e085fb283cE"(i64, i64) unnamed_addr #0

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h365f2284260ade31E"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h08721f605e09d0b0E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17h84e26550b6f673b4E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17he43cb3d3f2390aabE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17hdc2270cecfbb3c78E(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17hfc6f8d9228d8dac9E(ptr align 2) unnamed_addr #0

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h4df076899a0c09a3E(ptr align 8, ptr) unnamed_addr #1

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hcb701ea0b32c1f78E(ptr align 8) unnamed_addr #0

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17h9dc439079ada2e8cE(i64, i64, ptr align 8) unnamed_addr #3

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hfa95c0b1e437c54dE(ptr align 2) unnamed_addr #0

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfff9e7aca76695b5E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h32365a2b47fc0ce3E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h2443c20e213b1292E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h26fe30f7f4c9fadaE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h8ae96c39b7aa1261E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1c39e02aefd796cE"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hedb555af9a71a79aE"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h684a2b61453c98e2E"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h43b522ccc9ac6afbE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h2eac34ace697da67E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h9f8c0af1e3efca65E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h442781ef0c4c5cb6E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17hec20e550da67dccdE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17hd39bdd1efa0eae01E"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3ee62ecdc5c365cE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hef29fc5037e9eb3cE(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h09a1d014bb475cf8E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #6 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { memory(inaccessiblemem: readwrite) }

!llvm.module.flags = !{!775, !776, !777}
!llvm.dbg.cu = !{!778}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !19, identifier: "bad5f78cbfc0a134df12ccf9410afc58")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !14, file: !2, size: 64, align: 64, elements: !16, templateParams: !19, identifier: "239117bd6487b76a366cccdd564e5727")
!14 = !DINamespace(name: "addr", scope: !15)
!15 = !DINamespace(name: "x86_64", scope: null)
!16 = !{!17}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !13, file: !2, baseType: !18, size: 64, align: 64)
!18 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!19 = !{}
!20 = !DIGlobalVariableExpression(var: !21, expr: !DIExpression())
!21 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !22, isLocal: true, isDefinition: true)
!22 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !23, vtableHolder: !28, templateParams: !19, identifier: "3cf80bf3f05e83e79c482de05b82f69a")
!23 = !{!24, !25, !26, !27}
!24 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !22, file: !2, baseType: !6, size: 64, align: 64)
!25 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !22, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!26 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !22, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !22, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!28 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !29, size: 64, align: 64, dwarfAddressSpace: 0)
!29 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !30, file: !2, size: 128, align: 32, elements: !32, templateParams: !63, identifier: "70a931648e60bf3ef3c563f9d9f17148")
!30 = !DINamespace(name: "idt", scope: !31)
!31 = !DINamespace(name: "structures", scope: !15)
!32 = !{!33, !35, !36, !40, !41, !43, !44}
!33 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !29, file: !2, baseType: !34, size: 16, align: 16)
!34 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!35 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !29, file: !2, baseType: !34, size: 16, align: 16, offset: 16)
!36 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !29, file: !2, baseType: !37, size: 16, align: 16, offset: 32)
!37 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !30, file: !2, size: 16, align: 16, elements: !38, templateParams: !19, identifier: "f08f0d89c88887a250d1d1a8b88a591")
!38 = !{!39}
!39 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !37, file: !2, baseType: !34, size: 16, align: 16)
!40 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !29, file: !2, baseType: !34, size: 16, align: 16, offset: 48)
!41 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !29, file: !2, baseType: !42, size: 32, align: 32, offset: 64)
!42 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!43 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !29, file: !2, baseType: !42, size: 32, align: 32, offset: 96)
!44 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !29, file: !2, baseType: !45, align: 8, offset: 128)
!45 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !48, identifier: "478274c50e622797dab82b651135faa8")
!46 = !DINamespace(name: "marker", scope: !47)
!47 = !DINamespace(name: "core", scope: null)
!48 = !{!49}
!49 = !DITemplateTypeParameter(name: "T", type: !50)
!50 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !51, size: 64, align: 64, dwarfAddressSpace: 0)
!51 = !DISubroutineType(types: !52)
!52 = !{null, !53}
!53 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !30, file: !2, size: 320, align: 64, elements: !54, templateParams: !19, identifier: "d9a876ab5f9bf679c1acbdf8c0e90304")
!54 = !{!55}
!55 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !53, file: !2, baseType: !56, size: 320, align: 64)
!56 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !30, file: !2, size: 320, align: 64, elements: !57, templateParams: !19, identifier: "b395fc8a40cf495f85001eb594e0064a")
!57 = !{!58, !59, !60, !61, !62}
!58 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !56, file: !2, baseType: !13, size: 64, align: 64)
!59 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !56, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!60 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !56, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!61 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !56, file: !2, baseType: !13, size: 64, align: 64, offset: 192)
!62 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !56, file: !2, baseType: !18, size: 64, align: 64, offset: 256)
!63 = !{!64}
!64 = !DITemplateTypeParameter(name: "F", type: !50)
!65 = !DIGlobalVariableExpression(var: !66, expr: !DIExpression())
!66 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !67, isLocal: true, isDefinition: true)
!67 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !68, vtableHolder: !73, templateParams: !19, identifier: "1b08b7a4e7385b895c167827c053e0d5")
!68 = !{!69, !70, !71, !72}
!69 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !67, file: !2, baseType: !6, size: 64, align: 64)
!70 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!71 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!72 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !67, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!73 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!74 = !DIGlobalVariableExpression(var: !75, expr: !DIExpression())
!75 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !76, isLocal: true, isDefinition: true)
!76 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !77, vtableHolder: !82, templateParams: !19, identifier: "d0a81cb29ad72e11e8a12466ad9557b8")
!77 = !{!78, !79, !80, !81}
!78 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !76, file: !2, baseType: !6, size: 64, align: 64)
!79 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !76, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!80 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !76, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!81 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !76, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!82 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!83 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !84, file: !2, size: 64, align: 64, elements: !86, templateParams: !19, identifier: "34338a3d0ef8da705b45824ce95e61fd")
!84 = !DINamespace(name: "page_table", scope: !85)
!85 = !DINamespace(name: "paging", scope: !31)
!86 = !{!87}
!87 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !83, file: !2, baseType: !18, size: 64, align: 64)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !19, identifier: "6dca3741075b06363ee00b19d2b2f8f5")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !14, file: !2, size: 64, align: 64, elements: !97, templateParams: !19, identifier: "9d0dc1ade4fda5f71e3472baef49ae79")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !18, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !19, identifier: "81153a0f9bf217145dbdf23eed97303")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !19, identifier: "1c46a498dd7b956f4c3a670fdfba5262")
!108 = !DINamespace(name: "fmt", scope: !47)
!109 = !{!110, !122, !177}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64, offset: 128)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !19, identifier: "d76b83877ddcb5cca61caf6bdca727ac")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !19, identifier: "857c99401054bcaa39f98e6e0c6d74b")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::v1::Argument]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !19, identifier: "d25d924bb8d51dd413c49dbfa1f11f1")
!124 = !DINamespace(name: "option", scope: !47)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !19, identifier: "759788f84997b99f6bc91fe0c57058ba", discriminator: !176)
!127 = !{!128, !172}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !19, templateParams: !130, identifier: "82efcd94523cf9c0b17ac37e82724639")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::v1::Argument]", file: !2, size: 128, align: 64, elements: !133, templateParams: !19, identifier: "de3ba5e1dd56fab311eb54a28d6cb95f")
!133 = !{!134, !171}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 448, align: 64, elements: !139, templateParams: !19, identifier: "9bee5132fe724679d94d9aaa78899300")
!137 = !DINamespace(name: "v1", scope: !138)
!138 = !DINamespace(name: "rt", scope: !108)
!139 = !{!140, !141}
!140 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 384)
!141 = !DIDerivedType(tag: DW_TAG_member, name: "format", scope: !136, file: !2, baseType: !142, size: 384, align: 64)
!142 = !DICompositeType(tag: DW_TAG_structure_type, name: "FormatSpec", scope: !137, file: !2, size: 384, align: 64, elements: !143, templateParams: !19, identifier: "65fce75b527475dfcd89c81174c5b112")
!143 = !{!144, !146, !153, !154, !170}
!144 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !142, file: !2, baseType: !145, size: 32, align: 32, offset: 288)
!145 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!146 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !142, file: !2, baseType: !147, size: 8, align: 8, offset: 320)
!147 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !148)
!148 = !{!149, !150, !151, !152}
!149 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!150 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!151 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!152 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!153 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !142, file: !2, baseType: !42, size: 32, align: 32, offset: 256)
!154 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !142, file: !2, baseType: !155, size: 128, align: 64)
!155 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !156, templateParams: !19, identifier: "eb274483ac6a1a818973f8ef56806ce6")
!156 = !{!157}
!157 = !DICompositeType(tag: DW_TAG_variant_part, scope: !155, file: !2, size: 128, align: 64, elements: !158, templateParams: !19, identifier: "1383065eb0a1d3eb5559cfa60c22a70d", discriminator: !169)
!158 = !{!159, !163, !167}
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !157, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 0)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !155, file: !2, size: 128, align: 64, elements: !161, templateParams: !19, identifier: "284bf6fbe777a447ca6ded9ea5417274")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !157, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 1)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !155, file: !2, size: 128, align: 64, elements: !165, templateParams: !19, identifier: "47998f14b9dfef6b1e659ae3b3c1ad7f")
!165 = !{!166}
!166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !164, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !157, file: !2, baseType: !168, size: 128, align: 64, extraData: i64 2)
!168 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !155, file: !2, size: 128, align: 64, elements: !19, identifier: "a9ac2edd79b7a2c052d84739de651359")
!169 = !DIDerivedType(tag: DW_TAG_member, scope: !155, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!170 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !142, file: !2, baseType: !155, size: 128, align: 64, offset: 128)
!171 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !173, size: 128, align: 64)
!173 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !174, templateParams: !130, identifier: "ecb4a60835a68b86ac55d46be42b6cd5")
!174 = !{!175}
!175 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !173, file: !2, baseType: !132, size: 128, align: 64)
!176 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!177 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !178, size: 128, align: 64, offset: 256)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::ArgumentV1]", file: !2, size: 128, align: 64, elements: !179, templateParams: !19, identifier: "1ef2a88983c14e17bd3824c1adc5cb")
!179 = !{!180, !242}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "ArgumentV1", scope: !108, file: !2, size: 128, align: 64, elements: !183, templateParams: !19, identifier: "4e3593181d4a3fd7c7588e4c93e285e5")
!183 = !{!184, !188}
!184 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !182, file: !2, baseType: !185, size: 64, align: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::{extern#0}::Opaque", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !187, file: !2, align: 8, elements: !19, identifier: "9d957b9cbc95a5d52c57994d133a21d2")
!187 = !DINamespace(name: "{extern#0}", scope: !108)
!188 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !182, file: !2, baseType: !189, size: 64, align: 64, offset: 64)
!189 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !190, size: 64, align: 64, dwarfAddressSpace: 0)
!190 = !DISubroutineType(types: !191)
!191 = !{!192, !185, !210}
!192 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !193, file: !2, size: 8, align: 8, elements: !194, templateParams: !19, identifier: "b7fb26f737e54d12fa01aa3853cdbeae")
!193 = !DINamespace(name: "result", scope: !47)
!194 = !{!195}
!195 = !DICompositeType(tag: DW_TAG_variant_part, scope: !192, file: !2, size: 8, align: 8, elements: !196, templateParams: !19, identifier: "a92bdd2eb05472a8bda434c249c29302", discriminator: !209)
!196 = !{!197, !205}
!197 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !195, file: !2, baseType: !198, size: 8, align: 8, extraData: i64 0)
!198 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !192, file: !2, size: 8, align: 8, elements: !199, templateParams: !201, identifier: "bb2249fac7fb973c2c787a4c375e7dc3")
!199 = !{!200}
!200 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !198, file: !2, baseType: !7, align: 8, offset: 8)
!201 = !{!202, !203}
!202 = !DITemplateTypeParameter(name: "T", type: !7)
!203 = !DITemplateTypeParameter(name: "E", type: !204)
!204 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !19, identifier: "db1174efc0a2f975f4813d5134979630")
!205 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !195, file: !2, baseType: !206, size: 8, align: 8, extraData: i64 1)
!206 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !192, file: !2, size: 8, align: 8, elements: !207, templateParams: !201, identifier: "eb015aef3c84d8cf3918a665d11906a1")
!207 = !{!208}
!208 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !206, file: !2, baseType: !204, align: 8, offset: 8)
!209 = !DIDerivedType(tag: DW_TAG_member, scope: !192, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!210 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !212, templateParams: !19, identifier: "4518b2a8833c3639e2a18f19d8d2d035")
!212 = !{!213, !214, !215, !216, !230, !231}
!213 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !211, file: !2, baseType: !42, size: 32, align: 32, offset: 384)
!214 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !211, file: !2, baseType: !145, size: 32, align: 32, offset: 416)
!215 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !211, file: !2, baseType: !147, size: 8, align: 8, offset: 448)
!216 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 128)
!217 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !218, templateParams: !19, identifier: "e509e62aca398ad985d4d7108c999fce")
!218 = !{!219}
!219 = !DICompositeType(tag: DW_TAG_variant_part, scope: !217, file: !2, size: 128, align: 64, elements: !220, templateParams: !19, identifier: "b800028c0f41e5f65055b3206ca16e40", discriminator: !229)
!220 = !{!221, !225}
!221 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !219, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 0)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !217, file: !2, size: 128, align: 64, elements: !19, templateParams: !223, identifier: "c64b01d4e9024c6089607fba201241ac")
!223 = !{!224}
!224 = !DITemplateTypeParameter(name: "T", type: !9)
!225 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !219, file: !2, baseType: !226, size: 128, align: 64, extraData: i64 1)
!226 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !217, file: !2, size: 128, align: 64, elements: !227, templateParams: !223, identifier: "d909f9aede69ded5e6a3f34da3cb5ef3")
!227 = !{!228}
!228 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !226, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!229 = !DIDerivedType(tag: DW_TAG_member, scope: !217, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!230 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 256)
!231 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !211, file: !2, baseType: !232, size: 128, align: 64)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !233, templateParams: !19, identifier: "f9270966a9fda351195f72d6edc0f59a")
!233 = !{!234, !237}
!234 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !232, file: !2, baseType: !235, size: 64, align: 64)
!235 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !236, size: 64, align: 64, dwarfAddressSpace: 0)
!236 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !19, identifier: "26797fbb1ceb902d1b523adeae52178")
!237 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !232, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !239, size: 64, align: 64, dwarfAddressSpace: 0)
!239 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !240)
!240 = !{!241}
!241 = !DISubrange(count: 3, lowerBound: 0)
!242 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !178, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!243 = !DIGlobalVariableExpression(var: !244, expr: !DIExpression())
!244 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !245, isLocal: true, isDefinition: true)
!245 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !246, vtableHolder: !34, templateParams: !19, identifier: "3914ec840925ffb88d79f3c7d20c2078")
!246 = !{!247, !248, !249, !250}
!247 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !245, file: !2, baseType: !6, size: 64, align: 64)
!248 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!249 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!250 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !245, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!251 = !DIGlobalVariableExpression(var: !252, expr: !DIExpression())
!252 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !253, isLocal: true, isDefinition: true)
!253 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !254, vtableHolder: !259, templateParams: !19, identifier: "a7e80060bf927b29b5c1c7e31e0bd75b")
!254 = !{!255, !256, !257, !258}
!255 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !253, file: !2, baseType: !6, size: 64, align: 64)
!256 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!257 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!258 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !253, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!259 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !15, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !260)
!260 = !{!261, !262, !263, !264}
!261 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!262 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!263 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!264 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!265 = !DIGlobalVariableExpression(var: !266, expr: !DIExpression())
!266 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !267, isLocal: true, isDefinition: true)
!267 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !268, vtableHolder: !37, templateParams: !19, identifier: "9e049d21d1292dd6a28e1cc5f7357fcc")
!268 = !{!269, !270, !271, !272}
!269 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !267, file: !2, baseType: !6, size: 64, align: 64)
!270 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!271 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!272 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !267, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!273 = !DIGlobalVariableExpression(var: !274, expr: !DIExpression())
!274 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !275, isLocal: true, isDefinition: true)
!275 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !276, vtableHolder: !13, templateParams: !19, identifier: "3f9902d8a7860f966260004d8acef77c")
!276 = !{!277, !278, !279, !280}
!277 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !275, file: !2, baseType: !6, size: 64, align: 64)
!278 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!279 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!280 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !275, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!281 = !DIGlobalVariableExpression(var: !282, expr: !DIExpression())
!282 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !283, isLocal: true, isDefinition: true)
!283 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !284, vtableHolder: !18, templateParams: !19, identifier: "c754d1de9801452d1e4a757ed9fefd9")
!284 = !{!285, !286, !287, !288}
!285 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !283, file: !2, baseType: !6, size: 64, align: 64)
!286 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!287 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!288 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !283, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!289 = !DIGlobalVariableExpression(var: !290, expr: !DIExpression())
!290 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !291, isLocal: true, isDefinition: true)
!291 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !292, vtableHolder: !297, templateParams: !19, identifier: "49cfb9c55ab8bb2ca49f4b8961debcdd")
!292 = !{!293, !294, !295, !296}
!293 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !291, file: !2, baseType: !6, size: 64, align: 64)
!294 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!295 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!296 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !291, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!297 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !298, file: !2, size: 64, align: 64, elements: !300, templateParams: !19, identifier: "6777718c51ad2ef1dee2eda482ed144e")
!298 = !DINamespace(name: "fmt", scope: !299)
!299 = !DINamespace(name: "{impl#11}", scope: !30)
!300 = !{!301}
!301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !297, file: !2, baseType: !18, size: 64, align: 64)
!302 = !DIGlobalVariableExpression(var: !303, expr: !DIExpression())
!303 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !304, isLocal: true, isDefinition: true)
!304 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !305, vtableHolder: !310, templateParams: !19, identifier: "54d2a8d44f5c82ae1dec8428b06d8176")
!305 = !{!306, !307, !308, !309}
!306 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !304, file: !2, baseType: !6, size: 64, align: 64)
!307 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!308 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!309 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !304, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!310 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!311 = !DIGlobalVariableExpression(var: !312, expr: !DIExpression())
!312 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !313, isLocal: true, isDefinition: true)
!313 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !314, vtableHolder: !319, templateParams: !19, identifier: "5a7ae56bda139665fd0fd34842301b52")
!314 = !{!315, !316, !317, !318}
!315 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !313, file: !2, baseType: !6, size: 64, align: 64)
!316 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!317 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!318 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !313, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!319 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !30, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !320)
!320 = !{!321, !322, !323}
!321 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!322 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!323 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!324 = !DIGlobalVariableExpression(var: !325, expr: !DIExpression())
!325 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17hc1f9d6666d0b3c60E", scope: !326, file: !327, line: 486, type: !328, isLocal: true, isDefinition: true, align: 64)
!326 = !DINamespace(name: "mapper", scope: !85)
!327 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!328 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !329, templateParams: !19, identifier: "798b34ebead859ce69e9d03c9b35a225")
!329 = !{!330}
!330 = !DICompositeType(tag: DW_TAG_variant_part, scope: !328, file: !2, size: 128, align: 64, elements: !331, templateParams: !19, identifier: "9a1d717f346257b95013a7172794ce60", discriminator: !346)
!331 = !{!332, !342}
!332 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !330, file: !2, baseType: !333, size: 128, align: 64, extraData: i64 0)
!333 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !328, file: !2, size: 128, align: 64, elements: !19, templateParams: !334, identifier: "3a1635ea2ae46dd17ad763afe55cb8e1")
!334 = !{!335}
!335 = !DITemplateTypeParameter(name: "T", type: !336)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !337, templateParams: !19, identifier: "58cbc34fef4d5a10568547eb7d1bbfb1")
!337 = !{!338, !341}
!338 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !336, file: !2, baseType: !339, size: 64, align: 64)
!339 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !340, size: 64, align: 64, dwarfAddressSpace: 0)
!340 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !19, identifier: "927406dbf656657021f6081694371db0")
!341 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !336, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !330, file: !2, baseType: !343, size: 128, align: 64)
!343 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !328, file: !2, size: 128, align: 64, elements: !344, templateParams: !334, identifier: "a9c997888cab8cdcb0fb96e252194950")
!344 = !{!345}
!345 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !343, file: !2, baseType: !336, size: 128, align: 64)
!346 = !DIDerivedType(tag: DW_TAG_member, scope: !328, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!347 = !DIGlobalVariableExpression(var: !348, expr: !DIExpression())
!348 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !349, isLocal: true, isDefinition: true)
!349 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !350, vtableHolder: !355, templateParams: !19, identifier: "4cefc037a00e1aab9f27a4ab381d3d67")
!350 = !{!351, !352, !353, !354}
!351 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !349, file: !2, baseType: !6, size: 64, align: 64)
!352 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!353 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!354 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !349, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!355 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !14, file: !2, size: 64, align: 64, elements: !356, templateParams: !19, identifier: "743169f5828f83ec316b720d9a641914")
!356 = !{!357}
!357 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !355, file: !2, baseType: !18, size: 64, align: 64)
!358 = !DIGlobalVariableExpression(var: !359, expr: !DIExpression())
!359 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !360, isLocal: true, isDefinition: true)
!360 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !361, vtableHolder: !366, templateParams: !19, identifier: "7631cce8785ffe69d7cd2744fe72436a")
!361 = !{!362, !363, !364, !365}
!362 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !360, file: !2, baseType: !6, size: 64, align: 64)
!363 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!364 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!365 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !360, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!366 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !84, file: !2, size: 64, align: 64, elements: !367, templateParams: !19, identifier: "108bcafb31c255dd6c7493337f86e061")
!367 = !{!368}
!368 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !366, file: !2, baseType: !18, size: 64, align: 64)
!369 = !DIGlobalVariableExpression(var: !370, expr: !DIExpression())
!370 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !371, isLocal: true, isDefinition: true)
!371 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !372, vtableHolder: !377, templateParams: !19, identifier: "fed6c2083bc785487dc57aeeca481272")
!372 = !{!373, !374, !375, !376}
!373 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !371, file: !2, baseType: !6, size: 64, align: 64)
!374 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!375 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!376 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !371, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!377 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!378 = !DIGlobalVariableExpression(var: !379, expr: !DIExpression())
!379 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !380, isLocal: true, isDefinition: true)
!380 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !381, vtableHolder: !386, templateParams: !19, identifier: "f17f4bf4536dcb5e406e9a4e00b11c6b")
!381 = !{!382, !383, !384, !385}
!382 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !380, file: !2, baseType: !6, size: 64, align: 64)
!383 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!384 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!385 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !380, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!386 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !387, size: 64, align: 64, dwarfAddressSpace: 0)
!387 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !388, file: !2, size: 16, align: 16, elements: !390, templateParams: !19, identifier: "cc9fe00c2493e435c78a975b895c68d")
!388 = !DINamespace(name: "tlb", scope: !389)
!389 = !DINamespace(name: "instructions", scope: !15)
!390 = !{!391}
!391 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !387, file: !2, baseType: !34, size: 16, align: 16)
!392 = !DIGlobalVariableExpression(var: !393, expr: !DIExpression())
!393 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !394, isLocal: true, isDefinition: true)
!394 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !395, vtableHolder: !400, templateParams: !19, identifier: "397d38cdfa7b3ee9e5ca0ad30c176f92")
!395 = !{!396, !397, !398, !399}
!396 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !394, file: !2, baseType: !6, size: 64, align: 64)
!397 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!398 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!399 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !394, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!400 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !34, size: 64, align: 64, dwarfAddressSpace: 0)
!401 = !DIGlobalVariableExpression(var: !402, expr: !DIExpression())
!402 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !403, isLocal: true, isDefinition: true)
!403 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !404, vtableHolder: !409, templateParams: !19, identifier: "70c3db0d87e68f786e30133d4eed2ad4")
!404 = !{!405, !406, !407, !408}
!405 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !403, file: !2, baseType: !6, size: 64, align: 64)
!406 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!407 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!408 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !403, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!409 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !42, size: 64, align: 64, dwarfAddressSpace: 0)
!410 = !DIGlobalVariableExpression(var: !411, expr: !DIExpression())
!411 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !412, isLocal: true, isDefinition: true)
!412 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !413, vtableHolder: !418, templateParams: !19, identifier: "a95378254495c099d6574febdb23663c")
!413 = !{!414, !415, !416, !417}
!414 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !412, file: !2, baseType: !6, size: 64, align: 64)
!415 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!416 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!417 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !412, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!418 = !DICompositeType(tag: DW_TAG_array_type, baseType: !18, size: 512, align: 64, elements: !419)
!419 = !{!420}
!420 = !DISubrange(count: 8, lowerBound: 0)
!421 = !DIGlobalVariableExpression(var: !422, expr: !DIExpression())
!422 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !423, isLocal: true, isDefinition: true)
!423 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !424, vtableHolder: !429, templateParams: !19, identifier: "64008b1f854be91a226c6688c563b8d0")
!424 = !{!425, !426, !427, !428}
!425 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !423, file: !2, baseType: !6, size: 64, align: 64)
!426 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!427 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!428 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !423, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!429 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!430 = !DIGlobalVariableExpression(var: !431, expr: !DIExpression())
!431 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !432, isLocal: true, isDefinition: true)
!432 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !433, vtableHolder: !29, templateParams: !19, identifier: "f91da450698107ee6783cd304bca60ab")
!433 = !{!434, !435, !436, !437}
!434 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !432, file: !2, baseType: !6, size: 64, align: 64)
!435 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!436 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!437 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !432, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!438 = !DIGlobalVariableExpression(var: !439, expr: !DIExpression())
!439 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !440, isLocal: true, isDefinition: true)
!440 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !441, vtableHolder: !446, templateParams: !19, identifier: "c16630cb0939471fe4a747680872925a")
!441 = !{!442, !443, !444, !445}
!442 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !440, file: !2, baseType: !6, size: 64, align: 64)
!443 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!444 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !440, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!446 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !30, file: !2, size: 128, align: 32, elements: !447, templateParams: !462, identifier: "d9acc2e6ff6af56abec6b1c817727694")
!447 = !{!448, !449, !450, !451, !452, !453, !454}
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !446, file: !2, baseType: !34, size: 16, align: 16)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !446, file: !2, baseType: !34, size: 16, align: 16, offset: 16)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !446, file: !2, baseType: !37, size: 16, align: 16, offset: 32)
!451 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !446, file: !2, baseType: !34, size: 16, align: 16, offset: 48)
!452 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !446, file: !2, baseType: !42, size: 32, align: 32, offset: 64)
!453 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !446, file: !2, baseType: !42, size: 32, align: 32, offset: 96)
!454 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !446, file: !2, baseType: !455, align: 8, offset: 128)
!455 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !456, identifier: "fe9756dbc95afe505e41fd48acaf6a13")
!456 = !{!457}
!457 = !DITemplateTypeParameter(name: "T", type: !458)
!458 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !459, size: 64, align: 64, dwarfAddressSpace: 0)
!459 = !DISubroutineType(types: !460)
!460 = !{!461, !53, !18}
!461 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!462 = !{!463}
!463 = !DITemplateTypeParameter(name: "F", type: !458)
!464 = !DIGlobalVariableExpression(var: !465, expr: !DIExpression())
!465 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !466, isLocal: true, isDefinition: true)
!466 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !467, vtableHolder: !472, templateParams: !19, identifier: "6c5f5397b41e92a575524937bfa1255c")
!467 = !{!468, !469, !470, !471}
!468 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !466, file: !2, baseType: !6, size: 64, align: 64)
!469 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!470 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !466, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!472 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !30, file: !2, size: 128, align: 32, elements: !473, templateParams: !487, identifier: "8806b7410cebb0e93823fc777cb017ef")
!473 = !{!474, !475, !476, !477, !478, !479, !480}
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !472, file: !2, baseType: !34, size: 16, align: 16)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !472, file: !2, baseType: !34, size: 16, align: 16, offset: 16)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !472, file: !2, baseType: !37, size: 16, align: 16, offset: 32)
!477 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !472, file: !2, baseType: !34, size: 16, align: 16, offset: 48)
!478 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !472, file: !2, baseType: !42, size: 32, align: 32, offset: 64)
!479 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !472, file: !2, baseType: !42, size: 32, align: 32, offset: 96)
!480 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !472, file: !2, baseType: !481, align: 8, offset: 128)
!481 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !482, identifier: "75f191a8d44c41fe54d9bf5245f5ca0f")
!482 = !{!483}
!483 = !DITemplateTypeParameter(name: "T", type: !484)
!484 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !485, size: 64, align: 64, dwarfAddressSpace: 0)
!485 = !DISubroutineType(types: !486)
!486 = !{null, !53, !18}
!487 = !{!488}
!488 = !DITemplateTypeParameter(name: "F", type: !484)
!489 = !DIGlobalVariableExpression(var: !490, expr: !DIExpression())
!490 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !491, isLocal: true, isDefinition: true)
!491 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !492, vtableHolder: !497, templateParams: !19, identifier: "702ab358b3ebaee4e2e9b9a96172dca5")
!492 = !{!493, !494, !495, !496}
!493 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !491, file: !2, baseType: !6, size: 64, align: 64)
!494 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!495 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !491, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !30, file: !2, size: 128, align: 32, elements: !498, templateParams: !515, identifier: "cd2785b24348350097d0d22522b319f9")
!498 = !{!499, !500, !501, !502, !503, !504, !505}
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !497, file: !2, baseType: !34, size: 16, align: 16)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !497, file: !2, baseType: !34, size: 16, align: 16, offset: 16)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !497, file: !2, baseType: !37, size: 16, align: 16, offset: 32)
!502 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !497, file: !2, baseType: !34, size: 16, align: 16, offset: 48)
!503 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !497, file: !2, baseType: !42, size: 32, align: 32, offset: 64)
!504 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !497, file: !2, baseType: !42, size: 32, align: 32, offset: 96)
!505 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !497, file: !2, baseType: !506, align: 8, offset: 128)
!506 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !507, identifier: "ab8cc3d871ce2efb97f4572c01acde0e")
!507 = !{!508}
!508 = !DITemplateTypeParameter(name: "T", type: !509)
!509 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !510, size: 64, align: 64, dwarfAddressSpace: 0)
!510 = !DISubroutineType(types: !511)
!511 = !{null, !53, !512}
!512 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !30, file: !2, size: 64, align: 64, elements: !513, templateParams: !19, identifier: "1f7163a5c8fee47d681395106ba20e8")
!513 = !{!514}
!514 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !512, file: !2, baseType: !18, size: 64, align: 64)
!515 = !{!516}
!516 = !DITemplateTypeParameter(name: "F", type: !509)
!517 = !DIGlobalVariableExpression(var: !518, expr: !DIExpression())
!518 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !519, isLocal: true, isDefinition: true)
!519 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !520, vtableHolder: !525, templateParams: !19, identifier: "79e0d6da5d975b362e0424001aca6df3")
!520 = !{!521, !522, !523, !524}
!521 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !519, file: !2, baseType: !6, size: 64, align: 64)
!522 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!523 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !519, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!525 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !30, file: !2, size: 128, align: 32, elements: !526, templateParams: !540, identifier: "e604d9220661f66fbfbfa943e39d5a87")
!526 = !{!527, !528, !529, !530, !531, !532, !533}
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !525, file: !2, baseType: !34, size: 16, align: 16)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !525, file: !2, baseType: !34, size: 16, align: 16, offset: 16)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !525, file: !2, baseType: !37, size: 16, align: 16, offset: 32)
!530 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !525, file: !2, baseType: !34, size: 16, align: 16, offset: 48)
!531 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !525, file: !2, baseType: !42, size: 32, align: 32, offset: 64)
!532 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !525, file: !2, baseType: !42, size: 32, align: 32, offset: 96)
!533 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !525, file: !2, baseType: !534, align: 8, offset: 128)
!534 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !535, identifier: "1d5be208feb5edc1dfb4723fa48d209c")
!535 = !{!536}
!536 = !DITemplateTypeParameter(name: "T", type: !537)
!537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !538, size: 64, align: 64, dwarfAddressSpace: 0)
!538 = !DISubroutineType(types: !539)
!539 = !{!461, !53}
!540 = !{!541}
!541 = !DITemplateTypeParameter(name: "F", type: !537)
!542 = !DIGlobalVariableExpression(var: !543, expr: !DIExpression())
!543 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !544, isLocal: true, isDefinition: true)
!544 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !545, vtableHolder: !550, templateParams: !19, identifier: "eba3fe1bb4feddade23d6e9d3ec94a85")
!545 = !{!546, !547, !548, !549}
!546 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !544, file: !2, baseType: !6, size: 64, align: 64)
!547 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!548 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!549 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !544, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!550 = !DICompositeType(tag: DW_TAG_array_type, baseType: !29, size: 1024, align: 32, elements: !419)
!551 = !DIGlobalVariableExpression(var: !552, expr: !DIExpression())
!552 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !553, isLocal: true, isDefinition: true)
!553 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !554, vtableHolder: !559, templateParams: !19, identifier: "5b7b7013f1befd4bd652c2850dc34cdc")
!554 = !{!555, !556, !557, !558}
!555 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !553, file: !2, baseType: !6, size: 64, align: 64)
!556 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!557 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!558 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !553, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!559 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !560, size: 64, align: 64, dwarfAddressSpace: 0)
!560 = !DICompositeType(tag: DW_TAG_array_type, baseType: !29, size: 28672, align: 32, elements: !561)
!561 = !{!562}
!562 = !DISubrange(count: 224, lowerBound: 0)
!563 = !DIGlobalVariableExpression(var: !564, expr: !DIExpression())
!564 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !565, isLocal: true, isDefinition: true)
!565 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !566, vtableHolder: !571, templateParams: !19, identifier: "6d944e8dc8b297ba6f374dcaad47a8d0")
!566 = !{!567, !568, !569, !570}
!567 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !565, file: !2, baseType: !6, size: 64, align: 64)
!568 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!569 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!570 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !565, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !579, identifier: "e71ace4e0104b25fd59f9864856d87fc")
!572 = !DINamespace(name: "mapped_page_table", scope: !326)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !571, file: !2, baseType: !575, size: 64, align: 64)
!575 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !576, file: !2, size: 64, align: 64, elements: !577, templateParams: !19, identifier: "cc7bf5e03df2765519dc3f0b5029cfbb")
!576 = !DINamespace(name: "offset_page_table", scope: !326)
!577 = !{!578}
!578 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !575, file: !2, baseType: !13, size: 64, align: 64)
!579 = !{!580}
!580 = !DITemplateTypeParameter(name: "P", type: !575)
!581 = !DIGlobalVariableExpression(var: !582, expr: !DIExpression())
!582 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !583, isLocal: true, isDefinition: true)
!583 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !584, vtableHolder: !589, templateParams: !19, identifier: "faf2b3367e84c0b4ef04c4f6b96922cf")
!584 = !{!585, !586, !587, !588}
!585 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !583, file: !2, baseType: !6, size: 64, align: 64)
!586 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!587 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!588 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !583, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!590 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!591 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !84, file: !2, size: 32768, align: 32768, elements: !592, templateParams: !19, identifier: "8d23d5b607089f2254ae09744fd87597")
!592 = !{!593}
!593 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !591, file: !2, baseType: !594, size: 32768, align: 64)
!594 = !DICompositeType(tag: DW_TAG_array_type, baseType: !83, size: 32768, align: 64, elements: !595)
!595 = !{!596}
!596 = !DISubrange(count: 512, lowerBound: 0)
!597 = !DIGlobalVariableExpression(var: !598, expr: !DIExpression())
!598 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !599, isLocal: true, isDefinition: true)
!599 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !600, vtableHolder: !605, templateParams: !19, identifier: "78402760c3ecd19083d969842f4609ac")
!600 = !{!601, !602, !603, !604}
!601 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !599, file: !2, baseType: !6, size: 64, align: 64)
!602 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!603 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!604 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !599, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!605 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !575, size: 64, align: 64, dwarfAddressSpace: 0)
!606 = !DIGlobalVariableExpression(var: !607, expr: !DIExpression())
!607 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !608, isLocal: true, isDefinition: true)
!608 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !609, vtableHolder: !614, templateParams: !19, identifier: "22508ea621467012ba9b4ccd8392d10a")
!609 = !{!610, !611, !612, !613}
!610 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !608, file: !2, baseType: !6, size: 64, align: 64)
!611 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!612 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!613 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !608, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!614 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!615 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 128, align: 64, elements: !616, templateParams: !579, identifier: "b36c8bd194e3f48668129ce58e8c5c69")
!616 = !{!617, !618}
!617 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !615, file: !2, baseType: !571, size: 64, align: 64)
!618 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !615, file: !2, baseType: !590, size: 64, align: 64, offset: 64)
!619 = !DIGlobalVariableExpression(var: !620, expr: !DIExpression())
!620 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !621, isLocal: true, isDefinition: true)
!621 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !622, vtableHolder: !590, templateParams: !19, identifier: "16a04b1fd023440380c38104a8412bdf")
!622 = !{!623, !624, !625, !626}
!623 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !621, file: !2, baseType: !6, size: 64, align: 64)
!624 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!625 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!626 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !621, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!627 = !DIGlobalVariableExpression(var: !628, expr: !DIExpression())
!628 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !629, isLocal: true, isDefinition: true)
!629 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !630, vtableHolder: !635, templateParams: !19, identifier: "b7845d12e37ab2c64647b0329893cef8")
!630 = !{!631, !632, !633, !634}
!631 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !629, file: !2, baseType: !6, size: 64, align: 64)
!632 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!633 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !629, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !636, size: 64, align: 64, dwarfAddressSpace: 0)
!636 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !84, file: !2, size: 16, align: 16, elements: !637, templateParams: !19, identifier: "459c0342dd87f078f40eec3f7be4427e")
!637 = !{!638}
!638 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !636, file: !2, baseType: !34, size: 16, align: 16)
!639 = !DIGlobalVariableExpression(var: !640, expr: !DIExpression())
!640 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !641, isLocal: true, isDefinition: true)
!641 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !642, vtableHolder: !647, templateParams: !19, identifier: "c356191f0cd06d23fd36f4bca2de7939")
!642 = !{!643, !644, !645, !646}
!643 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !641, file: !2, baseType: !6, size: 64, align: 64)
!644 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!645 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!646 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !641, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!647 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!648 = !DIGlobalVariableExpression(var: !649, expr: !DIExpression())
!649 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !650, isLocal: true, isDefinition: true)
!650 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !651, vtableHolder: !656, templateParams: !19, identifier: "14c029713013486188b16d95fc783e0")
!651 = !{!652, !653, !654, !655}
!652 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !650, file: !2, baseType: !6, size: 64, align: 64)
!653 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!654 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!655 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !650, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!656 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !326, file: !2, size: 128, align: 64, elements: !657, templateParams: !19, identifier: "9cc7b5993ce65841500e6a01106862e0")
!657 = !{!658}
!658 = !DICompositeType(tag: DW_TAG_variant_part, scope: !656, file: !2, size: 128, align: 64, elements: !659, templateParams: !19, identifier: "d2deec9b8a8f2608e1996a686822e5b7", discriminator: !710)
!659 = !{!660, !678, !694}
!660 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !658, file: !2, baseType: !661, size: 128, align: 64, extraData: i64 0)
!661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !656, file: !2, size: 128, align: 64, elements: !662, templateParams: !19, identifier: "c6b174452268350a29efe9c3bb5bc3c5")
!662 = !{!663}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !661, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!664 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !665, file: !2, size: 64, align: 64, elements: !666, templateParams: !676, identifier: "138d6ec5280917407ee4bd0990ae290b")
!665 = !DINamespace(name: "frame", scope: !85)
!666 = !{!667, !668}
!667 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !664, file: !2, baseType: !355, size: 64, align: 64)
!668 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !664, file: !2, baseType: !669, align: 8, offset: 64)
!669 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !670, identifier: "267d4da4bf087dfc6b320c81ab0a781d")
!670 = !{!671}
!671 = !DITemplateTypeParameter(name: "T", type: !672)
!672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !673, file: !2, align: 8, elements: !674, templateParams: !19, identifier: "66850623fc6be4a0e728f04b4e2d5884")
!673 = !DINamespace(name: "page", scope: !85)
!674 = !{!675}
!675 = !DICompositeType(tag: DW_TAG_variant_part, scope: !672, file: !2, align: 8, elements: !19, identifier: "47bbb7356bf56c9717acd1922f19d6a2")
!676 = !{!677}
!677 = !DITemplateTypeParameter(name: "S", type: !672)
!678 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !658, file: !2, baseType: !679, size: 128, align: 64, extraData: i64 1)
!679 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !656, file: !2, size: 128, align: 64, elements: !680, templateParams: !19, identifier: "173799d37bceaa70e0af56935696836c")
!680 = !{!681}
!681 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !679, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !665, file: !2, size: 64, align: 64, elements: !683, templateParams: !692, identifier: "ea56b13cca44a629aa3ed9bdc0e76637")
!683 = !{!684, !685}
!684 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !682, file: !2, baseType: !355, size: 64, align: 64)
!685 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !682, file: !2, baseType: !686, align: 8, offset: 64)
!686 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !687, identifier: "2e0b8d999b3a73d0a1ca19b18a9c69")
!687 = !{!688}
!688 = !DITemplateTypeParameter(name: "T", type: !689)
!689 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !673, file: !2, align: 8, elements: !690, templateParams: !19, identifier: "91f23119f737cb4de3edf0a0457e2b6b")
!690 = !{!691}
!691 = !DICompositeType(tag: DW_TAG_variant_part, scope: !689, file: !2, align: 8, elements: !19, identifier: "f06b6152d03d963a8964eff6452efb23")
!692 = !{!693}
!693 = !DITemplateTypeParameter(name: "S", type: !689)
!694 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !658, file: !2, baseType: !695, size: 128, align: 64, extraData: i64 2)
!695 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !656, file: !2, size: 128, align: 64, elements: !696, templateParams: !19, identifier: "2a828d9438d9282a3b966d8a4e02bf10")
!696 = !{!697}
!697 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !695, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !665, file: !2, size: 64, align: 64, elements: !699, templateParams: !708, identifier: "51e668af65891013498306c50ab7d88a")
!699 = !{!700, !701}
!700 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !698, file: !2, baseType: !355, size: 64, align: 64)
!701 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !698, file: !2, baseType: !702, align: 8, offset: 64)
!702 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !703, identifier: "7ea452aa5f9408789b9d5a1428cd2c28")
!703 = !{!704}
!704 = !DITemplateTypeParameter(name: "T", type: !705)
!705 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !673, file: !2, align: 8, elements: !706, templateParams: !19, identifier: "c8f0986bb4edf6836081da36f2cf9aa8")
!706 = !{!707}
!707 = !DICompositeType(tag: DW_TAG_variant_part, scope: !705, file: !2, align: 8, elements: !19, identifier: "bc412779b8393a10de3995e470450336")
!708 = !{!709}
!709 = !DITemplateTypeParameter(name: "S", type: !705)
!710 = !DIDerivedType(tag: DW_TAG_member, scope: !656, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!711 = !DIGlobalVariableExpression(var: !712, expr: !DIExpression())
!712 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !713, isLocal: true, isDefinition: true)
!713 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !714, vtableHolder: !719, templateParams: !19, identifier: "3adb4c861d32a39f3c3f6745a858440a")
!714 = !{!715, !716, !717, !718}
!715 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !713, file: !2, baseType: !6, size: 64, align: 64)
!716 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!717 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!718 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !713, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!719 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!720 = !DIGlobalVariableExpression(var: !721, expr: !DIExpression())
!721 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !722, isLocal: true, isDefinition: true)
!722 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !723, vtableHolder: !728, templateParams: !19, identifier: "84c9d537d7e16d45ef7ea88916411c4c")
!723 = !{!724, !725, !726, !727}
!724 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !722, file: !2, baseType: !6, size: 64, align: 64)
!725 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!726 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!727 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !722, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!728 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !698, size: 64, align: 64, dwarfAddressSpace: 0)
!729 = !DIGlobalVariableExpression(var: !730, expr: !DIExpression())
!730 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !731, isLocal: true, isDefinition: true)
!731 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !732, vtableHolder: !737, templateParams: !19, identifier: "d6ce32f069c0dd649b07d79a6e63af73")
!732 = !{!733, !734, !735, !736}
!733 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !731, file: !2, baseType: !6, size: 64, align: 64)
!734 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!735 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!736 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !731, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !682, size: 64, align: 64, dwarfAddressSpace: 0)
!738 = !DIGlobalVariableExpression(var: !739, expr: !DIExpression())
!739 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !740, isLocal: true, isDefinition: true)
!740 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !741, vtableHolder: !746, templateParams: !19, identifier: "4f81b8fe9fd8aabfa8c8bc904b93f01e")
!741 = !{!742, !743, !744, !745}
!742 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !740, file: !2, baseType: !6, size: 64, align: 64)
!743 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!744 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!745 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !740, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!746 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !664, size: 64, align: 64, dwarfAddressSpace: 0)
!747 = !DIGlobalVariableExpression(var: !748, expr: !DIExpression())
!748 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !749, isLocal: true, isDefinition: true)
!749 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !750, vtableHolder: !42, templateParams: !19, identifier: "d1f8935a8f2857bb21ea95c8e69fee2b")
!750 = !{!751, !752, !753, !754}
!751 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !749, file: !2, baseType: !6, size: 64, align: 64)
!752 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!753 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!754 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !749, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!755 = !DIGlobalVariableExpression(var: !756, expr: !DIExpression())
!756 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !757, isLocal: true, isDefinition: true)
!757 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !758, vtableHolder: !763, templateParams: !19, identifier: "f902a52af721b2a6d12e9df515832b16")
!758 = !{!759, !760, !761, !762}
!759 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !757, file: !2, baseType: !6, size: 64, align: 64)
!760 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!761 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!762 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !757, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!763 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 192, align: 64, elements: !240)
!764 = !DIGlobalVariableExpression(var: !765, expr: !DIExpression())
!765 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !766, isLocal: true, isDefinition: true)
!766 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !767, vtableHolder: !772, templateParams: !19, identifier: "b63f250d6ae17638922803fa90301f40")
!767 = !{!768, !769, !770, !771}
!768 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !766, file: !2, baseType: !6, size: 64, align: 64)
!769 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!770 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!771 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !766, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!772 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 448, align: 64, elements: !773)
!773 = !{!774}
!774 = !DISubrange(count: 7, lowerBound: 0)
!775 = !{i32 8, !"PIC Level", i32 2}
!776 = !{i32 2, !"Dwarf Version", i32 4}
!777 = !{i32 2, !"Debug Info Version", i32 3}
!778 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !779, producer: "clang LLVM (rustc version 1.71.0-nightly (39c6804b9 2023-04-19))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !780, globals: !853, splitDebugInlining: false)
!779 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.154f1444927f86fa-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!780 = !{!147, !259, !319, !781, !789, !795, !799, !805, !809, !814, !820, !845, !849}
!781 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !784)
!782 = !DINamespace(name: "debug", scope: !783)
!783 = !DINamespace(name: "registers", scope: !15)
!784 = !{!785, !786, !787, !788}
!785 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!786 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!787 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!788 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!789 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !790)
!790 = !{!791, !792, !793, !794}
!791 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!792 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!793 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!794 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !84, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798}
!797 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!799 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !800)
!800 = !{!801, !802, !803, !804}
!801 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!802 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!803 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!804 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !326, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !806)
!806 = !{!807, !808}
!807 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!808 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!809 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !810, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!810 = !DINamespace(name: "recursive_page_table", scope: !326)
!811 = !{!812, !813}
!812 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!813 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!814 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !84, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !815)
!815 = !{!816, !817, !818, !819}
!816 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!817 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!818 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!819 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!820 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !30, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !821)
!821 = !{!822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840, !841, !842, !843, !844}
!822 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!823 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!824 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!825 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!826 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!827 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!828 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!829 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!830 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!831 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!832 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!833 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!834 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!835 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!836 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!837 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!838 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!839 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!840 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!841 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!842 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!843 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!844 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!849 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !850)
!850 = !{!851, !852}
!851 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!852 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!853 = !{!0, !20, !65, !74, !88, !99, !243, !251, !265, !273, !281, !289, !302, !311, !324, !347, !358, !369, !378, !392, !401, !410, !421, !430, !438, !464, !489, !517, !542, !551, !563, !581, !597, !606, !619, !627, !639, !648, !711, !720, !729, !738, !747, !755, !764}
!854 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2c13fcb0336e921dE", scope: !856, file: !855, line: 1959, type: !857, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !929, retainedNodes: !925)
!855 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "dd8f2bb73d7c4a169408a295a2040644")
!856 = !DINamespace(name: "{impl#27}", scope: !193)
!857 = !DISubroutineType(types: !858)
!858 = !{!859, !899, !917}
!859 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !860, templateParams: !19, identifier: "4330604c92044f9454209fe43eb34695")
!860 = !{!861}
!861 = !DICompositeType(tag: DW_TAG_variant_part, scope: !859, file: !2, size: 192, align: 64, elements: !862, templateParams: !19, identifier: "285f27f57016aa9b99bed40d601ab88a", discriminator: !898)
!862 = !{!863, !894}
!863 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !861, file: !2, baseType: !864, size: 192, align: 64, extraData: i64 0)
!864 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !859, file: !2, size: 192, align: 64, elements: !865, templateParams: !878, identifier: "44379c312d1dd9f34bd5ebf33fb4bb3d")
!865 = !{!866}
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !864, file: !2, baseType: !867, size: 128, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !868, templateParams: !19, identifier: "bad8998819bb2afc8f8b4ee391467c87")
!868 = !{!869, !870}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !664, size: 64, align: 64)
!870 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !867, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!871 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !326, file: !2, size: 64, align: 64, elements: !872, templateParams: !676, identifier: "a597b590609a2ee4941edc928ef80e62")
!872 = !{!873}
!873 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !871, file: !2, baseType: !874, size: 64, align: 64)
!874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !673, file: !2, size: 64, align: 64, elements: !875, templateParams: !676, identifier: "dcadb7725101ff7480297772a19dbeaf")
!875 = !{!876, !877}
!876 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !874, file: !2, baseType: !13, size: 64, align: 64)
!877 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !874, file: !2, baseType: !669, align: 8, offset: 64)
!878 = !{!879, !880}
!879 = !DITemplateTypeParameter(name: "T", type: !867)
!880 = !DITemplateTypeParameter(name: "E", type: !881)
!881 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !326, file: !2, size: 128, align: 64, elements: !882, templateParams: !19, identifier: "cf4ab2bc3d8d393dfe1833e66f77bdd4")
!882 = !{!883}
!883 = !DICompositeType(tag: DW_TAG_variant_part, scope: !881, file: !2, size: 128, align: 64, elements: !884, templateParams: !19, identifier: "d6b178388bfcb45a611512b71045b43f", discriminator: !893)
!884 = !{!885, !887, !889}
!885 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !883, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 0)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !881, file: !2, size: 128, align: 64, elements: !19, identifier: "fc325fdc453291383e7677908768d289")
!887 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !883, file: !2, baseType: !888, size: 128, align: 64, extraData: i64 1)
!888 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !881, file: !2, size: 128, align: 64, elements: !19, identifier: "491d12787989bb21cac8ec15e39a8953")
!889 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !883, file: !2, baseType: !890, size: 128, align: 64, extraData: i64 2)
!890 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !881, file: !2, size: 128, align: 64, elements: !891, templateParams: !19, identifier: "b75c992c9749d0d9be68df57225bdad")
!891 = !{!892}
!892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !890, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!893 = !DIDerivedType(tag: DW_TAG_member, scope: !881, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!894 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !861, file: !2, baseType: !895, size: 192, align: 64, extraData: i64 1)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !859, file: !2, size: 192, align: 64, elements: !896, templateParams: !878, identifier: "d304141dfed90b0fb8be09579684e059")
!896 = !{!897}
!897 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !895, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!898 = !DIDerivedType(tag: DW_TAG_member, scope: !859, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!899 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !900, templateParams: !19, identifier: "9c46ad207ce2efd423005abfcabecc5e")
!900 = !{!901}
!901 = !DICompositeType(tag: DW_TAG_variant_part, scope: !899, file: !2, size: 128, align: 64, elements: !902, templateParams: !19, identifier: "64bdda23c44bd7c0294962b1a531e1da")
!902 = !{!903, !913}
!903 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !901, file: !2, baseType: !904, size: 128, align: 64)
!904 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !899, file: !2, size: 128, align: 64, elements: !905, templateParams: !911, identifier: "5bb27da1cce901d11acd8fbd4bc4572")
!905 = !{!906}
!906 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !904, file: !2, baseType: !907, align: 8)
!907 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !908, file: !2, align: 8, elements: !909, templateParams: !19, identifier: "86bae707373f90c8f222ce2599ff4348")
!908 = !DINamespace(name: "convert", scope: !47)
!909 = !{!910}
!910 = !DICompositeType(tag: DW_TAG_variant_part, scope: !907, file: !2, align: 8, elements: !19, identifier: "6e349ace543f39a9ea983a9de4cb3c")
!911 = !{!912, !880}
!912 = !DITemplateTypeParameter(name: "T", type: !907)
!913 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !901, file: !2, baseType: !914, size: 128, align: 64)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !899, file: !2, size: 128, align: 64, elements: !915, templateParams: !911, identifier: "872d9cd05ab32a5e6ad8942a382e831")
!915 = !{!916}
!916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !914, file: !2, baseType: !881, size: 128, align: 64)
!917 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !918, size: 64, align: 64, dwarfAddressSpace: 0)
!918 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !919, file: !2, size: 192, align: 64, elements: !921, templateParams: !19, identifier: "890f479934f1e71d4972eb7472510a5")
!919 = !DINamespace(name: "location", scope: !920)
!920 = !DINamespace(name: "panic", scope: !47)
!921 = !{!922, !923, !924}
!922 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !918, file: !2, baseType: !115, size: 128, align: 64)
!923 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !918, file: !2, baseType: !42, size: 32, align: 32, offset: 128)
!924 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !918, file: !2, baseType: !42, size: 32, align: 32, offset: 160)
!925 = !{!926, !927}
!926 = !DILocalVariable(name: "residual", arg: 1, scope: !854, file: !855, line: 1959, type: !899)
!927 = !DILocalVariable(name: "e", scope: !928, file: !855, line: 1961, type: !881, align: 8)
!928 = distinct !DILexicalBlock(scope: !854, file: !855, line: 1961, column: 13)
!929 = !{!879, !880, !930}
!930 = !DITemplateTypeParameter(name: "F", type: !881)
!931 = !DILocation(line: 1959, column: 22, scope: !854)
!932 = !DILocation(line: 1961, column: 17, scope: !854)
!933 = !{i64 0, i64 3}
!934 = !DILocation(line: 1961, column: 17, scope: !928)
!935 = !DILocalVariable(name: "t", arg: 1, scope: !936, file: !937, line: 726, type: !881)
!936 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hbb7ad7afca6e05ebE", scope: !938, file: !937, line: 726, type: !939, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !942, retainedNodes: !941)
!937 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "5ed58a16a1636c00df27e10b1a9ddc20")
!938 = !DINamespace(name: "{impl#4}", scope: !908)
!939 = !DISubroutineType(types: !940)
!940 = !{!881, !881}
!941 = !{!935}
!942 = !{!943}
!943 = !DITemplateTypeParameter(name: "T", type: !881)
!944 = !DILocation(line: 726, column: 13, scope: !936, inlinedAt: !945)
!945 = distinct !DILocation(line: 1961, column: 27, scope: !928)
!946 = !DILocation(line: 728, column: 6, scope: !936, inlinedAt: !945)
!947 = !DILocation(line: 1961, column: 27, scope: !928)
!948 = !DILocation(line: 1961, column: 23, scope: !928)
!949 = !DILocation(line: 1963, column: 6, scope: !854)
!950 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8e3baa7e9e4005b2E", scope: !856, file: !855, line: 1959, type: !951, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !983, retainedNodes: !979)
!951 = !DISubroutineType(types: !952)
!952 = !{!953, !899, !917}
!953 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !954, templateParams: !19, identifier: "b6584617781efc0db3504f97c236dd16")
!954 = !{!955}
!955 = !DICompositeType(tag: DW_TAG_variant_part, scope: !953, file: !2, size: 192, align: 64, elements: !956, templateParams: !19, identifier: "ec65b0b5dabd716210ad62facdcf464", discriminator: !978)
!956 = !{!957, !974}
!957 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !955, file: !2, baseType: !958, size: 192, align: 64, extraData: i64 0)
!958 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !953, file: !2, size: 192, align: 64, elements: !959, templateParams: !972, identifier: "879e98d3eeaa77e2d9d6006f07966b4b")
!959 = !{!960}
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !958, file: !2, baseType: !961, size: 128, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !962, templateParams: !19, identifier: "d1a0e39df8ac232449fdb8d5ffd88c1a")
!962 = !{!963, !964}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !698, size: 64, align: 64)
!964 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !961, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!965 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !326, file: !2, size: 64, align: 64, elements: !966, templateParams: !708, identifier: "308614d40d0b662793b038d8f965229a")
!966 = !{!967}
!967 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !965, file: !2, baseType: !968, size: 64, align: 64)
!968 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !673, file: !2, size: 64, align: 64, elements: !969, templateParams: !708, identifier: "da78acd56d4282aceb94b43429439cf4")
!969 = !{!970, !971}
!970 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !968, file: !2, baseType: !13, size: 64, align: 64)
!971 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !968, file: !2, baseType: !702, align: 8, offset: 64)
!972 = !{!973, !880}
!973 = !DITemplateTypeParameter(name: "T", type: !961)
!974 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !955, file: !2, baseType: !975, size: 192, align: 64, extraData: i64 1)
!975 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !953, file: !2, size: 192, align: 64, elements: !976, templateParams: !972, identifier: "12639f2003a24a152cb1afb420b91997")
!976 = !{!977}
!977 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !975, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!978 = !DIDerivedType(tag: DW_TAG_member, scope: !953, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!979 = !{!980, !981}
!980 = !DILocalVariable(name: "residual", arg: 1, scope: !950, file: !855, line: 1959, type: !899)
!981 = !DILocalVariable(name: "e", scope: !982, file: !855, line: 1961, type: !881, align: 8)
!982 = distinct !DILexicalBlock(scope: !950, file: !855, line: 1961, column: 13)
!983 = !{!973, !880, !930}
!984 = !DILocation(line: 1959, column: 22, scope: !950)
!985 = !DILocation(line: 1961, column: 17, scope: !950)
!986 = !DILocation(line: 1961, column: 17, scope: !982)
!987 = !DILocation(line: 726, column: 13, scope: !936, inlinedAt: !988)
!988 = distinct !DILocation(line: 1961, column: 27, scope: !982)
!989 = !DILocation(line: 728, column: 6, scope: !936, inlinedAt: !988)
!990 = !DILocation(line: 1961, column: 27, scope: !982)
!991 = !DILocation(line: 1961, column: 23, scope: !982)
!992 = !DILocation(line: 1963, column: 6, scope: !950)
!993 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd80661e43f337929E", scope: !856, file: !855, line: 1959, type: !994, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1026, retainedNodes: !1022)
!994 = !DISubroutineType(types: !995)
!995 = !{!996, !899, !917}
!996 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !997, templateParams: !19, identifier: "3411f1a62b9422cc9b2c49311ccf4cee")
!997 = !{!998}
!998 = !DICompositeType(tag: DW_TAG_variant_part, scope: !996, file: !2, size: 192, align: 64, elements: !999, templateParams: !19, identifier: "6183c499921fd221f6d2cf34286ae65b", discriminator: !1021)
!999 = !{!1000, !1017}
!1000 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !998, file: !2, baseType: !1001, size: 192, align: 64, extraData: i64 0)
!1001 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !996, file: !2, size: 192, align: 64, elements: !1002, templateParams: !1015, identifier: "560af4a40357188914f9f13ee6df7bdc")
!1002 = !{!1003}
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1001, file: !2, baseType: !1004, size: 128, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !1005, templateParams: !19, identifier: "6fdc04c02583eac8951ac8d5fddae41a")
!1005 = !{!1006, !1007}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !682, size: 64, align: 64)
!1007 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1004, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!1008 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !326, file: !2, size: 64, align: 64, elements: !1009, templateParams: !692, identifier: "8bd86e26e0f71c0a1148c9dcb9137bc2")
!1009 = !{!1010}
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1008, file: !2, baseType: !1011, size: 64, align: 64)
!1011 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !673, file: !2, size: 64, align: 64, elements: !1012, templateParams: !692, identifier: "42b72f382688733f335de45b8143aff5")
!1012 = !{!1013, !1014}
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1011, file: !2, baseType: !13, size: 64, align: 64)
!1014 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1011, file: !2, baseType: !686, align: 8, offset: 64)
!1015 = !{!1016, !880}
!1016 = !DITemplateTypeParameter(name: "T", type: !1004)
!1017 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !998, file: !2, baseType: !1018, size: 192, align: 64, extraData: i64 1)
!1018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !996, file: !2, size: 192, align: 64, elements: !1019, templateParams: !1015, identifier: "fd205e57dc444a43c92825c79444e25f")
!1019 = !{!1020}
!1020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1018, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!1021 = !DIDerivedType(tag: DW_TAG_member, scope: !996, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!1022 = !{!1023, !1024}
!1023 = !DILocalVariable(name: "residual", arg: 1, scope: !993, file: !855, line: 1959, type: !899)
!1024 = !DILocalVariable(name: "e", scope: !1025, file: !855, line: 1961, type: !881, align: 8)
!1025 = distinct !DILexicalBlock(scope: !993, file: !855, line: 1961, column: 13)
!1026 = !{!1016, !880, !930}
!1027 = !DILocation(line: 1959, column: 22, scope: !993)
!1028 = !DILocation(line: 1961, column: 17, scope: !993)
!1029 = !DILocation(line: 1961, column: 17, scope: !1025)
!1030 = !DILocation(line: 726, column: 13, scope: !936, inlinedAt: !1031)
!1031 = distinct !DILocation(line: 1961, column: 27, scope: !1025)
!1032 = !DILocation(line: 728, column: 6, scope: !936, inlinedAt: !1031)
!1033 = !DILocation(line: 1961, column: 27, scope: !1025)
!1034 = !DILocation(line: 1961, column: 23, scope: !1025)
!1035 = !DILocation(line: 1963, column: 6, scope: !993)
!1036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h19703a9fe4e8f626E", scope: !1038, file: !1037, line: 2447, type: !1039, scopeLine: 2447, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1042)
!1037 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "182f86c33f08a6043ea29a144b857881")
!1038 = !DINamespace(name: "{impl#14}", scope: !108)
!1039 = !DISubroutineType(types: !1040)
!1040 = !{!192, !1041, !210}
!1041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!1042 = !{!1043, !1044}
!1043 = !DILocalVariable(name: "self", arg: 1, scope: !1036, file: !1037, line: 2447, type: !1041)
!1044 = !DILocalVariable(name: "f", arg: 2, scope: !1036, file: !1037, line: 2447, type: !210)
!1045 = !DILocation(line: 2447, column: 12, scope: !1036)
!1046 = !DILocation(line: 2447, column: 19, scope: !1036)
!1047 = !DILocation(line: 2448, column: 9, scope: !1036)
!1048 = !DILocation(line: 2449, column: 6, scope: !1036)
!1049 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h12dfa3c7d967aafbE", scope: !1050, file: !1037, line: 2418, type: !1051, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1054)
!1050 = !DINamespace(name: "{impl#59}", scope: !108)
!1051 = !DISubroutineType(types: !1052)
!1052 = !{!192, !1053, !210}
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !{!1055, !1056}
!1055 = !DILocalVariable(name: "self", arg: 1, scope: !1049, file: !1037, line: 2418, type: !1053)
!1056 = !DILocalVariable(name: "f", arg: 2, scope: !1049, file: !1037, line: 2418, type: !210)
!1057 = !{!1058}
!1058 = !DITemplateTypeParameter(name: "T", type: !355)
!1059 = !DILocation(line: 2418, column: 20, scope: !1049)
!1060 = !DILocation(line: 2418, column: 27, scope: !1049)
!1061 = !DILocation(line: 2418, column: 71, scope: !1049)
!1062 = !{i64 8}
!1063 = !DILocation(line: 2418, column: 62, scope: !1049)
!1064 = !DILocation(line: 2418, column: 84, scope: !1049)
!1065 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1410c9daf6b54ce3E", scope: !1050, file: !1037, line: 2418, type: !1066, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1069)
!1066 = !DISubroutineType(types: !1067)
!1067 = !{!192, !1068, !210}
!1068 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1069 = !{!1070, !1071}
!1070 = !DILocalVariable(name: "self", arg: 1, scope: !1065, file: !1037, line: 2418, type: !1068)
!1071 = !DILocalVariable(name: "f", arg: 2, scope: !1065, file: !1037, line: 2418, type: !210)
!1072 = !{!1073}
!1073 = !DITemplateTypeParameter(name: "T", type: !13)
!1074 = !DILocation(line: 2418, column: 20, scope: !1065)
!1075 = !DILocation(line: 2418, column: 27, scope: !1065)
!1076 = !DILocation(line: 2418, column: 71, scope: !1065)
!1077 = !DILocation(line: 2418, column: 62, scope: !1065)
!1078 = !DILocation(line: 2418, column: 84, scope: !1065)
!1079 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h24f648699c8e8ea7E", scope: !1050, file: !1037, line: 2418, type: !1080, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1088)
!1080 = !DISubroutineType(types: !1081)
!1081 = !{!192, !1082, !210}
!1082 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1083, size: 64, align: 64, dwarfAddressSpace: 0)
!1083 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1084, templateParams: !19, identifier: "b3ed40c6dbf589d862b0e02b9ca88518")
!1084 = !{!1085, !1087}
!1085 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1083, file: !2, baseType: !1086, size: 64, align: 64)
!1086 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1087 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1083, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1088 = !{!1089, !1090}
!1089 = !DILocalVariable(name: "self", arg: 1, scope: !1079, file: !1037, line: 2418, type: !1082)
!1090 = !DILocalVariable(name: "f", arg: 2, scope: !1079, file: !1037, line: 2418, type: !210)
!1091 = !DILocation(line: 2418, column: 20, scope: !1079)
!1092 = !DILocation(line: 2418, column: 27, scope: !1079)
!1093 = !DILocation(line: 2418, column: 71, scope: !1079)
!1094 = !DILocation(line: 2418, column: 62, scope: !1079)
!1095 = !DILocation(line: 2418, column: 84, scope: !1079)
!1096 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2945f53fc61997b0E", scope: !1050, file: !1037, line: 2418, type: !1097, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1103, retainedNodes: !1100)
!1097 = !DISubroutineType(types: !1098)
!1098 = !{!192, !1099, !210}
!1099 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!1100 = !{!1101, !1102}
!1101 = !DILocalVariable(name: "self", arg: 1, scope: !1096, file: !1037, line: 2418, type: !1099)
!1102 = !DILocalVariable(name: "f", arg: 2, scope: !1096, file: !1037, line: 2418, type: !210)
!1103 = !{!1104}
!1104 = !DITemplateTypeParameter(name: "T", type: !387)
!1105 = !DILocation(line: 2418, column: 20, scope: !1096)
!1106 = !DILocation(line: 2418, column: 27, scope: !1096)
!1107 = !DILocation(line: 2418, column: 71, scope: !1096)
!1108 = !{i64 2}
!1109 = !DILocation(line: 2418, column: 62, scope: !1096)
!1110 = !DILocation(line: 2418, column: 84, scope: !1096)
!1111 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h394cb48a1c8f7e70E", scope: !1050, file: !1037, line: 2418, type: !1112, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !1115)
!1112 = !DISubroutineType(types: !1113)
!1113 = !{!192, !1114, !210}
!1114 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!1115 = !{!1116, !1117}
!1116 = !DILocalVariable(name: "self", arg: 1, scope: !1111, file: !1037, line: 2418, type: !1114)
!1117 = !DILocalVariable(name: "f", arg: 2, scope: !1111, file: !1037, line: 2418, type: !210)
!1118 = !{!1119}
!1119 = !DITemplateTypeParameter(name: "T", type: !29)
!1120 = !DILocation(line: 2418, column: 20, scope: !1111)
!1121 = !DILocation(line: 2418, column: 27, scope: !1111)
!1122 = !DILocation(line: 2418, column: 71, scope: !1111)
!1123 = !{i64 4}
!1124 = !DILocation(line: 2418, column: 62, scope: !1111)
!1125 = !DILocation(line: 2418, column: 84, scope: !1111)
!1126 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c26e19c152f83e3E", scope: !1050, file: !1037, line: 2418, type: !1127, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1133, retainedNodes: !1130)
!1127 = !DISubroutineType(types: !1128)
!1128 = !{!192, !1129, !210}
!1129 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1130 = !{!1131, !1132}
!1131 = !DILocalVariable(name: "self", arg: 1, scope: !1126, file: !1037, line: 2418, type: !1129)
!1132 = !DILocalVariable(name: "f", arg: 2, scope: !1126, file: !1037, line: 2418, type: !210)
!1133 = !{!1134}
!1134 = !DITemplateTypeParameter(name: "T", type: !682)
!1135 = !DILocation(line: 2418, column: 20, scope: !1126)
!1136 = !DILocation(line: 2418, column: 27, scope: !1126)
!1137 = !DILocation(line: 2418, column: 71, scope: !1126)
!1138 = !DILocation(line: 2418, column: 62, scope: !1126)
!1139 = !DILocation(line: 2418, column: 84, scope: !1126)
!1140 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3caa4d0ae0a0872aE", scope: !1050, file: !1037, line: 2418, type: !1141, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1147, retainedNodes: !1144)
!1141 = !DISubroutineType(types: !1142)
!1142 = !{!192, !1143, !210}
!1143 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!1144 = !{!1145, !1146}
!1145 = !DILocalVariable(name: "self", arg: 1, scope: !1140, file: !1037, line: 2418, type: !1143)
!1146 = !DILocalVariable(name: "f", arg: 2, scope: !1140, file: !1037, line: 2418, type: !210)
!1147 = !{!1148}
!1148 = !DITemplateTypeParameter(name: "T", type: !575)
!1149 = !DILocation(line: 2418, column: 20, scope: !1140)
!1150 = !DILocation(line: 2418, column: 27, scope: !1140)
!1151 = !DILocation(line: 2418, column: 71, scope: !1140)
!1152 = !DILocation(line: 2418, column: 62, scope: !1140)
!1153 = !DILocation(line: 2418, column: 84, scope: !1140)
!1154 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e2393566d811575E", scope: !1050, file: !1037, line: 2418, type: !1155, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1161, retainedNodes: !1158)
!1155 = !DISubroutineType(types: !1156)
!1156 = !{!192, !1157, !210}
!1157 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!1158 = !{!1159, !1160}
!1159 = !DILocalVariable(name: "self", arg: 1, scope: !1154, file: !1037, line: 2418, type: !1157)
!1160 = !DILocalVariable(name: "f", arg: 2, scope: !1154, file: !1037, line: 2418, type: !210)
!1161 = !{!1162}
!1162 = !DITemplateTypeParameter(name: "T", type: !636)
!1163 = !DILocation(line: 2418, column: 20, scope: !1154)
!1164 = !DILocation(line: 2418, column: 27, scope: !1154)
!1165 = !DILocation(line: 2418, column: 71, scope: !1154)
!1166 = !DILocation(line: 2418, column: 62, scope: !1154)
!1167 = !DILocation(line: 2418, column: 84, scope: !1154)
!1168 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65237414b0549a58E", scope: !1050, file: !1037, line: 2418, type: !1169, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1175, retainedNodes: !1172)
!1169 = !DISubroutineType(types: !1170)
!1170 = !{!192, !1171, !210}
!1171 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1172 = !{!1173, !1174}
!1173 = !DILocalVariable(name: "self", arg: 1, scope: !1168, file: !1037, line: 2418, type: !1171)
!1174 = !DILocalVariable(name: "f", arg: 2, scope: !1168, file: !1037, line: 2418, type: !210)
!1175 = !{!1176}
!1176 = !DITemplateTypeParameter(name: "T", type: !698)
!1177 = !DILocation(line: 2418, column: 20, scope: !1168)
!1178 = !DILocation(line: 2418, column: 27, scope: !1168)
!1179 = !DILocation(line: 2418, column: 71, scope: !1168)
!1180 = !DILocation(line: 2418, column: 62, scope: !1168)
!1181 = !DILocation(line: 2418, column: 84, scope: !1168)
!1182 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d3e6ccb6d60af82E", scope: !1050, file: !1037, line: 2418, type: !1183, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1189, retainedNodes: !1186)
!1183 = !DISubroutineType(types: !1184)
!1184 = !{!192, !1185, !210}
!1185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!1186 = !{!1187, !1188}
!1187 = !DILocalVariable(name: "self", arg: 1, scope: !1182, file: !1037, line: 2418, type: !1185)
!1188 = !DILocalVariable(name: "f", arg: 2, scope: !1182, file: !1037, line: 2418, type: !210)
!1189 = !{!1190}
!1190 = !DITemplateTypeParameter(name: "T", type: !560)
!1191 = !DILocation(line: 2418, column: 20, scope: !1182)
!1192 = !DILocation(line: 2418, column: 27, scope: !1182)
!1193 = !DILocation(line: 2418, column: 71, scope: !1182)
!1194 = !DILocation(line: 2418, column: 62, scope: !1182)
!1195 = !DILocation(line: 2418, column: 84, scope: !1182)
!1196 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h802d8de3aad428c8E", scope: !1050, file: !1037, line: 2418, type: !1197, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !1205)
!1197 = !DISubroutineType(types: !1198)
!1198 = !{!192, !1199, !210}
!1199 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1200, size: 64, align: 64, dwarfAddressSpace: 0)
!1200 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1201, templateParams: !19, identifier: "803397eb995586ff4ed3b1ff505b0687")
!1201 = !{!1202, !1204}
!1202 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1200, file: !2, baseType: !1203, size: 64, align: 64)
!1203 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1204 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1200, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1205 = !{!1206, !1207}
!1206 = !DILocalVariable(name: "self", arg: 1, scope: !1196, file: !1037, line: 2418, type: !1199)
!1207 = !DILocalVariable(name: "f", arg: 2, scope: !1196, file: !1037, line: 2418, type: !210)
!1208 = !{!1209}
!1209 = !DITemplateTypeParameter(name: "T", type: !18)
!1210 = !DILocation(line: 2418, column: 20, scope: !1196)
!1211 = !DILocation(line: 2418, column: 27, scope: !1196)
!1212 = !DILocation(line: 2418, column: 71, scope: !1196)
!1213 = !DILocation(line: 2418, column: 62, scope: !1196)
!1214 = !DILocation(line: 2418, column: 84, scope: !1196)
!1215 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eea9e8e6586e31eE", scope: !1050, file: !1037, line: 2418, type: !1216, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1222, retainedNodes: !1219)
!1216 = !DISubroutineType(types: !1217)
!1217 = !{!192, !1218, !210}
!1218 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!1219 = !{!1220, !1221}
!1220 = !DILocalVariable(name: "self", arg: 1, scope: !1215, file: !1037, line: 2418, type: !1218)
!1221 = !DILocalVariable(name: "f", arg: 2, scope: !1215, file: !1037, line: 2418, type: !210)
!1222 = !{!1223}
!1223 = !DITemplateTypeParameter(name: "T", type: !664)
!1224 = !DILocation(line: 2418, column: 20, scope: !1215)
!1225 = !DILocation(line: 2418, column: 27, scope: !1215)
!1226 = !DILocation(line: 2418, column: 71, scope: !1215)
!1227 = !DILocation(line: 2418, column: 62, scope: !1215)
!1228 = !DILocation(line: 2418, column: 84, scope: !1215)
!1229 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb33c96fdb8145412E", scope: !1050, file: !1037, line: 2418, type: !1230, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1236, retainedNodes: !1233)
!1230 = !DISubroutineType(types: !1231)
!1231 = !{!192, !1232, !210}
!1232 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!1233 = !{!1234, !1235}
!1234 = !DILocalVariable(name: "self", arg: 1, scope: !1229, file: !1037, line: 2418, type: !1232)
!1235 = !DILocalVariable(name: "f", arg: 2, scope: !1229, file: !1037, line: 2418, type: !210)
!1236 = !{!1237}
!1237 = !DITemplateTypeParameter(name: "T", type: !366)
!1238 = !DILocation(line: 2418, column: 20, scope: !1229)
!1239 = !DILocation(line: 2418, column: 27, scope: !1229)
!1240 = !DILocation(line: 2418, column: 71, scope: !1229)
!1241 = !DILocation(line: 2418, column: 62, scope: !1229)
!1242 = !DILocation(line: 2418, column: 84, scope: !1229)
!1243 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb40937ba8766161cE", scope: !1050, file: !1037, line: 2418, type: !1244, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1250, retainedNodes: !1247)
!1244 = !DISubroutineType(types: !1245)
!1245 = !{!192, !1246, !210}
!1246 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!1247 = !{!1248, !1249}
!1248 = !DILocalVariable(name: "self", arg: 1, scope: !1243, file: !1037, line: 2418, type: !1246)
!1249 = !DILocalVariable(name: "f", arg: 2, scope: !1243, file: !1037, line: 2418, type: !210)
!1250 = !{!1251}
!1251 = !DITemplateTypeParameter(name: "T", type: !590)
!1252 = !DILocation(line: 2418, column: 20, scope: !1243)
!1253 = !DILocation(line: 2418, column: 27, scope: !1243)
!1254 = !DILocation(line: 2418, column: 71, scope: !1243)
!1255 = !DILocation(line: 2418, column: 62, scope: !1243)
!1256 = !DILocation(line: 2418, column: 84, scope: !1243)
!1257 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he1454f0772173c09E", scope: !1050, file: !1037, line: 2418, type: !1258, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !1266)
!1258 = !DISubroutineType(types: !1259)
!1259 = !{!192, !1260, !210}
!1260 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1261, size: 64, align: 64, dwarfAddressSpace: 0)
!1261 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1262, templateParams: !19, identifier: "a6888dd4f36b716603376ef2f8d0c0b")
!1262 = !{!1263, !1265}
!1263 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1261, file: !2, baseType: !1264, size: 64, align: 64)
!1264 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !29, size: 64, align: 64, dwarfAddressSpace: 0)
!1265 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1261, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1266 = !{!1267, !1268}
!1267 = !DILocalVariable(name: "self", arg: 1, scope: !1257, file: !1037, line: 2418, type: !1260)
!1268 = !DILocalVariable(name: "f", arg: 2, scope: !1257, file: !1037, line: 2418, type: !210)
!1269 = !DILocation(line: 2418, column: 20, scope: !1257)
!1270 = !DILocation(line: 2418, column: 27, scope: !1257)
!1271 = !DILocation(line: 2418, column: 71, scope: !1257)
!1272 = !DILocation(line: 2418, column: 62, scope: !1257)
!1273 = !DILocation(line: 2418, column: 84, scope: !1257)
!1274 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed99183b3a3d328cE", scope: !1050, file: !1037, line: 2418, type: !1275, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !1278)
!1275 = !DISubroutineType(types: !1276)
!1276 = !{!192, !1277, !210}
!1277 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1278 = !{!1279, !1280}
!1279 = !DILocalVariable(name: "self", arg: 1, scope: !1274, file: !1037, line: 2418, type: !1277)
!1280 = !DILocalVariable(name: "f", arg: 2, scope: !1274, file: !1037, line: 2418, type: !210)
!1281 = !{!1282}
!1282 = !DITemplateTypeParameter(name: "T", type: !615)
!1283 = !DILocation(line: 2418, column: 20, scope: !1274)
!1284 = !DILocation(line: 2418, column: 27, scope: !1274)
!1285 = !DILocation(line: 2418, column: 71, scope: !1274)
!1286 = !DILocation(line: 2418, column: 62, scope: !1274)
!1287 = !DILocation(line: 2418, column: 84, scope: !1274)
!1288 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf3b4bd9de19ae3c2E", scope: !1050, file: !1037, line: 2418, type: !1289, scopeLine: 2418, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1292)
!1289 = !DISubroutineType(types: !1290)
!1290 = !{!192, !1291, !210}
!1291 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !82, size: 64, align: 64, dwarfAddressSpace: 0)
!1292 = !{!1293, !1294}
!1293 = !DILocalVariable(name: "self", arg: 1, scope: !1288, file: !1037, line: 2418, type: !1291)
!1294 = !DILocalVariable(name: "f", arg: 2, scope: !1288, file: !1037, line: 2418, type: !210)
!1295 = !{!1296}
!1296 = !DITemplateTypeParameter(name: "T", type: !83)
!1297 = !DILocation(line: 2418, column: 20, scope: !1288)
!1298 = !DILocation(line: 2418, column: 27, scope: !1288)
!1299 = !DILocation(line: 2418, column: 71, scope: !1288)
!1300 = !DILocation(line: 2418, column: 62, scope: !1288)
!1301 = !DILocation(line: 2418, column: 84, scope: !1288)
!1302 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17hc5f34ba2b65997aaE", scope: !1304, file: !1303, line: 224, type: !1306, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1316)
!1303 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "2f61be3e42d6221d30b5488a425dbc01")
!1304 = !DINamespace(name: "{impl#2}", scope: !1305)
!1305 = !DINamespace(name: "bit_field", scope: null)
!1306 = !DISubroutineType(types: !1307)
!1307 = !{!34, !400, !1308, !917}
!1308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !1311, templateParams: !1314, identifier: "a03c8b420abc34aa26dc7c9454c3a97c")
!1309 = !DINamespace(name: "range", scope: !1310)
!1310 = !DINamespace(name: "ops", scope: !47)
!1311 = !{!1312, !1313}
!1312 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1308, file: !2, baseType: !9, size: 64, align: 64)
!1313 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1308, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1314 = !{!1315}
!1315 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1316 = !{!1317, !1318, !1319, !1321}
!1317 = !DILocalVariable(name: "self", arg: 1, scope: !1302, file: !1303, line: 224, type: !400)
!1318 = !DILocalVariable(name: "range", arg: 2, scope: !1302, file: !1303, line: 224, type: !1308)
!1319 = !DILocalVariable(name: "range", scope: !1320, file: !1303, line: 225, type: !1308, align: 8)
!1320 = distinct !DILexicalBlock(scope: !1302, file: !1303, line: 225, column: 17)
!1321 = !DILocalVariable(name: "bits", scope: !1322, file: !1303, line: 232, type: !34, align: 2)
!1322 = distinct !DILexicalBlock(scope: !1320, file: !1303, line: 232, column: 17)
!1323 = !{!1324}
!1324 = !DITemplateTypeParameter(name: "T", type: !1308)
!1325 = !DILocation(line: 224, column: 48, scope: !1302)
!1326 = !DILocation(line: 224, column: 55, scope: !1302)
!1327 = !DILocation(line: 225, column: 29, scope: !1302)
!1328 = !DILocation(line: 225, column: 21, scope: !1320)
!1329 = !DILocation(line: 227, column: 25, scope: !1320)
!1330 = !DILocation(line: 227, column: 17, scope: !1320)
!1331 = !DILocation(line: 228, column: 25, scope: !1320)
!1332 = !DILocation(line: 228, column: 17, scope: !1320)
!1333 = !DILocation(line: 229, column: 25, scope: !1320)
!1334 = !DILocation(line: 229, column: 17, scope: !1320)
!1335 = !DILocation(line: 232, column: 28, scope: !1320)
!1336 = !DILocation(line: 232, column: 37, scope: !1320)
!1337 = !DILocation(line: 232, column: 71, scope: !1320)
!1338 = !DILocation(line: 232, column: 21, scope: !1322)
!1339 = !DILocation(line: 235, column: 17, scope: !1322)
!1340 = !DILocation(line: 236, column: 14, scope: !1302)
!1341 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h0eb63bbada794e36E", scope: !1342, file: !1303, line: 216, type: !1343, scopeLine: 216, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1345)
!1342 = !DINamespace(name: "{impl#4}", scope: !1305)
!1343 = !DISubroutineType(types: !1344)
!1344 = !{!310, !73, !9, !917}
!1345 = !{!1346, !1347}
!1346 = !DILocalVariable(name: "self", arg: 1, scope: !1341, file: !1303, line: 216, type: !73)
!1347 = !DILocalVariable(name: "bit", arg: 2, scope: !1341, file: !1303, line: 216, type: !9)
!1348 = !DILocation(line: 216, column: 24, scope: !1341)
!1349 = !DILocation(line: 216, column: 31, scope: !1341)
!1350 = !DILocation(line: 217, column: 25, scope: !1341)
!1351 = !DILocation(line: 217, column: 17, scope: !1341)
!1352 = !DILocation(line: 219, column: 18, scope: !1341)
!1353 = !DILocation(line: 219, column: 26, scope: !1341)
!1354 = !DILocation(line: 219, column: 17, scope: !1341)
!1355 = !DILocation(line: 220, column: 14, scope: !1341)
!1356 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h4ccfbd5a1116720cE", scope: !1342, file: !1303, line: 224, type: !1357, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1359)
!1357 = !DISubroutineType(types: !1358)
!1358 = !{!18, !73, !1308, !917}
!1359 = !{!1360, !1361, !1362, !1364}
!1360 = !DILocalVariable(name: "self", arg: 1, scope: !1356, file: !1303, line: 224, type: !73)
!1361 = !DILocalVariable(name: "range", arg: 2, scope: !1356, file: !1303, line: 224, type: !1308)
!1362 = !DILocalVariable(name: "range", scope: !1363, file: !1303, line: 225, type: !1308, align: 8)
!1363 = distinct !DILexicalBlock(scope: !1356, file: !1303, line: 225, column: 17)
!1364 = !DILocalVariable(name: "bits", scope: !1365, file: !1303, line: 232, type: !18, align: 8)
!1365 = distinct !DILexicalBlock(scope: !1363, file: !1303, line: 232, column: 17)
!1366 = !DILocation(line: 224, column: 48, scope: !1356)
!1367 = !DILocation(line: 224, column: 55, scope: !1356)
!1368 = !DILocation(line: 225, column: 29, scope: !1356)
!1369 = !DILocation(line: 225, column: 21, scope: !1363)
!1370 = !DILocation(line: 227, column: 25, scope: !1363)
!1371 = !DILocation(line: 227, column: 17, scope: !1363)
!1372 = !DILocation(line: 228, column: 25, scope: !1363)
!1373 = !DILocation(line: 228, column: 17, scope: !1363)
!1374 = !DILocation(line: 229, column: 25, scope: !1363)
!1375 = !DILocation(line: 229, column: 17, scope: !1363)
!1376 = !DILocation(line: 232, column: 28, scope: !1363)
!1377 = !DILocation(line: 232, column: 37, scope: !1363)
!1378 = !DILocation(line: 232, column: 71, scope: !1363)
!1379 = !DILocation(line: 232, column: 21, scope: !1365)
!1380 = !DILocation(line: 235, column: 17, scope: !1365)
!1381 = !DILocation(line: 236, column: 14, scope: !1356)
!1382 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h54c652b39649ff2bE", scope: !1342, file: !1303, line: 224, type: !1383, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1388)
!1383 = !DISubroutineType(types: !1384)
!1384 = !{!18, !73, !1385, !917}
!1385 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1309, file: !2, size: 64, align: 64, elements: !1386, templateParams: !1314, identifier: "ec23a888a0e54c8a7e373b55ae3006b1")
!1386 = !{!1387}
!1387 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1385, file: !2, baseType: !9, size: 64, align: 64)
!1388 = !{!1389, !1390, !1391, !1393}
!1389 = !DILocalVariable(name: "self", arg: 1, scope: !1382, file: !1303, line: 224, type: !73)
!1390 = !DILocalVariable(name: "range", arg: 2, scope: !1382, file: !1303, line: 224, type: !1385)
!1391 = !DILocalVariable(name: "range", scope: !1392, file: !1303, line: 225, type: !1308, align: 8)
!1392 = distinct !DILexicalBlock(scope: !1382, file: !1303, line: 225, column: 17)
!1393 = !DILocalVariable(name: "bits", scope: !1394, file: !1303, line: 232, type: !18, align: 8)
!1394 = distinct !DILexicalBlock(scope: !1392, file: !1303, line: 232, column: 17)
!1395 = !{!1396}
!1396 = !DITemplateTypeParameter(name: "T", type: !1385)
!1397 = !DILocation(line: 224, column: 48, scope: !1382)
!1398 = !DILocation(line: 224, column: 55, scope: !1382)
!1399 = !DILocation(line: 225, column: 29, scope: !1382)
!1400 = !DILocation(line: 225, column: 21, scope: !1392)
!1401 = !DILocation(line: 227, column: 25, scope: !1392)
!1402 = !DILocation(line: 227, column: 17, scope: !1392)
!1403 = !DILocation(line: 228, column: 25, scope: !1392)
!1404 = !DILocation(line: 228, column: 17, scope: !1392)
!1405 = !DILocation(line: 229, column: 25, scope: !1392)
!1406 = !DILocation(line: 229, column: 17, scope: !1392)
!1407 = !DILocation(line: 232, column: 28, scope: !1392)
!1408 = !DILocation(line: 232, column: 37, scope: !1392)
!1409 = !DILocation(line: 232, column: 71, scope: !1392)
!1410 = !DILocation(line: 232, column: 21, scope: !1394)
!1411 = !DILocation(line: 235, column: 17, scope: !1394)
!1412 = !DILocation(line: 236, column: 14, scope: !1382)
!1413 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h536088d457bd0ae8E", scope: !1342, file: !1303, line: 254, type: !1414, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1417)
!1414 = !DISubroutineType(types: !1415)
!1415 = !{!1416, !1416, !1385, !18, !917}
!1416 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1417 = !{!1418, !1419, !1420, !1421, !1423}
!1418 = !DILocalVariable(name: "self", arg: 1, scope: !1413, file: !1303, line: 254, type: !1416)
!1419 = !DILocalVariable(name: "range", arg: 2, scope: !1413, file: !1303, line: 254, type: !1385)
!1420 = !DILocalVariable(name: "value", arg: 3, scope: !1413, file: !1303, line: 254, type: !18)
!1421 = !DILocalVariable(name: "range", scope: !1422, file: !1303, line: 255, type: !1308, align: 8)
!1422 = distinct !DILexicalBlock(scope: !1413, file: !1303, line: 255, column: 17)
!1423 = !DILocalVariable(name: "bitmask", scope: !1424, file: !1303, line: 264, type: !18, align: 8)
!1424 = distinct !DILexicalBlock(scope: !1422, file: !1303, line: 264, column: 17)
!1425 = !DILocation(line: 254, column: 48, scope: !1413)
!1426 = !DILocation(line: 254, column: 59, scope: !1413)
!1427 = !DILocation(line: 254, column: 69, scope: !1413)
!1428 = !DILocation(line: 255, column: 29, scope: !1413)
!1429 = !DILocation(line: 255, column: 21, scope: !1422)
!1430 = !DILocation(line: 257, column: 25, scope: !1422)
!1431 = !DILocation(line: 257, column: 17, scope: !1422)
!1432 = !DILocation(line: 258, column: 25, scope: !1422)
!1433 = !DILocation(line: 258, column: 17, scope: !1422)
!1434 = !DILocation(line: 259, column: 25, scope: !1422)
!1435 = !DILocation(line: 259, column: 17, scope: !1422)
!1436 = !DILocation(line: 260, column: 54, scope: !1422)
!1437 = !DILocation(line: 260, column: 34, scope: !1422)
!1438 = !DILocation(line: 260, column: 25, scope: !1422)
!1439 = !DILocation(line: 261, column: 45, scope: !1422)
!1440 = !DILocation(line: 261, column: 25, scope: !1422)
!1441 = !DILocation(line: 260, column: 17, scope: !1422)
!1442 = !DILocation(line: 264, column: 45, scope: !1422)
!1443 = !DILocation(line: 264, column: 39, scope: !1422)
!1444 = !DILocation(line: 265, column: 37, scope: !1422)
!1445 = !DILocation(line: 264, column: 38, scope: !1422)
!1446 = !DILocation(line: 264, column: 37, scope: !1422)
!1447 = !DILocation(line: 264, column: 21, scope: !1424)
!1448 = !DILocation(line: 269, column: 26, scope: !1424)
!1449 = !DILocation(line: 269, column: 25, scope: !1424)
!1450 = !DILocation(line: 269, column: 45, scope: !1424)
!1451 = !DILocation(line: 269, column: 17, scope: !1424)
!1452 = !DILocation(line: 272, column: 14, scope: !1413)
!1453 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1118aeef2781280E", scope: !1342, file: !1303, line: 254, type: !1454, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1456)
!1454 = !DISubroutineType(types: !1455)
!1455 = !{!1416, !1416, !1308, !18, !917}
!1456 = !{!1457, !1458, !1459, !1460, !1462}
!1457 = !DILocalVariable(name: "self", arg: 1, scope: !1453, file: !1303, line: 254, type: !1416)
!1458 = !DILocalVariable(name: "range", arg: 2, scope: !1453, file: !1303, line: 254, type: !1308)
!1459 = !DILocalVariable(name: "value", arg: 3, scope: !1453, file: !1303, line: 254, type: !18)
!1460 = !DILocalVariable(name: "range", scope: !1461, file: !1303, line: 255, type: !1308, align: 8)
!1461 = distinct !DILexicalBlock(scope: !1453, file: !1303, line: 255, column: 17)
!1462 = !DILocalVariable(name: "bitmask", scope: !1463, file: !1303, line: 264, type: !18, align: 8)
!1463 = distinct !DILexicalBlock(scope: !1461, file: !1303, line: 264, column: 17)
!1464 = !DILocation(line: 254, column: 48, scope: !1453)
!1465 = !DILocation(line: 254, column: 59, scope: !1453)
!1466 = !DILocation(line: 254, column: 69, scope: !1453)
!1467 = !DILocation(line: 255, column: 29, scope: !1453)
!1468 = !DILocation(line: 255, column: 21, scope: !1461)
!1469 = !DILocation(line: 257, column: 25, scope: !1461)
!1470 = !DILocation(line: 257, column: 17, scope: !1461)
!1471 = !DILocation(line: 258, column: 25, scope: !1461)
!1472 = !DILocation(line: 258, column: 17, scope: !1461)
!1473 = !DILocation(line: 259, column: 25, scope: !1461)
!1474 = !DILocation(line: 259, column: 17, scope: !1461)
!1475 = !DILocation(line: 260, column: 54, scope: !1461)
!1476 = !DILocation(line: 260, column: 34, scope: !1461)
!1477 = !DILocation(line: 260, column: 25, scope: !1461)
!1478 = !DILocation(line: 261, column: 45, scope: !1461)
!1479 = !DILocation(line: 261, column: 25, scope: !1461)
!1480 = !DILocation(line: 260, column: 17, scope: !1461)
!1481 = !DILocation(line: 264, column: 45, scope: !1461)
!1482 = !DILocation(line: 264, column: 39, scope: !1461)
!1483 = !DILocation(line: 265, column: 37, scope: !1461)
!1484 = !DILocation(line: 264, column: 38, scope: !1461)
!1485 = !DILocation(line: 264, column: 37, scope: !1461)
!1486 = !DILocation(line: 264, column: 21, scope: !1463)
!1487 = !DILocation(line: 269, column: 26, scope: !1463)
!1488 = !DILocation(line: 269, column: 25, scope: !1463)
!1489 = !DILocation(line: 269, column: 45, scope: !1463)
!1490 = !DILocation(line: 269, column: 17, scope: !1463)
!1491 = !DILocation(line: 272, column: 14, scope: !1453)
!1492 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h7e1a6a469a5665e4E", scope: !1493, file: !1037, line: 2643, type: !1494, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !1496)
!1493 = !DINamespace(name: "{impl#26}", scope: !108)
!1494 = !DISubroutineType(types: !1495)
!1495 = !{!192, !1200, !210}
!1496 = !{!1497, !1498}
!1497 = !DILocalVariable(name: "self", arg: 1, scope: !1492, file: !1037, line: 2643, type: !1200)
!1498 = !DILocalVariable(name: "f", arg: 2, scope: !1492, file: !1037, line: 2643, type: !210)
!1499 = !DILocation(line: 2643, column: 12, scope: !1492)
!1500 = !DILocation(line: 2643, column: 19, scope: !1492)
!1501 = !DILocation(line: 2644, column: 9, scope: !1492)
!1502 = !DILocation(line: 2644, column: 32, scope: !1492)
!1503 = !DILocation(line: 2645, column: 6, scope: !1492)
!1504 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4d6e3028bb4f1cbE", scope: !1493, file: !1037, line: 2643, type: !1505, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !1507)
!1505 = !DISubroutineType(types: !1506)
!1506 = !{!192, !1261, !210}
!1507 = !{!1508, !1509}
!1508 = !DILocalVariable(name: "self", arg: 1, scope: !1504, file: !1037, line: 2643, type: !1261)
!1509 = !DILocalVariable(name: "f", arg: 2, scope: !1504, file: !1037, line: 2643, type: !210)
!1510 = !DILocation(line: 2643, column: 12, scope: !1504)
!1511 = !DILocation(line: 2643, column: 19, scope: !1504)
!1512 = !DILocation(line: 2644, column: 9, scope: !1504)
!1513 = !DILocation(line: 2644, column: 32, scope: !1504)
!1514 = !DILocation(line: 2645, column: 6, scope: !1504)
!1515 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hce1e1d4248a48f77E", scope: !1493, file: !1037, line: 2643, type: !1516, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1523)
!1516 = !DISubroutineType(types: !1517)
!1517 = !{!192, !1518, !210}
!1518 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1519, templateParams: !19, identifier: "9beaa3d1871fcb08782ce5eda463066e")
!1519 = !{!1520, !1522}
!1520 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1518, file: !2, baseType: !1521, size: 64, align: 64)
!1521 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!1522 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1518, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1523 = !{!1524, !1525}
!1524 = !DILocalVariable(name: "self", arg: 1, scope: !1515, file: !1037, line: 2643, type: !1518)
!1525 = !DILocalVariable(name: "f", arg: 2, scope: !1515, file: !1037, line: 2643, type: !210)
!1526 = !DILocation(line: 2643, column: 12, scope: !1515)
!1527 = !DILocation(line: 2643, column: 19, scope: !1515)
!1528 = !DILocation(line: 2644, column: 9, scope: !1515)
!1529 = !DILocation(line: 2644, column: 32, scope: !1515)
!1530 = !DILocation(line: 2645, column: 6, scope: !1515)
!1531 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd69dee275236f9adE", scope: !1493, file: !1037, line: 2643, type: !1532, scopeLine: 2643, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1534)
!1532 = !DISubroutineType(types: !1533)
!1533 = !{!192, !1083, !210}
!1534 = !{!1535, !1536}
!1535 = !DILocalVariable(name: "self", arg: 1, scope: !1531, file: !1037, line: 2643, type: !1083)
!1536 = !DILocalVariable(name: "f", arg: 2, scope: !1531, file: !1037, line: 2643, type: !210)
!1537 = !DILocation(line: 2643, column: 12, scope: !1531)
!1538 = !DILocation(line: 2643, column: 19, scope: !1531)
!1539 = !DILocation(line: 2644, column: 9, scope: !1531)
!1540 = !DILocation(line: 2644, column: 32, scope: !1531)
!1541 = !DILocation(line: 2645, column: 6, scope: !1531)
!1542 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h0e0dcd4a3cc6286aE", scope: !182, file: !1037, line: 329, type: !1543, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !1545)
!1543 = !DISubroutineType(types: !1544)
!1544 = !{!182, !73}
!1545 = !{!1546}
!1546 = !DILocalVariable(name: "x", arg: 1, scope: !1542, file: !1037, line: 329, type: !73)
!1547 = !DILocation(line: 329, column: 30, scope: !1542)
!1548 = !DILocation(line: 330, column: 13, scope: !1542)
!1549 = !DILocation(line: 331, column: 10, scope: !1542)
!1550 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h72823f1a718fff7dE", scope: !182, file: !1037, line: 329, type: !1551, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1553)
!1551 = !DISubroutineType(types: !1552)
!1552 = !{!182, !12}
!1553 = !{!1554}
!1554 = !DILocalVariable(name: "x", arg: 1, scope: !1550, file: !1037, line: 329, type: !12)
!1555 = !DILocation(line: 329, column: 30, scope: !1550)
!1556 = !DILocation(line: 330, column: 13, scope: !1550)
!1557 = !DILocation(line: 331, column: 10, scope: !1550)
!1558 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV13new17hd647be532982c9f2E", scope: !182, file: !1037, line: 340, type: !1559, scopeLine: 340, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1564)
!1559 = !DISubroutineType(types: !1560)
!1560 = !{!182, !12, !1561}
!1561 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1562, size: 64, align: 64, dwarfAddressSpace: 0)
!1562 = !DISubroutineType(types: !1563)
!1563 = !{!192, !12, !210}
!1564 = !{!1565, !1566}
!1565 = !DILocalVariable(name: "x", arg: 1, scope: !1558, file: !1037, line: 340, type: !12)
!1566 = !DILocalVariable(name: "f", arg: 2, scope: !1558, file: !1037, line: 340, type: !1561)
!1567 = !DILocation(line: 340, column: 23, scope: !1558)
!1568 = !DILocation(line: 340, column: 33, scope: !1558)
!1569 = !DILocation(line: 349, column: 18, scope: !1558)
!1570 = !DILocation(line: 350, column: 6, scope: !1558)
!1571 = !{i64 1}
!1572 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt2v15Count2Is17h7c3dc8981344774fE", scope: !1574, file: !1573, line: 58, type: !1576, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1578)
!1573 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt/v1.rs", directory: "", checksumkind: CSK_MD5, checksum: "9501c7f9488d296f432c394ba18730ac")
!1574 = !DINamespace(name: "Is", scope: !1575)
!1575 = !DINamespace(name: "Count", scope: !137)
!1576 = !DISubroutineType(types: !1577)
!1577 = !{!155, !9}
!1578 = !{!1579}
!1579 = !DILocalVariable(arg: 1, scope: !1572, file: !1573, line: 58, type: !9)
!1580 = !DILocation(line: 58, column: 5, scope: !1572)
!1581 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h04b9530803101404E", scope: !1583, file: !1582, line: 185, type: !1585, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1587)
!1582 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1583 = !DINamespace(name: "{impl#85}", scope: !1584)
!1584 = !DINamespace(name: "num", scope: !108)
!1585 = !DISubroutineType(types: !1586)
!1586 = !{!192, !400, !210}
!1587 = !{!1588, !1589}
!1588 = !DILocalVariable(name: "self", arg: 1, scope: !1581, file: !1582, line: 185, type: !400)
!1589 = !DILocalVariable(name: "f", arg: 2, scope: !1581, file: !1582, line: 185, type: !210)
!1590 = !DILocation(line: 185, column: 20, scope: !1581)
!1591 = !DILocation(line: 185, column: 27, scope: !1581)
!1592 = !DILocation(line: 186, column: 20, scope: !1581)
!1593 = !DILocation(line: 188, column: 27, scope: !1581)
!1594 = !DILocation(line: 187, column: 21, scope: !1581)
!1595 = !DILocation(line: 193, column: 14, scope: !1581)
!1596 = !{i8 0, i8 2}
!1597 = !DILocation(line: 191, column: 21, scope: !1581)
!1598 = !DILocation(line: 189, column: 21, scope: !1581)
!1599 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hfb9dc7f60dcb6ca2E", scope: !1600, file: !1582, line: 185, type: !1601, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1603)
!1600 = !DINamespace(name: "{impl#86}", scope: !1584)
!1601 = !DISubroutineType(types: !1602)
!1602 = !{!192, !409, !210}
!1603 = !{!1604, !1605}
!1604 = !DILocalVariable(name: "self", arg: 1, scope: !1599, file: !1582, line: 185, type: !409)
!1605 = !DILocalVariable(name: "f", arg: 2, scope: !1599, file: !1582, line: 185, type: !210)
!1606 = !DILocation(line: 185, column: 20, scope: !1599)
!1607 = !DILocation(line: 185, column: 27, scope: !1599)
!1608 = !DILocation(line: 186, column: 20, scope: !1599)
!1609 = !DILocation(line: 188, column: 27, scope: !1599)
!1610 = !DILocation(line: 187, column: 21, scope: !1599)
!1611 = !DILocation(line: 193, column: 14, scope: !1599)
!1612 = !DILocation(line: 191, column: 21, scope: !1599)
!1613 = !DILocation(line: 189, column: 21, scope: !1599)
!1614 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17he3913eb1ef931e18E", scope: !1615, file: !1582, line: 185, type: !1616, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1618)
!1615 = !DINamespace(name: "{impl#87}", scope: !1584)
!1616 = !DISubroutineType(types: !1617)
!1617 = !{!192, !73, !210}
!1618 = !{!1619, !1620}
!1619 = !DILocalVariable(name: "self", arg: 1, scope: !1614, file: !1582, line: 185, type: !73)
!1620 = !DILocalVariable(name: "f", arg: 2, scope: !1614, file: !1582, line: 185, type: !210)
!1621 = !DILocation(line: 185, column: 20, scope: !1614)
!1622 = !DILocation(line: 185, column: 27, scope: !1614)
!1623 = !DILocation(line: 186, column: 20, scope: !1614)
!1624 = !DILocation(line: 188, column: 27, scope: !1614)
!1625 = !DILocation(line: 187, column: 21, scope: !1614)
!1626 = !DILocation(line: 193, column: 14, scope: !1614)
!1627 = !DILocation(line: 191, column: 21, scope: !1614)
!1628 = !DILocation(line: 189, column: 21, scope: !1614)
!1629 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h74a4f25905e97b28E", scope: !1631, file: !1630, line: 627, type: !1640, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1666, retainedNodes: !1659)
!1630 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "3a909d1cde985fb0d953605fd1b0e0e2")
!1631 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1632, file: !2, size: 128, align: 64, elements: !1633, templateParams: !19, identifier: "8d779ae6a213cbf8ad2e057ff52af294")
!1632 = !DINamespace(name: "builders", scope: !108)
!1633 = !{!1634}
!1634 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1631, file: !2, baseType: !1635, size: 128, align: 64)
!1635 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1632, file: !2, size: 128, align: 64, elements: !1636, templateParams: !19, identifier: "db8ca05499b1b1b885cc6d98a6d31808")
!1636 = !{!1637, !1638, !1639}
!1637 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1635, file: !2, baseType: !210, size: 64, align: 64)
!1638 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1635, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!1639 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1635, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!1640 = !DISubroutineType(types: !1641)
!1641 = !{!1642, !1642, !1643}
!1642 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1631, size: 64, align: 64, dwarfAddressSpace: 0)
!1643 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1644, file: !2, size: 128, align: 64, elements: !1646, templateParams: !1072, identifier: "10bee38c63be132bc9fe267d08363e")
!1644 = !DINamespace(name: "iter", scope: !1645)
!1645 = !DINamespace(name: "slice", scope: !47)
!1646 = !{!1647, !1654, !1655}
!1647 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1643, file: !2, baseType: !1648, size: 64, align: 64, offset: 64)
!1648 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1649, file: !2, size: 64, align: 64, elements: !1651, templateParams: !1072, identifier: "a5f71de71a1cd93a590c7c49f9770b8")
!1649 = !DINamespace(name: "non_null", scope: !1650)
!1650 = !DINamespace(name: "ptr", scope: !47)
!1651 = !{!1652}
!1652 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1648, file: !2, baseType: !1653, size: 64, align: 64)
!1653 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1654 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1643, file: !2, baseType: !1653, size: 64, align: 64)
!1655 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1643, file: !2, baseType: !1656, align: 8)
!1656 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !1657, identifier: "f1d259139126a8db26fdecb89b321625")
!1657 = !{!1658}
!1658 = !DITemplateTypeParameter(name: "T", type: !12)
!1659 = !{!1660, !1661, !1662, !1664}
!1660 = !DILocalVariable(name: "self", arg: 1, scope: !1629, file: !1630, line: 627, type: !1642)
!1661 = !DILocalVariable(name: "entries", arg: 2, scope: !1629, file: !1630, line: 627, type: !1643)
!1662 = !DILocalVariable(name: "iter", scope: !1663, file: !1630, line: 632, type: !1643, align: 8)
!1663 = distinct !DILexicalBlock(scope: !1629, file: !1630, line: 632, column: 9)
!1664 = !DILocalVariable(name: "entry", scope: !1665, file: !1630, line: 632, type: !12, align: 8)
!1665 = distinct !DILexicalBlock(scope: !1663, file: !1630, line: 632, column: 30)
!1666 = !{!1667, !1668}
!1667 = !DITemplateTypeParameter(name: "D", type: !12)
!1668 = !DITemplateTypeParameter(name: "I", type: !1643)
!1669 = !DILocation(line: 627, column: 26, scope: !1629)
!1670 = !DILocation(line: 627, column: 37, scope: !1629)
!1671 = !DILocation(line: 632, column: 22, scope: !1663)
!1672 = !DILocation(line: 632, column: 13, scope: !1665)
!1673 = !DILocation(line: 632, column: 22, scope: !1629)
!1674 = !DILocation(line: 632, column: 9, scope: !1663)
!1675 = !DILocation(line: 636, column: 6, scope: !1629)
!1676 = !DILocation(line: 632, column: 13, scope: !1663)
!1677 = !DILocation(line: 633, column: 13, scope: !1665)
!1678 = !DILocation(line: 634, column: 9, scope: !1663)
!1679 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h87156b03a9809d3bE", scope: !1631, file: !1630, line: 627, type: !1680, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1701, retainedNodes: !1694)
!1680 = !DISubroutineType(types: !1681)
!1681 = !{!1642, !1642, !1682}
!1682 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1644, file: !2, size: 128, align: 64, elements: !1683, templateParams: !1118, identifier: "8620fb9d3805e7f8d9f624c6f5e6af58")
!1683 = !{!1684, !1689, !1690}
!1684 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1682, file: !2, baseType: !1685, size: 64, align: 64, offset: 64)
!1685 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1649, file: !2, size: 64, align: 64, elements: !1686, templateParams: !1118, identifier: "1d7c854b1694674d3d42af61a8a02d89")
!1686 = !{!1687}
!1687 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1685, file: !2, baseType: !1688, size: 64, align: 64)
!1688 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !29, size: 64, align: 64, dwarfAddressSpace: 0)
!1689 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1682, file: !2, baseType: !1688, size: 64, align: 64)
!1690 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1682, file: !2, baseType: !1691, align: 8)
!1691 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !1692, identifier: "e4e0753957839204317874eba2c392")
!1692 = !{!1693}
!1693 = !DITemplateTypeParameter(name: "T", type: !28)
!1694 = !{!1695, !1696, !1697, !1699}
!1695 = !DILocalVariable(name: "self", arg: 1, scope: !1679, file: !1630, line: 627, type: !1642)
!1696 = !DILocalVariable(name: "entries", arg: 2, scope: !1679, file: !1630, line: 627, type: !1682)
!1697 = !DILocalVariable(name: "iter", scope: !1698, file: !1630, line: 632, type: !1682, align: 8)
!1698 = distinct !DILexicalBlock(scope: !1679, file: !1630, line: 632, column: 9)
!1699 = !DILocalVariable(name: "entry", scope: !1700, file: !1630, line: 632, type: !28, align: 8)
!1700 = distinct !DILexicalBlock(scope: !1698, file: !1630, line: 632, column: 30)
!1701 = !{!1702, !1703}
!1702 = !DITemplateTypeParameter(name: "D", type: !28)
!1703 = !DITemplateTypeParameter(name: "I", type: !1682)
!1704 = !DILocation(line: 627, column: 26, scope: !1679)
!1705 = !DILocation(line: 627, column: 37, scope: !1679)
!1706 = !DILocation(line: 632, column: 22, scope: !1698)
!1707 = !DILocation(line: 632, column: 13, scope: !1700)
!1708 = !DILocation(line: 632, column: 22, scope: !1679)
!1709 = !DILocation(line: 632, column: 9, scope: !1698)
!1710 = !DILocation(line: 636, column: 6, scope: !1679)
!1711 = !DILocation(line: 632, column: 13, scope: !1698)
!1712 = !DILocation(line: 633, column: 13, scope: !1700)
!1713 = !DILocation(line: 634, column: 9, scope: !1698)
!1714 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hd18ccd00a4950781E", scope: !1631, file: !1630, line: 627, type: !1715, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1736, retainedNodes: !1729)
!1715 = !DISubroutineType(types: !1716)
!1716 = !{!1642, !1642, !1717}
!1717 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1644, file: !2, size: 128, align: 64, elements: !1718, templateParams: !1208, identifier: "65c604acbce00e5eeaf83dd9e4086e57")
!1718 = !{!1719, !1724, !1725}
!1719 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1717, file: !2, baseType: !1720, size: 64, align: 64, offset: 64)
!1720 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1649, file: !2, size: 64, align: 64, elements: !1721, templateParams: !1208, identifier: "18d5b92b67f4ce05718d34f266c4a2a5")
!1721 = !{!1722}
!1722 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1720, file: !2, baseType: !1723, size: 64, align: 64)
!1723 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1724 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1717, file: !2, baseType: !1723, size: 64, align: 64)
!1725 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1717, file: !2, baseType: !1726, align: 8)
!1726 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !1727, identifier: "44db1589395ecf6677ce994f6413c7b")
!1727 = !{!1728}
!1728 = !DITemplateTypeParameter(name: "T", type: !73)
!1729 = !{!1730, !1731, !1732, !1734}
!1730 = !DILocalVariable(name: "self", arg: 1, scope: !1714, file: !1630, line: 627, type: !1642)
!1731 = !DILocalVariable(name: "entries", arg: 2, scope: !1714, file: !1630, line: 627, type: !1717)
!1732 = !DILocalVariable(name: "iter", scope: !1733, file: !1630, line: 632, type: !1717, align: 8)
!1733 = distinct !DILexicalBlock(scope: !1714, file: !1630, line: 632, column: 9)
!1734 = !DILocalVariable(name: "entry", scope: !1735, file: !1630, line: 632, type: !73, align: 8)
!1735 = distinct !DILexicalBlock(scope: !1733, file: !1630, line: 632, column: 30)
!1736 = !{!1737, !1738}
!1737 = !DITemplateTypeParameter(name: "D", type: !73)
!1738 = !DITemplateTypeParameter(name: "I", type: !1717)
!1739 = !DILocation(line: 627, column: 26, scope: !1714)
!1740 = !DILocation(line: 627, column: 37, scope: !1714)
!1741 = !DILocation(line: 632, column: 22, scope: !1733)
!1742 = !DILocation(line: 632, column: 13, scope: !1735)
!1743 = !DILocation(line: 632, column: 22, scope: !1714)
!1744 = !DILocation(line: 632, column: 9, scope: !1733)
!1745 = !DILocation(line: 636, column: 6, scope: !1714)
!1746 = !DILocation(line: 632, column: 13, scope: !1733)
!1747 = !DILocation(line: 633, column: 13, scope: !1735)
!1748 = !DILocation(line: 634, column: 9, scope: !1733)
!1749 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hfeb54e0556b112c8E", scope: !1631, file: !1630, line: 627, type: !1750, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1771, retainedNodes: !1764)
!1750 = !DISubroutineType(types: !1751)
!1751 = !{!1642, !1642, !1752}
!1752 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1644, file: !2, size: 128, align: 64, elements: !1753, templateParams: !1295, identifier: "87e5e0803580ae66886e1510e9fd3d31")
!1753 = !{!1754, !1759, !1760}
!1754 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1752, file: !2, baseType: !1755, size: 64, align: 64, offset: 64)
!1755 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1649, file: !2, size: 64, align: 64, elements: !1756, templateParams: !1295, identifier: "61cce40d7cd08e1af1dd1c5d29542d3b")
!1756 = !{!1757}
!1757 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1755, file: !2, baseType: !1758, size: 64, align: 64)
!1758 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!1759 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1752, file: !2, baseType: !1758, size: 64, align: 64)
!1760 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1752, file: !2, baseType: !1761, align: 8)
!1761 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !46, file: !2, align: 8, elements: !19, templateParams: !1762, identifier: "c85526bfa613b4d2be4d58e4f4112475")
!1762 = !{!1763}
!1763 = !DITemplateTypeParameter(name: "T", type: !82)
!1764 = !{!1765, !1766, !1767, !1769}
!1765 = !DILocalVariable(name: "self", arg: 1, scope: !1749, file: !1630, line: 627, type: !1642)
!1766 = !DILocalVariable(name: "entries", arg: 2, scope: !1749, file: !1630, line: 627, type: !1752)
!1767 = !DILocalVariable(name: "iter", scope: !1768, file: !1630, line: 632, type: !1752, align: 8)
!1768 = distinct !DILexicalBlock(scope: !1749, file: !1630, line: 632, column: 9)
!1769 = !DILocalVariable(name: "entry", scope: !1770, file: !1630, line: 632, type: !82, align: 8)
!1770 = distinct !DILexicalBlock(scope: !1768, file: !1630, line: 632, column: 30)
!1771 = !{!1772, !1773}
!1772 = !DITemplateTypeParameter(name: "D", type: !82)
!1773 = !DITemplateTypeParameter(name: "I", type: !1752)
!1774 = !DILocation(line: 627, column: 26, scope: !1749)
!1775 = !DILocation(line: 627, column: 37, scope: !1749)
!1776 = !DILocation(line: 632, column: 22, scope: !1768)
!1777 = !DILocation(line: 632, column: 13, scope: !1770)
!1778 = !DILocation(line: 632, column: 22, scope: !1749)
!1779 = !DILocation(line: 632, column: 9, scope: !1768)
!1780 = !DILocation(line: 636, column: 6, scope: !1749)
!1781 = !DILocation(line: 632, column: 13, scope: !1768)
!1782 = !DILocation(line: 633, column: 13, scope: !1770)
!1783 = !DILocation(line: 634, column: 9, scope: !1768)
!1784 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h143e9ef7687cbe07E", scope: !107, file: !1037, line: 443, type: !1785, scopeLine: 443, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1790)
!1785 = !DISubroutineType(types: !1786)
!1786 = !{!107, !111, !178, !132, !1787}
!1787 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !108, file: !2, align: 8, elements: !1788, templateParams: !19, identifier: "87fa5f455e1e5965cb07ce17624e505b")
!1788 = !{!1789}
!1789 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1787, file: !2, baseType: !7, align: 8)
!1790 = !{!1791, !1792, !1793, !1794, !1795}
!1791 = !DILocalVariable(name: "pieces", arg: 1, scope: !1784, file: !1037, line: 444, type: !111)
!1792 = !DILocalVariable(name: "args", arg: 2, scope: !1784, file: !1037, line: 445, type: !178)
!1793 = !DILocalVariable(name: "fmt", arg: 3, scope: !1784, file: !1037, line: 446, type: !132)
!1794 = !DILocalVariable(name: "_unsafe_arg", scope: !1784, file: !1037, line: 447, type: !1787, align: 1)
!1795 = !DILocalVariable(arg: 4, scope: !1784, file: !1037, line: 447, type: !1787)
!1796 = !DILocation(line: 447, column: 9, scope: !1784)
!1797 = !DILocation(line: 444, column: 9, scope: !1784)
!1798 = !DILocation(line: 445, column: 9, scope: !1784)
!1799 = !DILocation(line: 446, column: 9, scope: !1784)
!1800 = !DILocation(line: 449, column: 34, scope: !1784)
!1801 = !DILocation(line: 449, column: 9, scope: !1784)
!1802 = !DILocation(line: 450, column: 6, scope: !1784)
!1803 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h28e1c47f0b7725ffE", scope: !107, file: !1037, line: 412, type: !1804, scopeLine: 412, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1806)
!1804 = !DISubroutineType(types: !1805)
!1805 = !{!107, !111, !178}
!1806 = !{!1807, !1808}
!1807 = !DILocalVariable(name: "pieces", arg: 1, scope: !1803, file: !1037, line: 412, type: !111)
!1808 = !DILocalVariable(name: "args", arg: 2, scope: !1803, file: !1037, line: 412, type: !178)
!1809 = !DILocation(line: 412, column: 19, scope: !1803)
!1810 = !DILocation(line: 412, column: 47, scope: !1803)
!1811 = !DILocation(line: 413, column: 12, scope: !1803)
!1812 = !DILocation(line: 413, column: 56, scope: !1803)
!1813 = !DILocation(line: 413, column: 41, scope: !1803)
!1814 = !DILocation(line: 416, column: 34, scope: !1803)
!1815 = !DILocation(line: 416, column: 9, scope: !1803)
!1816 = !DILocation(line: 417, column: 6, scope: !1803)
!1817 = !DILocation(line: 414, column: 13, scope: !1803)
!1818 = distinct !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h146574b22a43fc6cE", scope: !107, file: !1037, line: 399, type: !1819, scopeLine: 399, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1821)
!1819 = !DISubroutineType(types: !1820)
!1820 = !{!107, !111}
!1821 = !{!1822}
!1822 = !DILocalVariable(name: "pieces", arg: 1, scope: !1818, file: !1037, line: 399, type: !111)
!1823 = !DILocation(line: 399, column: 28, scope: !1818)
!1824 = !DILocation(line: 400, column: 12, scope: !1818)
!1825 = !DILocation(line: 403, column: 34, scope: !1818)
!1826 = !DILocation(line: 403, column: 9, scope: !1818)
!1827 = !DILocation(line: 404, column: 6, scope: !1818)
!1828 = !DILocation(line: 401, column: 13, scope: !1818)
!1829 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hea1658e5069b6260E", scope: !1831, file: !1830, line: 460, type: !1833, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1846)
!1830 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "9f9a8c2611080e433b531f707b01187e")
!1831 = !DINamespace(name: "{impl#9}", scope: !1832)
!1832 = !DINamespace(name: "num", scope: !47)
!1833 = !DISubroutineType(types: !1834)
!1834 = !{!1835, !18, !18}
!1835 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1836, templateParams: !19, identifier: "b0b12f69eb615b2d58d6dd7f6b961db4")
!1836 = !{!1837}
!1837 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1835, file: !2, size: 128, align: 64, elements: !1838, templateParams: !19, identifier: "9f9ca923c16d953bddb629f42a4714ea", discriminator: !1845)
!1838 = !{!1839, !1841}
!1839 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1837, file: !2, baseType: !1840, size: 128, align: 64, extraData: i64 0)
!1840 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1835, file: !2, size: 128, align: 64, elements: !19, templateParams: !1208, identifier: "39eba454335f5b8bae411b535517be4")
!1841 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1837, file: !2, baseType: !1842, size: 128, align: 64, extraData: i64 1)
!1842 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1835, file: !2, size: 128, align: 64, elements: !1843, templateParams: !1208, identifier: "78b45c30d80afa21be45f60621f6cf81")
!1843 = !{!1844}
!1844 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1842, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!1845 = !DIDerivedType(tag: DW_TAG_member, scope: !1835, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!1846 = !{!1847, !1848, !1849, !1851}
!1847 = !DILocalVariable(name: "self", arg: 1, scope: !1829, file: !1830, line: 460, type: !18)
!1848 = !DILocalVariable(name: "rhs", arg: 2, scope: !1829, file: !1830, line: 460, type: !18)
!1849 = !DILocalVariable(name: "a", scope: !1850, file: !1830, line: 461, type: !18, align: 8)
!1850 = distinct !DILexicalBlock(scope: !1829, file: !1830, line: 461, column: 13)
!1851 = !DILocalVariable(name: "b", scope: !1850, file: !1830, line: 461, type: !310, align: 1)
!1852 = !DILocation(line: 460, column: 34, scope: !1829)
!1853 = !DILocation(line: 460, column: 40, scope: !1829)
!1854 = !DILocalVariable(name: "self", arg: 1, scope: !1855, file: !1830, line: 1504, type: !18)
!1855 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17h0e5ed9e4a1d79c37E", scope: !1831, file: !1830, line: 1504, type: !1856, scopeLine: 1504, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1862)
!1856 = !DISubroutineType(types: !1857)
!1857 = !{!1858, !18, !18}
!1858 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1859, templateParams: !19, identifier: "b667db5d4bbbc6234f6c0852846e1065")
!1859 = !{!1860, !1861}
!1860 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1858, file: !2, baseType: !18, size: 64, align: 64)
!1861 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1858, file: !2, baseType: !310, size: 8, align: 8, offset: 64)
!1862 = !{!1854, !1863, !1864, !1866}
!1863 = !DILocalVariable(name: "rhs", arg: 2, scope: !1855, file: !1830, line: 1504, type: !18)
!1864 = !DILocalVariable(name: "a", scope: !1865, file: !1830, line: 1505, type: !18, align: 8)
!1865 = distinct !DILexicalBlock(scope: !1855, file: !1830, line: 1505, column: 13)
!1866 = !DILocalVariable(name: "b", scope: !1865, file: !1830, line: 1505, type: !310, align: 1)
!1867 = !DILocation(line: 1504, column: 38, scope: !1855, inlinedAt: !1868)
!1868 = distinct !DILocation(line: 461, column: 26, scope: !1829)
!1869 = !DILocation(line: 1504, column: 44, scope: !1855, inlinedAt: !1868)
!1870 = !DILocation(line: 1505, column: 26, scope: !1855, inlinedAt: !1868)
!1871 = !DILocation(line: 1505, column: 18, scope: !1855, inlinedAt: !1868)
!1872 = !DILocation(line: 1505, column: 18, scope: !1865, inlinedAt: !1868)
!1873 = !DILocation(line: 1505, column: 21, scope: !1855, inlinedAt: !1868)
!1874 = !DILocation(line: 1505, column: 21, scope: !1865, inlinedAt: !1868)
!1875 = !DILocation(line: 1506, column: 13, scope: !1865, inlinedAt: !1868)
!1876 = !DILocation(line: 1507, column: 10, scope: !1855, inlinedAt: !1868)
!1877 = !DILocation(line: 461, column: 26, scope: !1829)
!1878 = !DILocation(line: 461, column: 18, scope: !1829)
!1879 = !DILocation(line: 461, column: 18, scope: !1850)
!1880 = !DILocation(line: 461, column: 21, scope: !1829)
!1881 = !DILocation(line: 461, column: 21, scope: !1850)
!1882 = !DILocation(line: 462, column: 16, scope: !1850)
!1883 = !DILocation(line: 462, column: 42, scope: !1850)
!1884 = !DILocation(line: 462, column: 13, scope: !1850)
!1885 = !DILocation(line: 462, column: 30, scope: !1850)
!1886 = !DILocation(line: 463, column: 10, scope: !1829)
!1887 = !{i64 0, i64 2}
!1888 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h8ad5052299fdc14aE", scope: !1831, file: !1830, line: 529, type: !1833, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1889)
!1889 = !{!1890, !1891, !1892, !1894}
!1890 = !DILocalVariable(name: "self", arg: 1, scope: !1888, file: !1830, line: 529, type: !18)
!1891 = !DILocalVariable(name: "rhs", arg: 2, scope: !1888, file: !1830, line: 529, type: !18)
!1892 = !DILocalVariable(name: "a", scope: !1893, file: !1830, line: 530, type: !18, align: 8)
!1893 = distinct !DILexicalBlock(scope: !1888, file: !1830, line: 530, column: 13)
!1894 = !DILocalVariable(name: "b", scope: !1893, file: !1830, line: 530, type: !310, align: 1)
!1895 = !DILocation(line: 529, column: 34, scope: !1888)
!1896 = !DILocation(line: 529, column: 40, scope: !1888)
!1897 = !DILocalVariable(name: "self", arg: 1, scope: !1898, file: !1830, line: 1603, type: !18)
!1898 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17hb50add16f872cd07E", scope: !1831, file: !1830, line: 1603, type: !1856, scopeLine: 1603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !1899)
!1899 = !{!1897, !1900, !1901, !1903}
!1900 = !DILocalVariable(name: "rhs", arg: 2, scope: !1898, file: !1830, line: 1603, type: !18)
!1901 = !DILocalVariable(name: "a", scope: !1902, file: !1830, line: 1604, type: !18, align: 8)
!1902 = distinct !DILexicalBlock(scope: !1898, file: !1830, line: 1604, column: 13)
!1903 = !DILocalVariable(name: "b", scope: !1902, file: !1830, line: 1604, type: !310, align: 1)
!1904 = !DILocation(line: 1603, column: 38, scope: !1898, inlinedAt: !1905)
!1905 = distinct !DILocation(line: 530, column: 26, scope: !1888)
!1906 = !DILocation(line: 1603, column: 44, scope: !1898, inlinedAt: !1905)
!1907 = !DILocation(line: 1604, column: 26, scope: !1898, inlinedAt: !1905)
!1908 = !DILocation(line: 1604, column: 18, scope: !1898, inlinedAt: !1905)
!1909 = !DILocation(line: 1604, column: 18, scope: !1902, inlinedAt: !1905)
!1910 = !DILocation(line: 1604, column: 21, scope: !1898, inlinedAt: !1905)
!1911 = !DILocation(line: 1604, column: 21, scope: !1902, inlinedAt: !1905)
!1912 = !DILocation(line: 1605, column: 13, scope: !1902, inlinedAt: !1905)
!1913 = !DILocation(line: 1606, column: 10, scope: !1898, inlinedAt: !1905)
!1914 = !DILocation(line: 530, column: 26, scope: !1888)
!1915 = !DILocation(line: 530, column: 18, scope: !1888)
!1916 = !DILocation(line: 530, column: 18, scope: !1893)
!1917 = !DILocation(line: 530, column: 21, scope: !1888)
!1918 = !DILocation(line: 530, column: 21, scope: !1893)
!1919 = !DILocation(line: 531, column: 16, scope: !1893)
!1920 = !DILocation(line: 531, column: 42, scope: !1893)
!1921 = !DILocation(line: 531, column: 13, scope: !1893)
!1922 = !DILocation(line: 531, column: 30, scope: !1893)
!1923 = !DILocation(line: 532, column: 10, scope: !1888)
!1924 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hf0bfccbc3938ad1bE", scope: !1650, file: !1925, line: 490, type: !1926, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1931, retainedNodes: !1929)
!1925 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "ed5a5b94ce68ef0bd15ed78a0be1f1f0")
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1924, file: !1925, line: 490, type: !1928)
!1931 = !{!1932}
!1932 = !DITemplateTypeParameter(name: "T", type: !297)
!1933 = !DILocation(line: 490, column: 1, scope: !1924)
!1934 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h73a6aca7031876e2E", scope: !1650, file: !1925, line: 490, type: !1935, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1940, retainedNodes: !1938)
!1935 = !DISubroutineType(types: !1936)
!1936 = !{null, !1937}
!1937 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1938 = !{!1939}
!1939 = !DILocalVariable(arg: 1, scope: !1934, file: !1925, line: 490, type: !1937)
!1940 = !{!1941}
!1941 = !DITemplateTypeParameter(name: "T", type: !728)
!1942 = !DILocation(line: 490, column: 1, scope: !1934)
!1943 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h0ddbe1c7d7e486d3E", scope: !1650, file: !1925, line: 490, type: !1944, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1949, retainedNodes: !1947)
!1944 = !DISubroutineType(types: !1945)
!1945 = !{null, !1946}
!1946 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1947 = !{!1948}
!1948 = !DILocalVariable(arg: 1, scope: !1943, file: !1925, line: 490, type: !1946)
!1949 = !{!1950}
!1950 = !DITemplateTypeParameter(name: "T", type: !737)
!1951 = !DILocation(line: 490, column: 1, scope: !1943)
!1952 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h1b99c2eea77c2483E", scope: !1650, file: !1925, line: 490, type: !1953, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !1956)
!1953 = !DISubroutineType(types: !1954)
!1954 = !{null, !1955}
!1955 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !29, size: 64, align: 64, dwarfAddressSpace: 0)
!1956 = !{!1957}
!1957 = !DILocalVariable(arg: 1, scope: !1952, file: !1925, line: 490, type: !1955)
!1958 = !DILocation(line: 490, column: 1, scope: !1952)
!1959 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17he4b33abe80e7b4feE", scope: !1650, file: !1925, line: 490, type: !1960, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1692, retainedNodes: !1963)
!1960 = !DISubroutineType(types: !1961)
!1961 = !{null, !1962}
!1962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!1963 = !{!1964}
!1964 = !DILocalVariable(arg: 1, scope: !1959, file: !1925, line: 490, type: !1962)
!1965 = !DILocation(line: 490, column: 1, scope: !1959)
!1966 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h8ae66d72c569782dE", scope: !1650, file: !1925, line: 490, type: !1967, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1972, retainedNodes: !1970)
!1967 = !DISubroutineType(types: !1968)
!1968 = !{null, !1969}
!1969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!1970 = !{!1971}
!1971 = !DILocalVariable(arg: 1, scope: !1966, file: !1925, line: 490, type: !1969)
!1972 = !{!1973}
!1973 = !DITemplateTypeParameter(name: "T", type: !472)
!1974 = !DILocation(line: 490, column: 1, scope: !1966)
!1975 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h1efc4878fcb3f726E", scope: !1650, file: !1925, line: 490, type: !1976, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1981, retainedNodes: !1979)
!1976 = !DISubroutineType(types: !1977)
!1977 = !{null, !1978}
!1978 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!1979 = !{!1980}
!1980 = !DILocalVariable(arg: 1, scope: !1975, file: !1925, line: 490, type: !1978)
!1981 = !{!1982}
!1982 = !DITemplateTypeParameter(name: "T", type: !571)
!1983 = !DILocation(line: 490, column: 1, scope: !1975)
!1984 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h4ed00c7419008158E", scope: !1650, file: !1925, line: 490, type: !1985, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1990, retainedNodes: !1988)
!1985 = !DISubroutineType(types: !1986)
!1986 = !{null, !1987}
!1987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1988 = !{!1989}
!1989 = !DILocalVariable(arg: 1, scope: !1984, file: !1925, line: 490, type: !1987)
!1990 = !{!1991}
!1991 = !DITemplateTypeParameter(name: "T", type: !614)
!1992 = !DILocation(line: 490, column: 1, scope: !1984)
!1993 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h03c035a9365aa516E", scope: !1650, file: !1925, line: 490, type: !1994, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1999, retainedNodes: !1997)
!1994 = !DISubroutineType(types: !1995)
!1995 = !{null, !1996}
!1996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!1997 = !{!1998}
!1998 = !DILocalVariable(arg: 1, scope: !1993, file: !1925, line: 490, type: !1996)
!1999 = !{!2000}
!2000 = !DITemplateTypeParameter(name: "T", type: !525)
!2001 = !DILocation(line: 490, column: 1, scope: !1993)
!2002 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h31c85b07d622ade9E", scope: !1650, file: !1925, line: 490, type: !2003, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2008, retainedNodes: !2006)
!2003 = !DISubroutineType(types: !2004)
!2004 = !{null, !2005}
!2005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2006 = !{!2007}
!2007 = !DILocalVariable(arg: 1, scope: !2002, file: !1925, line: 490, type: !2005)
!2008 = !{!2009}
!2009 = !DITemplateTypeParameter(name: "T", type: !550)
!2010 = !DILocation(line: 490, column: 1, scope: !2002)
!2011 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h5c4626c29884c312E", scope: !1650, file: !1925, line: 490, type: !2012, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2017, retainedNodes: !2015)
!2012 = !DISubroutineType(types: !2013)
!2013 = !{null, !2014}
!2014 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!2015 = !{!2016}
!2016 = !DILocalVariable(arg: 1, scope: !2011, file: !1925, line: 490, type: !2014)
!2017 = !{!2018}
!2018 = !DITemplateTypeParameter(name: "T", type: !446)
!2019 = !DILocation(line: 490, column: 1, scope: !2011)
!2020 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h83da25025850dc07E", scope: !1650, file: !1925, line: 490, type: !2021, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2026, retainedNodes: !2024)
!2021 = !DISubroutineType(types: !2022)
!2022 = !{null, !2023}
!2023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!2024 = !{!2025}
!2025 = !DILocalVariable(arg: 1, scope: !2020, file: !1925, line: 490, type: !2023)
!2026 = !{!2027}
!2027 = !DITemplateTypeParameter(name: "T", type: !559)
!2028 = !DILocation(line: 490, column: 1, scope: !2020)
!2029 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h8982fd76e057df8cE", scope: !1650, file: !1925, line: 490, type: !2030, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2035, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1925, line: 490, type: !2032)
!2035 = !{!2036}
!2036 = !DITemplateTypeParameter(name: "T", type: !497)
!2037 = !DILocation(line: 490, column: 1, scope: !2029)
!2038 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17hf2d10b8f648cff8cE", scope: !1650, file: !1925, line: 490, type: !2039, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2044, retainedNodes: !2042)
!2039 = !DISubroutineType(types: !2040)
!2040 = !{null, !2041}
!2041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !34, size: 64, align: 64, dwarfAddressSpace: 0)
!2042 = !{!2043}
!2043 = !DILocalVariable(arg: 1, scope: !2038, file: !1925, line: 490, type: !2041)
!2044 = !{!2045}
!2045 = !DITemplateTypeParameter(name: "T", type: !34)
!2046 = !DILocation(line: 490, column: 1, scope: !2038)
!2047 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17hfa4cfed51e0579feE", scope: !1650, file: !1925, line: 490, type: !2048, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2053, retainedNodes: !2051)
!2048 = !DISubroutineType(types: !2049)
!2049 = !{null, !2050}
!2050 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !42, size: 64, align: 64, dwarfAddressSpace: 0)
!2051 = !{!2052}
!2052 = !DILocalVariable(arg: 1, scope: !2047, file: !1925, line: 490, type: !2050)
!2053 = !{!2054}
!2054 = !DITemplateTypeParameter(name: "T", type: !42)
!2055 = !DILocation(line: 490, column: 1, scope: !2047)
!2056 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17h5c741f72417bcac8E", scope: !1650, file: !1925, line: 490, type: !2057, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2060)
!2057 = !DISubroutineType(types: !2058)
!2058 = !{null, !2059}
!2059 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!2060 = !{!2061}
!2061 = !DILocalVariable(arg: 1, scope: !2056, file: !1925, line: 490, type: !2059)
!2062 = !DILocation(line: 490, column: 1, scope: !2056)
!2063 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17hecbb745070942494E", scope: !1650, file: !1925, line: 490, type: !2064, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2069, retainedNodes: !2067)
!2064 = !DISubroutineType(types: !2065)
!2065 = !{null, !2066}
!2066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!2067 = !{!2068}
!2068 = !DILocalVariable(arg: 1, scope: !2063, file: !1925, line: 490, type: !2066)
!2069 = !{!2070}
!2070 = !DITemplateTypeParameter(name: "T", type: !310)
!2071 = !DILocation(line: 490, column: 1, scope: !2063)
!2072 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h8c6006eeb4970120E", scope: !1650, file: !1925, line: 490, type: !2073, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2078, retainedNodes: !2076)
!2073 = !DISubroutineType(types: !2074)
!2074 = !{null, !2075}
!2075 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !400, size: 64, align: 64, dwarfAddressSpace: 0)
!2076 = !{!2077}
!2077 = !DILocalVariable(arg: 1, scope: !2072, file: !1925, line: 490, type: !2075)
!2078 = !{!2079}
!2079 = !DITemplateTypeParameter(name: "T", type: !400)
!2080 = !DILocation(line: 490, column: 1, scope: !2072)
!2081 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h8d6329fb59500ebfE", scope: !1650, file: !1925, line: 490, type: !2082, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2087, retainedNodes: !2085)
!2082 = !DISubroutineType(types: !2083)
!2083 = !{null, !2084}
!2084 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !409, size: 64, align: 64, dwarfAddressSpace: 0)
!2085 = !{!2086}
!2086 = !DILocalVariable(arg: 1, scope: !2081, file: !1925, line: 490, type: !2084)
!2087 = !{!2088}
!2088 = !DITemplateTypeParameter(name: "T", type: !409)
!2089 = !DILocation(line: 490, column: 1, scope: !2081)
!2090 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hac4ff3c2e0eb3899E", scope: !1650, file: !1925, line: 490, type: !2091, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1727, retainedNodes: !2094)
!2091 = !DISubroutineType(types: !2092)
!2092 = !{null, !2093}
!2093 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!2094 = !{!2095}
!2095 = !DILocalVariable(arg: 1, scope: !2090, file: !1925, line: 490, type: !2093)
!2096 = !DILocation(line: 490, column: 1, scope: !2090)
!2097 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h1904b91eab9cc807E", scope: !1650, file: !1925, line: 490, type: !2098, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2103, retainedNodes: !2101)
!2098 = !DISubroutineType(types: !2099)
!2099 = !{null, !2100}
!2100 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !429, size: 64, align: 64, dwarfAddressSpace: 0)
!2101 = !{!2102}
!2102 = !DILocalVariable(arg: 1, scope: !2097, file: !1925, line: 490, type: !2100)
!2103 = !{!2104}
!2104 = !DITemplateTypeParameter(name: "T", type: !429)
!2105 = !DILocation(line: 490, column: 1, scope: !2097)
!2106 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h01f69b1f4bce386cE", scope: !1650, file: !1925, line: 490, type: !2107, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2112, retainedNodes: !2110)
!2107 = !DISubroutineType(types: !2108)
!2108 = !{null, !2109}
!2109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !377, size: 64, align: 64, dwarfAddressSpace: 0)
!2110 = !{!2111}
!2111 = !DILocalVariable(arg: 1, scope: !2106, file: !1925, line: 490, type: !2109)
!2112 = !{!2113}
!2113 = !DITemplateTypeParameter(name: "T", type: !377)
!2114 = !DILocation(line: 490, column: 1, scope: !2106)
!2115 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h3d0fcdf47735d01cE", scope: !1650, file: !1925, line: 490, type: !2116, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2121, retainedNodes: !2119)
!2116 = !DISubroutineType(types: !2117)
!2117 = !{null, !2118}
!2118 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2119 = !{!2120}
!2120 = !DILocalVariable(arg: 1, scope: !2115, file: !1925, line: 490, type: !2118)
!2121 = !{!2122}
!2122 = !DITemplateTypeParameter(name: "T", type: !107)
!2123 = !DILocation(line: 490, column: 1, scope: !2115)
!2124 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h853e8ce9715d50c7E", scope: !1650, file: !1925, line: 490, type: !2125, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2130, retainedNodes: !2128)
!2125 = !DISubroutineType(types: !2126)
!2126 = !{null, !2127}
!2127 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!2128 = !{!2129}
!2129 = !DILocalVariable(arg: 1, scope: !2124, file: !1925, line: 490, type: !2127)
!2130 = !{!2131}
!2131 = !DITemplateTypeParameter(name: "T", type: !259)
!2132 = !DILocation(line: 490, column: 1, scope: !2124)
!2133 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h82b585128e04e5f3E", scope: !1650, file: !1925, line: 490, type: !2134, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2137)
!2134 = !DISubroutineType(types: !2135)
!2135 = !{null, !2136}
!2136 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!2137 = !{!2138}
!2138 = !DILocalVariable(arg: 1, scope: !2133, file: !1925, line: 490, type: !2136)
!2139 = !DILocation(line: 490, column: 1, scope: !2133)
!2140 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17hd1c981f07794c1bfE", scope: !1650, file: !1925, line: 490, type: !2141, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2144)
!2141 = !DISubroutineType(types: !2142)
!2142 = !{null, !2143}
!2143 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!2144 = !{!2145}
!2145 = !DILocalVariable(arg: 1, scope: !2140, file: !1925, line: 490, type: !2143)
!2146 = !DILocation(line: 490, column: 1, scope: !2140)
!2147 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h121da967925a4047E", scope: !1650, file: !1925, line: 490, type: !2148, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2153, retainedNodes: !2151)
!2148 = !DISubroutineType(types: !2149)
!2149 = !{null, !2150}
!2150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2151 = !{!2152}
!2152 = !DILocalVariable(arg: 1, scope: !2147, file: !1925, line: 490, type: !2150)
!2153 = !{!2154}
!2154 = !DITemplateTypeParameter(name: "T", type: !418)
!2155 = !DILocation(line: 490, column: 1, scope: !2147)
!2156 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17hd7d32ef626f2b641E", scope: !1650, file: !1925, line: 490, type: !2157, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2162, retainedNodes: !2160)
!2157 = !DISubroutineType(types: !2158)
!2158 = !{null, !2159}
!2159 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!2160 = !{!2161}
!2161 = !DILocalVariable(arg: 1, scope: !2156, file: !1925, line: 490, type: !2159)
!2162 = !{!2163}
!2163 = !DITemplateTypeParameter(name: "T", type: !647)
!2164 = !DILocation(line: 490, column: 1, scope: !2156)
!2165 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h42be04c419647618E", scope: !1650, file: !1925, line: 490, type: !2166, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1657, retainedNodes: !2169)
!2166 = !DISubroutineType(types: !2167)
!2167 = !{null, !2168}
!2168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!2169 = !{!2170}
!2170 = !DILocalVariable(arg: 1, scope: !2165, file: !1925, line: 490, type: !2168)
!2171 = !DILocation(line: 490, column: 1, scope: !2165)
!2172 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h1652ff812cf5e435E", scope: !1650, file: !1925, line: 490, type: !2173, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2178, retainedNodes: !2176)
!2173 = !DISubroutineType(types: !2174)
!2174 = !{null, !2175}
!2175 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2176 = !{!2177}
!2177 = !DILocalVariable(arg: 1, scope: !2172, file: !1925, line: 490, type: !2175)
!2178 = !{!2179}
!2179 = !DITemplateTypeParameter(name: "T", type: !96)
!2180 = !DILocation(line: 490, column: 1, scope: !2172)
!2181 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17hc77696c0a90c1a3bE", scope: !1650, file: !1925, line: 490, type: !2182, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2187, retainedNodes: !2185)
!2182 = !DISubroutineType(types: !2183)
!2183 = !{null, !2184}
!2184 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!2185 = !{!2186}
!2186 = !DILocalVariable(arg: 1, scope: !2181, file: !1925, line: 490, type: !2184)
!2187 = !{!2188}
!2188 = !DITemplateTypeParameter(name: "T", type: !386)
!2189 = !DILocation(line: 490, column: 1, scope: !2181)
!2190 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h1d1f9f73ba71511eE", scope: !1650, file: !1925, line: 490, type: !2191, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2196, retainedNodes: !2194)
!2191 = !DISubroutineType(types: !2192)
!2192 = !{null, !2193}
!2193 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!2194 = !{!2195}
!2195 = !DILocalVariable(arg: 1, scope: !2190, file: !1925, line: 490, type: !2193)
!2196 = !{!2197}
!2197 = !DITemplateTypeParameter(name: "T", type: !37)
!2198 = !DILocation(line: 490, column: 1, scope: !2190)
!2199 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h27a7becd45bb4147E", scope: !1650, file: !1925, line: 490, type: !2200, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2205, retainedNodes: !2203)
!2200 = !DISubroutineType(types: !2201)
!2201 = !{null, !2202}
!2202 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!2203 = !{!2204}
!2204 = !DILocalVariable(arg: 1, scope: !2199, file: !1925, line: 490, type: !2202)
!2205 = !{!2206}
!2206 = !DITemplateTypeParameter(name: "T", type: !319)
!2207 = !DILocation(line: 490, column: 1, scope: !2199)
!2208 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h370723427e02010aE", scope: !1650, file: !1925, line: 490, type: !2209, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2214, retainedNodes: !2212)
!2209 = !DISubroutineType(types: !2210)
!2210 = !{null, !2211}
!2211 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2212 = !{!2213}
!2213 = !DILocalVariable(arg: 1, scope: !2208, file: !1925, line: 490, type: !2211)
!2214 = !{!2215}
!2215 = !DITemplateTypeParameter(name: "T", type: !763)
!2216 = !DILocation(line: 490, column: 1, scope: !2208)
!2217 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h9944bbbd66875650E", scope: !1650, file: !1925, line: 490, type: !2218, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2223, retainedNodes: !2221)
!2218 = !DISubroutineType(types: !2219)
!2219 = !{null, !2220}
!2220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2221 = !{!2222}
!2222 = !DILocalVariable(arg: 1, scope: !2217, file: !1925, line: 490, type: !2220)
!2223 = !{!2224}
!2224 = !DITemplateTypeParameter(name: "T", type: !772)
!2225 = !DILocation(line: 490, column: 1, scope: !2217)
!2226 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hb4ca6eeb1d20735fE", scope: !1650, file: !1925, line: 490, type: !2227, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2232, retainedNodes: !2230)
!2227 = !DISubroutineType(types: !2228)
!2228 = !{null, !2229}
!2229 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!2230 = !{!2231}
!2231 = !DILocalVariable(arg: 1, scope: !2226, file: !1925, line: 490, type: !2229)
!2232 = !{!2233}
!2233 = !DITemplateTypeParameter(name: "T", type: !656)
!2234 = !DILocation(line: 490, column: 1, scope: !2226)
!2235 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h282999ec89c05712E", scope: !1650, file: !1925, line: 490, type: !2236, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2241, retainedNodes: !2239)
!2236 = !DISubroutineType(types: !2237)
!2237 = !{null, !2238}
!2238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!2239 = !{!2240}
!2240 = !DILocalVariable(arg: 1, scope: !2235, file: !1925, line: 490, type: !2238)
!2241 = !{!2242}
!2242 = !DITemplateTypeParameter(name: "T", type: !746)
!2243 = !DILocation(line: 490, column: 1, scope: !2235)
!2244 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hdb8c1cd2aa033b92E", scope: !1650, file: !1925, line: 490, type: !2245, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1236, retainedNodes: !2248)
!2245 = !DISubroutineType(types: !2246)
!2246 = !{null, !2247}
!2247 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!2248 = !{!2249}
!2249 = !DILocalVariable(arg: 1, scope: !2244, file: !1925, line: 490, type: !2247)
!2250 = !DILocation(line: 490, column: 1, scope: !2244)
!2251 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h90968ac2a519e323E", scope: !1650, file: !1925, line: 490, type: !2252, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1762, retainedNodes: !2255)
!2252 = !DISubroutineType(types: !2253)
!2253 = !{null, !2254}
!2254 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !82, size: 64, align: 64, dwarfAddressSpace: 0)
!2255 = !{!2256}
!2256 = !DILocalVariable(arg: 1, scope: !2251, file: !1925, line: 490, type: !2254)
!2257 = !DILocation(line: 490, column: 1, scope: !2251)
!2258 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hb284aa150f755db6E", scope: !1650, file: !1925, line: 490, type: !2259, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2264, retainedNodes: !2262)
!2259 = !DISubroutineType(types: !2260)
!2260 = !{null, !2261}
!2261 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!2262 = !{!2263}
!2263 = !DILocalVariable(arg: 1, scope: !2258, file: !1925, line: 490, type: !2261)
!2264 = !{!2265}
!2265 = !DITemplateTypeParameter(name: "T", type: !719)
!2266 = !DILocation(line: 490, column: 1, scope: !2258)
!2267 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h38de9aebfd7f4f91E", scope: !1650, file: !1925, line: 490, type: !2268, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2273, retainedNodes: !2271)
!2268 = !DISubroutineType(types: !2269)
!2269 = !{null, !2270}
!2270 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!2271 = !{!2272}
!2272 = !DILocalVariable(arg: 1, scope: !2267, file: !1925, line: 490, type: !2270)
!2273 = !{!2274}
!2274 = !DITemplateTypeParameter(name: "T", type: !635)
!2275 = !DILocation(line: 490, column: 1, scope: !2267)
!2276 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hdd423cf5701adec0E", scope: !2278, file: !2277, line: 35, type: !2281, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !2284)
!2277 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "133d7d3c37c674125ee9e1c682a4b571")
!2278 = !DINamespace(name: "is_null", scope: !2279)
!2279 = !DINamespace(name: "{impl#0}", scope: !2280)
!2280 = !DINamespace(name: "mut_ptr", scope: !1650)
!2281 = !DISubroutineType(types: !2282)
!2282 = !{!310, !2283}
!2283 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2284 = !{!2285}
!2285 = !DILocalVariable(name: "ptr", arg: 1, scope: !2276, file: !2277, line: 35, type: !2283)
!2286 = !DILocation(line: 35, column: 25, scope: !2276)
!2287 = !DILocalVariable(name: "self", arg: 1, scope: !2288, file: !2277, line: 209, type: !2283)
!2288 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17h40c8b86b8fc311f4E", scope: !2279, file: !2277, line: 209, type: !2289, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2291)
!2289 = !DISubroutineType(types: !2290)
!2290 = !{!9, !2283}
!2291 = !{!2287}
!2292 = !{!2293}
!2293 = !DITemplateTypeParameter(name: "T", type: !119)
!2294 = !DILocation(line: 209, column: 17, scope: !2288, inlinedAt: !2295)
!2295 = distinct !DILocation(line: 36, column: 13, scope: !2276)
!2296 = !DILocalVariable(name: "self", arg: 1, scope: !2297, file: !2277, line: 57, type: !2283)
!2297 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h0efd67b784766deeE", scope: !2279, file: !2277, line: 57, type: !2298, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2302, retainedNodes: !2301)
!2298 = !DISubroutineType(types: !2299)
!2299 = !{!2300, !2283}
!2300 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2301 = !{!2296}
!2302 = !{!2293, !2303}
!2303 = !DITemplateTypeParameter(name: "U", type: !7)
!2304 = !DILocation(line: 57, column: 26, scope: !2297, inlinedAt: !2305)
!2305 = distinct !DILocation(line: 213, column: 33, scope: !2288, inlinedAt: !2295)
!2306 = !DILocation(line: 213, column: 18, scope: !2288, inlinedAt: !2295)
!2307 = !DILocation(line: 36, column: 13, scope: !2276)
!2308 = !DILocation(line: 37, column: 10, scope: !2276)
!2309 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1f205b2aca3b174cE", scope: !2279, file: !2277, line: 33, type: !2310, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2312)
!2310 = !DISubroutineType(types: !2311)
!2311 = !{!310, !2059}
!2312 = !{!2313}
!2313 = !DILocalVariable(name: "self", arg: 1, scope: !2309, file: !2277, line: 33, type: !2059)
!2314 = !DILocation(line: 33, column: 26, scope: !2309)
!2315 = !DILocation(line: 50, column: 36, scope: !2309)
!2316 = !DILocation(line: 50, column: 18, scope: !2309)
!2317 = !DILocation(line: 51, column: 6, scope: !2309)
!2318 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h422433cf189ecca8E", scope: !2279, file: !2277, line: 33, type: !2319, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2321)
!2319 = !DISubroutineType(types: !2320)
!2320 = !{!310, !1955}
!2321 = !{!2322}
!2322 = !DILocalVariable(name: "self", arg: 1, scope: !2318, file: !2277, line: 33, type: !1955)
!2323 = !DILocation(line: 33, column: 26, scope: !2318)
!2324 = !DILocation(line: 50, column: 36, scope: !2318)
!2325 = !DILocation(line: 50, column: 18, scope: !2318)
!2326 = !DILocation(line: 51, column: 6, scope: !2318)
!2327 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6e07f8c6919268c8E", scope: !2279, file: !2277, line: 33, type: !2328, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2331)
!2328 = !DISubroutineType(types: !2329)
!2329 = !{!310, !2330}
!2330 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!2331 = !{!2332}
!2332 = !DILocalVariable(name: "self", arg: 1, scope: !2327, file: !2277, line: 33, type: !2330)
!2333 = !DILocation(line: 33, column: 26, scope: !2327)
!2334 = !DILocation(line: 50, column: 36, scope: !2327)
!2335 = !DILocation(line: 50, column: 18, scope: !2327)
!2336 = !DILocation(line: 51, column: 6, scope: !2327)
!2337 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7024ba7d119896eeE", scope: !2279, file: !2277, line: 33, type: !2338, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2340)
!2338 = !DISubroutineType(types: !2339)
!2339 = !{!310, !2143}
!2340 = !{!2341}
!2341 = !DILocalVariable(name: "self", arg: 1, scope: !2337, file: !2277, line: 33, type: !2143)
!2342 = !DILocation(line: 33, column: 26, scope: !2337)
!2343 = !DILocation(line: 50, column: 36, scope: !2337)
!2344 = !DILocation(line: 50, column: 18, scope: !2337)
!2345 = !DILocation(line: 51, column: 6, scope: !2337)
!2346 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h1cac8565e48109f8E", scope: !1650, file: !1925, line: 490, type: !2347, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1250, retainedNodes: !2350)
!2347 = !DISubroutineType(types: !2348)
!2348 = !{null, !2349}
!2349 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2350 = !{!2351}
!2351 = !DILocalVariable(arg: 1, scope: !2346, file: !1925, line: 490, type: !2349)
!2352 = !DILocation(line: 490, column: 1, scope: !2346)
!2353 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17he4ffbbbe1fda0eacE", scope: !1650, file: !1925, line: 490, type: !2354, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2359, retainedNodes: !2357)
!2354 = !DISubroutineType(types: !2355)
!2355 = !{null, !2356}
!2356 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!2357 = !{!2358}
!2358 = !DILocalVariable(arg: 1, scope: !2353, file: !1925, line: 490, type: !2356)
!2359 = !{!2360}
!2360 = !DITemplateTypeParameter(name: "T", type: !589)
!2361 = !DILocation(line: 490, column: 1, scope: !2353)
!2362 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h1aada85e296ca6faE", scope: !2364, file: !2363, line: 111, type: !2365, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2367)
!2363 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2364 = !DINamespace(name: "metadata", scope: !1650)
!2365 = !DISubroutineType(types: !2366)
!2366 = !{!1653, !6, !7}
!2367 = !{!2368, !2369}
!2368 = !DILocalVariable(name: "data_address", arg: 1, scope: !2362, file: !2363, line: 112, type: !6)
!2369 = !DILocalVariable(name: "metadata", arg: 2, scope: !2362, file: !2363, line: 113, type: !7)
!2370 = !DILocation(line: 112, column: 5, scope: !2362)
!2371 = !DILocation(line: 113, column: 5, scope: !2362)
!2372 = !DILocation(line: 118, column: 36, scope: !2362)
!2373 = !DILocation(line: 118, column: 14, scope: !2362)
!2374 = !DILocation(line: 119, column: 2, scope: !2362)
!2375 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h608c3da8488873e4E", scope: !2364, file: !2363, line: 111, type: !2376, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2378)
!2376 = !DISubroutineType(types: !2377)
!2377 = !{!1688, !6, !7}
!2378 = !{!2379, !2380}
!2379 = !DILocalVariable(name: "data_address", arg: 1, scope: !2375, file: !2363, line: 112, type: !6)
!2380 = !DILocalVariable(name: "metadata", arg: 2, scope: !2375, file: !2363, line: 113, type: !7)
!2381 = !DILocation(line: 112, column: 5, scope: !2375)
!2382 = !DILocation(line: 113, column: 5, scope: !2375)
!2383 = !DILocation(line: 118, column: 36, scope: !2375)
!2384 = !DILocation(line: 118, column: 14, scope: !2375)
!2385 = !DILocation(line: 119, column: 2, scope: !2375)
!2386 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h8b535e14d6049481E", scope: !2364, file: !2363, line: 111, type: !2387, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2389)
!2387 = !DISubroutineType(types: !2388)
!2388 = !{!1758, !6, !7}
!2389 = !{!2390, !2391}
!2390 = !DILocalVariable(name: "data_address", arg: 1, scope: !2386, file: !2363, line: 112, type: !6)
!2391 = !DILocalVariable(name: "metadata", arg: 2, scope: !2386, file: !2363, line: 113, type: !7)
!2392 = !DILocation(line: 112, column: 5, scope: !2386)
!2393 = !DILocation(line: 113, column: 5, scope: !2386)
!2394 = !DILocation(line: 118, column: 36, scope: !2386)
!2395 = !DILocation(line: 118, column: 14, scope: !2386)
!2396 = !DILocation(line: 119, column: 2, scope: !2386)
!2397 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hc7147586cecd1eabE", scope: !2364, file: !2363, line: 111, type: !2398, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2400)
!2398 = !DISubroutineType(types: !2399)
!2399 = !{!1723, !6, !7}
!2400 = !{!2401, !2402}
!2401 = !DILocalVariable(name: "data_address", arg: 1, scope: !2397, file: !2363, line: 112, type: !6)
!2402 = !DILocalVariable(name: "metadata", arg: 2, scope: !2397, file: !2363, line: 113, type: !7)
!2403 = !DILocation(line: 112, column: 5, scope: !2397)
!2404 = !DILocation(line: 113, column: 5, scope: !2397)
!2405 = !DILocation(line: 118, column: 36, scope: !2397)
!2406 = !DILocation(line: 118, column: 14, scope: !2397)
!2407 = !DILocation(line: 119, column: 2, scope: !2397)
!2408 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17h5446b7be04660f8bE", scope: !2364, file: !2363, line: 94, type: !2409, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2411)
!2409 = !DISubroutineType(types: !2410)
!2410 = !{null, !1688}
!2411 = !{!2412}
!2412 = !DILocalVariable(name: "ptr", arg: 1, scope: !2408, file: !2363, line: 94, type: !1688)
!2413 = !DILocation(line: 94, column: 34, scope: !2408)
!2414 = !DILocation(line: 98, column: 14, scope: !2408)
!2415 = !DILocation(line: 99, column: 2, scope: !2408)
!2416 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17h8fb2c50928e4219bE", scope: !2364, file: !2363, line: 94, type: !2417, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2419)
!2417 = !DISubroutineType(types: !2418)
!2418 = !{null, !1653}
!2419 = !{!2420}
!2420 = !DILocalVariable(name: "ptr", arg: 1, scope: !2416, file: !2363, line: 94, type: !1653)
!2421 = !DILocation(line: 94, column: 34, scope: !2416)
!2422 = !DILocation(line: 98, column: 14, scope: !2416)
!2423 = !DILocation(line: 99, column: 2, scope: !2416)
!2424 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17ha7f9df1eb1eab88dE", scope: !2364, file: !2363, line: 94, type: !2425, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2427)
!2425 = !DISubroutineType(types: !2426)
!2426 = !{null, !1723}
!2427 = !{!2428}
!2428 = !DILocalVariable(name: "ptr", arg: 1, scope: !2424, file: !2363, line: 94, type: !1723)
!2429 = !DILocation(line: 94, column: 34, scope: !2424)
!2430 = !DILocation(line: 98, column: 14, scope: !2424)
!2431 = !DILocation(line: 99, column: 2, scope: !2424)
!2432 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17hfe381cf95b8851f6E", scope: !2364, file: !2363, line: 94, type: !2433, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2435)
!2433 = !DISubroutineType(types: !2434)
!2434 = !{null, !1758}
!2435 = !{!2436}
!2436 = !DILocalVariable(name: "ptr", arg: 1, scope: !2432, file: !2363, line: 94, type: !1758)
!2437 = !DILocation(line: 94, column: 34, scope: !2432)
!2438 = !DILocation(line: 98, column: 14, scope: !2432)
!2439 = !DILocation(line: 99, column: 2, scope: !2432)
!2440 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h4c7e134353d2735cE", scope: !1720, file: !2441, line: 197, type: !2442, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2444)
!2441 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "0934e1faf1d0a2260f9da293f7ce200e")
!2442 = !DISubroutineType(types: !2443)
!2443 = !{!1720, !2059}
!2444 = !{!2445}
!2445 = !DILocalVariable(name: "ptr", arg: 1, scope: !2440, file: !2441, line: 197, type: !2059)
!2446 = !DILocation(line: 197, column: 39, scope: !2440)
!2447 = !DILocation(line: 200, column: 13, scope: !2440)
!2448 = !DILocation(line: 201, column: 13, scope: !2440)
!2449 = !DILocation(line: 203, column: 6, scope: !2440)
!2450 = !DILocalVariable(name: "ptr", arg: 1, scope: !2451, file: !2452, line: 2484, type: !2059)
!2451 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2f9765bb9c0c8238E", scope: !2453, file: !2452, line: 2484, type: !2057, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2455)
!2452 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "275c4f9af6c6ff08216f4f2da85e76cf")
!2453 = !DINamespace(name: "new_unchecked", scope: !2454)
!2454 = !DINamespace(name: "{impl#3}", scope: !1649)
!2455 = !{!2450}
!2456 = !DILocation(line: 2484, column: 39, scope: !2451, inlinedAt: !2457)
!2457 = distinct !DILocation(line: 200, column: 13, scope: !2440)
!2458 = !DILocation(line: 200, column: 134, scope: !2459, inlinedAt: !2457)
!2459 = !DILexicalBlockFile(scope: !2451, file: !2441, discriminator: 0)
!2460 = !DILocation(line: 200, column: 133, scope: !2459, inlinedAt: !2457)
!2461 = !DILocation(line: 2485, column: 20, scope: !2451, inlinedAt: !2457)
!2462 = !DILocation(line: 2487, column: 21, scope: !2451, inlinedAt: !2457)
!2463 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h54c4089d56a70a4aE", scope: !1755, file: !2441, line: 197, type: !2464, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2466)
!2464 = !DISubroutineType(types: !2465)
!2465 = !{!1755, !2330}
!2466 = !{!2467}
!2467 = !DILocalVariable(name: "ptr", arg: 1, scope: !2463, file: !2441, line: 197, type: !2330)
!2468 = !DILocation(line: 197, column: 39, scope: !2463)
!2469 = !DILocation(line: 200, column: 13, scope: !2463)
!2470 = !DILocation(line: 201, column: 13, scope: !2463)
!2471 = !DILocation(line: 203, column: 6, scope: !2463)
!2472 = !DILocalVariable(name: "ptr", arg: 1, scope: !2473, file: !2452, line: 2484, type: !2330)
!2473 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h92aca75ebfccdb48E", scope: !2453, file: !2452, line: 2484, type: !2474, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2476)
!2474 = !DISubroutineType(types: !2475)
!2475 = !{null, !2330}
!2476 = !{!2472}
!2477 = !DILocation(line: 2484, column: 39, scope: !2473, inlinedAt: !2478)
!2478 = distinct !DILocation(line: 200, column: 13, scope: !2463)
!2479 = !DILocation(line: 200, column: 134, scope: !2480, inlinedAt: !2478)
!2480 = !DILexicalBlockFile(scope: !2473, file: !2441, discriminator: 0)
!2481 = !DILocation(line: 200, column: 133, scope: !2480, inlinedAt: !2478)
!2482 = !DILocation(line: 2485, column: 20, scope: !2473, inlinedAt: !2478)
!2483 = !DILocation(line: 2487, column: 21, scope: !2473, inlinedAt: !2478)
!2484 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h7e506168d7c5661bE", scope: !1648, file: !2441, line: 197, type: !2485, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2487)
!2485 = !DISubroutineType(types: !2486)
!2486 = !{!1648, !2143}
!2487 = !{!2488}
!2488 = !DILocalVariable(name: "ptr", arg: 1, scope: !2484, file: !2441, line: 197, type: !2143)
!2489 = !DILocation(line: 197, column: 39, scope: !2484)
!2490 = !DILocation(line: 200, column: 13, scope: !2484)
!2491 = !DILocation(line: 201, column: 13, scope: !2484)
!2492 = !DILocation(line: 203, column: 6, scope: !2484)
!2493 = !DILocalVariable(name: "ptr", arg: 1, scope: !2494, file: !2452, line: 2484, type: !2143)
!2494 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h1f190be281fcc3a1E", scope: !2453, file: !2452, line: 2484, type: !2141, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2495)
!2495 = !{!2493}
!2496 = !DILocation(line: 2484, column: 39, scope: !2494, inlinedAt: !2497)
!2497 = distinct !DILocation(line: 200, column: 13, scope: !2484)
!2498 = !DILocation(line: 200, column: 134, scope: !2499, inlinedAt: !2497)
!2499 = !DILexicalBlockFile(scope: !2494, file: !2441, discriminator: 0)
!2500 = !DILocation(line: 200, column: 133, scope: !2499, inlinedAt: !2497)
!2501 = !DILocation(line: 2485, column: 20, scope: !2494, inlinedAt: !2497)
!2502 = !DILocation(line: 2487, column: 21, scope: !2494, inlinedAt: !2497)
!2503 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he5fcb1acbc0a0984E", scope: !1685, file: !2441, line: 197, type: !2504, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2506)
!2504 = !DISubroutineType(types: !2505)
!2505 = !{!1685, !1955}
!2506 = !{!2507}
!2507 = !DILocalVariable(name: "ptr", arg: 1, scope: !2503, file: !2441, line: 197, type: !1955)
!2508 = !DILocation(line: 197, column: 39, scope: !2503)
!2509 = !DILocation(line: 200, column: 13, scope: !2503)
!2510 = !DILocation(line: 201, column: 13, scope: !2503)
!2511 = !DILocation(line: 203, column: 6, scope: !2503)
!2512 = !DILocalVariable(name: "ptr", arg: 1, scope: !2513, file: !2452, line: 2484, type: !1955)
!2513 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h772211ea78f94aacE", scope: !2453, file: !2452, line: 2484, type: !1953, scopeLine: 2484, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2514)
!2514 = !{!2512}
!2515 = !DILocation(line: 2484, column: 39, scope: !2513, inlinedAt: !2516)
!2516 = distinct !DILocation(line: 200, column: 13, scope: !2503)
!2517 = !DILocation(line: 200, column: 134, scope: !2518, inlinedAt: !2516)
!2518 = !DILexicalBlockFile(scope: !2513, file: !2441, discriminator: 0)
!2519 = !DILocation(line: 200, column: 133, scope: !2518, inlinedAt: !2516)
!2520 = !DILocation(line: 2485, column: 20, scope: !2513, inlinedAt: !2516)
!2521 = !DILocation(line: 2487, column: 21, scope: !2513, inlinedAt: !2516)
!2522 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h1f9fc9c4000aa43fE", scope: !1650, file: !1925, line: 490, type: !2523, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2528, retainedNodes: !2526)
!2523 = !DISubroutineType(types: !2524)
!2524 = !{null, !2525}
!2525 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!2526 = !{!2527}
!2527 = !DILocalVariable(arg: 1, scope: !2522, file: !1925, line: 490, type: !2525)
!2528 = !{!2529}
!2529 = !DITemplateTypeParameter(name: "T", type: !605)
!2530 = !DILocation(line: 490, column: 1, scope: !2522)
!2531 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h43252df8563e252eE", scope: !2533, file: !2532, line: 94, type: !2535, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2541, retainedNodes: !2538)
!2532 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "bdc703bf15683313735b9c5aaf2bed9f")
!2533 = !DINamespace(name: "{impl#0}", scope: !2534)
!2534 = !DINamespace(name: "const_ptr", scope: !1650)
!2535 = !DISubroutineType(types: !2536)
!2536 = !{!1688, !2537, !1688}
!2537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2538 = !{!2539, !2540}
!2539 = !DILocalVariable(name: "self", arg: 1, scope: !2531, file: !2532, line: 94, type: !2537)
!2540 = !DILocalVariable(name: "meta", arg: 2, scope: !2531, file: !2532, line: 94, type: !1688)
!2541 = !{!2293, !2542}
!2542 = !DITemplateTypeParameter(name: "U", type: !29)
!2543 = !DILocation(line: 94, column: 38, scope: !2531)
!2544 = !DILocation(line: 94, column: 44, scope: !2531)
!2545 = !DILocation(line: 98, column: 48, scope: !2531)
!2546 = !DILocation(line: 98, column: 9, scope: !2531)
!2547 = !DILocation(line: 99, column: 6, scope: !2531)
!2548 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hc0ece7de93f8ce1dE", scope: !2533, file: !2532, line: 94, type: !2549, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2554, retainedNodes: !2551)
!2549 = !DISubroutineType(types: !2550)
!2550 = !{!1758, !2537, !1758}
!2551 = !{!2552, !2553}
!2552 = !DILocalVariable(name: "self", arg: 1, scope: !2548, file: !2532, line: 94, type: !2537)
!2553 = !DILocalVariable(name: "meta", arg: 2, scope: !2548, file: !2532, line: 94, type: !1758)
!2554 = !{!2293, !2555}
!2555 = !DITemplateTypeParameter(name: "U", type: !83)
!2556 = !DILocation(line: 94, column: 38, scope: !2548)
!2557 = !DILocation(line: 94, column: 44, scope: !2548)
!2558 = !DILocation(line: 98, column: 48, scope: !2548)
!2559 = !DILocation(line: 98, column: 9, scope: !2548)
!2560 = !DILocation(line: 99, column: 6, scope: !2548)
!2561 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hc984d1df8e88be4aE", scope: !2533, file: !2532, line: 94, type: !2562, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2567, retainedNodes: !2564)
!2562 = !DISubroutineType(types: !2563)
!2563 = !{!1723, !2537, !1723}
!2564 = !{!2565, !2566}
!2565 = !DILocalVariable(name: "self", arg: 1, scope: !2561, file: !2532, line: 94, type: !2537)
!2566 = !DILocalVariable(name: "meta", arg: 2, scope: !2561, file: !2532, line: 94, type: !1723)
!2567 = !{!2293, !2568}
!2568 = !DITemplateTypeParameter(name: "U", type: !18)
!2569 = !DILocation(line: 94, column: 38, scope: !2561)
!2570 = !DILocation(line: 94, column: 44, scope: !2561)
!2571 = !DILocation(line: 98, column: 48, scope: !2561)
!2572 = !DILocation(line: 98, column: 9, scope: !2561)
!2573 = !DILocation(line: 99, column: 6, scope: !2561)
!2574 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hf064ec329eec4765E", scope: !2533, file: !2532, line: 94, type: !2575, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2580, retainedNodes: !2577)
!2575 = !DISubroutineType(types: !2576)
!2576 = !{!1653, !2537, !1653}
!2577 = !{!2578, !2579}
!2578 = !DILocalVariable(name: "self", arg: 1, scope: !2574, file: !2532, line: 94, type: !2537)
!2579 = !DILocalVariable(name: "meta", arg: 2, scope: !2574, file: !2532, line: 94, type: !1653)
!2580 = !{!2293, !2581}
!2581 = !DITemplateTypeParameter(name: "U", type: !13)
!2582 = !DILocation(line: 94, column: 38, scope: !2574)
!2583 = !DILocation(line: 94, column: 44, scope: !2574)
!2584 = !DILocation(line: 98, column: 48, scope: !2574)
!2585 = !DILocation(line: 98, column: 9, scope: !2574)
!2586 = !DILocation(line: 99, column: 6, scope: !2574)
!2587 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17heb0b6560d9b6f21eE", scope: !2588, file: !2532, line: 36, type: !2589, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !2591)
!2588 = !DINamespace(name: "is_null", scope: !2533)
!2589 = !DISubroutineType(types: !2590)
!2590 = !{!310, !2537}
!2591 = !{!2592}
!2592 = !DILocalVariable(name: "ptr", arg: 1, scope: !2587, file: !2532, line: 36, type: !2537)
!2593 = !DILocation(line: 36, column: 25, scope: !2587)
!2594 = !DILocalVariable(name: "self", arg: 1, scope: !2595, file: !2532, line: 203, type: !2537)
!2595 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17hc50e80657fcc9dd6E", scope: !2533, file: !2532, line: 203, type: !2596, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2598)
!2596 = !DISubroutineType(types: !2597)
!2597 = !{!9, !2537}
!2598 = !{!2594}
!2599 = !DILocation(line: 203, column: 17, scope: !2595, inlinedAt: !2600)
!2600 = distinct !DILocation(line: 37, column: 13, scope: !2587)
!2601 = !DILocalVariable(name: "self", arg: 1, scope: !2602, file: !2532, line: 58, type: !2537)
!2602 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h576ddd6a670f9972E", scope: !2533, file: !2532, line: 58, type: !2603, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2302, retainedNodes: !2605)
!2603 = !DISubroutineType(types: !2604)
!2604 = !{!6, !2537}
!2605 = !{!2601}
!2606 = !DILocation(line: 58, column: 26, scope: !2602, inlinedAt: !2607)
!2607 = distinct !DILocation(line: 207, column: 33, scope: !2595, inlinedAt: !2600)
!2608 = !DILocation(line: 207, column: 18, scope: !2595, inlinedAt: !2600)
!2609 = !DILocation(line: 37, column: 13, scope: !2587)
!2610 = !DILocation(line: 38, column: 10, scope: !2587)
!2611 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h47da1e246eb9f569E", scope: !2533, file: !2532, line: 34, type: !2612, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2614)
!2612 = !DISubroutineType(types: !2613)
!2613 = !{!310, !1653}
!2614 = !{!2615}
!2615 = !DILocalVariable(name: "self", arg: 1, scope: !2611, file: !2532, line: 34, type: !1653)
!2616 = !DILocation(line: 34, column: 26, scope: !2611)
!2617 = !DILocation(line: 51, column: 36, scope: !2611)
!2618 = !DILocation(line: 51, column: 18, scope: !2611)
!2619 = !DILocation(line: 52, column: 6, scope: !2611)
!2620 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h4e85b4a3f997bb63E", scope: !2533, file: !2532, line: 34, type: !2621, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2623)
!2621 = !DISubroutineType(types: !2622)
!2622 = !{!310, !1723}
!2623 = !{!2624}
!2624 = !DILocalVariable(name: "self", arg: 1, scope: !2620, file: !2532, line: 34, type: !1723)
!2625 = !DILocation(line: 34, column: 26, scope: !2620)
!2626 = !DILocation(line: 51, column: 36, scope: !2620)
!2627 = !DILocation(line: 51, column: 18, scope: !2620)
!2628 = !DILocation(line: 52, column: 6, scope: !2620)
!2629 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h7db4af27c2fc6ea2E", scope: !2533, file: !2532, line: 34, type: !2630, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2632)
!2630 = !DISubroutineType(types: !2631)
!2631 = !{!310, !1688}
!2632 = !{!2633}
!2633 = !DILocalVariable(name: "self", arg: 1, scope: !2629, file: !2532, line: 34, type: !1688)
!2634 = !DILocation(line: 34, column: 26, scope: !2629)
!2635 = !DILocation(line: 51, column: 36, scope: !2629)
!2636 = !DILocation(line: 51, column: 18, scope: !2629)
!2637 = !DILocation(line: 52, column: 6, scope: !2629)
!2638 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hd9109bcf897eedfeE", scope: !2533, file: !2532, line: 34, type: !2639, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2641)
!2639 = !DISubroutineType(types: !2640)
!2640 = !{!310, !1758}
!2641 = !{!2642}
!2642 = !DILocalVariable(name: "self", arg: 1, scope: !2638, file: !2532, line: 34, type: !1758)
!2643 = !DILocation(line: 34, column: 26, scope: !2638)
!2644 = !DILocation(line: 51, column: 36, scope: !2638)
!2645 = !DILocation(line: 51, column: 18, scope: !2638)
!2646 = !DILocation(line: 52, column: 6, scope: !2638)
!2647 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h187a19e336772767E", scope: !2649, file: !2648, line: 310, type: !2651, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2654)
!2648 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "c10b88427730288d6cfd9f0a1aea93aa")
!2649 = !DINamespace(name: "{impl#12}", scope: !2650)
!2650 = !DINamespace(name: "array", scope: !47)
!2651 = !DISubroutineType(types: !2652)
!2652 = !{!192, !2653, !210}
!2653 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2654 = !{!2655, !2656}
!2655 = !DILocalVariable(name: "self", arg: 1, scope: !2647, file: !2648, line: 310, type: !2653)
!2656 = !DILocalVariable(name: "f", arg: 2, scope: !2647, file: !2648, line: 310, type: !210)
!2657 = !DILocation(line: 310, column: 12, scope: !2647)
!2658 = !DILocation(line: 310, column: 19, scope: !2647)
!2659 = !DILocation(line: 311, column: 27, scope: !2647)
!2660 = !DILocation(line: 311, column: 26, scope: !2647)
!2661 = !DILocation(line: 311, column: 9, scope: !2647)
!2662 = !DILocation(line: 312, column: 6, scope: !2647)
!2663 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h2028332ed75fe012E", scope: !2649, file: !2648, line: 310, type: !2664, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2667)
!2664 = !DISubroutineType(types: !2665)
!2665 = !{!192, !2666, !210}
!2666 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2667 = !{!2668, !2669}
!2668 = !DILocalVariable(name: "self", arg: 1, scope: !2663, file: !2648, line: 310, type: !2666)
!2669 = !DILocalVariable(name: "f", arg: 2, scope: !2663, file: !2648, line: 310, type: !210)
!2670 = !DILocation(line: 310, column: 12, scope: !2663)
!2671 = !DILocation(line: 310, column: 19, scope: !2663)
!2672 = !DILocation(line: 311, column: 27, scope: !2663)
!2673 = !DILocation(line: 311, column: 26, scope: !2663)
!2674 = !DILocation(line: 311, column: 9, scope: !2663)
!2675 = !DILocation(line: 312, column: 6, scope: !2663)
!2676 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h54bdf75d055f04c5E", scope: !2649, file: !2648, line: 310, type: !2677, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2680)
!2677 = !DISubroutineType(types: !2678)
!2678 = !{!192, !2679, !210}
!2679 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2680 = !{!2681, !2682}
!2681 = !DILocalVariable(name: "self", arg: 1, scope: !2676, file: !2648, line: 310, type: !2679)
!2682 = !DILocalVariable(name: "f", arg: 2, scope: !2676, file: !2648, line: 310, type: !210)
!2683 = !DILocation(line: 310, column: 12, scope: !2676)
!2684 = !DILocation(line: 310, column: 19, scope: !2676)
!2685 = !DILocation(line: 311, column: 27, scope: !2676)
!2686 = !DILocation(line: 311, column: 26, scope: !2676)
!2687 = !DILocation(line: 311, column: 9, scope: !2676)
!2688 = !DILocation(line: 312, column: 6, scope: !2676)
!2689 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17he1da5acec7141afcE", scope: !2649, file: !2648, line: 310, type: !2690, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2693)
!2690 = !DISubroutineType(types: !2691)
!2691 = !{!192, !2692, !210}
!2692 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2693 = !{!2694, !2695}
!2694 = !DILocalVariable(name: "self", arg: 1, scope: !2689, file: !2648, line: 310, type: !2692)
!2695 = !DILocalVariable(name: "f", arg: 2, scope: !2689, file: !2648, line: 310, type: !210)
!2696 = !DILocation(line: 310, column: 12, scope: !2689)
!2697 = !DILocation(line: 310, column: 19, scope: !2689)
!2698 = !DILocation(line: 311, column: 27, scope: !2689)
!2699 = !DILocation(line: 311, column: 26, scope: !2689)
!2700 = !DILocation(line: 311, column: 9, scope: !2689)
!2701 = !DILocation(line: 312, column: 6, scope: !2689)
!2702 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hfd45c42f74bb04f8E", scope: !2649, file: !2648, line: 310, type: !2703, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2705)
!2703 = !DISubroutineType(types: !2704)
!2704 = !{!192, !559, !210}
!2705 = !{!2706, !2707}
!2706 = !DILocalVariable(name: "self", arg: 1, scope: !2702, file: !2648, line: 310, type: !559)
!2707 = !DILocalVariable(name: "f", arg: 2, scope: !2702, file: !2648, line: 310, type: !210)
!2708 = !DILocation(line: 310, column: 12, scope: !2702)
!2709 = !DILocation(line: 310, column: 19, scope: !2702)
!2710 = !DILocation(line: 311, column: 27, scope: !2702)
!2711 = !DILocation(line: 311, column: 26, scope: !2702)
!2712 = !DILocation(line: 311, column: 9, scope: !2702)
!2713 = !DILocation(line: 312, column: 6, scope: !2702)
!2714 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h22de4778c2dae059E", scope: !2715, file: !2648, line: 343, type: !2716, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2723, retainedNodes: !2720)
!2715 = !DINamespace(name: "{impl#15}", scope: !2650)
!2716 = !DISubroutineType(types: !2717)
!2717 = !{!1518, !2718, !2719, !917}
!2718 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !594, size: 64, align: 64, dwarfAddressSpace: 0)
!2719 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1309, file: !2, align: 8, elements: !19, identifier: "f7434c4e2c7ddb76612a4b6968e1cbcd")
!2720 = !{!2721, !2722}
!2721 = !DILocalVariable(name: "self", arg: 1, scope: !2714, file: !2648, line: 343, type: !2718)
!2722 = !DILocalVariable(name: "index", arg: 2, scope: !2714, file: !2648, line: 343, type: !2719)
!2723 = !{!1296, !2724}
!2724 = !DITemplateTypeParameter(name: "I", type: !2719)
!2725 = !DILocation(line: 343, column: 14, scope: !2714)
!2726 = !DILocation(line: 343, column: 21, scope: !2714)
!2727 = !DILocation(line: 344, column: 9, scope: !2714)
!2728 = !DILocation(line: 345, column: 6, scope: !2714)
!2729 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h6fb13643228ce5c9E", scope: !2715, file: !2648, line: 343, type: !2730, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2735, retainedNodes: !2732)
!2730 = !DISubroutineType(types: !2731)
!2731 = !{!1261, !559, !2719, !917}
!2732 = !{!2733, !2734}
!2733 = !DILocalVariable(name: "self", arg: 1, scope: !2729, file: !2648, line: 343, type: !559)
!2734 = !DILocalVariable(name: "index", arg: 2, scope: !2729, file: !2648, line: 343, type: !2719)
!2735 = !{!1119, !2724}
!2736 = !DILocation(line: 343, column: 14, scope: !2729)
!2737 = !DILocation(line: 343, column: 21, scope: !2729)
!2738 = !DILocation(line: 344, column: 9, scope: !2729)
!2739 = !DILocation(line: 345, column: 6, scope: !2729)
!2740 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17ha4eaa580a8fbdcbfE", scope: !2715, file: !2648, line: 343, type: !2741, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2735, retainedNodes: !2743)
!2741 = !DISubroutineType(types: !2742)
!2742 = !{!1261, !2692, !2719, !917}
!2743 = !{!2744, !2745}
!2744 = !DILocalVariable(name: "self", arg: 1, scope: !2740, file: !2648, line: 343, type: !2692)
!2745 = !DILocalVariable(name: "index", arg: 2, scope: !2740, file: !2648, line: 343, type: !2719)
!2746 = !DILocation(line: 343, column: 14, scope: !2740)
!2747 = !DILocation(line: 343, column: 21, scope: !2740)
!2748 = !DILocation(line: 344, column: 9, scope: !2740)
!2749 = !DILocation(line: 345, column: 6, scope: !2740)
!2750 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf12028795f3d05b7E", scope: !2715, file: !2648, line: 343, type: !2751, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2756, retainedNodes: !2753)
!2751 = !DISubroutineType(types: !2752)
!2752 = !{!1200, !2666, !2719, !917}
!2753 = !{!2754, !2755}
!2754 = !DILocalVariable(name: "self", arg: 1, scope: !2750, file: !2648, line: 343, type: !2666)
!2755 = !DILocalVariable(name: "index", arg: 2, scope: !2750, file: !2648, line: 343, type: !2719)
!2756 = !{!1209, !2724}
!2757 = !DILocation(line: 343, column: 14, scope: !2750)
!2758 = !DILocation(line: 343, column: 21, scope: !2750)
!2759 = !DILocation(line: 344, column: 9, scope: !2750)
!2760 = !DILocation(line: 345, column: 6, scope: !2750)
!2761 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf3d110e68399411aE", scope: !2715, file: !2648, line: 343, type: !2762, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2767, retainedNodes: !2764)
!2762 = !DISubroutineType(types: !2763)
!2763 = !{!1083, !2679, !2719, !917}
!2764 = !{!2765, !2766}
!2765 = !DILocalVariable(name: "self", arg: 1, scope: !2761, file: !2648, line: 343, type: !2679)
!2766 = !DILocalVariable(name: "index", arg: 2, scope: !2761, file: !2648, line: 343, type: !2719)
!2767 = !{!1073, !2724}
!2768 = !DILocation(line: 343, column: 14, scope: !2761)
!2769 = !DILocation(line: 343, column: 21, scope: !2761)
!2770 = !DILocation(line: 344, column: 9, scope: !2761)
!2771 = !DILocation(line: 345, column: 6, scope: !2761)
!2772 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hfea481cb39388ac7E", scope: !2715, file: !2648, line: 343, type: !2773, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2767, retainedNodes: !2775)
!2773 = !DISubroutineType(types: !2774)
!2774 = !{!1083, !2653, !2719, !917}
!2775 = !{!2776, !2777}
!2776 = !DILocalVariable(name: "self", arg: 1, scope: !2772, file: !2648, line: 343, type: !2653)
!2777 = !DILocalVariable(name: "index", arg: 2, scope: !2772, file: !2648, line: 343, type: !2719)
!2778 = !DILocation(line: 343, column: 14, scope: !2772)
!2779 = !DILocation(line: 343, column: 21, scope: !2772)
!2780 = !DILocation(line: 344, column: 9, scope: !2772)
!2781 = !DILocation(line: 345, column: 6, scope: !2772)
!2782 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h189b0bb988b94179E", scope: !2784, file: !2783, line: 736, type: !2785, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2787)
!2783 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "1dd2d212af5a5d0df0b628e72655c4a9")
!2784 = !DINamespace(name: "{impl#0}", scope: !1645)
!2785 = !DISubroutineType(types: !2786)
!2786 = !{!1643, !1083}
!2787 = !{!2788}
!2788 = !DILocalVariable(name: "self", arg: 1, scope: !2782, file: !2783, line: 736, type: !1083)
!2789 = !DILocation(line: 736, column: 17, scope: !2782)
!2790 = !DILocation(line: 737, column: 9, scope: !2782)
!2791 = !DILocation(line: 738, column: 6, scope: !2782)
!2792 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h8e9a3646e7e4e4c7E", scope: !2784, file: !2783, line: 736, type: !2793, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2795)
!2793 = !DISubroutineType(types: !2794)
!2794 = !{!1717, !1200}
!2795 = !{!2796}
!2796 = !DILocalVariable(name: "self", arg: 1, scope: !2792, file: !2783, line: 736, type: !1200)
!2797 = !DILocation(line: 736, column: 17, scope: !2792)
!2798 = !DILocation(line: 737, column: 9, scope: !2792)
!2799 = !DILocation(line: 738, column: 6, scope: !2792)
!2800 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h9e31a2af18fc5a86E", scope: !2784, file: !2783, line: 736, type: !2801, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2803)
!2801 = !DISubroutineType(types: !2802)
!2802 = !{!1752, !1518}
!2803 = !{!2804}
!2804 = !DILocalVariable(name: "self", arg: 1, scope: !2800, file: !2783, line: 736, type: !1518)
!2805 = !DILocation(line: 736, column: 17, scope: !2800)
!2806 = !DILocation(line: 737, column: 9, scope: !2800)
!2807 = !DILocation(line: 738, column: 6, scope: !2800)
!2808 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hdee6edd85ff99357E", scope: !2784, file: !2783, line: 736, type: !2809, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2811)
!2809 = !DISubroutineType(types: !2810)
!2810 = !{!1682, !1261}
!2811 = !{!2812}
!2812 = !DILocalVariable(name: "self", arg: 1, scope: !2808, file: !2783, line: 736, type: !1261)
!2813 = !DILocation(line: 736, column: 17, scope: !2808)
!2814 = !DILocation(line: 737, column: 9, scope: !2808)
!2815 = !DILocation(line: 738, column: 6, scope: !2808)
!2816 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h42b98f60bf2685c6E", scope: !1682, file: !2817, line: 84, type: !2809, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2818)
!2817 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "e411b17255ad853c98fae9ed49b09aee")
!2818 = !{!2819, !2820, !2822}
!2819 = !DILocalVariable(name: "slice", arg: 1, scope: !2816, file: !2817, line: 84, type: !1261)
!2820 = !DILocalVariable(name: "ptr", scope: !2821, file: !2817, line: 85, type: !1688, align: 8)
!2821 = distinct !DILexicalBlock(scope: !2816, file: !2817, line: 85, column: 9)
!2822 = !DILocalVariable(name: "end", scope: !2823, file: !2817, line: 90, type: !1688, align: 8)
!2823 = distinct !DILexicalBlock(scope: !2821, file: !2817, line: 90, column: 13)
!2824 = !DILocation(line: 84, column: 23, scope: !2816)
!2825 = !DILocation(line: 90, column: 17, scope: !2823)
!2826 = !DILocalVariable(name: "self", arg: 1, scope: !2827, file: !2783, line: 472, type: !1261)
!2827 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7d81dd3dab037245E", scope: !2784, file: !2783, line: 472, type: !2828, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2830)
!2828 = !DISubroutineType(types: !2829)
!2829 = !{!1688, !1261}
!2830 = !{!2826}
!2831 = !DILocation(line: 472, column: 25, scope: !2827, inlinedAt: !2832)
!2832 = distinct !DILocation(line: 85, column: 19, scope: !2816)
!2833 = !DILocation(line: 85, column: 19, scope: !2816)
!2834 = !DILocation(line: 85, column: 13, scope: !2821)
!2835 = !DILocation(line: 88, column: 21, scope: !2821)
!2836 = !DILocation(line: 88, column: 20, scope: !2821)
!2837 = !DILocation(line: 88, column: 13, scope: !2821)
!2838 = !DILocation(line: 91, column: 20, scope: !2821)
!2839 = !DILocalVariable(name: "self", arg: 1, scope: !2840, file: !2532, line: 915, type: !1688)
!2840 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h9aaaabdf02970ce5E", scope: !2533, file: !2532, line: 915, type: !2841, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2843)
!2841 = !DISubroutineType(types: !2842)
!2842 = !{!1688, !1688, !9}
!2843 = !{!2839, !2844}
!2844 = !DILocalVariable(name: "count", arg: 2, scope: !2840, file: !2532, line: 915, type: !9)
!2845 = !DILocation(line: 915, column: 29, scope: !2840, inlinedAt: !2846)
!2846 = distinct !DILocation(line: 91, column: 76, scope: !2821)
!2847 = !DILocation(line: 915, column: 35, scope: !2840, inlinedAt: !2846)
!2848 = !DILocalVariable(name: "self", arg: 1, scope: !2849, file: !2532, line: 460, type: !1688)
!2849 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h87ccac169a403e95E", scope: !2533, file: !2532, line: 460, type: !2850, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2853)
!2850 = !DISubroutineType(types: !2851)
!2851 = !{!1688, !1688, !2852}
!2852 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2853 = !{!2848, !2854}
!2854 = !DILocalVariable(name: "count", arg: 2, scope: !2849, file: !2532, line: 460, type: !2852)
!2855 = !DILocation(line: 460, column: 32, scope: !2849, inlinedAt: !2856)
!2856 = distinct !DILocation(line: 920, column: 18, scope: !2840, inlinedAt: !2846)
!2857 = !DILocation(line: 460, column: 38, scope: !2849, inlinedAt: !2856)
!2858 = !DILocation(line: 465, column: 18, scope: !2849, inlinedAt: !2856)
!2859 = !DILocation(line: 91, column: 76, scope: !2821)
!2860 = !DILocalVariable(name: "self", arg: 1, scope: !2861, file: !2532, line: 1101, type: !1688)
!2861 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h1dc53e88019516eeE", scope: !2533, file: !2532, line: 1101, type: !2841, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !2862)
!2862 = !{!2860, !2863}
!2863 = !DILocalVariable(name: "count", arg: 2, scope: !2861, file: !2532, line: 1101, type: !9)
!2864 = !DILocation(line: 1101, column: 36, scope: !2861, inlinedAt: !2865)
!2865 = distinct !DILocation(line: 91, column: 32, scope: !2821)
!2866 = !DILocation(line: 1101, column: 42, scope: !2861, inlinedAt: !2865)
!2867 = !DILocalVariable(name: "self", arg: 1, scope: !2868, file: !2532, line: 58, type: !1688)
!2868 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hf7ffa2191f53190aE", scope: !2533, file: !2532, line: 58, type: !2869, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2872, retainedNodes: !2871)
!2869 = !DISubroutineType(types: !2870)
!2870 = !{!2537, !1688}
!2871 = !{!2867}
!2872 = !{!1119, !2873}
!2873 = !DITemplateTypeParameter(name: "U", type: !119)
!2874 = !DILocation(line: 58, column: 26, scope: !2868, inlinedAt: !2875)
!2875 = distinct !DILocation(line: 1102, column: 9, scope: !2861, inlinedAt: !2865)
!2876 = !DILocalVariable(name: "self", arg: 1, scope: !2877, file: !2532, line: 1080, type: !2537)
!2877 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h56f845c8faa4acc8E", scope: !2533, file: !2532, line: 1080, type: !2878, scopeLine: 1080, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2880)
!2878 = !DISubroutineType(types: !2879)
!2879 = !{!2537, !2537, !9}
!2880 = !{!2876, !2881}
!2881 = !DILocalVariable(name: "count", arg: 2, scope: !2877, file: !2532, line: 1080, type: !9)
!2882 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !2883)
!2883 = distinct !DILocation(line: 1102, column: 9, scope: !2861, inlinedAt: !2865)
!2884 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !2883)
!2885 = !DILocalVariable(name: "self", arg: 1, scope: !2886, file: !2532, line: 540, type: !2537)
!2886 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h41db730573af144bE", scope: !2533, file: !2532, line: 540, type: !2887, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2292, retainedNodes: !2889)
!2887 = !DISubroutineType(types: !2888)
!2888 = !{!2537, !2537, !2852}
!2889 = !{!2885, !2890}
!2890 = !DILocalVariable(name: "count", arg: 2, scope: !2886, file: !2532, line: 540, type: !2852)
!2891 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !2892)
!2892 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !2883)
!2893 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !2892)
!2894 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !2892)
!2895 = !DILocation(line: 1102, column: 9, scope: !2861, inlinedAt: !2865)
!2896 = !DILocation(line: 91, column: 32, scope: !2821)
!2897 = !DILocation(line: 93, column: 25, scope: !2823)
!2898 = !DILocation(line: 93, column: 64, scope: !2823)
!2899 = !DILocation(line: 93, column: 13, scope: !2823)
!2900 = !DILocation(line: 95, column: 6, scope: !2816)
!2901 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h6a176a2948a2c53aE", scope: !1717, file: !2817, line: 84, type: !2793, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2902)
!2902 = !{!2903, !2904, !2906}
!2903 = !DILocalVariable(name: "slice", arg: 1, scope: !2901, file: !2817, line: 84, type: !1200)
!2904 = !DILocalVariable(name: "ptr", scope: !2905, file: !2817, line: 85, type: !1723, align: 8)
!2905 = distinct !DILexicalBlock(scope: !2901, file: !2817, line: 85, column: 9)
!2906 = !DILocalVariable(name: "end", scope: !2907, file: !2817, line: 90, type: !1723, align: 8)
!2907 = distinct !DILexicalBlock(scope: !2905, file: !2817, line: 90, column: 13)
!2908 = !DILocation(line: 84, column: 23, scope: !2901)
!2909 = !DILocation(line: 90, column: 17, scope: !2907)
!2910 = !DILocalVariable(name: "self", arg: 1, scope: !2911, file: !2783, line: 472, type: !1200)
!2911 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h1a4268fae07a7048E", scope: !2784, file: !2783, line: 472, type: !2912, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2914)
!2912 = !DISubroutineType(types: !2913)
!2913 = !{!1723, !1200}
!2914 = !{!2910}
!2915 = !DILocation(line: 472, column: 25, scope: !2911, inlinedAt: !2916)
!2916 = distinct !DILocation(line: 85, column: 19, scope: !2901)
!2917 = !DILocation(line: 85, column: 19, scope: !2901)
!2918 = !DILocation(line: 85, column: 13, scope: !2905)
!2919 = !DILocation(line: 88, column: 21, scope: !2905)
!2920 = !DILocation(line: 88, column: 20, scope: !2905)
!2921 = !DILocation(line: 88, column: 13, scope: !2905)
!2922 = !DILocation(line: 91, column: 20, scope: !2905)
!2923 = !DILocalVariable(name: "self", arg: 1, scope: !2924, file: !2532, line: 915, type: !1723)
!2924 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17ha36f1a05812fa11aE", scope: !2533, file: !2532, line: 915, type: !2925, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2927)
!2925 = !DISubroutineType(types: !2926)
!2926 = !{!1723, !1723, !9}
!2927 = !{!2923, !2928}
!2928 = !DILocalVariable(name: "count", arg: 2, scope: !2924, file: !2532, line: 915, type: !9)
!2929 = !DILocation(line: 915, column: 29, scope: !2924, inlinedAt: !2930)
!2930 = distinct !DILocation(line: 91, column: 76, scope: !2905)
!2931 = !DILocation(line: 915, column: 35, scope: !2924, inlinedAt: !2930)
!2932 = !DILocalVariable(name: "self", arg: 1, scope: !2933, file: !2532, line: 460, type: !1723)
!2933 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17ha0c8f97b29eccb42E", scope: !2533, file: !2532, line: 460, type: !2934, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2936)
!2934 = !DISubroutineType(types: !2935)
!2935 = !{!1723, !1723, !2852}
!2936 = !{!2932, !2937}
!2937 = !DILocalVariable(name: "count", arg: 2, scope: !2933, file: !2532, line: 460, type: !2852)
!2938 = !DILocation(line: 460, column: 32, scope: !2933, inlinedAt: !2939)
!2939 = distinct !DILocation(line: 920, column: 18, scope: !2924, inlinedAt: !2930)
!2940 = !DILocation(line: 460, column: 38, scope: !2933, inlinedAt: !2939)
!2941 = !DILocation(line: 465, column: 18, scope: !2933, inlinedAt: !2939)
!2942 = !DILocation(line: 91, column: 76, scope: !2905)
!2943 = !DILocalVariable(name: "self", arg: 1, scope: !2944, file: !2532, line: 1101, type: !1723)
!2944 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h94f7c3eb81ccda52E", scope: !2533, file: !2532, line: 1101, type: !2925, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !2945)
!2945 = !{!2943, !2946}
!2946 = !DILocalVariable(name: "count", arg: 2, scope: !2944, file: !2532, line: 1101, type: !9)
!2947 = !DILocation(line: 1101, column: 36, scope: !2944, inlinedAt: !2948)
!2948 = distinct !DILocation(line: 91, column: 32, scope: !2905)
!2949 = !DILocation(line: 1101, column: 42, scope: !2944, inlinedAt: !2948)
!2950 = !DILocalVariable(name: "self", arg: 1, scope: !2951, file: !2532, line: 58, type: !1723)
!2951 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hf9dd69fdc4db2089E", scope: !2533, file: !2532, line: 58, type: !2952, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2955, retainedNodes: !2954)
!2952 = !DISubroutineType(types: !2953)
!2953 = !{!2537, !1723}
!2954 = !{!2950}
!2955 = !{!1209, !2873}
!2956 = !DILocation(line: 58, column: 26, scope: !2951, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 1102, column: 9, scope: !2944, inlinedAt: !2948)
!2958 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !2959)
!2959 = distinct !DILocation(line: 1102, column: 9, scope: !2944, inlinedAt: !2948)
!2960 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !2959)
!2961 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !2962)
!2962 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !2959)
!2963 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !2962)
!2964 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !2962)
!2965 = !DILocation(line: 1102, column: 9, scope: !2944, inlinedAt: !2948)
!2966 = !DILocation(line: 91, column: 32, scope: !2905)
!2967 = !DILocation(line: 93, column: 25, scope: !2907)
!2968 = !DILocation(line: 93, column: 64, scope: !2907)
!2969 = !DILocation(line: 93, column: 13, scope: !2907)
!2970 = !DILocation(line: 95, column: 6, scope: !2901)
!2971 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha4608123b7ac6d32E", scope: !1752, file: !2817, line: 84, type: !2801, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2972)
!2972 = !{!2973, !2974, !2976}
!2973 = !DILocalVariable(name: "slice", arg: 1, scope: !2971, file: !2817, line: 84, type: !1518)
!2974 = !DILocalVariable(name: "ptr", scope: !2975, file: !2817, line: 85, type: !1758, align: 8)
!2975 = distinct !DILexicalBlock(scope: !2971, file: !2817, line: 85, column: 9)
!2976 = !DILocalVariable(name: "end", scope: !2977, file: !2817, line: 90, type: !1758, align: 8)
!2977 = distinct !DILexicalBlock(scope: !2975, file: !2817, line: 90, column: 13)
!2978 = !DILocation(line: 84, column: 23, scope: !2971)
!2979 = !DILocation(line: 90, column: 17, scope: !2977)
!2980 = !DILocalVariable(name: "self", arg: 1, scope: !2981, file: !2783, line: 472, type: !1518)
!2981 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h0f5aba15bced49e4E", scope: !2784, file: !2783, line: 472, type: !2982, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2984)
!2982 = !DISubroutineType(types: !2983)
!2983 = !{!1758, !1518}
!2984 = !{!2980}
!2985 = !DILocation(line: 472, column: 25, scope: !2981, inlinedAt: !2986)
!2986 = distinct !DILocation(line: 85, column: 19, scope: !2971)
!2987 = !DILocation(line: 85, column: 19, scope: !2971)
!2988 = !DILocation(line: 85, column: 13, scope: !2975)
!2989 = !DILocation(line: 88, column: 21, scope: !2975)
!2990 = !DILocation(line: 88, column: 20, scope: !2975)
!2991 = !DILocation(line: 88, column: 13, scope: !2975)
!2992 = !DILocation(line: 91, column: 20, scope: !2975)
!2993 = !DILocalVariable(name: "self", arg: 1, scope: !2994, file: !2532, line: 915, type: !1758)
!2994 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17he5aaa5e3fcbfa3b5E", scope: !2533, file: !2532, line: 915, type: !2995, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2997)
!2995 = !DISubroutineType(types: !2996)
!2996 = !{!1758, !1758, !9}
!2997 = !{!2993, !2998}
!2998 = !DILocalVariable(name: "count", arg: 2, scope: !2994, file: !2532, line: 915, type: !9)
!2999 = !DILocation(line: 915, column: 29, scope: !2994, inlinedAt: !3000)
!3000 = distinct !DILocation(line: 91, column: 76, scope: !2975)
!3001 = !DILocation(line: 915, column: 35, scope: !2994, inlinedAt: !3000)
!3002 = !DILocalVariable(name: "self", arg: 1, scope: !3003, file: !2532, line: 460, type: !1758)
!3003 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h3b74500cc8c53b9fE", scope: !2533, file: !2532, line: 460, type: !3004, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3006)
!3004 = !DISubroutineType(types: !3005)
!3005 = !{!1758, !1758, !2852}
!3006 = !{!3002, !3007}
!3007 = !DILocalVariable(name: "count", arg: 2, scope: !3003, file: !2532, line: 460, type: !2852)
!3008 = !DILocation(line: 460, column: 32, scope: !3003, inlinedAt: !3009)
!3009 = distinct !DILocation(line: 920, column: 18, scope: !2994, inlinedAt: !3000)
!3010 = !DILocation(line: 460, column: 38, scope: !3003, inlinedAt: !3009)
!3011 = !DILocation(line: 465, column: 18, scope: !3003, inlinedAt: !3009)
!3012 = !DILocation(line: 91, column: 76, scope: !2975)
!3013 = !DILocalVariable(name: "self", arg: 1, scope: !3014, file: !2532, line: 1101, type: !1758)
!3014 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h5b2542e61728abdcE", scope: !2533, file: !2532, line: 1101, type: !2995, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3015)
!3015 = !{!3013, !3016}
!3016 = !DILocalVariable(name: "count", arg: 2, scope: !3014, file: !2532, line: 1101, type: !9)
!3017 = !DILocation(line: 1101, column: 36, scope: !3014, inlinedAt: !3018)
!3018 = distinct !DILocation(line: 91, column: 32, scope: !2975)
!3019 = !DILocation(line: 1101, column: 42, scope: !3014, inlinedAt: !3018)
!3020 = !DILocalVariable(name: "self", arg: 1, scope: !3021, file: !2532, line: 58, type: !1758)
!3021 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h1c123b9848bfddb9E", scope: !2533, file: !2532, line: 58, type: !3022, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3025, retainedNodes: !3024)
!3022 = !DISubroutineType(types: !3023)
!3023 = !{!2537, !1758}
!3024 = !{!3020}
!3025 = !{!1296, !2873}
!3026 = !DILocation(line: 58, column: 26, scope: !3021, inlinedAt: !3027)
!3027 = distinct !DILocation(line: 1102, column: 9, scope: !3014, inlinedAt: !3018)
!3028 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !3029)
!3029 = distinct !DILocation(line: 1102, column: 9, scope: !3014, inlinedAt: !3018)
!3030 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !3029)
!3031 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !3032)
!3032 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !3029)
!3033 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !3032)
!3034 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !3032)
!3035 = !DILocation(line: 1102, column: 9, scope: !3014, inlinedAt: !3018)
!3036 = !DILocation(line: 91, column: 32, scope: !2975)
!3037 = !DILocation(line: 93, column: 25, scope: !2977)
!3038 = !DILocation(line: 93, column: 64, scope: !2977)
!3039 = !DILocation(line: 93, column: 13, scope: !2977)
!3040 = !DILocation(line: 95, column: 6, scope: !2971)
!3041 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha5bf76ae2b0b9bfcE", scope: !1643, file: !2817, line: 84, type: !2785, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3042)
!3042 = !{!3043, !3044, !3046}
!3043 = !DILocalVariable(name: "slice", arg: 1, scope: !3041, file: !2817, line: 84, type: !1083)
!3044 = !DILocalVariable(name: "ptr", scope: !3045, file: !2817, line: 85, type: !1653, align: 8)
!3045 = distinct !DILexicalBlock(scope: !3041, file: !2817, line: 85, column: 9)
!3046 = !DILocalVariable(name: "end", scope: !3047, file: !2817, line: 90, type: !1653, align: 8)
!3047 = distinct !DILexicalBlock(scope: !3045, file: !2817, line: 90, column: 13)
!3048 = !DILocation(line: 84, column: 23, scope: !3041)
!3049 = !DILocation(line: 90, column: 17, scope: !3047)
!3050 = !DILocalVariable(name: "self", arg: 1, scope: !3051, file: !2783, line: 472, type: !1083)
!3051 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h58d80eb038cc764aE", scope: !2784, file: !2783, line: 472, type: !3052, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3054)
!3052 = !DISubroutineType(types: !3053)
!3053 = !{!1653, !1083}
!3054 = !{!3050}
!3055 = !DILocation(line: 472, column: 25, scope: !3051, inlinedAt: !3056)
!3056 = distinct !DILocation(line: 85, column: 19, scope: !3041)
!3057 = !DILocation(line: 85, column: 19, scope: !3041)
!3058 = !DILocation(line: 85, column: 13, scope: !3045)
!3059 = !DILocation(line: 88, column: 21, scope: !3045)
!3060 = !DILocation(line: 88, column: 20, scope: !3045)
!3061 = !DILocation(line: 88, column: 13, scope: !3045)
!3062 = !DILocation(line: 91, column: 20, scope: !3045)
!3063 = !DILocalVariable(name: "self", arg: 1, scope: !3064, file: !2532, line: 915, type: !1653)
!3064 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h89a7ec82183ae5ddE", scope: !2533, file: !2532, line: 915, type: !3065, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3067)
!3065 = !DISubroutineType(types: !3066)
!3066 = !{!1653, !1653, !9}
!3067 = !{!3063, !3068}
!3068 = !DILocalVariable(name: "count", arg: 2, scope: !3064, file: !2532, line: 915, type: !9)
!3069 = !DILocation(line: 915, column: 29, scope: !3064, inlinedAt: !3070)
!3070 = distinct !DILocation(line: 91, column: 76, scope: !3045)
!3071 = !DILocation(line: 915, column: 35, scope: !3064, inlinedAt: !3070)
!3072 = !DILocalVariable(name: "self", arg: 1, scope: !3073, file: !2532, line: 460, type: !1653)
!3073 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h7f1a4f2f70334a89E", scope: !2533, file: !2532, line: 460, type: !3074, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3076)
!3074 = !DISubroutineType(types: !3075)
!3075 = !{!1653, !1653, !2852}
!3076 = !{!3072, !3077}
!3077 = !DILocalVariable(name: "count", arg: 2, scope: !3073, file: !2532, line: 460, type: !2852)
!3078 = !DILocation(line: 460, column: 32, scope: !3073, inlinedAt: !3079)
!3079 = distinct !DILocation(line: 920, column: 18, scope: !3064, inlinedAt: !3070)
!3080 = !DILocation(line: 460, column: 38, scope: !3073, inlinedAt: !3079)
!3081 = !DILocation(line: 465, column: 18, scope: !3073, inlinedAt: !3079)
!3082 = !DILocation(line: 91, column: 76, scope: !3045)
!3083 = !DILocalVariable(name: "self", arg: 1, scope: !3084, file: !2532, line: 1101, type: !1653)
!3084 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17hdfe1f45776b5d42dE", scope: !2533, file: !2532, line: 1101, type: !3065, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !3085)
!3085 = !{!3083, !3086}
!3086 = !DILocalVariable(name: "count", arg: 2, scope: !3084, file: !2532, line: 1101, type: !9)
!3087 = !DILocation(line: 1101, column: 36, scope: !3084, inlinedAt: !3088)
!3088 = distinct !DILocation(line: 91, column: 32, scope: !3045)
!3089 = !DILocation(line: 1101, column: 42, scope: !3084, inlinedAt: !3088)
!3090 = !DILocalVariable(name: "self", arg: 1, scope: !3091, file: !2532, line: 58, type: !1653)
!3091 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h1631e9b70cab7f98E", scope: !2533, file: !2532, line: 58, type: !3092, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3095, retainedNodes: !3094)
!3092 = !DISubroutineType(types: !3093)
!3093 = !{!2537, !1653}
!3094 = !{!3090}
!3095 = !{!1073, !2873}
!3096 = !DILocation(line: 58, column: 26, scope: !3091, inlinedAt: !3097)
!3097 = distinct !DILocation(line: 1102, column: 9, scope: !3084, inlinedAt: !3088)
!3098 = !DILocation(line: 1080, column: 31, scope: !2877, inlinedAt: !3099)
!3099 = distinct !DILocation(line: 1102, column: 9, scope: !3084, inlinedAt: !3088)
!3100 = !DILocation(line: 1080, column: 37, scope: !2877, inlinedAt: !3099)
!3101 = !DILocation(line: 540, column: 34, scope: !2886, inlinedAt: !3102)
!3102 = distinct !DILocation(line: 1084, column: 9, scope: !2877, inlinedAt: !3099)
!3103 = !DILocation(line: 540, column: 40, scope: !2886, inlinedAt: !3102)
!3104 = !DILocation(line: 545, column: 18, scope: !2886, inlinedAt: !3102)
!3105 = !DILocation(line: 1102, column: 9, scope: !3084, inlinedAt: !3088)
!3106 = !DILocation(line: 91, column: 32, scope: !3045)
!3107 = !DILocation(line: 93, column: 25, scope: !3047)
!3108 = !DILocation(line: 93, column: 64, scope: !3047)
!3109 = !DILocation(line: 93, column: 13, scope: !3047)
!3110 = !DILocation(line: 95, column: 6, scope: !3041)
!3111 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h302a1deab5b9e07cE", scope: !3113, file: !3112, line: 17, type: !3115, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2735, retainedNodes: !3117)
!3112 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "d107e626d2145c8c7d098a7b217e6306")
!3113 = !DINamespace(name: "{impl#0}", scope: !3114)
!3114 = !DINamespace(name: "index", scope: !1645)
!3115 = !DISubroutineType(types: !3116)
!3116 = !{!1261, !1261, !2719, !917}
!3117 = !{!3118, !3119}
!3118 = !DILocalVariable(name: "self", arg: 1, scope: !3111, file: !3112, line: 17, type: !1261)
!3119 = !DILocalVariable(name: "index", arg: 2, scope: !3111, file: !3112, line: 17, type: !2719)
!3120 = !DILocation(line: 17, column: 14, scope: !3111)
!3121 = !DILocation(line: 17, column: 21, scope: !3111)
!3122 = !DILocation(line: 18, column: 9, scope: !3111)
!3123 = !DILocation(line: 19, column: 6, scope: !3111)
!3124 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h3b662d7834157b08E", scope: !3113, file: !3112, line: 17, type: !3125, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2723, retainedNodes: !3127)
!3125 = !DISubroutineType(types: !3126)
!3126 = !{!1518, !1518, !2719, !917}
!3127 = !{!3128, !3129}
!3128 = !DILocalVariable(name: "self", arg: 1, scope: !3124, file: !3112, line: 17, type: !1518)
!3129 = !DILocalVariable(name: "index", arg: 2, scope: !3124, file: !3112, line: 17, type: !2719)
!3130 = !DILocation(line: 17, column: 14, scope: !3124)
!3131 = !DILocation(line: 17, column: 21, scope: !3124)
!3132 = !DILocation(line: 18, column: 9, scope: !3124)
!3133 = !DILocation(line: 19, column: 6, scope: !3124)
!3134 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h61fd2d3d961c16daE", scope: !3113, file: !3112, line: 17, type: !3135, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2756, retainedNodes: !3137)
!3135 = !DISubroutineType(types: !3136)
!3136 = !{!1200, !1200, !2719, !917}
!3137 = !{!3138, !3139}
!3138 = !DILocalVariable(name: "self", arg: 1, scope: !3134, file: !3112, line: 17, type: !1200)
!3139 = !DILocalVariable(name: "index", arg: 2, scope: !3134, file: !3112, line: 17, type: !2719)
!3140 = !DILocation(line: 17, column: 14, scope: !3134)
!3141 = !DILocation(line: 17, column: 21, scope: !3134)
!3142 = !DILocation(line: 18, column: 9, scope: !3134)
!3143 = !DILocation(line: 19, column: 6, scope: !3134)
!3144 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hcc380b1615aa79adE", scope: !3113, file: !3112, line: 17, type: !3145, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2767, retainedNodes: !3147)
!3145 = !DISubroutineType(types: !3146)
!3146 = !{!1083, !1083, !2719, !917}
!3147 = !{!3148, !3149}
!3148 = !DILocalVariable(name: "self", arg: 1, scope: !3144, file: !3112, line: 17, type: !1083)
!3149 = !DILocalVariable(name: "index", arg: 2, scope: !3144, file: !3112, line: 17, type: !2719)
!3150 = !DILocation(line: 17, column: 14, scope: !3144)
!3151 = !DILocation(line: 17, column: 21, scope: !3144)
!3152 = !DILocation(line: 18, column: 9, scope: !3144)
!3153 = !DILocation(line: 19, column: 6, scope: !3144)
!3154 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h32469ec7304a5070E", scope: !3156, file: !3155, line: 909, type: !3169, scopeLine: 909, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3162, retainedNodes: !3171)
!3155 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "7fe636643511270d6f7e365434dea895")
!3156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3157, templateParams: !19, identifier: "6557bec1dd9d6688a1b1dc5063847a1f")
!3157 = !{!3158}
!3158 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3156, file: !2, size: 8, align: 8, elements: !3159, templateParams: !19, identifier: "a632d9e809aaf7db2235ff67ba01625", discriminator: !3168)
!3159 = !{!3160, !3164}
!3160 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3158, file: !2, baseType: !3161, size: 8, align: 8, extraData: i64 4)
!3161 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3156, file: !2, size: 8, align: 8, elements: !19, templateParams: !3162, identifier: "5d065b1609ff2ad61d72bc0060afb3c8")
!3162 = !{!3163}
!3163 = !DITemplateTypeParameter(name: "T", type: !781)
!3164 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3158, file: !2, baseType: !3165, size: 8, align: 8)
!3165 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3156, file: !2, size: 8, align: 8, elements: !3166, templateParams: !3162, identifier: "a3dd1f566db2c88ca1ad737ee4e1c241")
!3166 = !{!3167}
!3167 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3165, file: !2, baseType: !781, size: 8, align: 8)
!3168 = !DIDerivedType(tag: DW_TAG_member, scope: !3156, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3169 = !DISubroutineType(types: !3170)
!3170 = !{!781, !3156, !115, !917}
!3171 = !{!3172, !3173, !3174}
!3172 = !DILocalVariable(name: "self", arg: 1, scope: !3154, file: !3155, line: 909, type: !3156)
!3173 = !DILocalVariable(name: "msg", arg: 2, scope: !3154, file: !3155, line: 909, type: !115)
!3174 = !DILocalVariable(name: "val", scope: !3175, file: !3155, line: 911, type: !781, align: 1)
!3175 = distinct !DILexicalBlock(scope: !3154, file: !3155, line: 911, column: 13)
!3176 = !DILocation(line: 909, column: 25, scope: !3154)
!3177 = !DILocation(line: 909, column: 31, scope: !3154)
!3178 = !DILocation(line: 910, column: 15, scope: !3154)
!3179 = !{i8 0, i8 5}
!3180 = !DILocation(line: 910, column: 9, scope: !3154)
!3181 = !DILocation(line: 912, column: 21, scope: !3154)
!3182 = !DILocation(line: 911, column: 18, scope: !3154)
!3183 = !{i8 0, i8 4}
!3184 = !DILocation(line: 911, column: 18, scope: !3175)
!3185 = !DILocation(line: 914, column: 6, scope: !3154)
!3186 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h34115a3c4f8e5032E", scope: !3187, file: !3155, line: 909, type: !3200, scopeLine: 909, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3193, retainedNodes: !3202)
!3187 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3188, templateParams: !19, identifier: "f59e473e092fad044f6d932520e1f2fe")
!3188 = !{!3189}
!3189 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3187, file: !2, size: 8, align: 8, elements: !3190, templateParams: !19, identifier: "d9f651167eb1431f26efdcf53a2338b7", discriminator: !3199)
!3190 = !{!3191, !3195}
!3191 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3189, file: !2, baseType: !3192, size: 8, align: 8, extraData: i64 4)
!3192 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3187, file: !2, size: 8, align: 8, elements: !19, templateParams: !3193, identifier: "9320f68d5f8fde55f168b5672ea31c58")
!3193 = !{!3194}
!3194 = !DITemplateTypeParameter(name: "T", type: !789)
!3195 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3189, file: !2, baseType: !3196, size: 8, align: 8)
!3196 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3187, file: !2, size: 8, align: 8, elements: !3197, templateParams: !3193, identifier: "c499320b1d9b05d42201aa152c4b71aa")
!3197 = !{!3198}
!3198 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3196, file: !2, baseType: !789, size: 8, align: 8)
!3199 = !DIDerivedType(tag: DW_TAG_member, scope: !3187, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3200 = !DISubroutineType(types: !3201)
!3201 = !{!789, !3187, !115, !917}
!3202 = !{!3203, !3204, !3205}
!3203 = !DILocalVariable(name: "self", arg: 1, scope: !3186, file: !3155, line: 909, type: !3187)
!3204 = !DILocalVariable(name: "msg", arg: 2, scope: !3186, file: !3155, line: 909, type: !115)
!3205 = !DILocalVariable(name: "val", scope: !3206, file: !3155, line: 911, type: !789, align: 1)
!3206 = distinct !DILexicalBlock(scope: !3186, file: !3155, line: 911, column: 13)
!3207 = !DILocation(line: 909, column: 25, scope: !3186)
!3208 = !DILocation(line: 909, column: 31, scope: !3186)
!3209 = !DILocation(line: 910, column: 15, scope: !3186)
!3210 = !DILocation(line: 910, column: 9, scope: !3186)
!3211 = !DILocation(line: 912, column: 21, scope: !3186)
!3212 = !DILocation(line: 911, column: 18, scope: !3186)
!3213 = !DILocation(line: 911, column: 18, scope: !3206)
!3214 = !DILocation(line: 914, column: 6, scope: !3186)
!3215 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h9e9fa8ecb4db7d57E", scope: !1835, file: !3155, line: 946, type: !3216, scopeLine: 946, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !3218)
!3216 = !DISubroutineType(types: !3217)
!3217 = !{!18, !1835, !917}
!3218 = !{!3219, !3220}
!3219 = !DILocalVariable(name: "self", arg: 1, scope: !3215, file: !3155, line: 946, type: !1835)
!3220 = !DILocalVariable(name: "val", scope: !3221, file: !3155, line: 948, type: !18, align: 8)
!3221 = distinct !DILexicalBlock(scope: !3215, file: !3155, line: 948, column: 13)
!3222 = !DILocation(line: 946, column: 25, scope: !3215)
!3223 = !DILocation(line: 947, column: 15, scope: !3215)
!3224 = !DILocation(line: 947, column: 9, scope: !3215)
!3225 = !DILocation(line: 949, column: 21, scope: !3215)
!3226 = !DILocation(line: 948, column: 18, scope: !3215)
!3227 = !DILocation(line: 948, column: 18, scope: !3221)
!3228 = !DILocation(line: 951, column: 6, scope: !3215)
!3229 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17h3d13ab331da637cbE", scope: !3230, file: !855, line: 631, type: !3249, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3238, retainedNodes: !3251)
!3230 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3231, templateParams: !19, identifier: "15bf0377f1fad48cdbbba270a62e8381")
!3231 = !{!3232}
!3232 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3230, file: !2, size: 128, align: 64, elements: !3233, templateParams: !19, identifier: "38d96f5d4ff67346931d2e550ab29e0b", discriminator: !3248)
!3233 = !{!3234, !3244}
!3234 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3232, file: !2, baseType: !3235, size: 128, align: 64, extraData: i64 0)
!3235 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3230, file: !2, size: 128, align: 64, elements: !3236, templateParams: !3238, identifier: "12bda1300c29808998ff9b43e9fbd6fd")
!3236 = !{!3237}
!3237 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3235, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!3238 = !{!1209, !3239}
!3239 = !DITemplateTypeParameter(name: "E", type: !3240)
!3240 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3241, file: !2, align: 8, elements: !3242, templateParams: !19, identifier: "e78b8388a771c630b50af28e5d63cb2e")
!3241 = !DINamespace(name: "error", scope: !1832)
!3242 = !{!3243}
!3243 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3240, file: !2, baseType: !7, align: 8)
!3244 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3232, file: !2, baseType: !3245, size: 128, align: 64, extraData: i64 1)
!3245 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3230, file: !2, size: 128, align: 64, elements: !3246, templateParams: !3238, identifier: "fbfbcdb32adb1416d41236e2689d44ee")
!3246 = !{!3247}
!3247 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3245, file: !2, baseType: !3240, align: 8, offset: 64)
!3248 = !DIDerivedType(tag: DW_TAG_member, scope: !3230, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3249 = !DISubroutineType(types: !3250)
!3250 = !{!1835, !3230}
!3251 = !{!3252, !3253}
!3252 = !DILocalVariable(name: "self", arg: 1, scope: !3229, file: !855, line: 631, type: !3230)
!3253 = !DILocalVariable(name: "x", scope: !3254, file: !855, line: 633, type: !18, align: 8)
!3254 = distinct !DILexicalBlock(scope: !3229, file: !855, line: 633, column: 13)
!3255 = !DILocation(line: 631, column: 15, scope: !3229)
!3256 = !DILocation(line: 632, column: 15, scope: !3229)
!3257 = !DILocation(line: 632, column: 9, scope: !3229)
!3258 = !DILocation(line: 633, column: 16, scope: !3229)
!3259 = !DILocation(line: 633, column: 16, scope: !3254)
!3260 = !DILocation(line: 633, column: 22, scope: !3254)
!3261 = !DILocation(line: 633, column: 28, scope: !3229)
!3262 = !DILocation(line: 634, column: 23, scope: !3229)
!3263 = !DILocation(line: 636, column: 5, scope: !3229)
!3264 = !DILocation(line: 636, column: 6, scope: !3229)
!3265 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h392a76967735e8d8E", scope: !3266, file: !855, line: 1027, type: !3281, scopeLine: 1027, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3274, retainedNodes: !3283)
!3266 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !3267, templateParams: !19, identifier: "de2e414e37cbdeddcc3d034ea2d69a8a")
!3267 = !{!3268}
!3268 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3266, file: !2, size: 128, align: 64, elements: !3269, templateParams: !19, identifier: "795a1b2de929dd4cbcc24e5c3558ca8d", discriminator: !3280)
!3269 = !{!3270, !3276}
!3270 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3268, file: !2, baseType: !3271, size: 128, align: 64, extraData: i64 0)
!3271 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3266, file: !2, size: 128, align: 64, elements: !3272, templateParams: !3274, identifier: "3e8ccbb96ebb611f38004940c5df06d3")
!3272 = !{!3273}
!3273 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3271, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!3274 = !{!1073, !3275}
!3275 = !DITemplateTypeParameter(name: "E", type: !96)
!3276 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3268, file: !2, baseType: !3277, size: 128, align: 64, extraData: i64 1)
!3277 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3266, file: !2, size: 128, align: 64, elements: !3278, templateParams: !3274, identifier: "36851c41086130fba51968cc7cd1075")
!3278 = !{!3279}
!3279 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3277, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3280 = !DIDerivedType(tag: DW_TAG_member, scope: !3266, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3281 = !DISubroutineType(types: !3282)
!3282 = !{!13, !3266, !115, !917}
!3283 = !{!3284, !3285, !3286, !3288}
!3284 = !DILocalVariable(name: "self", arg: 1, scope: !3265, file: !855, line: 1027, type: !3266)
!3285 = !DILocalVariable(name: "msg", arg: 2, scope: !3265, file: !855, line: 1027, type: !115)
!3286 = !DILocalVariable(name: "t", scope: !3287, file: !855, line: 1032, type: !13, align: 8)
!3287 = distinct !DILexicalBlock(scope: !3265, file: !855, line: 1032, column: 13)
!3288 = !DILocalVariable(name: "e", scope: !3289, file: !855, line: 1033, type: !96, align: 8)
!3289 = distinct !DILexicalBlock(scope: !3265, file: !855, line: 1033, column: 13)
!3290 = !DILocation(line: 1027, column: 19, scope: !3265)
!3291 = !DILocation(line: 1027, column: 25, scope: !3265)
!3292 = !DILocation(line: 1033, column: 17, scope: !3289)
!3293 = !DILocation(line: 1031, column: 15, scope: !3265)
!3294 = !DILocation(line: 1031, column: 9, scope: !3265)
!3295 = !DILocation(line: 1032, column: 16, scope: !3265)
!3296 = !DILocation(line: 1032, column: 16, scope: !3287)
!3297 = !DILocation(line: 1035, column: 6, scope: !3265)
!3298 = !DILocation(line: 1033, column: 17, scope: !3265)
!3299 = !DILocation(line: 1033, column: 23, scope: !3289)
!3300 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h0c38ee6862a08ae2E", scope: !3301, file: !855, line: 825, type: !3317, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3359, retainedNodes: !3352)
!3301 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3302, templateParams: !19, identifier: "10f1b896724b52eb14575c9a021b9f26")
!3302 = !{!3303}
!3303 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3301, file: !2, size: 128, align: 64, elements: !3304, templateParams: !19, identifier: "e8e09152c39a246c68d565c4cf00b3b4", discriminator: !3316)
!3304 = !{!3305, !3312}
!3305 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3303, file: !2, baseType: !3306, size: 128, align: 64, extraData: i64 0)
!3306 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3301, file: !2, size: 128, align: 64, elements: !3307, templateParams: !3309, identifier: "549b207c27d91f4077063cd4b1913c52")
!3307 = !{!3308}
!3308 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3306, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3309 = !{!1134, !3310}
!3310 = !DITemplateTypeParameter(name: "E", type: !3311)
!3311 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !673, file: !2, align: 8, elements: !19, identifier: "3bcbc4857dbf908cc880d54c9cb957ea")
!3312 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3303, file: !2, baseType: !3313, size: 128, align: 64, extraData: i64 1)
!3313 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3301, file: !2, size: 128, align: 64, elements: !3314, templateParams: !3309, identifier: "18579497b62304a1537e45291acf669e")
!3314 = !{!3315}
!3315 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3313, file: !2, baseType: !3311, align: 8, offset: 64)
!3316 = !DIDerivedType(tag: DW_TAG_member, scope: !3301, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3317 = !DISubroutineType(types: !3318)
!3318 = !{!3319, !3301, !3347}
!3319 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3320, templateParams: !19, identifier: "4dfd981cbbc9ce8dc2c4719afcdef0cc")
!3320 = !{!3321}
!3321 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3319, file: !2, size: 128, align: 64, elements: !3322, templateParams: !19, identifier: "7b9aec0b0b3aee3c90d43c8c32773a91", discriminator: !3346)
!3322 = !{!3323, !3342}
!3323 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3321, file: !2, baseType: !3324, size: 128, align: 64, extraData: i64 3)
!3324 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3319, file: !2, size: 128, align: 64, elements: !3325, templateParams: !3327, identifier: "b0dda9b1a53a3d65d09dc3646a4284d2")
!3325 = !{!3326}
!3326 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3324, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3327 = !{!1134, !3328}
!3328 = !DITemplateTypeParameter(name: "E", type: !3329)
!3329 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !326, file: !2, size: 128, align: 64, elements: !3330, templateParams: !19, identifier: "a6ae8c1d8faf8f0c1aad08cc6eb58b13")
!3330 = !{!3331}
!3331 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3329, file: !2, size: 128, align: 64, elements: !3332, templateParams: !19, identifier: "340dce1b1a8b6048228a623eed00e8d1", discriminator: !3341)
!3332 = !{!3333, !3335, !3337}
!3333 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3331, file: !2, baseType: !3334, size: 128, align: 64, extraData: i64 0)
!3334 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3329, file: !2, size: 128, align: 64, elements: !19, identifier: "6039ce459f97fa81761e1836974c89d3")
!3335 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3331, file: !2, baseType: !3336, size: 128, align: 64, extraData: i64 1)
!3336 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3329, file: !2, size: 128, align: 64, elements: !19, identifier: "faa23b52d28ff4b08905507a767408b3")
!3337 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3331, file: !2, baseType: !3338, size: 128, align: 64, extraData: i64 2)
!3338 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3329, file: !2, size: 128, align: 64, elements: !3339, templateParams: !19, identifier: "1f6b89b2f385e7fa648cb48707131465")
!3339 = !{!3340}
!3340 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3338, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!3341 = !DIDerivedType(tag: DW_TAG_member, scope: !3329, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3342 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3321, file: !2, baseType: !3343, size: 128, align: 64)
!3343 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3319, file: !2, size: 128, align: 64, elements: !3344, templateParams: !3327, identifier: "8bb80e55cfe3ab6ab6f1313dc3c14e2")
!3344 = !{!3345}
!3345 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3343, file: !2, baseType: !3329, size: 128, align: 64)
!3346 = !DIDerivedType(tag: DW_TAG_member, scope: !3319, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3347 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3348, file: !2, size: 64, align: 64, elements: !3350, templateParams: !19, identifier: "3e631e9697dde8e6c3cb967b92d1c039")
!3348 = !DINamespace(name: "translate_page", scope: !3349)
!3349 = !DINamespace(name: "{impl#2}", scope: !810)
!3350 = !{!3351}
!3351 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3347, file: !2, baseType: !1291, size: 64, align: 64)
!3352 = !{!3353, !3354, !3355, !3357}
!3353 = !DILocalVariable(name: "self", arg: 1, scope: !3300, file: !855, line: 825, type: !3301)
!3354 = !DILocalVariable(name: "op", arg: 2, scope: !3300, file: !855, line: 825, type: !3347)
!3355 = !DILocalVariable(name: "t", scope: !3356, file: !855, line: 827, type: !682, align: 8)
!3356 = distinct !DILexicalBlock(scope: !3300, file: !855, line: 827, column: 13)
!3357 = !DILocalVariable(name: "e", scope: !3358, file: !855, line: 828, type: !3311, align: 1)
!3358 = distinct !DILexicalBlock(scope: !3300, file: !855, line: 828, column: 13)
!3359 = !{!1134, !3310, !3360, !3361}
!3360 = !DITemplateTypeParameter(name: "F", type: !3329)
!3361 = !DITemplateTypeParameter(name: "O", type: !3347)
!3362 = !DILocation(line: 825, column: 42, scope: !3300)
!3363 = !DILocation(line: 825, column: 48, scope: !3300)
!3364 = !DILocation(line: 827, column: 16, scope: !3356)
!3365 = !DILocation(line: 828, column: 17, scope: !3358)
!3366 = !DILocation(line: 826, column: 15, scope: !3300)
!3367 = !DILocation(line: 826, column: 9, scope: !3300)
!3368 = !DILocation(line: 827, column: 16, scope: !3300)
!3369 = !DILocation(line: 827, column: 22, scope: !3356)
!3370 = !DILocation(line: 827, column: 26, scope: !3300)
!3371 = !DILocation(line: 828, column: 27, scope: !3358)
!3372 = !DILocation(line: 828, column: 23, scope: !3358)
!3373 = !DILocation(line: 828, column: 32, scope: !3300)
!3374 = !DILocation(line: 830, column: 5, scope: !3300)
!3375 = !DILocation(line: 830, column: 6, scope: !3300)
!3376 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h248d20a0deab3707E", scope: !3377, file: !855, line: 825, type: !3392, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3417, retainedNodes: !3410)
!3377 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !193, file: !2, size: 128, align: 64, elements: !3378, templateParams: !19, identifier: "48034afcd0511639c89465bbe6056872")
!3378 = !{!3379}
!3379 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3377, file: !2, size: 128, align: 64, elements: !3380, templateParams: !19, identifier: "fa2e013e61f4f9733985e41fdfff6f3", discriminator: !3391)
!3380 = !{!3381, !3387}
!3381 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3379, file: !2, baseType: !3382, size: 128, align: 64, extraData: i64 0)
!3382 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3377, file: !2, size: 128, align: 64, elements: !3383, templateParams: !3385, identifier: "bf30fb4f8843c9416ba4a0dc8815a56d")
!3383 = !{!3384}
!3384 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3382, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3385 = !{!1223, !3386}
!3386 = !DITemplateTypeParameter(name: "E", type: !795)
!3387 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3379, file: !2, baseType: !3388, size: 128, align: 64, extraData: i64 1)
!3388 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3377, file: !2, size: 128, align: 64, elements: !3389, templateParams: !3385, identifier: "276a609978f0791338e57ecba82b1d09")
!3389 = !{!3390}
!3390 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3388, file: !2, baseType: !795, size: 8, align: 8, offset: 8)
!3391 = !DIDerivedType(tag: DW_TAG_member, scope: !3377, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3392 = !DISubroutineType(types: !3393)
!3393 = !{!3394, !3377, !3408}
!3394 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3395, templateParams: !19, identifier: "3f63b0ce654db7ba810b2fc8731bf187")
!3395 = !{!3396}
!3396 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3394, file: !2, size: 128, align: 64, elements: !3397, templateParams: !19, identifier: "7bb5fd119cb2f6ce44d76893d55b401d", discriminator: !3407)
!3397 = !{!3398, !3403}
!3398 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3396, file: !2, baseType: !3399, size: 128, align: 64, extraData: i64 3)
!3399 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3394, file: !2, size: 128, align: 64, elements: !3400, templateParams: !3402, identifier: "e1c575ce19e2be4038acda2f3aef29e1")
!3400 = !{!3401}
!3401 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3399, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3402 = !{!1223, !880}
!3403 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3396, file: !2, baseType: !3404, size: 128, align: 64)
!3404 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3394, file: !2, size: 128, align: 64, elements: !3405, templateParams: !3402, identifier: "8109ac3daadc483e11d7688232a4beeb")
!3405 = !{!3406}
!3406 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3404, file: !2, baseType: !881, size: 128, align: 64)
!3407 = !DIDerivedType(tag: DW_TAG_member, scope: !3394, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3408 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3409, file: !2, align: 8, elements: !19, identifier: "36d91aae3b51b054f4703b3ba91f6813")
!3409 = !DINamespace(name: "unmap", scope: !3349)
!3410 = !{!3411, !3412, !3413, !3415}
!3411 = !DILocalVariable(name: "self", arg: 1, scope: !3376, file: !855, line: 825, type: !3377)
!3412 = !DILocalVariable(name: "op", arg: 2, scope: !3376, file: !855, line: 825, type: !3408)
!3413 = !DILocalVariable(name: "t", scope: !3414, file: !855, line: 827, type: !664, align: 8)
!3414 = distinct !DILexicalBlock(scope: !3376, file: !855, line: 827, column: 13)
!3415 = !DILocalVariable(name: "e", scope: !3416, file: !855, line: 828, type: !795, align: 1)
!3416 = distinct !DILexicalBlock(scope: !3376, file: !855, line: 828, column: 13)
!3417 = !{!1223, !3386, !930, !3418}
!3418 = !DITemplateTypeParameter(name: "O", type: !3408)
!3419 = !DILocation(line: 825, column: 42, scope: !3376)
!3420 = !DILocation(line: 825, column: 48, scope: !3376)
!3421 = !DILocation(line: 827, column: 16, scope: !3414)
!3422 = !DILocation(line: 826, column: 15, scope: !3376)
!3423 = !DILocation(line: 826, column: 9, scope: !3376)
!3424 = !DILocation(line: 827, column: 16, scope: !3376)
!3425 = !DILocation(line: 827, column: 22, scope: !3414)
!3426 = !DILocation(line: 827, column: 26, scope: !3376)
!3427 = !DILocation(line: 828, column: 17, scope: !3376)
!3428 = !DILocation(line: 828, column: 17, scope: !3416)
!3429 = !DILocation(line: 828, column: 27, scope: !3416)
!3430 = !DILocation(line: 828, column: 23, scope: !3416)
!3431 = !DILocation(line: 828, column: 32, scope: !3376)
!3432 = !DILocation(line: 830, column: 5, scope: !3376)
!3433 = !DILocation(line: 830, column: 6, scope: !3376)
!3434 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h352f66c9da79f7a6E", scope: !3377, file: !855, line: 825, type: !3435, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3445, retainedNodes: !3438)
!3435 = !DISubroutineType(types: !3436)
!3436 = !{!3394, !3377, !3437}
!3437 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3409, file: !2, align: 8, elements: !19, identifier: "4bd49586c0a9c6e788e58c974ec83b74")
!3438 = !{!3439, !3440, !3441, !3443}
!3439 = !DILocalVariable(name: "self", arg: 1, scope: !3434, file: !855, line: 825, type: !3377)
!3440 = !DILocalVariable(name: "op", arg: 2, scope: !3434, file: !855, line: 825, type: !3437)
!3441 = !DILocalVariable(name: "t", scope: !3442, file: !855, line: 827, type: !664, align: 8)
!3442 = distinct !DILexicalBlock(scope: !3434, file: !855, line: 827, column: 13)
!3443 = !DILocalVariable(name: "e", scope: !3444, file: !855, line: 828, type: !795, align: 1)
!3444 = distinct !DILexicalBlock(scope: !3434, file: !855, line: 828, column: 13)
!3445 = !{!1223, !3386, !930, !3446}
!3446 = !DITemplateTypeParameter(name: "O", type: !3437)
!3447 = !DILocation(line: 825, column: 42, scope: !3434)
!3448 = !DILocation(line: 825, column: 48, scope: !3434)
!3449 = !DILocation(line: 827, column: 16, scope: !3442)
!3450 = !DILocation(line: 826, column: 15, scope: !3434)
!3451 = !DILocation(line: 826, column: 9, scope: !3434)
!3452 = !DILocation(line: 827, column: 16, scope: !3434)
!3453 = !DILocation(line: 827, column: 22, scope: !3442)
!3454 = !DILocation(line: 827, column: 26, scope: !3434)
!3455 = !DILocation(line: 828, column: 17, scope: !3434)
!3456 = !DILocation(line: 828, column: 17, scope: !3444)
!3457 = !DILocation(line: 828, column: 27, scope: !3444)
!3458 = !DILocation(line: 828, column: 23, scope: !3444)
!3459 = !DILocation(line: 828, column: 32, scope: !3434)
!3460 = !DILocation(line: 830, column: 5, scope: !3434)
!3461 = !DILocation(line: 830, column: 6, scope: !3434)
!3462 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h36d6a0371bc1da1fE", scope: !3377, file: !855, line: 825, type: !3463, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3475, retainedNodes: !3468)
!3463 = !DISubroutineType(types: !3464)
!3464 = !{!3394, !3377, !3465}
!3465 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3466, file: !2, align: 8, elements: !19, identifier: "fc2acf38647999229cc78926aab5ce6d")
!3466 = !DINamespace(name: "unmap", scope: !3467)
!3467 = !DINamespace(name: "{impl#3}", scope: !810)
!3468 = !{!3469, !3470, !3471, !3473}
!3469 = !DILocalVariable(name: "self", arg: 1, scope: !3462, file: !855, line: 825, type: !3377)
!3470 = !DILocalVariable(name: "op", arg: 2, scope: !3462, file: !855, line: 825, type: !3465)
!3471 = !DILocalVariable(name: "t", scope: !3472, file: !855, line: 827, type: !664, align: 8)
!3472 = distinct !DILexicalBlock(scope: !3462, file: !855, line: 827, column: 13)
!3473 = !DILocalVariable(name: "e", scope: !3474, file: !855, line: 828, type: !795, align: 1)
!3474 = distinct !DILexicalBlock(scope: !3462, file: !855, line: 828, column: 13)
!3475 = !{!1223, !3386, !930, !3476}
!3476 = !DITemplateTypeParameter(name: "O", type: !3465)
!3477 = !DILocation(line: 825, column: 42, scope: !3462)
!3478 = !DILocation(line: 825, column: 48, scope: !3462)
!3479 = !DILocation(line: 827, column: 16, scope: !3472)
!3480 = !DILocation(line: 826, column: 15, scope: !3462)
!3481 = !DILocation(line: 826, column: 9, scope: !3462)
!3482 = !DILocation(line: 827, column: 16, scope: !3462)
!3483 = !DILocation(line: 827, column: 22, scope: !3472)
!3484 = !DILocation(line: 827, column: 26, scope: !3462)
!3485 = !DILocation(line: 828, column: 17, scope: !3462)
!3486 = !DILocation(line: 828, column: 17, scope: !3474)
!3487 = !DILocation(line: 828, column: 27, scope: !3474)
!3488 = !DILocation(line: 828, column: 23, scope: !3474)
!3489 = !DILocation(line: 828, column: 32, scope: !3462)
!3490 = !DILocation(line: 830, column: 5, scope: !3462)
!3491 = !DILocation(line: 830, column: 6, scope: !3462)
!3492 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6a504f32ef0ba2f3E", scope: !3493, file: !855, line: 825, type: !3507, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3535, retainedNodes: !3528)
!3493 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3494, templateParams: !19, identifier: "3860de686581e6276bd2b1095be219e4")
!3494 = !{!3495}
!3495 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3493, file: !2, size: 128, align: 64, elements: !3496, templateParams: !19, identifier: "aed721c20f8ffa10fbb2aaaa7e0ad86", discriminator: !3506)
!3496 = !{!3497, !3502}
!3497 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3495, file: !2, baseType: !3498, size: 128, align: 64, extraData: i64 0)
!3498 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3493, file: !2, size: 128, align: 64, elements: !3499, templateParams: !3501, identifier: "ce0779596cd8fe46f8b6cdf8932ff060")
!3499 = !{!3500}
!3500 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3498, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3501 = !{!1176, !3310}
!3502 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3495, file: !2, baseType: !3503, size: 128, align: 64, extraData: i64 1)
!3503 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3493, file: !2, size: 128, align: 64, elements: !3504, templateParams: !3501, identifier: "e02397e18b43726ba9e0953b60121783")
!3504 = !{!3505}
!3505 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3503, file: !2, baseType: !3311, align: 8, offset: 64)
!3506 = !DIDerivedType(tag: DW_TAG_member, scope: !3493, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3507 = !DISubroutineType(types: !3508)
!3508 = !{!3509, !3493, !3523}
!3509 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3510, templateParams: !19, identifier: "8b47ca75200f2d342bfa6068dda7c65d")
!3510 = !{!3511}
!3511 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3509, file: !2, size: 128, align: 64, elements: !3512, templateParams: !19, identifier: "1d801552f5cbe93540ac7d85f2f27d02", discriminator: !3522)
!3512 = !{!3513, !3518}
!3513 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3511, file: !2, baseType: !3514, size: 128, align: 64, extraData: i64 3)
!3514 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3509, file: !2, size: 128, align: 64, elements: !3515, templateParams: !3517, identifier: "92a77e84c11cf83e13b620bc3d241caf")
!3515 = !{!3516}
!3516 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3514, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3517 = !{!1176, !3328}
!3518 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3511, file: !2, baseType: !3519, size: 128, align: 64)
!3519 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3509, file: !2, size: 128, align: 64, elements: !3520, templateParams: !3517, identifier: "b949243c5eaaa3e9482fc06d4d6b5008")
!3520 = !{!3521}
!3521 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3519, file: !2, baseType: !3329, size: 128, align: 64)
!3522 = !DIDerivedType(tag: DW_TAG_member, scope: !3509, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3523 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3524, file: !2, size: 64, align: 64, elements: !3526, templateParams: !19, identifier: "2d89e848dc02003661fdf9af127d7d")
!3524 = !DINamespace(name: "translate_page", scope: !3525)
!3525 = !DINamespace(name: "{impl#1}", scope: !810)
!3526 = !{!3527}
!3527 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3523, file: !2, baseType: !1291, size: 64, align: 64)
!3528 = !{!3529, !3530, !3531, !3533}
!3529 = !DILocalVariable(name: "self", arg: 1, scope: !3492, file: !855, line: 825, type: !3493)
!3530 = !DILocalVariable(name: "op", arg: 2, scope: !3492, file: !855, line: 825, type: !3523)
!3531 = !DILocalVariable(name: "t", scope: !3532, file: !855, line: 827, type: !698, align: 8)
!3532 = distinct !DILexicalBlock(scope: !3492, file: !855, line: 827, column: 13)
!3533 = !DILocalVariable(name: "e", scope: !3534, file: !855, line: 828, type: !3311, align: 1)
!3534 = distinct !DILexicalBlock(scope: !3492, file: !855, line: 828, column: 13)
!3535 = !{!1176, !3310, !3360, !3536}
!3536 = !DITemplateTypeParameter(name: "O", type: !3523)
!3537 = !DILocation(line: 825, column: 42, scope: !3492)
!3538 = !DILocation(line: 825, column: 48, scope: !3492)
!3539 = !DILocation(line: 827, column: 16, scope: !3532)
!3540 = !DILocation(line: 828, column: 17, scope: !3534)
!3541 = !DILocation(line: 826, column: 15, scope: !3492)
!3542 = !DILocation(line: 826, column: 9, scope: !3492)
!3543 = !DILocation(line: 827, column: 16, scope: !3492)
!3544 = !DILocation(line: 827, column: 22, scope: !3532)
!3545 = !DILocation(line: 827, column: 26, scope: !3492)
!3546 = !DILocation(line: 828, column: 27, scope: !3534)
!3547 = !DILocation(line: 828, column: 23, scope: !3534)
!3548 = !DILocation(line: 828, column: 32, scope: !3492)
!3549 = !DILocation(line: 830, column: 5, scope: !3492)
!3550 = !DILocation(line: 830, column: 6, scope: !3492)
!3551 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8727fbe8459450bcE", scope: !3377, file: !855, line: 825, type: !3552, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3562, retainedNodes: !3555)
!3552 = !DISubroutineType(types: !3553)
!3553 = !{!3394, !3377, !3554}
!3554 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3466, file: !2, align: 8, elements: !19, identifier: "ab261993fa790fabfbc2eeb372a280c6")
!3555 = !{!3556, !3557, !3558, !3560}
!3556 = !DILocalVariable(name: "self", arg: 1, scope: !3551, file: !855, line: 825, type: !3377)
!3557 = !DILocalVariable(name: "op", arg: 2, scope: !3551, file: !855, line: 825, type: !3554)
!3558 = !DILocalVariable(name: "t", scope: !3559, file: !855, line: 827, type: !664, align: 8)
!3559 = distinct !DILexicalBlock(scope: !3551, file: !855, line: 827, column: 13)
!3560 = !DILocalVariable(name: "e", scope: !3561, file: !855, line: 828, type: !795, align: 1)
!3561 = distinct !DILexicalBlock(scope: !3551, file: !855, line: 828, column: 13)
!3562 = !{!1223, !3386, !930, !3563}
!3563 = !DITemplateTypeParameter(name: "O", type: !3554)
!3564 = !DILocation(line: 825, column: 42, scope: !3551)
!3565 = !DILocation(line: 825, column: 48, scope: !3551)
!3566 = !DILocation(line: 827, column: 16, scope: !3559)
!3567 = !DILocation(line: 826, column: 15, scope: !3551)
!3568 = !DILocation(line: 826, column: 9, scope: !3551)
!3569 = !DILocation(line: 827, column: 16, scope: !3551)
!3570 = !DILocation(line: 827, column: 22, scope: !3559)
!3571 = !DILocation(line: 827, column: 26, scope: !3551)
!3572 = !DILocation(line: 828, column: 17, scope: !3551)
!3573 = !DILocation(line: 828, column: 17, scope: !3561)
!3574 = !DILocation(line: 828, column: 27, scope: !3561)
!3575 = !DILocation(line: 828, column: 23, scope: !3561)
!3576 = !DILocation(line: 828, column: 32, scope: !3551)
!3577 = !DILocation(line: 830, column: 5, scope: !3551)
!3578 = !DILocation(line: 830, column: 6, scope: !3551)
!3579 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h8cab0533d586d966E", scope: !3301, file: !855, line: 825, type: !3580, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3608, retainedNodes: !3601)
!3580 = !DISubroutineType(types: !3581)
!3581 = !{!3582, !3301, !3596}
!3582 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3583, templateParams: !19, identifier: "6d4fbcfd5ef0f753d510a45b880651b1")
!3583 = !{!3584}
!3584 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3582, file: !2, size: 128, align: 64, elements: !3585, templateParams: !19, identifier: "bac8609b18797ef6c445018d3bc09219", discriminator: !3595)
!3585 = !{!3586, !3591}
!3586 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3584, file: !2, baseType: !3587, size: 128, align: 64, extraData: i64 3)
!3587 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3582, file: !2, size: 128, align: 64, elements: !3588, templateParams: !3590, identifier: "9fde0d71e2fab11aa28db2b848070c3a")
!3588 = !{!3589}
!3589 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3587, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3590 = !{!1134, !880}
!3591 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3584, file: !2, baseType: !3592, size: 128, align: 64)
!3592 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3582, file: !2, size: 128, align: 64, elements: !3593, templateParams: !3590, identifier: "e6c3f6f578f6f12f7a794c8c071aab8f")
!3593 = !{!3594}
!3594 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3592, file: !2, baseType: !881, size: 128, align: 64)
!3595 = !DIDerivedType(tag: DW_TAG_member, scope: !3582, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3596 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3409, file: !2, size: 64, align: 64, elements: !3597, templateParams: !19, identifier: "7307f80506cd10cfc9642d23d5bb3e39")
!3597 = !{!3598}
!3598 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3596, file: !2, baseType: !3599, size: 64, align: 64)
!3599 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3600, size: 64, align: 64, dwarfAddressSpace: 0)
!3600 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!3601 = !{!3602, !3603, !3604, !3606}
!3602 = !DILocalVariable(name: "self", arg: 1, scope: !3579, file: !855, line: 825, type: !3301)
!3603 = !DILocalVariable(name: "op", arg: 2, scope: !3579, file: !855, line: 825, type: !3596)
!3604 = !DILocalVariable(name: "t", scope: !3605, file: !855, line: 827, type: !682, align: 8)
!3605 = distinct !DILexicalBlock(scope: !3579, file: !855, line: 827, column: 13)
!3606 = !DILocalVariable(name: "e", scope: !3607, file: !855, line: 828, type: !3311, align: 1)
!3607 = distinct !DILexicalBlock(scope: !3579, file: !855, line: 828, column: 13)
!3608 = !{!1134, !3310, !930, !3609}
!3609 = !DITemplateTypeParameter(name: "O", type: !3596)
!3610 = !DILocation(line: 825, column: 42, scope: !3579)
!3611 = !DILocation(line: 825, column: 48, scope: !3579)
!3612 = !DILocation(line: 827, column: 16, scope: !3605)
!3613 = !DILocation(line: 828, column: 17, scope: !3607)
!3614 = !DILocation(line: 826, column: 15, scope: !3579)
!3615 = !DILocation(line: 826, column: 9, scope: !3579)
!3616 = !DILocation(line: 827, column: 16, scope: !3579)
!3617 = !DILocation(line: 827, column: 22, scope: !3605)
!3618 = !DILocation(line: 827, column: 26, scope: !3579)
!3619 = !DILocation(line: 828, column: 27, scope: !3607)
!3620 = !DILocation(line: 828, column: 23, scope: !3607)
!3621 = !DILocation(line: 828, column: 32, scope: !3579)
!3622 = !DILocation(line: 830, column: 5, scope: !3579)
!3623 = !DILocation(line: 830, column: 6, scope: !3579)
!3624 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9afb6c9b08976e85E", scope: !3493, file: !855, line: 825, type: !3625, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3652, retainedNodes: !3645)
!3625 = !DISubroutineType(types: !3626)
!3626 = !{!3627, !3493, !3641}
!3627 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3628, templateParams: !19, identifier: "de3cb427711b2e58b2adc030cbd6bcd8")
!3628 = !{!3629}
!3629 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3627, file: !2, size: 128, align: 64, elements: !3630, templateParams: !19, identifier: "234af4d2ceb1f81a53fe1adeb1e01d2f", discriminator: !3640)
!3630 = !{!3631, !3636}
!3631 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3629, file: !2, baseType: !3632, size: 128, align: 64, extraData: i64 3)
!3632 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3627, file: !2, size: 128, align: 64, elements: !3633, templateParams: !3635, identifier: "3c99ad276de747b01b08d124a6a3df8f")
!3633 = !{!3634}
!3634 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3632, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3635 = !{!1176, !880}
!3636 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3629, file: !2, baseType: !3637, size: 128, align: 64)
!3637 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3627, file: !2, size: 128, align: 64, elements: !3638, templateParams: !3635, identifier: "f9e03f389db60c4049626fe7db80ead5")
!3638 = !{!3639}
!3639 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3637, file: !2, baseType: !881, size: 128, align: 64)
!3640 = !DIDerivedType(tag: DW_TAG_member, scope: !3627, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3641 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3642, file: !2, size: 64, align: 64, elements: !3643, templateParams: !19, identifier: "11e4839bffebf2bf5773240b9b818918")
!3642 = !DINamespace(name: "unmap", scope: !3525)
!3643 = !{!3644}
!3644 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3641, file: !2, baseType: !3599, size: 64, align: 64)
!3645 = !{!3646, !3647, !3648, !3650}
!3646 = !DILocalVariable(name: "self", arg: 1, scope: !3624, file: !855, line: 825, type: !3493)
!3647 = !DILocalVariable(name: "op", arg: 2, scope: !3624, file: !855, line: 825, type: !3641)
!3648 = !DILocalVariable(name: "t", scope: !3649, file: !855, line: 827, type: !698, align: 8)
!3649 = distinct !DILexicalBlock(scope: !3624, file: !855, line: 827, column: 13)
!3650 = !DILocalVariable(name: "e", scope: !3651, file: !855, line: 828, type: !3311, align: 1)
!3651 = distinct !DILexicalBlock(scope: !3624, file: !855, line: 828, column: 13)
!3652 = !{!1176, !3310, !930, !3653}
!3653 = !DITemplateTypeParameter(name: "O", type: !3641)
!3654 = !DILocation(line: 825, column: 42, scope: !3624)
!3655 = !DILocation(line: 825, column: 48, scope: !3624)
!3656 = !DILocation(line: 827, column: 16, scope: !3649)
!3657 = !DILocation(line: 828, column: 17, scope: !3651)
!3658 = !DILocation(line: 826, column: 15, scope: !3624)
!3659 = !DILocation(line: 826, column: 9, scope: !3624)
!3660 = !DILocation(line: 827, column: 16, scope: !3624)
!3661 = !DILocation(line: 827, column: 22, scope: !3649)
!3662 = !DILocation(line: 827, column: 26, scope: !3624)
!3663 = !DILocation(line: 828, column: 27, scope: !3651)
!3664 = !DILocation(line: 828, column: 23, scope: !3651)
!3665 = !DILocation(line: 828, column: 32, scope: !3624)
!3666 = !DILocation(line: 830, column: 5, scope: !3624)
!3667 = !DILocation(line: 830, column: 6, scope: !3624)
!3668 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9c3c2c8a50fcc41aE", scope: !3377, file: !855, line: 825, type: !3669, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3679, retainedNodes: !3672)
!3669 = !DISubroutineType(types: !3670)
!3670 = !{!3394, !3377, !3671}
!3671 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3466, file: !2, align: 8, elements: !19, identifier: "51e2f62d536a682ad20e41ded139448")
!3672 = !{!3673, !3674, !3675, !3677}
!3673 = !DILocalVariable(name: "self", arg: 1, scope: !3668, file: !855, line: 825, type: !3377)
!3674 = !DILocalVariable(name: "op", arg: 2, scope: !3668, file: !855, line: 825, type: !3671)
!3675 = !DILocalVariable(name: "t", scope: !3676, file: !855, line: 827, type: !664, align: 8)
!3676 = distinct !DILexicalBlock(scope: !3668, file: !855, line: 827, column: 13)
!3677 = !DILocalVariable(name: "e", scope: !3678, file: !855, line: 828, type: !795, align: 1)
!3678 = distinct !DILexicalBlock(scope: !3668, file: !855, line: 828, column: 13)
!3679 = !{!1223, !3386, !930, !3680}
!3680 = !DITemplateTypeParameter(name: "O", type: !3671)
!3681 = !DILocation(line: 825, column: 42, scope: !3668)
!3682 = !DILocation(line: 825, column: 48, scope: !3668)
!3683 = !DILocation(line: 827, column: 16, scope: !3676)
!3684 = !DILocation(line: 826, column: 15, scope: !3668)
!3685 = !DILocation(line: 826, column: 9, scope: !3668)
!3686 = !DILocation(line: 827, column: 16, scope: !3668)
!3687 = !DILocation(line: 827, column: 22, scope: !3676)
!3688 = !DILocation(line: 827, column: 26, scope: !3668)
!3689 = !DILocation(line: 828, column: 17, scope: !3668)
!3690 = !DILocation(line: 828, column: 17, scope: !3678)
!3691 = !DILocation(line: 828, column: 27, scope: !3678)
!3692 = !DILocation(line: 828, column: 23, scope: !3678)
!3693 = !DILocation(line: 828, column: 32, scope: !3668)
!3694 = !DILocation(line: 830, column: 5, scope: !3668)
!3695 = !DILocation(line: 830, column: 6, scope: !3668)
!3696 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he0ee33eb1cd072aaE", scope: !3697, file: !855, line: 825, type: !3711, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3738, retainedNodes: !3731)
!3697 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3698, templateParams: !19, identifier: "ea1cc32cf8928cae844c5e8694b7e49c")
!3698 = !{!3699}
!3699 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3697, file: !2, size: 128, align: 64, elements: !3700, templateParams: !19, identifier: "a5ac7d6f104d0ab67bdf16a22e46abcf", discriminator: !3710)
!3700 = !{!3701, !3706}
!3701 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3699, file: !2, baseType: !3702, size: 128, align: 64, extraData: i64 0)
!3702 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3697, file: !2, size: 128, align: 64, elements: !3703, templateParams: !3705, identifier: "ae9c6c21d445e40f3ad9a4ccd6917925")
!3703 = !{!3704}
!3704 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3702, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3705 = !{!1223, !3310}
!3706 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3699, file: !2, baseType: !3707, size: 128, align: 64, extraData: i64 1)
!3707 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3697, file: !2, size: 128, align: 64, elements: !3708, templateParams: !3705, identifier: "eed5c4f5a410598b9e585c60950d21b6")
!3708 = !{!3709}
!3709 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3707, file: !2, baseType: !3311, align: 8, offset: 64)
!3710 = !DIDerivedType(tag: DW_TAG_member, scope: !3697, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3711 = !DISubroutineType(types: !3712)
!3712 = !{!3713, !3697, !3727}
!3713 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3714, templateParams: !19, identifier: "6156ae12a9770476a36480007e53d934")
!3714 = !{!3715}
!3715 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3713, file: !2, size: 128, align: 64, elements: !3716, templateParams: !19, identifier: "54ab5d7704c0c4ac351f3d75cf305", discriminator: !3726)
!3716 = !{!3717, !3722}
!3717 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3715, file: !2, baseType: !3718, size: 128, align: 64, extraData: i64 3)
!3718 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3713, file: !2, size: 128, align: 64, elements: !3719, templateParams: !3721, identifier: "78d78d1e7ef70706a9442212bbfca205")
!3719 = !{!3720}
!3720 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3718, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3721 = !{!1223, !3328}
!3722 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3715, file: !2, baseType: !3723, size: 128, align: 64)
!3723 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3713, file: !2, size: 128, align: 64, elements: !3724, templateParams: !3721, identifier: "6734b3d4402238c68b6fa345a1013545")
!3724 = !{!3725}
!3725 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3723, file: !2, baseType: !3329, size: 128, align: 64)
!3726 = !DIDerivedType(tag: DW_TAG_member, scope: !3713, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3727 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3728, file: !2, size: 64, align: 64, elements: !3729, templateParams: !19, identifier: "b6b96aaea219277cae279de4089f6edf")
!3728 = !DINamespace(name: "translate_page", scope: !3467)
!3729 = !{!3730}
!3730 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3727, file: !2, baseType: !1291, size: 64, align: 64)
!3731 = !{!3732, !3733, !3734, !3736}
!3732 = !DILocalVariable(name: "self", arg: 1, scope: !3696, file: !855, line: 825, type: !3697)
!3733 = !DILocalVariable(name: "op", arg: 2, scope: !3696, file: !855, line: 825, type: !3727)
!3734 = !DILocalVariable(name: "t", scope: !3735, file: !855, line: 827, type: !664, align: 8)
!3735 = distinct !DILexicalBlock(scope: !3696, file: !855, line: 827, column: 13)
!3736 = !DILocalVariable(name: "e", scope: !3737, file: !855, line: 828, type: !3311, align: 1)
!3737 = distinct !DILexicalBlock(scope: !3696, file: !855, line: 828, column: 13)
!3738 = !{!1223, !3310, !3360, !3739}
!3739 = !DITemplateTypeParameter(name: "O", type: !3727)
!3740 = !DILocation(line: 825, column: 42, scope: !3696)
!3741 = !DILocation(line: 825, column: 48, scope: !3696)
!3742 = !DILocation(line: 827, column: 16, scope: !3735)
!3743 = !DILocation(line: 828, column: 17, scope: !3737)
!3744 = !DILocation(line: 826, column: 15, scope: !3696)
!3745 = !DILocation(line: 826, column: 9, scope: !3696)
!3746 = !DILocation(line: 827, column: 16, scope: !3696)
!3747 = !DILocation(line: 827, column: 22, scope: !3735)
!3748 = !DILocation(line: 827, column: 26, scope: !3696)
!3749 = !DILocation(line: 828, column: 27, scope: !3737)
!3750 = !DILocation(line: 828, column: 23, scope: !3737)
!3751 = !DILocation(line: 828, column: 32, scope: !3696)
!3752 = !DILocation(line: 830, column: 5, scope: !3696)
!3753 = !DILocation(line: 830, column: 6, scope: !3696)
!3754 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf9057a5f987816e0E", scope: !3377, file: !855, line: 825, type: !3755, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3765, retainedNodes: !3758)
!3755 = !DISubroutineType(types: !3756)
!3756 = !{!3394, !3377, !3757}
!3757 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3466, file: !2, align: 8, elements: !19, identifier: "c13674b803b0587ca9f4b80bca2e5711")
!3758 = !{!3759, !3760, !3761, !3763}
!3759 = !DILocalVariable(name: "self", arg: 1, scope: !3754, file: !855, line: 825, type: !3377)
!3760 = !DILocalVariable(name: "op", arg: 2, scope: !3754, file: !855, line: 825, type: !3757)
!3761 = !DILocalVariable(name: "t", scope: !3762, file: !855, line: 827, type: !664, align: 8)
!3762 = distinct !DILexicalBlock(scope: !3754, file: !855, line: 827, column: 13)
!3763 = !DILocalVariable(name: "e", scope: !3764, file: !855, line: 828, type: !795, align: 1)
!3764 = distinct !DILexicalBlock(scope: !3754, file: !855, line: 828, column: 13)
!3765 = !{!1223, !3386, !930, !3766}
!3766 = !DITemplateTypeParameter(name: "O", type: !3757)
!3767 = !DILocation(line: 825, column: 42, scope: !3754)
!3768 = !DILocation(line: 825, column: 48, scope: !3754)
!3769 = !DILocation(line: 827, column: 16, scope: !3762)
!3770 = !DILocation(line: 826, column: 15, scope: !3754)
!3771 = !DILocation(line: 826, column: 9, scope: !3754)
!3772 = !DILocation(line: 827, column: 16, scope: !3754)
!3773 = !DILocation(line: 827, column: 22, scope: !3762)
!3774 = !DILocation(line: 827, column: 26, scope: !3754)
!3775 = !DILocation(line: 828, column: 17, scope: !3754)
!3776 = !DILocation(line: 828, column: 17, scope: !3764)
!3777 = !DILocation(line: 828, column: 27, scope: !3764)
!3778 = !DILocation(line: 828, column: 23, scope: !3764)
!3779 = !DILocation(line: 828, column: 32, scope: !3754)
!3780 = !DILocation(line: 830, column: 5, scope: !3754)
!3781 = !DILocation(line: 830, column: 6, scope: !3754)
!3782 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfec25f805f5ef919E", scope: !3377, file: !855, line: 825, type: !3783, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3793, retainedNodes: !3786)
!3783 = !DISubroutineType(types: !3784)
!3784 = !{!3394, !3377, !3785}
!3785 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3642, file: !2, align: 8, elements: !19, identifier: "6c12518b139f98ebb2ef8968cd688bbd")
!3786 = !{!3787, !3788, !3789, !3791}
!3787 = !DILocalVariable(name: "self", arg: 1, scope: !3782, file: !855, line: 825, type: !3377)
!3788 = !DILocalVariable(name: "op", arg: 2, scope: !3782, file: !855, line: 825, type: !3785)
!3789 = !DILocalVariable(name: "t", scope: !3790, file: !855, line: 827, type: !664, align: 8)
!3790 = distinct !DILexicalBlock(scope: !3782, file: !855, line: 827, column: 13)
!3791 = !DILocalVariable(name: "e", scope: !3792, file: !855, line: 828, type: !795, align: 1)
!3792 = distinct !DILexicalBlock(scope: !3782, file: !855, line: 828, column: 13)
!3793 = !{!1223, !3386, !930, !3794}
!3794 = !DITemplateTypeParameter(name: "O", type: !3785)
!3795 = !DILocation(line: 825, column: 42, scope: !3782)
!3796 = !DILocation(line: 825, column: 48, scope: !3782)
!3797 = !DILocation(line: 827, column: 16, scope: !3790)
!3798 = !DILocation(line: 826, column: 15, scope: !3782)
!3799 = !DILocation(line: 826, column: 9, scope: !3782)
!3800 = !DILocation(line: 827, column: 16, scope: !3782)
!3801 = !DILocation(line: 827, column: 22, scope: !3790)
!3802 = !DILocation(line: 827, column: 26, scope: !3782)
!3803 = !DILocation(line: 828, column: 17, scope: !3782)
!3804 = !DILocation(line: 828, column: 17, scope: !3792)
!3805 = !DILocation(line: 828, column: 27, scope: !3792)
!3806 = !DILocation(line: 828, column: 23, scope: !3792)
!3807 = !DILocation(line: 828, column: 32, scope: !3782)
!3808 = !DILocation(line: 830, column: 5, scope: !3782)
!3809 = !DILocation(line: 830, column: 6, scope: !3782)
!3810 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hf0f94152c082e22dE", scope: !3812, file: !3811, line: 221, type: !3815, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !3831)
!3811 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "414fe946a4d28dee13e1a0c8731be3b8")
!3812 = !DINamespace(name: "{impl#21}", scope: !3813)
!3813 = !DINamespace(name: "ptr_try_from_impls", scope: !3814)
!3814 = !DINamespace(name: "num", scope: !908)
!3815 = !DISubroutineType(types: !3816)
!3816 = !{!3817, !18}
!3817 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3818, templateParams: !19, identifier: "b5273e50da99c48533f87bcdacf034cc")
!3818 = !{!3819}
!3819 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3817, file: !2, size: 128, align: 64, elements: !3820, templateParams: !19, identifier: "5fbc5d48c9e8c5d4cd494f3be340281d", discriminator: !3830)
!3820 = !{!3821, !3826}
!3821 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3819, file: !2, baseType: !3822, size: 128, align: 64, extraData: i64 0)
!3822 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3817, file: !2, size: 128, align: 64, elements: !3823, templateParams: !3825, identifier: "716a05d02b1a4f274a65799ee99ddcf")
!3823 = !{!3824}
!3824 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3822, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3825 = !{!224, !3239}
!3826 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3819, file: !2, baseType: !3827, size: 128, align: 64, extraData: i64 1)
!3827 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3817, file: !2, size: 128, align: 64, elements: !3828, templateParams: !3825, identifier: "a00b864bb2f03eaa959ac69979489dac")
!3828 = !{!3829}
!3829 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3827, file: !2, baseType: !3240, align: 8, offset: 64)
!3830 = !DIDerivedType(tag: DW_TAG_member, scope: !3817, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3831 = !{!3832}
!3832 = !DILocalVariable(name: "value", arg: 1, scope: !3810, file: !3811, line: 221, type: !18)
!3833 = !DILocation(line: 221, column: 25, scope: !3810)
!3834 = !DILocation(line: 222, column: 17, scope: !3810)
!3835 = !DILocation(line: 223, column: 14, scope: !3810)
!3836 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h26de265fc6845e13E", scope: !3837, file: !3811, line: 221, type: !3838, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !3840)
!3837 = !DINamespace(name: "{impl#3}", scope: !3813)
!3838 = !DISubroutineType(types: !3839)
!3839 = !{!3230, !9}
!3840 = !{!3841}
!3841 = !DILocalVariable(name: "value", arg: 1, scope: !3836, file: !3811, line: 221, type: !9)
!3842 = !DILocation(line: 221, column: 25, scope: !3836)
!3843 = !DILocation(line: 222, column: 17, scope: !3836)
!3844 = !DILocation(line: 223, column: 14, scope: !3836)
!3845 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd45796de4d0b8789E", scope: !3846, file: !1037, line: 2422, type: !3847, scopeLine: 2422, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3852, retainedNodes: !3849)
!3846 = !DINamespace(name: "{impl#60}", scope: !108)
!3847 = !DISubroutineType(types: !3848)
!3848 = !{!192, !589, !210}
!3849 = !{!3850, !3851}
!3850 = !DILocalVariable(name: "self", arg: 1, scope: !3845, file: !1037, line: 2422, type: !589)
!3851 = !DILocalVariable(name: "f", arg: 2, scope: !3845, file: !1037, line: 2422, type: !210)
!3852 = !{!3853}
!3853 = !DITemplateTypeParameter(name: "T", type: !591)
!3854 = !DILocation(line: 2422, column: 20, scope: !3845)
!3855 = !DILocation(line: 2422, column: 27, scope: !3845)
!3856 = !DILocation(line: 2422, column: 71, scope: !3845)
!3857 = !{i64 4096}
!3858 = !DILocation(line: 2422, column: 62, scope: !3845)
!3859 = !DILocation(line: 2422, column: 84, scope: !3845)
!3860 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1c08c3e7a757d9c0E", scope: !3861, file: !937, line: 716, type: !3862, scopeLine: 716, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3866, retainedNodes: !3864)
!3861 = !DINamespace(name: "{impl#3}", scope: !908)
!3862 = !DISubroutineType(types: !3863)
!3863 = !{!18, !18}
!3864 = !{!3865}
!3865 = !DILocalVariable(name: "self", arg: 1, scope: !3860, file: !937, line: 716, type: !18)
!3866 = !{!1209, !2568}
!3867 = !DILocation(line: 716, column: 13, scope: !3860)
!3868 = !DILocalVariable(name: "t", arg: 1, scope: !3869, file: !937, line: 726, type: !18)
!3869 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h05e89475cde80194E", scope: !938, file: !937, line: 726, type: !3862, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !3870)
!3870 = !{!3868}
!3871 = !DILocation(line: 726, column: 13, scope: !3869, inlinedAt: !3872)
!3872 = distinct !DILocation(line: 717, column: 9, scope: !3860)
!3873 = !DILocation(line: 718, column: 6, scope: !3860)
!3874 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3a09839dfdce2b6aE", scope: !3876, file: !3875, line: 271, type: !3880, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3884, retainedNodes: !3882)
!3875 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "a39b82fc812ed30b3e6ebda5fbc56490")
!3876 = !DINamespace(name: "{impl#0}", scope: !3877)
!3877 = !DINamespace(name: "collect", scope: !3878)
!3878 = !DINamespace(name: "traits", scope: !3879)
!3879 = !DINamespace(name: "iter", scope: !47)
!3880 = !DISubroutineType(types: !3881)
!3881 = !{!1682, !1682}
!3882 = !{!3883}
!3883 = !DILocalVariable(name: "self", arg: 1, scope: !3874, file: !3875, line: 271, type: !1682)
!3884 = !{!1703}
!3885 = !DILocation(line: 271, column: 18, scope: !3874)
!3886 = !DILocation(line: 273, column: 6, scope: !3874)
!3887 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4b2a9aceb2c60164E", scope: !3876, file: !3875, line: 271, type: !3888, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3892, retainedNodes: !3890)
!3888 = !DISubroutineType(types: !3889)
!3889 = !{!1643, !1643}
!3890 = !{!3891}
!3891 = !DILocalVariable(name: "self", arg: 1, scope: !3887, file: !3875, line: 271, type: !1643)
!3892 = !{!1668}
!3893 = !DILocation(line: 271, column: 18, scope: !3887)
!3894 = !DILocation(line: 273, column: 6, scope: !3887)
!3895 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha168f6d56ed201acE", scope: !3876, file: !3875, line: 271, type: !3896, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3900, retainedNodes: !3898)
!3896 = !DISubroutineType(types: !3897)
!3897 = !{!1717, !1717}
!3898 = !{!3899}
!3899 = !DILocalVariable(name: "self", arg: 1, scope: !3895, file: !3875, line: 271, type: !1717)
!3900 = !{!1738}
!3901 = !DILocation(line: 271, column: 18, scope: !3895)
!3902 = !DILocation(line: 273, column: 6, scope: !3895)
!3903 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hc1bf586011ea4aebE", scope: !3876, file: !3875, line: 271, type: !3904, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3908, retainedNodes: !3906)
!3904 = !DISubroutineType(types: !3905)
!3905 = !{!1752, !1752}
!3906 = !{!3907}
!3907 = !DILocalVariable(name: "self", arg: 1, scope: !3903, file: !3875, line: 271, type: !1752)
!3908 = !{!1773}
!3909 = !DILocation(line: 271, column: 18, scope: !3903)
!3910 = !DILocation(line: 273, column: 6, scope: !3903)
!3911 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hb53f0f2401d7b9d8E", scope: !3912, file: !855, line: 1947, type: !3913, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3635, retainedNodes: !3932)
!3912 = !DINamespace(name: "{impl#26}", scope: !193)
!3913 = !DISubroutineType(types: !3914)
!3914 = !{!3915, !3627}
!3915 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3916, file: !2, size: 128, align: 64, elements: !3917, templateParams: !19, identifier: "99bf79a7549544b4a4cf3aa78ce9d5fa")
!3916 = !DINamespace(name: "control_flow", scope: !1310)
!3917 = !{!3918}
!3918 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3915, file: !2, size: 128, align: 64, elements: !3919, templateParams: !19, identifier: "17d1b3d8f201373f4afc39e35d1e10a8", discriminator: !3931)
!3919 = !{!3920, !3927}
!3920 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3918, file: !2, baseType: !3921, size: 128, align: 64, extraData: i64 3)
!3921 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3915, file: !2, size: 128, align: 64, elements: !3922, templateParams: !3924, identifier: "cfd9788c8d671d716bc803591ac0ad62")
!3922 = !{!3923}
!3923 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3921, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3924 = !{!3925, !3926}
!3925 = !DITemplateTypeParameter(name: "B", type: !899)
!3926 = !DITemplateTypeParameter(name: "C", type: !698)
!3927 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3918, file: !2, baseType: !3928, size: 128, align: 64)
!3928 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3915, file: !2, size: 128, align: 64, elements: !3929, templateParams: !3924, identifier: "b7d5834e6cc26ef555ce4192469211a2")
!3929 = !{!3930}
!3930 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3928, file: !2, baseType: !899, size: 128, align: 64)
!3931 = !DIDerivedType(tag: DW_TAG_member, scope: !3915, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3932 = !{!3933, !3934, !3936}
!3933 = !DILocalVariable(name: "self", arg: 1, scope: !3911, file: !855, line: 1947, type: !3627)
!3934 = !DILocalVariable(name: "v", scope: !3935, file: !855, line: 1949, type: !698, align: 8)
!3935 = distinct !DILexicalBlock(scope: !3911, file: !855, line: 1949, column: 13)
!3936 = !DILocalVariable(name: "e", scope: !3937, file: !855, line: 1950, type: !881, align: 8)
!3937 = distinct !DILexicalBlock(scope: !3911, file: !855, line: 1950, column: 13)
!3938 = !DILocation(line: 1947, column: 15, scope: !3911)
!3939 = !DILocation(line: 1949, column: 16, scope: !3935)
!3940 = !DILocation(line: 1948, column: 15, scope: !3911)
!3941 = !{i64 0, i64 4}
!3942 = !DILocation(line: 1948, column: 9, scope: !3911)
!3943 = !DILocation(line: 1949, column: 16, scope: !3911)
!3944 = !DILocation(line: 1949, column: 22, scope: !3935)
!3945 = !DILocation(line: 1949, column: 45, scope: !3911)
!3946 = !DILocation(line: 1950, column: 17, scope: !3911)
!3947 = !DILocation(line: 1950, column: 17, scope: !3937)
!3948 = !DILocation(line: 1950, column: 42, scope: !3937)
!3949 = !DILocation(line: 1950, column: 23, scope: !3937)
!3950 = !DILocation(line: 1950, column: 48, scope: !3911)
!3951 = !DILocation(line: 1952, column: 6, scope: !3911)
!3952 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd8d878641df58e86E", scope: !3912, file: !855, line: 1947, type: !3953, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3590, retainedNodes: !3970)
!3953 = !DISubroutineType(types: !3954)
!3954 = !{!3955, !3582}
!3955 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3916, file: !2, size: 128, align: 64, elements: !3956, templateParams: !19, identifier: "489d70403207f254d7f04374303912be")
!3956 = !{!3957}
!3957 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3955, file: !2, size: 128, align: 64, elements: !3958, templateParams: !19, identifier: "d37c3b61df6191fb3f4fd3decaa66530", discriminator: !3969)
!3958 = !{!3959, !3965}
!3959 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3957, file: !2, baseType: !3960, size: 128, align: 64, extraData: i64 3)
!3960 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3955, file: !2, size: 128, align: 64, elements: !3961, templateParams: !3963, identifier: "a5c70f6c5128f8f4f0154f3bd1367e28")
!3961 = !{!3962}
!3962 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3960, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3963 = !{!3925, !3964}
!3964 = !DITemplateTypeParameter(name: "C", type: !682)
!3965 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3957, file: !2, baseType: !3966, size: 128, align: 64)
!3966 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3955, file: !2, size: 128, align: 64, elements: !3967, templateParams: !3963, identifier: "45fab1771e1eb2fc5bd22e1351a921be")
!3967 = !{!3968}
!3968 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3966, file: !2, baseType: !899, size: 128, align: 64)
!3969 = !DIDerivedType(tag: DW_TAG_member, scope: !3955, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3970 = !{!3971, !3972, !3974}
!3971 = !DILocalVariable(name: "self", arg: 1, scope: !3952, file: !855, line: 1947, type: !3582)
!3972 = !DILocalVariable(name: "v", scope: !3973, file: !855, line: 1949, type: !682, align: 8)
!3973 = distinct !DILexicalBlock(scope: !3952, file: !855, line: 1949, column: 13)
!3974 = !DILocalVariable(name: "e", scope: !3975, file: !855, line: 1950, type: !881, align: 8)
!3975 = distinct !DILexicalBlock(scope: !3952, file: !855, line: 1950, column: 13)
!3976 = !DILocation(line: 1947, column: 15, scope: !3952)
!3977 = !DILocation(line: 1949, column: 16, scope: !3973)
!3978 = !DILocation(line: 1948, column: 15, scope: !3952)
!3979 = !DILocation(line: 1948, column: 9, scope: !3952)
!3980 = !DILocation(line: 1949, column: 16, scope: !3952)
!3981 = !DILocation(line: 1949, column: 22, scope: !3973)
!3982 = !DILocation(line: 1949, column: 45, scope: !3952)
!3983 = !DILocation(line: 1950, column: 17, scope: !3952)
!3984 = !DILocation(line: 1950, column: 17, scope: !3975)
!3985 = !DILocation(line: 1950, column: 42, scope: !3975)
!3986 = !DILocation(line: 1950, column: 23, scope: !3975)
!3987 = !DILocation(line: 1950, column: 48, scope: !3952)
!3988 = !DILocation(line: 1952, column: 6, scope: !3952)
!3989 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4edc39c3f42402dE", scope: !3912, file: !855, line: 1947, type: !3990, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3402, retainedNodes: !4007)
!3990 = !DISubroutineType(types: !3991)
!3991 = !{!3992, !3394}
!3992 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3916, file: !2, size: 128, align: 64, elements: !3993, templateParams: !19, identifier: "1a72e4a4c4f22674ee9fc5f328eeb62e")
!3993 = !{!3994}
!3994 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3992, file: !2, size: 128, align: 64, elements: !3995, templateParams: !19, identifier: "efe838a8e14da61bd004e3d1f9ef81ac", discriminator: !4006)
!3995 = !{!3996, !4002}
!3996 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3994, file: !2, baseType: !3997, size: 128, align: 64, extraData: i64 3)
!3997 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3992, file: !2, size: 128, align: 64, elements: !3998, templateParams: !4000, identifier: "c708601ace378e3818a9d932a724b18a")
!3998 = !{!3999}
!3999 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3997, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!4000 = !{!3925, !4001}
!4001 = !DITemplateTypeParameter(name: "C", type: !664)
!4002 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3994, file: !2, baseType: !4003, size: 128, align: 64)
!4003 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3992, file: !2, size: 128, align: 64, elements: !4004, templateParams: !4000, identifier: "6a902e8106183dfceef7d7424a4ba11b")
!4004 = !{!4005}
!4005 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4003, file: !2, baseType: !899, size: 128, align: 64)
!4006 = !DIDerivedType(tag: DW_TAG_member, scope: !3992, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4007 = !{!4008, !4009, !4011}
!4008 = !DILocalVariable(name: "self", arg: 1, scope: !3989, file: !855, line: 1947, type: !3394)
!4009 = !DILocalVariable(name: "v", scope: !4010, file: !855, line: 1949, type: !664, align: 8)
!4010 = distinct !DILexicalBlock(scope: !3989, file: !855, line: 1949, column: 13)
!4011 = !DILocalVariable(name: "e", scope: !4012, file: !855, line: 1950, type: !881, align: 8)
!4012 = distinct !DILexicalBlock(scope: !3989, file: !855, line: 1950, column: 13)
!4013 = !DILocation(line: 1947, column: 15, scope: !3989)
!4014 = !DILocation(line: 1949, column: 16, scope: !4010)
!4015 = !DILocation(line: 1948, column: 15, scope: !3989)
!4016 = !DILocation(line: 1948, column: 9, scope: !3989)
!4017 = !DILocation(line: 1949, column: 16, scope: !3989)
!4018 = !DILocation(line: 1949, column: 22, scope: !4010)
!4019 = !DILocation(line: 1949, column: 45, scope: !3989)
!4020 = !DILocation(line: 1950, column: 17, scope: !3989)
!4021 = !DILocation(line: 1950, column: 17, scope: !4012)
!4022 = !DILocation(line: 1950, column: 42, scope: !4012)
!4023 = !DILocation(line: 1950, column: 23, scope: !4012)
!4024 = !DILocation(line: 1950, column: 48, scope: !3989)
!4025 = !DILocation(line: 1952, column: 6, scope: !3989)
!4026 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h07bb1007358c82a2E", scope: !4027, file: !3155, line: 2453, type: !4028, scopeLine: 2453, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4052)
!4027 = !DINamespace(name: "{impl#41}", scope: !124)
!4028 = !DISubroutineType(types: !4029)
!4029 = !{!4030, !4041}
!4030 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !4031, templateParams: !19, identifier: "e088db53c8964b5a3b65cb723df3cb1f")
!4031 = !{!4032}
!4032 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4030, file: !2, size: 128, align: 64, elements: !4033, templateParams: !19, identifier: "4e92fd4b7a20c320d0faa6f3282e64e0", discriminator: !4040)
!4033 = !{!4034, !4036}
!4034 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4032, file: !2, baseType: !4035, size: 128, align: 64, extraData: i64 0)
!4035 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4030, file: !2, size: 128, align: 64, elements: !19, templateParams: !1072, identifier: "5987ca3e15bf17d733d4c5a9fb0ed903")
!4036 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4032, file: !2, baseType: !4037, size: 128, align: 64, extraData: i64 1)
!4037 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4030, file: !2, size: 128, align: 64, elements: !4038, templateParams: !1072, identifier: "3a9a5263ec782cd6ab5e90497aa017fd")
!4038 = !{!4039}
!4039 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4037, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!4040 = !DIDerivedType(tag: DW_TAG_member, scope: !4030, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4041 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !4042, templateParams: !19, identifier: "4aae71209cc103001b286d074bd36b3b")
!4042 = !{!4043}
!4043 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4041, file: !2, align: 8, elements: !4044, templateParams: !19, identifier: "204be151aa6fd1413255413782c1e19")
!4044 = !{!4045, !4048}
!4045 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4043, file: !2, baseType: !4046, align: 8)
!4046 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4041, file: !2, align: 8, elements: !19, templateParams: !4047, identifier: "ae462525b97ccc9ec946bf14dc35f184")
!4047 = !{!912}
!4048 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4043, file: !2, baseType: !4049, align: 8)
!4049 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4041, file: !2, align: 8, elements: !4050, templateParams: !4047, identifier: "c3025ceda28779ee73fa0d95b5626e4f")
!4050 = !{!4051}
!4051 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4049, file: !2, baseType: !907, align: 8)
!4052 = !{!4053, !4054}
!4053 = !DILocalVariable(name: "residual", scope: !4026, file: !3155, line: 2453, type: !4041, align: 1)
!4054 = !DILocalVariable(arg: 1, scope: !4026, file: !3155, line: 2453, type: !4041)
!4055 = !DILocation(line: 2453, column: 22, scope: !4026)
!4056 = !DILocation(line: 2455, column: 21, scope: !4026)
!4057 = !DILocation(line: 2457, column: 6, scope: !4026)
!4058 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hd91d908f3d78b760E", scope: !4060, file: !4059, line: 862, type: !4061, scopeLine: 862, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4079)
!4059 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "9d2b5da18cc97d04b655a6220a6da08d")
!4060 = !DINamespace(name: "{impl#18}", scope: !1309)
!4061 = !DISubroutineType(types: !4062)
!4062 = !{!4063, !4078}
!4063 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !4064, templateParams: !19, identifier: "45d9b6c9d0e595e18b7ce7ed38941dd1")
!4064 = !{!4065}
!4065 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4063, file: !2, size: 128, align: 64, elements: !4066, templateParams: !19, identifier: "1c25532191cfe56dacc7e7b0df8c8acd", discriminator: !4077)
!4066 = !{!4067, !4071, !4075}
!4067 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !4065, file: !2, baseType: !4068, size: 128, align: 64, extraData: i64 0)
!4068 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !4063, file: !2, size: 128, align: 64, elements: !4069, templateParams: !2103, identifier: "b1b425a535c0e7c1eaccb44e60ed76db")
!4069 = !{!4070}
!4070 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4068, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4071 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !4065, file: !2, baseType: !4072, size: 128, align: 64, extraData: i64 1)
!4072 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !4063, file: !2, size: 128, align: 64, elements: !4073, templateParams: !2103, identifier: "77fc833f24a1e23091ce47f844295269")
!4073 = !{!4074}
!4074 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4072, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4075 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !4065, file: !2, baseType: !4076, size: 128, align: 64, extraData: i64 2)
!4076 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !4063, file: !2, size: 128, align: 64, elements: !19, templateParams: !2103, identifier: "2fa02eb7531bd615fb4744586e94ec2c")
!4077 = !DIDerivedType(tag: DW_TAG_member, scope: !4063, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4078 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1308, size: 64, align: 64, dwarfAddressSpace: 0)
!4079 = !{!4080}
!4080 = !DILocalVariable(name: "self", arg: 1, scope: !4058, file: !4059, line: 862, type: !4078)
!4081 = !DILocation(line: 862, column: 20, scope: !4058)
!4082 = !DILocation(line: 863, column: 9, scope: !4058)
!4083 = !DILocation(line: 864, column: 6, scope: !4058)
!4084 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h6e15e9ba9c707414E", scope: !4060, file: !4059, line: 865, type: !4061, scopeLine: 865, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4085)
!4085 = !{!4086}
!4086 = !DILocalVariable(name: "self", arg: 1, scope: !4084, file: !4059, line: 865, type: !4078)
!4087 = !DILocation(line: 865, column: 18, scope: !4084)
!4088 = !DILocation(line: 866, column: 18, scope: !4084)
!4089 = !DILocation(line: 866, column: 9, scope: !4084)
!4090 = !DILocation(line: 867, column: 6, scope: !4084)
!4091 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h922a3f2db3a43e90E", scope: !4093, file: !4092, line: 124, type: !4094, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4108)
!4092 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "e0a6a70bd5f0917f8a5f1ac67ed889a4")
!4093 = !DINamespace(name: "{impl#181}", scope: !1644)
!4094 = !DISubroutineType(types: !4095)
!4095 = !{!4096, !4107}
!4096 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4097, templateParams: !19, identifier: "2d8b6201ac89f1cc2b33d3d85ae15b70")
!4097 = !{!4098}
!4098 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4096, file: !2, size: 64, align: 64, elements: !4099, templateParams: !19, identifier: "f548f2a9aeb0c4c2fa76544d6073babc", discriminator: !4106)
!4099 = !{!4100, !4102}
!4100 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4098, file: !2, baseType: !4101, size: 64, align: 64, extraData: i64 0)
!4101 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4096, file: !2, size: 64, align: 64, elements: !19, templateParams: !1657, identifier: "6d769a9ef5d6318eed138f75bacac0b9")
!4102 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4098, file: !2, baseType: !4103, size: 64, align: 64)
!4103 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4096, file: !2, size: 64, align: 64, elements: !4104, templateParams: !1657, identifier: "e52b7b607b4cbe5a8b1590eec29249b8")
!4104 = !{!4105}
!4105 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4103, file: !2, baseType: !12, size: 64, align: 64)
!4106 = !DIDerivedType(tag: DW_TAG_member, scope: !4096, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4107 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1643, size: 64, align: 64, dwarfAddressSpace: 0)
!4108 = !{!4109}
!4109 = !DILocalVariable(name: "self", arg: 1, scope: !4091, file: !4092, line: 124, type: !4107)
!4110 = !DILocation(line: 124, column: 21, scope: !4091)
!4111 = !DILocation(line: 132, column: 29, scope: !4091)
!4112 = !DILocalVariable(name: "self", arg: 1, scope: !4113, file: !2441, line: 325, type: !1648)
!4113 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hf7608c1c4962c0b2E", scope: !1648, file: !2441, line: 325, type: !4114, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4116)
!4114 = !DISubroutineType(types: !4115)
!4115 = !{!2143, !1648}
!4116 = !{!4112}
!4117 = !DILocation(line: 325, column: 25, scope: !4113, inlinedAt: !4118)
!4118 = distinct !DILocation(line: 132, column: 29, scope: !4091)
!4119 = !DILocation(line: 132, column: 28, scope: !4091)
!4120 = !DILocation(line: 132, column: 21, scope: !4091)
!4121 = !DILocation(line: 133, column: 24, scope: !4091)
!4122 = !DILocation(line: 136, column: 24, scope: !4091)
!4123 = !DILocation(line: 325, column: 25, scope: !4113, inlinedAt: !4124)
!4124 = distinct !DILocation(line: 136, column: 24, scope: !4091)
!4125 = !DILocation(line: 134, column: 33, scope: !4091)
!4126 = !DILocation(line: 134, column: 32, scope: !4091)
!4127 = !DILocation(line: 134, column: 25, scope: !4091)
!4128 = !DILocation(line: 133, column: 21, scope: !4091)
!4129 = !DILocalVariable(name: "self", arg: 1, scope: !4130, file: !4092, line: 75, type: !4107)
!4130 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h76d77957ed367b84E", scope: !1643, file: !4092, line: 75, type: !4131, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4133)
!4131 = !DISubroutineType(types: !4132)
!4132 = !{!1653, !4107, !9}
!4133 = !{!4129, !4134, !4135}
!4134 = !DILocalVariable(name: "offset", arg: 2, scope: !4130, file: !4092, line: 75, type: !9)
!4135 = !DILocalVariable(name: "old", scope: !4136, file: !4092, line: 80, type: !2143, align: 8)
!4136 = distinct !DILexicalBlock(scope: !4130, file: !4092, line: 80, column: 21)
!4137 = !DILocation(line: 75, column: 38, scope: !4130, inlinedAt: !4138)
!4138 = distinct !DILocation(line: 139, column: 30, scope: !4091)
!4139 = !DILocation(line: 75, column: 49, scope: !4130, inlinedAt: !4138)
!4140 = !DILocation(line: 80, column: 31, scope: !4130, inlinedAt: !4138)
!4141 = !DILocation(line: 325, column: 25, scope: !4113, inlinedAt: !4142)
!4142 = distinct !DILocation(line: 80, column: 31, scope: !4130, inlinedAt: !4138)
!4143 = !DILocation(line: 80, column: 25, scope: !4136, inlinedAt: !4138)
!4144 = !DILocation(line: 83, column: 64, scope: !4136, inlinedAt: !4138)
!4145 = !DILocation(line: 325, column: 25, scope: !4113, inlinedAt: !4146)
!4146 = distinct !DILocation(line: 83, column: 64, scope: !4136, inlinedAt: !4138)
!4147 = !DILocalVariable(name: "self", arg: 1, scope: !4148, file: !2277, line: 1015, type: !2143)
!4148 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6448374b4bd2be0dE", scope: !2279, file: !2277, line: 1015, type: !4149, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4151)
!4149 = !DISubroutineType(types: !4150)
!4150 = !{!2143, !2143, !9}
!4151 = !{!4147, !4152}
!4152 = !DILocalVariable(name: "count", arg: 2, scope: !4148, file: !2277, line: 1015, type: !9)
!4153 = !DILocation(line: 1015, column: 29, scope: !4148, inlinedAt: !4154)
!4154 = distinct !DILocation(line: 83, column: 64, scope: !4136, inlinedAt: !4138)
!4155 = !DILocation(line: 1015, column: 35, scope: !4148, inlinedAt: !4154)
!4156 = !DILocalVariable(name: "self", arg: 1, scope: !4157, file: !2277, line: 472, type: !2143)
!4157 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hfb7ffbd83c05af25E", scope: !2279, file: !2277, line: 472, type: !4158, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4160)
!4158 = !DISubroutineType(types: !4159)
!4159 = !{!2143, !2143, !2852}
!4160 = !{!4156, !4161}
!4161 = !DILocalVariable(name: "count", arg: 2, scope: !4157, file: !2277, line: 472, type: !2852)
!4162 = !DILocation(line: 472, column: 32, scope: !4157, inlinedAt: !4163)
!4163 = distinct !DILocation(line: 1020, column: 18, scope: !4148, inlinedAt: !4154)
!4164 = !DILocation(line: 472, column: 38, scope: !4157, inlinedAt: !4163)
!4165 = !DILocation(line: 479, column: 18, scope: !4157, inlinedAt: !4163)
!4166 = !DILocation(line: 83, column: 41, scope: !4136, inlinedAt: !4138)
!4167 = !DILocation(line: 83, column: 21, scope: !4136, inlinedAt: !4138)
!4168 = !DILocation(line: 84, column: 21, scope: !4136, inlinedAt: !4138)
!4169 = !DILocation(line: 86, column: 14, scope: !4130, inlinedAt: !4138)
!4170 = !DILocation(line: 139, column: 25, scope: !4091)
!4171 = !DILocation(line: 136, column: 21, scope: !4091)
!4172 = !DILocation(line: 137, column: 25, scope: !4091)
!4173 = !DILocation(line: 142, column: 14, scope: !4091)
!4174 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hc72639dc4d1973d8E", scope: !4093, file: !4092, line: 124, type: !4175, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !4189)
!4175 = !DISubroutineType(types: !4176)
!4176 = !{!4177, !4188}
!4177 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4178, templateParams: !19, identifier: "d77902aa9bfae54a557b99ce0b3e0b87")
!4178 = !{!4179}
!4179 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4177, file: !2, size: 64, align: 64, elements: !4180, templateParams: !19, identifier: "665b6a11faf596d1e783d90ae7392f7f", discriminator: !4187)
!4180 = !{!4181, !4183}
!4181 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4179, file: !2, baseType: !4182, size: 64, align: 64, extraData: i64 0)
!4182 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4177, file: !2, size: 64, align: 64, elements: !19, templateParams: !1692, identifier: "8f9bb77a4d5090b2498a14209747cc09")
!4183 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4179, file: !2, baseType: !4184, size: 64, align: 64)
!4184 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4177, file: !2, size: 64, align: 64, elements: !4185, templateParams: !1692, identifier: "68a547ba7fede63cc0e085f80888d1f0")
!4185 = !{!4186}
!4186 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4184, file: !2, baseType: !28, size: 64, align: 64)
!4187 = !DIDerivedType(tag: DW_TAG_member, scope: !4177, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4188 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1682, size: 64, align: 64, dwarfAddressSpace: 0)
!4189 = !{!4190}
!4190 = !DILocalVariable(name: "self", arg: 1, scope: !4174, file: !4092, line: 124, type: !4188)
!4191 = !DILocation(line: 124, column: 21, scope: !4174)
!4192 = !DILocation(line: 132, column: 29, scope: !4174)
!4193 = !DILocalVariable(name: "self", arg: 1, scope: !4194, file: !2441, line: 325, type: !1685)
!4194 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h6d8957dea7d4a4d9E", scope: !1685, file: !2441, line: 325, type: !4195, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !4197)
!4195 = !DISubroutineType(types: !4196)
!4196 = !{!1955, !1685}
!4197 = !{!4193}
!4198 = !DILocation(line: 325, column: 25, scope: !4194, inlinedAt: !4199)
!4199 = distinct !DILocation(line: 132, column: 29, scope: !4174)
!4200 = !DILocation(line: 132, column: 28, scope: !4174)
!4201 = !DILocation(line: 132, column: 21, scope: !4174)
!4202 = !DILocation(line: 133, column: 24, scope: !4174)
!4203 = !DILocation(line: 136, column: 24, scope: !4174)
!4204 = !DILocation(line: 325, column: 25, scope: !4194, inlinedAt: !4205)
!4205 = distinct !DILocation(line: 136, column: 24, scope: !4174)
!4206 = !DILocation(line: 134, column: 33, scope: !4174)
!4207 = !DILocation(line: 134, column: 32, scope: !4174)
!4208 = !DILocation(line: 134, column: 25, scope: !4174)
!4209 = !DILocation(line: 133, column: 21, scope: !4174)
!4210 = !DILocalVariable(name: "self", arg: 1, scope: !4211, file: !4092, line: 75, type: !4188)
!4211 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17hdbf4604493b41894E", scope: !1682, file: !4092, line: 75, type: !4212, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !4214)
!4212 = !DISubroutineType(types: !4213)
!4213 = !{!1688, !4188, !9}
!4214 = !{!4210, !4215, !4216}
!4215 = !DILocalVariable(name: "offset", arg: 2, scope: !4211, file: !4092, line: 75, type: !9)
!4216 = !DILocalVariable(name: "old", scope: !4217, file: !4092, line: 80, type: !1955, align: 8)
!4217 = distinct !DILexicalBlock(scope: !4211, file: !4092, line: 80, column: 21)
!4218 = !DILocation(line: 75, column: 38, scope: !4211, inlinedAt: !4219)
!4219 = distinct !DILocation(line: 139, column: 30, scope: !4174)
!4220 = !DILocation(line: 75, column: 49, scope: !4211, inlinedAt: !4219)
!4221 = !DILocation(line: 80, column: 31, scope: !4211, inlinedAt: !4219)
!4222 = !DILocation(line: 325, column: 25, scope: !4194, inlinedAt: !4223)
!4223 = distinct !DILocation(line: 80, column: 31, scope: !4211, inlinedAt: !4219)
!4224 = !DILocation(line: 80, column: 25, scope: !4217, inlinedAt: !4219)
!4225 = !DILocation(line: 83, column: 64, scope: !4217, inlinedAt: !4219)
!4226 = !DILocation(line: 325, column: 25, scope: !4194, inlinedAt: !4227)
!4227 = distinct !DILocation(line: 83, column: 64, scope: !4217, inlinedAt: !4219)
!4228 = !DILocalVariable(name: "self", arg: 1, scope: !4229, file: !2277, line: 1015, type: !1955)
!4229 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h7525b6d90b4fd862E", scope: !2279, file: !2277, line: 1015, type: !4230, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !4232)
!4230 = !DISubroutineType(types: !4231)
!4231 = !{!1955, !1955, !9}
!4232 = !{!4228, !4233}
!4233 = !DILocalVariable(name: "count", arg: 2, scope: !4229, file: !2277, line: 1015, type: !9)
!4234 = !DILocation(line: 1015, column: 29, scope: !4229, inlinedAt: !4235)
!4235 = distinct !DILocation(line: 83, column: 64, scope: !4217, inlinedAt: !4219)
!4236 = !DILocation(line: 1015, column: 35, scope: !4229, inlinedAt: !4235)
!4237 = !DILocalVariable(name: "self", arg: 1, scope: !4238, file: !2277, line: 472, type: !1955)
!4238 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hac45b57c3e7b91a4E", scope: !2279, file: !2277, line: 472, type: !4239, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !4241)
!4239 = !DISubroutineType(types: !4240)
!4240 = !{!1955, !1955, !2852}
!4241 = !{!4237, !4242}
!4242 = !DILocalVariable(name: "count", arg: 2, scope: !4238, file: !2277, line: 472, type: !2852)
!4243 = !DILocation(line: 472, column: 32, scope: !4238, inlinedAt: !4244)
!4244 = distinct !DILocation(line: 1020, column: 18, scope: !4229, inlinedAt: !4235)
!4245 = !DILocation(line: 472, column: 38, scope: !4238, inlinedAt: !4244)
!4246 = !DILocation(line: 479, column: 18, scope: !4238, inlinedAt: !4244)
!4247 = !DILocation(line: 83, column: 41, scope: !4217, inlinedAt: !4219)
!4248 = !DILocation(line: 83, column: 21, scope: !4217, inlinedAt: !4219)
!4249 = !DILocation(line: 84, column: 21, scope: !4217, inlinedAt: !4219)
!4250 = !DILocation(line: 86, column: 14, scope: !4211, inlinedAt: !4219)
!4251 = !DILocation(line: 139, column: 25, scope: !4174)
!4252 = !DILocation(line: 136, column: 21, scope: !4174)
!4253 = !DILocation(line: 137, column: 25, scope: !4174)
!4254 = !DILocation(line: 142, column: 14, scope: !4174)
!4255 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hceaa1e0768fea4f5E", scope: !4093, file: !4092, line: 124, type: !4256, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4270)
!4256 = !DISubroutineType(types: !4257)
!4257 = !{!4258, !4269}
!4258 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4259, templateParams: !19, identifier: "2dde5bb47f2cace3691e8e9a94190b3")
!4259 = !{!4260}
!4260 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4258, file: !2, size: 64, align: 64, elements: !4261, templateParams: !19, identifier: "52ec4d4334c3e16ac2319eee014937ee", discriminator: !4268)
!4261 = !{!4262, !4264}
!4262 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4260, file: !2, baseType: !4263, size: 64, align: 64, extraData: i64 0)
!4263 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4258, file: !2, size: 64, align: 64, elements: !19, templateParams: !1762, identifier: "61c5ba9d115a26a42deaaef371c8b53a")
!4264 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4260, file: !2, baseType: !4265, size: 64, align: 64)
!4265 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4258, file: !2, size: 64, align: 64, elements: !4266, templateParams: !1762, identifier: "7be6d98fe80c1a26e293bd2b3b8546f0")
!4266 = !{!4267}
!4267 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4265, file: !2, baseType: !82, size: 64, align: 64)
!4268 = !DIDerivedType(tag: DW_TAG_member, scope: !4258, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4269 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1752, size: 64, align: 64, dwarfAddressSpace: 0)
!4270 = !{!4271}
!4271 = !DILocalVariable(name: "self", arg: 1, scope: !4255, file: !4092, line: 124, type: !4269)
!4272 = !DILocation(line: 124, column: 21, scope: !4255)
!4273 = !DILocation(line: 132, column: 29, scope: !4255)
!4274 = !DILocalVariable(name: "self", arg: 1, scope: !4275, file: !2441, line: 325, type: !1755)
!4275 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h9142eb4a0aa3dc34E", scope: !1755, file: !2441, line: 325, type: !4276, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4278)
!4276 = !DISubroutineType(types: !4277)
!4277 = !{!2330, !1755}
!4278 = !{!4274}
!4279 = !DILocation(line: 325, column: 25, scope: !4275, inlinedAt: !4280)
!4280 = distinct !DILocation(line: 132, column: 29, scope: !4255)
!4281 = !DILocation(line: 132, column: 28, scope: !4255)
!4282 = !DILocation(line: 132, column: 21, scope: !4255)
!4283 = !DILocation(line: 133, column: 24, scope: !4255)
!4284 = !DILocation(line: 136, column: 24, scope: !4255)
!4285 = !DILocation(line: 325, column: 25, scope: !4275, inlinedAt: !4286)
!4286 = distinct !DILocation(line: 136, column: 24, scope: !4255)
!4287 = !DILocation(line: 134, column: 33, scope: !4255)
!4288 = !DILocation(line: 134, column: 32, scope: !4255)
!4289 = !DILocation(line: 134, column: 25, scope: !4255)
!4290 = !DILocation(line: 133, column: 21, scope: !4255)
!4291 = !DILocalVariable(name: "self", arg: 1, scope: !4292, file: !4092, line: 75, type: !4269)
!4292 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h51e1b4df88062e0eE", scope: !1752, file: !4092, line: 75, type: !4293, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4295)
!4293 = !DISubroutineType(types: !4294)
!4294 = !{!1758, !4269, !9}
!4295 = !{!4291, !4296, !4297}
!4296 = !DILocalVariable(name: "offset", arg: 2, scope: !4292, file: !4092, line: 75, type: !9)
!4297 = !DILocalVariable(name: "old", scope: !4298, file: !4092, line: 80, type: !2330, align: 8)
!4298 = distinct !DILexicalBlock(scope: !4292, file: !4092, line: 80, column: 21)
!4299 = !DILocation(line: 75, column: 38, scope: !4292, inlinedAt: !4300)
!4300 = distinct !DILocation(line: 139, column: 30, scope: !4255)
!4301 = !DILocation(line: 75, column: 49, scope: !4292, inlinedAt: !4300)
!4302 = !DILocation(line: 80, column: 31, scope: !4292, inlinedAt: !4300)
!4303 = !DILocation(line: 325, column: 25, scope: !4275, inlinedAt: !4304)
!4304 = distinct !DILocation(line: 80, column: 31, scope: !4292, inlinedAt: !4300)
!4305 = !DILocation(line: 80, column: 25, scope: !4298, inlinedAt: !4300)
!4306 = !DILocation(line: 83, column: 64, scope: !4298, inlinedAt: !4300)
!4307 = !DILocation(line: 325, column: 25, scope: !4275, inlinedAt: !4308)
!4308 = distinct !DILocation(line: 83, column: 64, scope: !4298, inlinedAt: !4300)
!4309 = !DILocalVariable(name: "self", arg: 1, scope: !4310, file: !2277, line: 1015, type: !2330)
!4310 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hb707f7b96362fd53E", scope: !2279, file: !2277, line: 1015, type: !4311, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4313)
!4311 = !DISubroutineType(types: !4312)
!4312 = !{!2330, !2330, !9}
!4313 = !{!4309, !4314}
!4314 = !DILocalVariable(name: "count", arg: 2, scope: !4310, file: !2277, line: 1015, type: !9)
!4315 = !DILocation(line: 1015, column: 29, scope: !4310, inlinedAt: !4316)
!4316 = distinct !DILocation(line: 83, column: 64, scope: !4298, inlinedAt: !4300)
!4317 = !DILocation(line: 1015, column: 35, scope: !4310, inlinedAt: !4316)
!4318 = !DILocalVariable(name: "self", arg: 1, scope: !4319, file: !2277, line: 472, type: !2330)
!4319 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h4ec748054f0e0dbeE", scope: !2279, file: !2277, line: 472, type: !4320, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4322)
!4320 = !DISubroutineType(types: !4321)
!4321 = !{!2330, !2330, !2852}
!4322 = !{!4318, !4323}
!4323 = !DILocalVariable(name: "count", arg: 2, scope: !4319, file: !2277, line: 472, type: !2852)
!4324 = !DILocation(line: 472, column: 32, scope: !4319, inlinedAt: !4325)
!4325 = distinct !DILocation(line: 1020, column: 18, scope: !4310, inlinedAt: !4316)
!4326 = !DILocation(line: 472, column: 38, scope: !4319, inlinedAt: !4325)
!4327 = !DILocation(line: 479, column: 18, scope: !4319, inlinedAt: !4325)
!4328 = !DILocation(line: 83, column: 41, scope: !4298, inlinedAt: !4300)
!4329 = !DILocation(line: 83, column: 21, scope: !4298, inlinedAt: !4300)
!4330 = !DILocation(line: 84, column: 21, scope: !4298, inlinedAt: !4300)
!4331 = !DILocation(line: 86, column: 14, scope: !4292, inlinedAt: !4300)
!4332 = !DILocation(line: 139, column: 25, scope: !4255)
!4333 = !DILocation(line: 136, column: 21, scope: !4255)
!4334 = !DILocation(line: 137, column: 25, scope: !4255)
!4335 = !DILocation(line: 142, column: 14, scope: !4255)
!4336 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17he1a7336c20f13825E", scope: !4093, file: !4092, line: 124, type: !4337, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !4351)
!4337 = !DISubroutineType(types: !4338)
!4338 = !{!4339, !4350}
!4339 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4340, templateParams: !19, identifier: "fcd83292a1a94293739950985109f28b")
!4340 = !{!4341}
!4341 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4339, file: !2, size: 64, align: 64, elements: !4342, templateParams: !19, identifier: "6cd1eb4d6c5ac89fe20a71d755c27598", discriminator: !4349)
!4342 = !{!4343, !4345}
!4343 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4341, file: !2, baseType: !4344, size: 64, align: 64, extraData: i64 0)
!4344 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4339, file: !2, size: 64, align: 64, elements: !19, templateParams: !1727, identifier: "a15a5b787bee081dcc4dce832e90bc46")
!4345 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4341, file: !2, baseType: !4346, size: 64, align: 64)
!4346 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4339, file: !2, size: 64, align: 64, elements: !4347, templateParams: !1727, identifier: "76dbf7bbe354d78539618ec8589b6607")
!4347 = !{!4348}
!4348 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4346, file: !2, baseType: !73, size: 64, align: 64)
!4349 = !DIDerivedType(tag: DW_TAG_member, scope: !4339, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4350 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1717, size: 64, align: 64, dwarfAddressSpace: 0)
!4351 = !{!4352}
!4352 = !DILocalVariable(name: "self", arg: 1, scope: !4336, file: !4092, line: 124, type: !4350)
!4353 = !DILocation(line: 124, column: 21, scope: !4336)
!4354 = !DILocation(line: 132, column: 29, scope: !4336)
!4355 = !DILocalVariable(name: "self", arg: 1, scope: !4356, file: !2441, line: 325, type: !1720)
!4356 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h09e4d2f7e81c1d59E", scope: !1720, file: !2441, line: 325, type: !4357, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !4359)
!4357 = !DISubroutineType(types: !4358)
!4358 = !{!2059, !1720}
!4359 = !{!4355}
!4360 = !DILocation(line: 325, column: 25, scope: !4356, inlinedAt: !4361)
!4361 = distinct !DILocation(line: 132, column: 29, scope: !4336)
!4362 = !DILocation(line: 132, column: 28, scope: !4336)
!4363 = !DILocation(line: 132, column: 21, scope: !4336)
!4364 = !DILocation(line: 133, column: 24, scope: !4336)
!4365 = !DILocation(line: 136, column: 24, scope: !4336)
!4366 = !DILocation(line: 325, column: 25, scope: !4356, inlinedAt: !4367)
!4367 = distinct !DILocation(line: 136, column: 24, scope: !4336)
!4368 = !DILocation(line: 134, column: 33, scope: !4336)
!4369 = !DILocation(line: 134, column: 32, scope: !4336)
!4370 = !DILocation(line: 134, column: 25, scope: !4336)
!4371 = !DILocation(line: 133, column: 21, scope: !4336)
!4372 = !DILocalVariable(name: "self", arg: 1, scope: !4373, file: !4092, line: 75, type: !4350)
!4373 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h553d2562011ff68cE", scope: !1717, file: !4092, line: 75, type: !4374, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !4376)
!4374 = !DISubroutineType(types: !4375)
!4375 = !{!1723, !4350, !9}
!4376 = !{!4372, !4377, !4378}
!4377 = !DILocalVariable(name: "offset", arg: 2, scope: !4373, file: !4092, line: 75, type: !9)
!4378 = !DILocalVariable(name: "old", scope: !4379, file: !4092, line: 80, type: !2059, align: 8)
!4379 = distinct !DILexicalBlock(scope: !4373, file: !4092, line: 80, column: 21)
!4380 = !DILocation(line: 75, column: 38, scope: !4373, inlinedAt: !4381)
!4381 = distinct !DILocation(line: 139, column: 30, scope: !4336)
!4382 = !DILocation(line: 75, column: 49, scope: !4373, inlinedAt: !4381)
!4383 = !DILocation(line: 80, column: 31, scope: !4373, inlinedAt: !4381)
!4384 = !DILocation(line: 325, column: 25, scope: !4356, inlinedAt: !4385)
!4385 = distinct !DILocation(line: 80, column: 31, scope: !4373, inlinedAt: !4381)
!4386 = !DILocation(line: 80, column: 25, scope: !4379, inlinedAt: !4381)
!4387 = !DILocation(line: 83, column: 64, scope: !4379, inlinedAt: !4381)
!4388 = !DILocation(line: 325, column: 25, scope: !4356, inlinedAt: !4389)
!4389 = distinct !DILocation(line: 83, column: 64, scope: !4379, inlinedAt: !4381)
!4390 = !DILocalVariable(name: "self", arg: 1, scope: !4391, file: !2277, line: 1015, type: !2059)
!4391 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h57ba03a5f722cfd4E", scope: !2279, file: !2277, line: 1015, type: !4392, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !4394)
!4392 = !DISubroutineType(types: !4393)
!4393 = !{!2059, !2059, !9}
!4394 = !{!4390, !4395}
!4395 = !DILocalVariable(name: "count", arg: 2, scope: !4391, file: !2277, line: 1015, type: !9)
!4396 = !DILocation(line: 1015, column: 29, scope: !4391, inlinedAt: !4397)
!4397 = distinct !DILocation(line: 83, column: 64, scope: !4379, inlinedAt: !4381)
!4398 = !DILocation(line: 1015, column: 35, scope: !4391, inlinedAt: !4397)
!4399 = !DILocalVariable(name: "self", arg: 1, scope: !4400, file: !2277, line: 472, type: !2059)
!4400 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h6e4986f8538253a4E", scope: !2279, file: !2277, line: 472, type: !4401, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !4403)
!4401 = !DISubroutineType(types: !4402)
!4402 = !{!2059, !2059, !2852}
!4403 = !{!4399, !4404}
!4404 = !DILocalVariable(name: "count", arg: 2, scope: !4400, file: !2277, line: 472, type: !2852)
!4405 = !DILocation(line: 472, column: 32, scope: !4400, inlinedAt: !4406)
!4406 = distinct !DILocation(line: 1020, column: 18, scope: !4391, inlinedAt: !4397)
!4407 = !DILocation(line: 472, column: 38, scope: !4400, inlinedAt: !4406)
!4408 = !DILocation(line: 479, column: 18, scope: !4400, inlinedAt: !4406)
!4409 = !DILocation(line: 83, column: 41, scope: !4379, inlinedAt: !4381)
!4410 = !DILocation(line: 83, column: 21, scope: !4379, inlinedAt: !4381)
!4411 = !DILocation(line: 84, column: 21, scope: !4379, inlinedAt: !4381)
!4412 = !DILocation(line: 86, column: 14, scope: !4373, inlinedAt: !4381)
!4413 = !DILocation(line: 139, column: 25, scope: !4336)
!4414 = !DILocation(line: 136, column: 21, scope: !4336)
!4415 = !DILocation(line: 137, column: 25, scope: !4336)
!4416 = !DILocation(line: 142, column: 14, scope: !4336)
!4417 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17hf0d1899fdd3771a1E", scope: !4418, file: !4059, line: 842, type: !4419, scopeLine: 842, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4422)
!4418 = !DINamespace(name: "{impl#16}", scope: !1309)
!4419 = !DISubroutineType(types: !4420)
!4420 = !{!4063, !4421}
!4421 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1385, size: 64, align: 64, dwarfAddressSpace: 0)
!4422 = !{!4423}
!4423 = !DILocalVariable(name: "self", arg: 1, scope: !4417, file: !4059, line: 842, type: !4421)
!4424 = !DILocation(line: 842, column: 20, scope: !4417)
!4425 = !DILocation(line: 843, column: 9, scope: !4417)
!4426 = !DILocation(line: 844, column: 6, scope: !4417)
!4427 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h5cc8e98c23e587b8E", scope: !4418, file: !4059, line: 845, type: !4419, scopeLine: 845, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4428)
!4428 = !{!4429}
!4429 = !DILocalVariable(name: "self", arg: 1, scope: !4427, file: !4059, line: 845, type: !4421)
!4430 = !DILocation(line: 845, column: 18, scope: !4427)
!4431 = !DILocation(line: 846, column: 9, scope: !4427)
!4432 = !DILocation(line: 847, column: 6, scope: !4427)
!4433 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h337fd592d6c3abc7E", scope: !4434, file: !3112, line: 536, type: !4435, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4437)
!4434 = !DINamespace(name: "{impl#7}", scope: !3114)
!4435 = !DISubroutineType(types: !4436)
!4436 = !{!1518, !2719, !1518, !917}
!4437 = !{!4438, !4439, !4440}
!4438 = !DILocalVariable(name: "self", scope: !4433, file: !3112, line: 536, type: !2719, align: 1)
!4439 = !DILocalVariable(name: "slice", arg: 2, scope: !4433, file: !3112, line: 536, type: !1518)
!4440 = !DILocalVariable(arg: 1, scope: !4433, file: !3112, line: 536, type: !2719)
!4441 = !DILocation(line: 536, column: 14, scope: !4433)
!4442 = !DILocation(line: 536, column: 20, scope: !4433)
!4443 = !DILocation(line: 538, column: 6, scope: !4433)
!4444 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h58ae0e1259651739E", scope: !4434, file: !3112, line: 536, type: !4445, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !4447)
!4445 = !DISubroutineType(types: !4446)
!4446 = !{!1083, !2719, !1083, !917}
!4447 = !{!4448, !4449, !4450}
!4448 = !DILocalVariable(name: "self", scope: !4444, file: !3112, line: 536, type: !2719, align: 1)
!4449 = !DILocalVariable(name: "slice", arg: 2, scope: !4444, file: !3112, line: 536, type: !1083)
!4450 = !DILocalVariable(arg: 1, scope: !4444, file: !3112, line: 536, type: !2719)
!4451 = !DILocation(line: 536, column: 14, scope: !4444)
!4452 = !DILocation(line: 536, column: 20, scope: !4444)
!4453 = !DILocation(line: 538, column: 6, scope: !4444)
!4454 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h67b1d6f3dd2cf910E", scope: !4434, file: !3112, line: 536, type: !4455, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1118, retainedNodes: !4457)
!4455 = !DISubroutineType(types: !4456)
!4456 = !{!1261, !2719, !1261, !917}
!4457 = !{!4458, !4459, !4460}
!4458 = !DILocalVariable(name: "self", scope: !4454, file: !3112, line: 536, type: !2719, align: 1)
!4459 = !DILocalVariable(name: "slice", arg: 2, scope: !4454, file: !3112, line: 536, type: !1261)
!4460 = !DILocalVariable(arg: 1, scope: !4454, file: !3112, line: 536, type: !2719)
!4461 = !DILocation(line: 536, column: 14, scope: !4454)
!4462 = !DILocation(line: 536, column: 20, scope: !4454)
!4463 = !DILocation(line: 538, column: 6, scope: !4454)
!4464 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h94b4c728c94c2e0cE", scope: !4434, file: !3112, line: 536, type: !4465, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1208, retainedNodes: !4467)
!4465 = !DISubroutineType(types: !4466)
!4466 = !{!1200, !2719, !1200, !917}
!4467 = !{!4468, !4469, !4470}
!4468 = !DILocalVariable(name: "self", scope: !4464, file: !3112, line: 536, type: !2719, align: 1)
!4469 = !DILocalVariable(name: "slice", arg: 2, scope: !4464, file: !3112, line: 536, type: !1200)
!4470 = !DILocalVariable(arg: 1, scope: !4464, file: !3112, line: 536, type: !2719)
!4471 = !DILocation(line: 536, column: 14, scope: !4464)
!4472 = !DILocation(line: 536, column: 20, scope: !4464)
!4473 = !DILocation(line: 538, column: 6, scope: !4464)
!4474 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hb9aa21ad5de94768E", scope: !1305, file: !1303, line: 361, type: !4475, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !4477)
!4475 = !DISubroutineType(types: !4476)
!4476 = !{!1308, !4421, !9}
!4477 = !{!4478, !4479, !4480, !4482, !4484, !4486, !4488, !4490}
!4478 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4474, file: !1303, line: 361, type: !4421)
!4479 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4474, file: !1303, line: 361, type: !9)
!4480 = !DILocalVariable(name: "start", scope: !4481, file: !1303, line: 362, type: !9, align: 8)
!4481 = distinct !DILexicalBlock(scope: !4474, file: !1303, line: 362, column: 5)
!4482 = !DILocalVariable(name: "value", scope: !4483, file: !1303, line: 363, type: !9, align: 8)
!4483 = distinct !DILexicalBlock(scope: !4474, file: !1303, line: 363, column: 9)
!4484 = !DILocalVariable(name: "value", scope: !4485, file: !1303, line: 364, type: !9, align: 8)
!4485 = distinct !DILexicalBlock(scope: !4474, file: !1303, line: 364, column: 9)
!4486 = !DILocalVariable(name: "end", scope: !4487, file: !1303, line: 367, type: !9, align: 8)
!4487 = distinct !DILexicalBlock(scope: !4481, file: !1303, line: 367, column: 5)
!4488 = !DILocalVariable(name: "value", scope: !4489, file: !1303, line: 368, type: !9, align: 8)
!4489 = distinct !DILexicalBlock(scope: !4481, file: !1303, line: 368, column: 9)
!4490 = !DILocalVariable(name: "value", scope: !4491, file: !1303, line: 369, type: !9, align: 8)
!4491 = distinct !DILexicalBlock(scope: !4481, file: !1303, line: 369, column: 9)
!4492 = !DILocation(line: 361, column: 44, scope: !4474)
!4493 = !DILocation(line: 361, column: 62, scope: !4474)
!4494 = !DILocation(line: 362, column: 9, scope: !4481)
!4495 = !DILocation(line: 367, column: 9, scope: !4487)
!4496 = !DILocation(line: 362, column: 23, scope: !4474)
!4497 = !DILocation(line: 362, column: 17, scope: !4474)
!4498 = !DILocation(line: 364, column: 26, scope: !4474)
!4499 = !DILocation(line: 364, column: 26, scope: !4485)
!4500 = !DILocation(line: 364, column: 36, scope: !4485)
!4501 = !DILocation(line: 364, column: 40, scope: !4474)
!4502 = !DILocation(line: 363, column: 26, scope: !4474)
!4503 = !DILocation(line: 363, column: 26, scope: !4483)
!4504 = !DILocation(line: 363, column: 36, scope: !4483)
!4505 = !DILocation(line: 365, column: 29, scope: !4474)
!4506 = !DILocation(line: 367, column: 21, scope: !4481)
!4507 = !DILocation(line: 367, column: 15, scope: !4481)
!4508 = !DILocation(line: 363, column: 44, scope: !4474)
!4509 = !DILocation(line: 369, column: 26, scope: !4481)
!4510 = !DILocation(line: 369, column: 26, scope: !4491)
!4511 = !DILocation(line: 369, column: 36, scope: !4491)
!4512 = !DILocation(line: 368, column: 26, scope: !4481)
!4513 = !DILocation(line: 368, column: 26, scope: !4489)
!4514 = !DILocation(line: 368, column: 36, scope: !4489)
!4515 = !DILocation(line: 368, column: 40, scope: !4481)
!4516 = !DILocation(line: 370, column: 29, scope: !4481)
!4517 = !DILocation(line: 373, column: 5, scope: !4487)
!4518 = !DILocation(line: 373, column: 12, scope: !4487)
!4519 = !DILocation(line: 374, column: 2, scope: !4474)
!4520 = !DILocation(line: 369, column: 44, scope: !4481)
!4521 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hde9f3c793fe2b1e1E", scope: !1305, file: !1303, line: 361, type: !4522, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !4524)
!4522 = !DISubroutineType(types: !4523)
!4523 = !{!1308, !4078, !9}
!4524 = !{!4525, !4526, !4527, !4529, !4531, !4533, !4535, !4537}
!4525 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4521, file: !1303, line: 361, type: !4078)
!4526 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4521, file: !1303, line: 361, type: !9)
!4527 = !DILocalVariable(name: "start", scope: !4528, file: !1303, line: 362, type: !9, align: 8)
!4528 = distinct !DILexicalBlock(scope: !4521, file: !1303, line: 362, column: 5)
!4529 = !DILocalVariable(name: "value", scope: !4530, file: !1303, line: 363, type: !9, align: 8)
!4530 = distinct !DILexicalBlock(scope: !4521, file: !1303, line: 363, column: 9)
!4531 = !DILocalVariable(name: "value", scope: !4532, file: !1303, line: 364, type: !9, align: 8)
!4532 = distinct !DILexicalBlock(scope: !4521, file: !1303, line: 364, column: 9)
!4533 = !DILocalVariable(name: "end", scope: !4534, file: !1303, line: 367, type: !9, align: 8)
!4534 = distinct !DILexicalBlock(scope: !4528, file: !1303, line: 367, column: 5)
!4535 = !DILocalVariable(name: "value", scope: !4536, file: !1303, line: 368, type: !9, align: 8)
!4536 = distinct !DILexicalBlock(scope: !4528, file: !1303, line: 368, column: 9)
!4537 = !DILocalVariable(name: "value", scope: !4538, file: !1303, line: 369, type: !9, align: 8)
!4538 = distinct !DILexicalBlock(scope: !4528, file: !1303, line: 369, column: 9)
!4539 = !DILocation(line: 361, column: 44, scope: !4521)
!4540 = !DILocation(line: 361, column: 62, scope: !4521)
!4541 = !DILocation(line: 362, column: 9, scope: !4528)
!4542 = !DILocation(line: 367, column: 9, scope: !4534)
!4543 = !DILocation(line: 362, column: 23, scope: !4521)
!4544 = !DILocation(line: 362, column: 17, scope: !4521)
!4545 = !DILocation(line: 364, column: 26, scope: !4521)
!4546 = !DILocation(line: 364, column: 26, scope: !4532)
!4547 = !DILocation(line: 364, column: 36, scope: !4532)
!4548 = !DILocation(line: 364, column: 40, scope: !4521)
!4549 = !DILocation(line: 363, column: 26, scope: !4521)
!4550 = !DILocation(line: 363, column: 26, scope: !4530)
!4551 = !DILocation(line: 363, column: 36, scope: !4530)
!4552 = !DILocation(line: 365, column: 29, scope: !4521)
!4553 = !DILocation(line: 367, column: 21, scope: !4528)
!4554 = !DILocation(line: 367, column: 15, scope: !4528)
!4555 = !DILocation(line: 363, column: 44, scope: !4521)
!4556 = !DILocation(line: 369, column: 26, scope: !4528)
!4557 = !DILocation(line: 369, column: 26, scope: !4538)
!4558 = !DILocation(line: 369, column: 36, scope: !4538)
!4559 = !DILocation(line: 368, column: 26, scope: !4528)
!4560 = !DILocation(line: 368, column: 26, scope: !4536)
!4561 = !DILocation(line: 368, column: 36, scope: !4536)
!4562 = !DILocation(line: 368, column: 40, scope: !4528)
!4563 = !DILocation(line: 370, column: 29, scope: !4528)
!4564 = !DILocation(line: 373, column: 5, scope: !4534)
!4565 = !DILocation(line: 373, column: 12, scope: !4534)
!4566 = !DILocation(line: 374, column: 2, scope: !4521)
!4567 = !DILocation(line: 369, column: 44, scope: !4528)
!4568 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h2efaa6336ec52568E", scope: !4570, file: !4569, line: 55, type: !4571, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4574)
!4569 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4570 = !DINamespace(name: "{impl#0}", scope: !14)
!4571 = !DISubroutineType(types: !4572)
!4572 = !{!192, !4573, !210}
!4573 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4574 = !{!4575, !4576}
!4575 = !DILocalVariable(name: "self", arg: 1, scope: !4568, file: !4569, line: 55, type: !4573)
!4576 = !DILocalVariable(name: "f", arg: 2, scope: !4568, file: !4569, line: 55, type: !210)
!4577 = !DILocation(line: 55, column: 12, scope: !4568)
!4578 = !DILocation(line: 55, column: 19, scope: !4568)
!4579 = !DILocation(line: 56, column: 9, scope: !4568)
!4580 = !DILocation(line: 57, column: 21, scope: !4568)
!4581 = !DILocalVariable(name: "position", arg: 1, scope: !4582, file: !1573, line: 28, type: !9)
!4582 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt2v18Argument3new17he32a209e12220e22E", scope: !136, file: !1573, line: 27, type: !4583, scopeLine: 27, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4585)
!4583 = !DISubroutineType(types: !4584)
!4584 = !{!136, !9, !145, !147, !42, !155, !155}
!4585 = !{!4581, !4586, !4587, !4588, !4589, !4590}
!4586 = !DILocalVariable(name: "fill", arg: 2, scope: !4582, file: !1573, line: 29, type: !145)
!4587 = !DILocalVariable(name: "align", arg: 3, scope: !4582, file: !1573, line: 30, type: !147)
!4588 = !DILocalVariable(name: "flags", arg: 4, scope: !4582, file: !1573, line: 31, type: !42)
!4589 = !DILocalVariable(name: "precision", arg: 5, scope: !4582, file: !1573, line: 32, type: !155)
!4590 = !DILocalVariable(name: "width", arg: 6, scope: !4582, file: !1573, line: 33, type: !155)
!4591 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !4592)
!4592 = distinct !DILocation(line: 57, column: 21, scope: !4568)
!4593 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !4592)
!4594 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !4592)
!4595 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !4592)
!4596 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !4592)
!4597 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !4592)
!4598 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !4592)
!4599 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !4592)
!4600 = !DILocation(line: 59, column: 6, scope: !4568)
!4601 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h5a467722168499b8E", scope: !13, file: !4569, line: 71, type: !4602, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4604)
!4602 = !DISubroutineType(types: !4603)
!4603 = !{!13, !18}
!4604 = !{!4605}
!4605 = !DILocalVariable(name: "addr", arg: 1, scope: !4601, file: !4569, line: 71, type: !18)
!4606 = !DILocation(line: 71, column: 16, scope: !4601)
!4607 = !DILocation(line: 72, column: 9, scope: !4601)
!4608 = !DILocation(line: 76, column: 6, scope: !4601)
!4609 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h6a9d0553740a7f39E", scope: !13, file: !4569, line: 85, type: !4610, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4612)
!4610 = !DISubroutineType(types: !4611)
!4611 = !{!3266, !18}
!4612 = !{!4613}
!4613 = !DILocalVariable(name: "addr", arg: 1, scope: !4609, file: !4569, line: 85, type: !18)
!4614 = !DILocation(line: 85, column: 20, scope: !4609)
!4615 = !DILocation(line: 86, column: 29, scope: !4609)
!4616 = !DILocation(line: 86, column: 15, scope: !4609)
!4617 = !DILocation(line: 86, column: 9, scope: !4609)
!4618 = !DILocation(line: 89, column: 22, scope: !4609)
!4619 = !DILocation(line: 89, column: 18, scope: !4609)
!4620 = !DILocation(line: 89, column: 44, scope: !4609)
!4621 = !DILocation(line: 87, column: 31, scope: !4609)
!4622 = !DILocation(line: 87, column: 28, scope: !4609)
!4623 = !DILocation(line: 87, column: 45, scope: !4609)
!4624 = !DILocation(line: 88, column: 21, scope: !4609)
!4625 = !DILocation(line: 88, column: 18, scope: !4609)
!4626 = !DILocation(line: 88, column: 49, scope: !4609)
!4627 = !DILocation(line: 91, column: 6, scope: !4609)
!4628 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h09517d9df5ee06aeE", scope: !13, file: !4569, line: 99, type: !4602, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4629)
!4629 = !{!4630}
!4630 = !DILocalVariable(name: "addr", arg: 1, scope: !4628, file: !4569, line: 99, type: !18)
!4631 = !DILocation(line: 99, column: 31, scope: !4628)
!4632 = !DILocation(line: 102, column: 19, scope: !4628)
!4633 = !DILocation(line: 102, column: 18, scope: !4628)
!4634 = !DILocation(line: 102, column: 9, scope: !4628)
!4635 = !DILocation(line: 103, column: 6, scope: !4628)
!4636 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h6f69eddcec2ec8fcE", scope: !13, file: !4569, line: 111, type: !4602, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4637)
!4637 = !{!4638}
!4638 = !DILocalVariable(name: "addr", arg: 1, scope: !4636, file: !4569, line: 111, type: !18)
!4639 = !DILocation(line: 111, column: 36, scope: !4636)
!4640 = !DILocation(line: 112, column: 9, scope: !4636)
!4641 = !DILocation(line: 113, column: 6, scope: !4636)
!4642 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417h22078c4dbd6a1943E", scope: !13, file: !4569, line: 123, type: !4643, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4645)
!4643 = !DISubroutineType(types: !4644)
!4644 = !{!18, !13}
!4645 = !{!4646}
!4646 = !DILocalVariable(name: "self", arg: 1, scope: !4642, file: !4569, line: 123, type: !13)
!4647 = !DILocation(line: 123, column: 25, scope: !4642)
!4648 = !DILocation(line: 125, column: 6, scope: !4642)
!4649 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17hd0c77d8bf6a67fa9E", scope: !13, file: !4569, line: 141, type: !4650, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3852, retainedNodes: !4653)
!4650 = !DISubroutineType(types: !4651)
!4651 = !{!4652, !13}
!4652 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4653 = !{!4654}
!4654 = !DILocalVariable(name: "self", arg: 1, scope: !4649, file: !4569, line: 141, type: !13)
!4655 = !DILocation(line: 141, column: 28, scope: !4649)
!4656 = !DILocation(line: 142, column: 9, scope: !4649)
!4657 = !DILocation(line: 143, column: 6, scope: !4649)
!4658 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h4b6b96dffb785e40E", scope: !13, file: !4569, line: 148, type: !4659, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3852, retainedNodes: !4662)
!4659 = !DISubroutineType(types: !4660)
!4660 = !{!4661, !13}
!4661 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4662 = !{!4663}
!4663 = !DILocalVariable(name: "self", arg: 1, scope: !4658, file: !4569, line: 148, type: !13)
!4664 = !DILocation(line: 148, column: 32, scope: !4658)
!4665 = !DILocation(line: 149, column: 9, scope: !4658)
!4666 = !DILocation(line: 150, column: 6, scope: !4658)
!4667 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17hd71b337ebc04a14cE", scope: !13, file: !4569, line: 178, type: !4668, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4673, retainedNodes: !4670)
!4668 = !DISubroutineType(types: !4669)
!4669 = !{!13, !13, !18}
!4670 = !{!4671, !4672}
!4671 = !DILocalVariable(name: "self", arg: 1, scope: !4667, file: !4569, line: 178, type: !13)
!4672 = !DILocalVariable(name: "align", arg: 2, scope: !4667, file: !4569, line: 178, type: !18)
!4673 = !{!2568}
!4674 = !DILocation(line: 178, column: 26, scope: !4667)
!4675 = !DILocation(line: 178, column: 32, scope: !4667)
!4676 = !DILocation(line: 182, column: 51, scope: !4667)
!4677 = !DILocation(line: 182, column: 32, scope: !4667)
!4678 = !DILocation(line: 182, column: 9, scope: !4667)
!4679 = !DILocation(line: 183, column: 6, scope: !4667)
!4680 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h78ed1e9a4aa1857fE", scope: !13, file: !4569, line: 196, type: !4681, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4686)
!4681 = !DISubroutineType(types: !4682)
!4682 = !{!4683, !13}
!4683 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !84, file: !2, size: 16, align: 16, elements: !4684, templateParams: !19, identifier: "503bd562b8f3702c8ea366c7144c0e7b")
!4684 = !{!4685}
!4685 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4683, file: !2, baseType: !34, size: 16, align: 16)
!4686 = !{!4687}
!4687 = !DILocalVariable(name: "self", arg: 1, scope: !4680, file: !4569, line: 196, type: !13)
!4688 = !DILocation(line: 196, column: 30, scope: !4680)
!4689 = !DILocation(line: 197, column: 34, scope: !4680)
!4690 = !DILocation(line: 197, column: 9, scope: !4680)
!4691 = !DILocation(line: 198, column: 6, scope: !4680)
!4692 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17h37600b284b05546fE", scope: !13, file: !4569, line: 202, type: !4693, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4695)
!4693 = !DISubroutineType(types: !4694)
!4694 = !{!636, !13}
!4695 = !{!4696}
!4696 = !DILocalVariable(name: "self", arg: 1, scope: !4692, file: !4569, line: 202, type: !13)
!4697 = !DILocation(line: 202, column: 27, scope: !4692)
!4698 = !DILocation(line: 203, column: 38, scope: !4692)
!4699 = !DILocation(line: 203, column: 9, scope: !4692)
!4700 = !DILocation(line: 204, column: 6, scope: !4692)
!4701 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h09065dc16fb0f09aE", scope: !13, file: !4569, line: 208, type: !4693, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4702)
!4702 = !{!4703}
!4703 = !DILocalVariable(name: "self", arg: 1, scope: !4701, file: !4569, line: 208, type: !13)
!4704 = !DILocation(line: 208, column: 27, scope: !4701)
!4705 = !DILocation(line: 209, column: 39, scope: !4701)
!4706 = !DILocation(line: 209, column: 38, scope: !4701)
!4707 = !DILocation(line: 209, column: 9, scope: !4701)
!4708 = !DILocation(line: 210, column: 6, scope: !4701)
!4709 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h2473adc687a4f1ceE", scope: !13, file: !4569, line: 214, type: !4693, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4710)
!4710 = !{!4711}
!4711 = !DILocalVariable(name: "self", arg: 1, scope: !4709, file: !4569, line: 214, type: !13)
!4712 = !DILocation(line: 214, column: 27, scope: !4709)
!4713 = !DILocation(line: 215, column: 39, scope: !4709)
!4714 = !DILocation(line: 215, column: 38, scope: !4709)
!4715 = !DILocation(line: 215, column: 9, scope: !4709)
!4716 = !DILocation(line: 216, column: 6, scope: !4709)
!4717 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h289587326cbe9ba1E", scope: !13, file: !4569, line: 220, type: !4693, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4718)
!4718 = !{!4719}
!4719 = !DILocalVariable(name: "self", arg: 1, scope: !4717, file: !4569, line: 220, type: !13)
!4720 = !DILocation(line: 220, column: 27, scope: !4717)
!4721 = !DILocation(line: 221, column: 39, scope: !4717)
!4722 = !DILocation(line: 221, column: 38, scope: !4717)
!4723 = !DILocation(line: 221, column: 9, scope: !4717)
!4724 = !DILocation(line: 222, column: 6, scope: !4717)
!4725 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3fea4974a903001E", scope: !4726, file: !4569, line: 232, type: !1562, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4727)
!4726 = !DINamespace(name: "{impl#2}", scope: !14)
!4727 = !{!4728, !4729}
!4728 = !DILocalVariable(name: "self", arg: 1, scope: !4725, file: !4569, line: 232, type: !12)
!4729 = !DILocalVariable(name: "f", arg: 2, scope: !4725, file: !4569, line: 232, type: !210)
!4730 = !DILocation(line: 232, column: 12, scope: !4725)
!4731 = !DILocation(line: 232, column: 19, scope: !4725)
!4732 = !DILocation(line: 233, column: 9, scope: !4725)
!4733 = !DILocation(line: 234, column: 21, scope: !4725)
!4734 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !4735)
!4735 = distinct !DILocation(line: 234, column: 21, scope: !4725)
!4736 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !4735)
!4737 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !4735)
!4738 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !4735)
!4739 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !4735)
!4740 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !4735)
!4741 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !4735)
!4742 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !4735)
!4743 = !DILocation(line: 236, column: 6, scope: !4725)
!4744 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h69c7b1e18f698c46E", scope: !4745, file: !4569, line: 248, type: !1562, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4746)
!4745 = !DINamespace(name: "{impl#4}", scope: !14)
!4746 = !{!4747, !4748}
!4747 = !DILocalVariable(name: "self", arg: 1, scope: !4744, file: !4569, line: 248, type: !12)
!4748 = !DILocalVariable(name: "f", arg: 2, scope: !4744, file: !4569, line: 248, type: !210)
!4749 = !DILocation(line: 248, column: 12, scope: !4744)
!4750 = !DILocation(line: 248, column: 19, scope: !4744)
!4751 = !DILocation(line: 249, column: 9, scope: !4744)
!4752 = !DILocation(line: 250, column: 6, scope: !4744)
!4753 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h00ca4110879782faE", scope: !4754, file: !4569, line: 277, type: !4668, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4755)
!4754 = !DINamespace(name: "{impl#8}", scope: !14)
!4755 = !{!4756, !4757}
!4756 = !DILocalVariable(name: "self", arg: 1, scope: !4753, file: !4569, line: 277, type: !13)
!4757 = !DILocalVariable(name: "rhs", arg: 2, scope: !4753, file: !4569, line: 277, type: !18)
!4758 = !DILocation(line: 277, column: 12, scope: !4753)
!4759 = !DILocation(line: 277, column: 18, scope: !4753)
!4760 = !DILocation(line: 278, column: 23, scope: !4753)
!4761 = !DILocation(line: 278, column: 9, scope: !4753)
!4762 = !DILocation(line: 279, column: 6, scope: !4753)
!4763 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17heb09dc901a65d252E", scope: !4764, file: !4569, line: 348, type: !4765, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4767)
!4764 = !DINamespace(name: "{impl#17}", scope: !14)
!4765 = !DISubroutineType(types: !4766)
!4766 = !{!217, !12, !12}
!4767 = !{!4768, !4769, !4770, !4772, !4774}
!4768 = !DILocalVariable(name: "start", arg: 1, scope: !4763, file: !4569, line: 348, type: !12)
!4769 = !DILocalVariable(name: "end", arg: 2, scope: !4763, file: !4569, line: 348, type: !12)
!4770 = !DILocalVariable(name: "steps", scope: !4771, file: !4569, line: 349, type: !18, align: 8)
!4771 = distinct !DILexicalBlock(scope: !4763, file: !4569, line: 349, column: 9)
!4772 = !DILocalVariable(name: "residual", scope: !4773, file: !4569, line: 349, type: !4041, align: 1)
!4773 = distinct !DILexicalBlock(scope: !4763, file: !4569, line: 349, column: 51)
!4774 = !DILocalVariable(name: "val", scope: !4775, file: !4569, line: 349, type: !18, align: 8)
!4775 = distinct !DILexicalBlock(scope: !4763, file: !4569, line: 349, column: 25)
!4776 = !DILocation(line: 349, column: 51, scope: !4773)
!4777 = !DILocation(line: 348, column: 22, scope: !4763)
!4778 = !DILocation(line: 348, column: 36, scope: !4763)
!4779 = !DILocation(line: 349, column: 13, scope: !4771)
!4780 = !DILocation(line: 349, column: 25, scope: !4763)
!4781 = !DILocation(line: 349, column: 43, scope: !4763)
!4782 = !DILocation(line: 349, column: 25, scope: !4775)
!4783 = !DILocation(line: 352, column: 12, scope: !4771)
!4784 = !DILocation(line: 349, column: 25, scope: !4773)
!4785 = !DILocation(line: 357, column: 6, scope: !4763)
!4786 = !DILocation(line: 352, column: 34, scope: !4771)
!4787 = !DILocation(line: 352, column: 33, scope: !4771)
!4788 = !DILocation(line: 356, column: 25, scope: !4771)
!4789 = !DILocation(line: 356, column: 9, scope: !4771)
!4790 = !DILocation(line: 353, column: 21, scope: !4771)
!4791 = !DILocation(line: 353, column: 13, scope: !4771)
!4792 = !DILocation(line: 352, column: 9, scope: !4771)
!4793 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h8c51503fecbc3a01E", scope: !4764, file: !4569, line: 359, type: !4794, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4796)
!4794 = !DISubroutineType(types: !4795)
!4795 = !{!4030, !13, !9}
!4796 = !{!4797, !4798, !4799, !4801, !4803, !4805, !4807, !4809}
!4797 = !DILocalVariable(name: "start", arg: 1, scope: !4793, file: !4569, line: 359, type: !13)
!4798 = !DILocalVariable(name: "count", arg: 2, scope: !4793, file: !4569, line: 359, type: !9)
!4799 = !DILocalVariable(name: "offset", scope: !4800, file: !4569, line: 360, type: !18, align: 8)
!4800 = distinct !DILexicalBlock(scope: !4793, file: !4569, line: 360, column: 9)
!4801 = !DILocalVariable(name: "residual", scope: !4802, file: !4569, line: 360, type: !4041, align: 1)
!4802 = distinct !DILexicalBlock(scope: !4793, file: !4569, line: 360, column: 47)
!4803 = !DILocalVariable(name: "val", scope: !4804, file: !4569, line: 360, type: !18, align: 8)
!4804 = distinct !DILexicalBlock(scope: !4793, file: !4569, line: 360, column: 22)
!4805 = !DILocalVariable(name: "addr", scope: !4806, file: !4569, line: 365, type: !18, align: 8)
!4806 = distinct !DILexicalBlock(scope: !4800, file: !4569, line: 365, column: 9)
!4807 = !DILocalVariable(name: "residual", scope: !4808, file: !4569, line: 365, type: !4041, align: 1)
!4808 = distinct !DILexicalBlock(scope: !4800, file: !4569, line: 365, column: 51)
!4809 = !DILocalVariable(name: "val", scope: !4810, file: !4569, line: 365, type: !18, align: 8)
!4810 = distinct !DILexicalBlock(scope: !4800, file: !4569, line: 365, column: 24)
!4811 = !DILocation(line: 360, column: 47, scope: !4802)
!4812 = !DILocation(line: 365, column: 51, scope: !4808)
!4813 = !DILocation(line: 359, column: 24, scope: !4793)
!4814 = !DILocation(line: 359, column: 37, scope: !4793)
!4815 = !DILocation(line: 365, column: 13, scope: !4806)
!4816 = !DILocation(line: 360, column: 22, scope: !4793)
!4817 = !DILocation(line: 360, column: 13, scope: !4800)
!4818 = !DILocation(line: 360, column: 22, scope: !4804)
!4819 = !DILocation(line: 361, column: 12, scope: !4800)
!4820 = !DILocation(line: 360, column: 22, scope: !4802)
!4821 = !DILocation(line: 380, column: 6, scope: !4793)
!4822 = !DILocation(line: 365, column: 24, scope: !4800)
!4823 = !DILocation(line: 362, column: 20, scope: !4800)
!4824 = !DILocation(line: 1, column: 1, scope: !4825)
!4825 = !DILexicalBlockFile(scope: !4800, file: !4826, discriminator: 0)
!4826 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4827 = !DILocation(line: 365, column: 24, scope: !4810)
!4828 = !DILocation(line: 367, column: 29, scope: !4806)
!4829 = !DILocation(line: 367, column: 15, scope: !4806)
!4830 = !DILocation(line: 367, column: 9, scope: !4806)
!4831 = !DILocation(line: 365, column: 24, scope: !4808)
!4832 = !DILocation(line: 379, column: 24, scope: !4806)
!4833 = !DILocation(line: 379, column: 14, scope: !4806)
!4834 = !DILocation(line: 379, column: 9, scope: !4806)
!4835 = !DILocation(line: 370, column: 31, scope: !4806)
!4836 = !DILocation(line: 370, column: 17, scope: !4806)
!4837 = !DILocation(line: 374, column: 24, scope: !4806)
!4838 = !DILocation(line: 1, column: 1, scope: !4839)
!4839 = !DILexicalBlockFile(scope: !4806, file: !4826, discriminator: 0)
!4840 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h86f4577533a21fb5E", scope: !4764, file: !4569, line: 382, type: !4794, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4841)
!4841 = !{!4842, !4843, !4844, !4846, !4848, !4850, !4852, !4854}
!4842 = !DILocalVariable(name: "start", arg: 1, scope: !4840, file: !4569, line: 382, type: !13)
!4843 = !DILocalVariable(name: "count", arg: 2, scope: !4840, file: !4569, line: 382, type: !9)
!4844 = !DILocalVariable(name: "offset", scope: !4845, file: !4569, line: 383, type: !18, align: 8)
!4845 = distinct !DILexicalBlock(scope: !4840, file: !4569, line: 383, column: 9)
!4846 = !DILocalVariable(name: "residual", scope: !4847, file: !4569, line: 383, type: !4041, align: 1)
!4847 = distinct !DILexicalBlock(scope: !4840, file: !4569, line: 383, column: 47)
!4848 = !DILocalVariable(name: "val", scope: !4849, file: !4569, line: 383, type: !18, align: 8)
!4849 = distinct !DILexicalBlock(scope: !4840, file: !4569, line: 383, column: 22)
!4850 = !DILocalVariable(name: "addr", scope: !4851, file: !4569, line: 388, type: !18, align: 8)
!4851 = distinct !DILexicalBlock(scope: !4845, file: !4569, line: 388, column: 9)
!4852 = !DILocalVariable(name: "residual", scope: !4853, file: !4569, line: 388, type: !4041, align: 1)
!4853 = distinct !DILexicalBlock(scope: !4845, file: !4569, line: 388, column: 51)
!4854 = !DILocalVariable(name: "val", scope: !4855, file: !4569, line: 388, type: !18, align: 8)
!4855 = distinct !DILexicalBlock(scope: !4845, file: !4569, line: 388, column: 24)
!4856 = !DILocation(line: 383, column: 47, scope: !4847)
!4857 = !DILocation(line: 388, column: 51, scope: !4853)
!4858 = !DILocation(line: 382, column: 25, scope: !4840)
!4859 = !DILocation(line: 382, column: 38, scope: !4840)
!4860 = !DILocation(line: 388, column: 13, scope: !4851)
!4861 = !DILocation(line: 383, column: 22, scope: !4840)
!4862 = !DILocation(line: 383, column: 13, scope: !4845)
!4863 = !DILocation(line: 383, column: 22, scope: !4849)
!4864 = !DILocation(line: 384, column: 12, scope: !4845)
!4865 = !DILocation(line: 383, column: 22, scope: !4847)
!4866 = !DILocation(line: 403, column: 6, scope: !4840)
!4867 = !DILocation(line: 388, column: 24, scope: !4845)
!4868 = !DILocation(line: 385, column: 20, scope: !4845)
!4869 = !DILocation(line: 1, column: 1, scope: !4870)
!4870 = !DILexicalBlockFile(scope: !4845, file: !4826, discriminator: 0)
!4871 = !DILocation(line: 388, column: 24, scope: !4855)
!4872 = !DILocation(line: 390, column: 29, scope: !4851)
!4873 = !DILocation(line: 390, column: 15, scope: !4851)
!4874 = !DILocation(line: 390, column: 9, scope: !4851)
!4875 = !DILocation(line: 388, column: 24, scope: !4853)
!4876 = !DILocation(line: 402, column: 24, scope: !4851)
!4877 = !DILocation(line: 402, column: 14, scope: !4851)
!4878 = !DILocation(line: 402, column: 9, scope: !4851)
!4879 = !DILocation(line: 393, column: 31, scope: !4851)
!4880 = !DILocation(line: 393, column: 17, scope: !4851)
!4881 = !DILocation(line: 397, column: 24, scope: !4851)
!4882 = !DILocation(line: 1, column: 1, scope: !4883)
!4883 = !DILexicalBlockFile(scope: !4851, file: !4826, discriminator: 0)
!4884 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hcae9d0db307d98fdE", scope: !4885, file: !4569, line: 414, type: !4886, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4892)
!4885 = !DINamespace(name: "{impl#18}", scope: !14)
!4886 = !DISubroutineType(types: !4887)
!4887 = !{!192, !4888, !210}
!4888 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4889, size: 64, align: 64, dwarfAddressSpace: 0)
!4889 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !14, file: !2, size: 64, align: 64, elements: !4890, templateParams: !19, identifier: "f0bd79503820e8b94ce98ecf1a6b0260")
!4890 = !{!4891}
!4891 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4889, file: !2, baseType: !18, size: 64, align: 64)
!4892 = !{!4893, !4894}
!4893 = !DILocalVariable(name: "self", arg: 1, scope: !4884, file: !4569, line: 414, type: !4888)
!4894 = !DILocalVariable(name: "f", arg: 2, scope: !4884, file: !4569, line: 414, type: !210)
!4895 = !DILocation(line: 414, column: 12, scope: !4884)
!4896 = !DILocation(line: 414, column: 19, scope: !4884)
!4897 = !DILocation(line: 415, column: 9, scope: !4884)
!4898 = !DILocation(line: 416, column: 21, scope: !4884)
!4899 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !4900)
!4900 = distinct !DILocation(line: 416, column: 21, scope: !4884)
!4901 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !4900)
!4902 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !4900)
!4903 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !4900)
!4904 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !4900)
!4905 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !4900)
!4906 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !4900)
!4907 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !4900)
!4908 = !DILocation(line: 418, column: 6, scope: !4884)
!4909 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h5af971b4b4985e1fE", scope: !355, file: !4569, line: 428, type: !4910, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4912)
!4910 = !DISubroutineType(types: !4911)
!4911 = !{!355, !18}
!4912 = !{!4913, !4914}
!4913 = !DILocalVariable(name: "addr", arg: 1, scope: !4909, file: !4569, line: 428, type: !18)
!4914 = !DILocalVariable(name: "p", scope: !4915, file: !4569, line: 431, type: !355, align: 8)
!4915 = distinct !DILexicalBlock(scope: !4909, file: !4569, line: 431, column: 13)
!4916 = !DILocation(line: 428, column: 22, scope: !4909)
!4917 = !DILocation(line: 430, column: 15, scope: !4909)
!4918 = !DILocation(line: 430, column: 9, scope: !4909)
!4919 = !DILocation(line: 431, column: 16, scope: !4909)
!4920 = !DILocation(line: 431, column: 16, scope: !4915)
!4921 = !DILocation(line: 434, column: 6, scope: !4909)
!4922 = !DILocation(line: 432, column: 23, scope: !4909)
!4923 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h5cb5379eaa72a46eE", scope: !355, file: !4569, line: 438, type: !4910, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4924)
!4924 = !{!4925}
!4925 = !DILocalVariable(name: "addr", arg: 1, scope: !4923, file: !4569, line: 438, type: !18)
!4926 = !DILocation(line: 438, column: 31, scope: !4923)
!4927 = !DILocation(line: 439, column: 18, scope: !4923)
!4928 = !DILocation(line: 439, column: 9, scope: !4923)
!4929 = !DILocation(line: 440, column: 6, scope: !4923)
!4930 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17hd24fad1a82c765ebE", scope: !355, file: !4569, line: 456, type: !4931, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4948)
!4931 = !DISubroutineType(types: !4932)
!4932 = !{!4933, !18}
!4933 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !4934, templateParams: !19, identifier: "51ca1b1bcf71a77ac91565314a19a4b")
!4934 = !{!4935}
!4935 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4933, file: !2, size: 128, align: 64, elements: !4936, templateParams: !19, identifier: "cb0f3b59062295c518a3d1f04fd69110", discriminator: !4947)
!4936 = !{!4937, !4943}
!4937 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4935, file: !2, baseType: !4938, size: 128, align: 64, extraData: i64 0)
!4938 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4933, file: !2, size: 128, align: 64, elements: !4939, templateParams: !4941, identifier: "42985f202d8377ffb688028b4f90afad")
!4939 = !{!4940}
!4940 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4938, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!4941 = !{!1058, !4942}
!4942 = !DITemplateTypeParameter(name: "E", type: !4889)
!4943 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4935, file: !2, baseType: !4944, size: 128, align: 64, extraData: i64 1)
!4944 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4933, file: !2, size: 128, align: 64, elements: !4945, templateParams: !4941, identifier: "a7ca5526cea4373a29f41ae294f6bd12")
!4945 = !{!4946}
!4946 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4944, file: !2, baseType: !4889, size: 64, align: 64, offset: 64)
!4947 = !DIDerivedType(tag: DW_TAG_member, scope: !4933, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4948 = !{!4949, !4950}
!4949 = !DILocalVariable(name: "addr", arg: 1, scope: !4930, file: !4569, line: 456, type: !18)
!4950 = !DILocalVariable(name: "p", scope: !4951, file: !4569, line: 457, type: !355, align: 8)
!4951 = distinct !DILexicalBlock(scope: !4930, file: !4569, line: 457, column: 9)
!4952 = !DILocation(line: 456, column: 26, scope: !4930)
!4953 = !DILocation(line: 457, column: 17, scope: !4930)
!4954 = !DILocation(line: 457, column: 13, scope: !4951)
!4955 = !DILocation(line: 458, column: 12, scope: !4951)
!4956 = !DILocation(line: 461, column: 17, scope: !4951)
!4957 = !DILocation(line: 461, column: 13, scope: !4951)
!4958 = !DILocation(line: 458, column: 9, scope: !4951)
!4959 = !DILocation(line: 459, column: 13, scope: !4951)
!4960 = !DILocation(line: 463, column: 6, scope: !4930)
!4961 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417hc88b34f153251b93E", scope: !355, file: !4569, line: 473, type: !4962, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4964)
!4962 = !DISubroutineType(types: !4963)
!4963 = !{!18, !355}
!4964 = !{!4965}
!4965 = !DILocalVariable(name: "self", arg: 1, scope: !4961, file: !4569, line: 473, type: !355)
!4966 = !DILocation(line: 473, column: 25, scope: !4961)
!4967 = !DILocation(line: 475, column: 6, scope: !4961)
!4968 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17hdb88c7c7e7a6a338E", scope: !355, file: !4569, line: 503, type: !4969, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4673, retainedNodes: !4971)
!4969 = !DISubroutineType(types: !4970)
!4970 = !{!355, !355, !18}
!4971 = !{!4972, !4973}
!4972 = !DILocalVariable(name: "self", arg: 1, scope: !4968, file: !4569, line: 503, type: !355)
!4973 = !DILocalVariable(name: "align", arg: 2, scope: !4968, file: !4569, line: 503, type: !18)
!4974 = !DILocation(line: 503, column: 26, scope: !4968)
!4975 = !DILocation(line: 503, column: 32, scope: !4968)
!4976 = !DILocation(line: 507, column: 37, scope: !4968)
!4977 = !DILocation(line: 507, column: 18, scope: !4968)
!4978 = !DILocation(line: 507, column: 9, scope: !4968)
!4979 = !DILocation(line: 508, column: 6, scope: !4968)
!4980 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17hd5fe60e594356bcaE", scope: !355, file: !4569, line: 512, type: !4981, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4673, retainedNodes: !4983)
!4981 = !DISubroutineType(types: !4982)
!4982 = !{!310, !355, !18}
!4983 = !{!4984, !4985}
!4984 = !DILocalVariable(name: "self", arg: 1, scope: !4980, file: !4569, line: 512, type: !355)
!4985 = !DILocalVariable(name: "align", arg: 2, scope: !4980, file: !4569, line: 512, type: !18)
!4986 = !DILocation(line: 512, column: 26, scope: !4980)
!4987 = !DILocation(line: 512, column: 32, scope: !4980)
!4988 = !DILocation(line: 516, column: 9, scope: !4980)
!4989 = !DILocation(line: 517, column: 6, scope: !4980)
!4990 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h49ebe6a83b77c876E", scope: !4991, file: !4569, line: 521, type: !4992, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !4994)
!4991 = !DINamespace(name: "{impl#20}", scope: !14)
!4992 = !DISubroutineType(types: !4993)
!4993 = !{!192, !647, !210}
!4994 = !{!4995, !4996}
!4995 = !DILocalVariable(name: "self", arg: 1, scope: !4990, file: !4569, line: 521, type: !647)
!4996 = !DILocalVariable(name: "f", arg: 2, scope: !4990, file: !4569, line: 521, type: !210)
!4997 = !DILocation(line: 521, column: 12, scope: !4990)
!4998 = !DILocation(line: 521, column: 19, scope: !4990)
!4999 = !DILocation(line: 522, column: 9, scope: !4990)
!5000 = !DILocation(line: 523, column: 21, scope: !4990)
!5001 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5002)
!5002 = distinct !DILocation(line: 523, column: 21, scope: !4990)
!5003 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5002)
!5004 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5002)
!5005 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5002)
!5006 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5002)
!5007 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5002)
!5008 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5002)
!5009 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5002)
!5010 = !DILocation(line: 525, column: 6, scope: !4990)
!5011 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h48971495394d8a16E", scope: !14, file: !4569, line: 641, type: !5012, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5014)
!5012 = !DISubroutineType(types: !5013)
!5013 = !{!18, !18, !18}
!5014 = !{!5015, !5016}
!5015 = !DILocalVariable(name: "addr", arg: 1, scope: !5011, file: !4569, line: 641, type: !18)
!5016 = !DILocalVariable(name: "align", arg: 2, scope: !5011, file: !4569, line: 641, type: !18)
!5017 = !DILocation(line: 641, column: 25, scope: !5011)
!5018 = !DILocation(line: 641, column: 36, scope: !5011)
!5019 = !DILocalVariable(name: "self", arg: 1, scope: !5020, file: !1830, line: 2169, type: !18)
!5020 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17h2669c39d913eed14E", scope: !1831, file: !1830, line: 2169, type: !5021, scopeLine: 2169, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5023)
!5021 = !DISubroutineType(types: !5022)
!5022 = !{!310, !18}
!5023 = !{!5019}
!5024 = !DILocation(line: 2169, column: 38, scope: !5020, inlinedAt: !5025)
!5025 = distinct !DILocation(line: 642, column: 13, scope: !5011)
!5026 = !DILocalVariable(name: "self", arg: 1, scope: !5027, file: !1830, line: 106, type: !18)
!5027 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17h94fd7000e1c87f32E", scope: !1831, file: !1830, line: 106, type: !5028, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5030)
!5028 = !DISubroutineType(types: !5029)
!5029 = !{!42, !18}
!5030 = !{!5026}
!5031 = !DILocation(line: 106, column: 33, scope: !5027, inlinedAt: !5032)
!5032 = distinct !DILocation(line: 2170, column: 13, scope: !5020, inlinedAt: !5025)
!5033 = !DILocation(line: 107, column: 13, scope: !5027, inlinedAt: !5032)
!5034 = !DILocation(line: 2170, column: 13, scope: !5020, inlinedAt: !5025)
!5035 = !DILocation(line: 642, column: 5, scope: !5011)
!5036 = !DILocation(line: 643, column: 13, scope: !5011)
!5037 = !DILocation(line: 643, column: 12, scope: !5011)
!5038 = !DILocation(line: 643, column: 5, scope: !5011)
!5039 = !DILocation(line: 644, column: 2, scope: !5011)
!5040 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17heb0a2229c486a480E", scope: !5042, file: !5041, line: 69, type: !5044, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5050)
!5041 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!5042 = !DINamespace(name: "{impl#0}", scope: !5043)
!5043 = !DINamespace(name: "segmentation", scope: !389)
!5044 = !DISubroutineType(types: !5045)
!5045 = !{null, !5046}
!5046 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !5047, file: !2, size: 16, align: 16, elements: !5048, templateParams: !19, identifier: "4328a60b70d59b133896116fe0acc4e4")
!5047 = !DINamespace(name: "segmentation", scope: !783)
!5048 = !{!5049}
!5049 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5046, file: !2, baseType: !34, size: 16, align: 16)
!5050 = !{!5051}
!5051 = !DILocalVariable(name: "sel", arg: 1, scope: !5040, file: !5041, line: 69, type: !5046)
!5052 = !DILocation(line: 69, column: 23, scope: !5040)
!5053 = !DILocalVariable(name: "small", arg: 1, scope: !5054, file: !3811, line: 52, type: !34)
!5054 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17h0948eec5cd271552E", scope: !5055, file: !3811, line: 52, type: !5056, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5058)
!5055 = !DINamespace(name: "{impl#46}", scope: !3814)
!5056 = !DISubroutineType(types: !5057)
!5057 = !{!18, !34}
!5058 = !{!5053}
!5059 = !DILocation(line: 52, column: 21, scope: !5054, inlinedAt: !5060)
!5060 = distinct !DILocation(line: 77, column: 31, scope: !5040)
!5061 = !DILocation(line: 53, column: 17, scope: !5054, inlinedAt: !5060)
!5062 = !DILocation(line: 71, column: 13, scope: !5040)
!5063 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5064 = !DILocation(line: 82, column: 6, scope: !5040)
!5065 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h0d42fec111681ab3E", scope: !5066, file: !5041, line: 100, type: !5067, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!5066 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !5047, file: !2, align: 8, elements: !19, identifier: "70c095a43db14d8d18ca38deeb75824")
!5067 = !DISubroutineType(types: !5068)
!5068 = !{null}
!5069 = !DILocation(line: 102, column: 13, scope: !5065)
!5070 = !{i32 43256}
!5071 = !DILocation(line: 104, column: 6, scope: !5065)
!5072 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h2d167640c288519dE", scope: !387, file: !5073, line: 55, type: !5074, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5091)
!5073 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5074 = !DISubroutineType(types: !5075)
!5075 = !{!5076, !34}
!5076 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !193, file: !2, size: 128, align: 64, elements: !5077, templateParams: !19, identifier: "ca5471c82fbf4bf3df9c64f3a819ef17")
!5077 = !{!5078}
!5078 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5076, file: !2, size: 128, align: 64, elements: !5079, templateParams: !19, identifier: "916877777e29bd0af8a742b3f99c762c", discriminator: !5090)
!5079 = !{!5080, !5086}
!5080 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5078, file: !2, baseType: !5081, size: 128, align: 64, extraData: i64 0)
!5081 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5076, file: !2, size: 128, align: 64, elements: !5082, templateParams: !5084, identifier: "8c0f6899052ab5c88f0751b34c497ff")
!5082 = !{!5083}
!5083 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5081, file: !2, baseType: !387, size: 16, align: 16, offset: 64)
!5084 = !{!1104, !5085}
!5085 = !DITemplateTypeParameter(name: "E", type: !115)
!5086 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5078, file: !2, baseType: !5087, size: 128, align: 64)
!5087 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5076, file: !2, size: 128, align: 64, elements: !5088, templateParams: !5084, identifier: "e97e7ce369e479ec61e312e8d8aade71")
!5088 = !{!5089}
!5089 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5087, file: !2, baseType: !115, size: 128, align: 64)
!5090 = !DIDerivedType(tag: DW_TAG_member, scope: !5076, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!5091 = !{!5092}
!5092 = !DILocalVariable(name: "pcid", arg: 1, scope: !5072, file: !5073, line: 55, type: !34)
!5093 = !DILocation(line: 55, column: 22, scope: !5072)
!5094 = !DILocation(line: 56, column: 12, scope: !5072)
!5095 = !DILocation(line: 59, column: 16, scope: !5072)
!5096 = !DILocation(line: 59, column: 13, scope: !5072)
!5097 = !DILocation(line: 56, column: 9, scope: !5072)
!5098 = !DILocation(line: 57, column: 13, scope: !5072)
!5099 = !DILocation(line: 61, column: 6, scope: !5072)
!5100 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h8f60ccae4202f5d4E", scope: !387, file: !5073, line: 64, type: !5101, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5103)
!5101 = !DISubroutineType(types: !5102)
!5102 = !{!34, !386}
!5103 = !{!5104}
!5104 = !DILocalVariable(name: "self", arg: 1, scope: !5100, file: !5073, line: 64, type: !386)
!5105 = !DILocation(line: 64, column: 24, scope: !5100)
!5106 = !DILocation(line: 65, column: 9, scope: !5100)
!5107 = !DILocation(line: 66, column: 6, scope: !5100)
!5108 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h22d14b74f70e74b7E", scope: !799, file: !5109, line: 83, type: !5110, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5125)
!5109 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5110 = !DISubroutineType(types: !5111)
!5111 = !{!5112, !119}
!5112 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5113, templateParams: !19, identifier: "92566ec651bdd021d24087280999c4dc")
!5113 = !{!5114}
!5114 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5112, file: !2, size: 8, align: 8, elements: !5115, templateParams: !19, identifier: "607d3650e9ea16ece89d71623779cb2", discriminator: !5124)
!5115 = !{!5116, !5120}
!5116 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5114, file: !2, baseType: !5117, size: 8, align: 8, extraData: i64 4)
!5117 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5112, file: !2, size: 8, align: 8, elements: !19, templateParams: !5118, identifier: "765b36c8b9d3f04c134a5ee0fb73feed")
!5118 = !{!5119}
!5119 = !DITemplateTypeParameter(name: "T", type: !799)
!5120 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5114, file: !2, baseType: !5121, size: 8, align: 8)
!5121 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5112, file: !2, size: 8, align: 8, elements: !5122, templateParams: !5118, identifier: "3416230001b297d5ef9aa54a4e123e20")
!5122 = !{!5123}
!5123 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5121, file: !2, baseType: !799, size: 8, align: 8)
!5124 = !DIDerivedType(tag: DW_TAG_member, scope: !5112, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5125 = !{!5126}
!5126 = !DILocalVariable(name: "n", arg: 1, scope: !5108, file: !5109, line: 83, type: !119)
!5127 = !DILocation(line: 83, column: 22, scope: !5108)
!5128 = !DILocation(line: 84, column: 9, scope: !5108)
!5129 = !DILocation(line: 89, column: 18, scope: !5108)
!5130 = !DILocation(line: 85, column: 23, scope: !5108)
!5131 = !DILocation(line: 85, column: 18, scope: !5108)
!5132 = !DILocation(line: 85, column: 32, scope: !5108)
!5133 = !DILocation(line: 86, column: 23, scope: !5108)
!5134 = !DILocation(line: 86, column: 18, scope: !5108)
!5135 = !DILocation(line: 86, column: 32, scope: !5108)
!5136 = !DILocation(line: 87, column: 23, scope: !5108)
!5137 = !DILocation(line: 87, column: 18, scope: !5108)
!5138 = !DILocation(line: 87, column: 32, scope: !5108)
!5139 = !DILocation(line: 88, column: 23, scope: !5108)
!5140 = !DILocation(line: 88, column: 18, scope: !5108)
!5141 = !DILocation(line: 88, column: 32, scope: !5108)
!5142 = !DILocation(line: 91, column: 6, scope: !5108)
!5143 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h02693afec5014929E", scope: !799, file: !5109, line: 94, type: !5144, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5146)
!5144 = !DISubroutineType(types: !5145)
!5145 = !{!119, !799}
!5146 = !{!5147}
!5147 = !DILocalVariable(name: "self", arg: 1, scope: !5143, file: !5109, line: 94, type: !799)
!5148 = !DILocation(line: 94, column: 22, scope: !5143)
!5149 = !DILocation(line: 95, column: 15, scope: !5143)
!5150 = !DILocation(line: 95, column: 9, scope: !5143)
!5151 = !DILocation(line: 96, column: 26, scope: !5143)
!5152 = !DILocation(line: 97, column: 26, scope: !5143)
!5153 = !DILocation(line: 98, column: 26, scope: !5143)
!5154 = !DILocation(line: 99, column: 26, scope: !5143)
!5155 = !DILocation(line: 101, column: 6, scope: !5143)
!5156 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17hf977de6f6092b691E", scope: !5157, file: !5109, line: 153, type: !5160, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5162)
!5157 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5158, templateParams: !19, identifier: "1f9cb7f36c9deb5ceabe5bbd84eda1f9")
!5158 = !{!5159}
!5159 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5157, file: !2, baseType: !18, size: 64, align: 64)
!5160 = !DISubroutineType(types: !5161)
!5161 = !{!5157, !799}
!5162 = !{!5163}
!5163 = !DILocalVariable(name: "n", arg: 1, scope: !5156, file: !5109, line: 153, type: !799)
!5164 = !DILocation(line: 153, column: 17, scope: !5156)
!5165 = !DILocation(line: 154, column: 15, scope: !5156)
!5166 = !DILocation(line: 154, column: 9, scope: !5156)
!5167 = !DILocation(line: 155, column: 48, scope: !5156)
!5168 = !DILocation(line: 156, column: 48, scope: !5156)
!5169 = !DILocation(line: 157, column: 48, scope: !5156)
!5170 = !DILocation(line: 158, column: 48, scope: !5156)
!5171 = !DILocation(line: 160, column: 6, scope: !5156)
!5172 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h28e8bd6660f91c14E", scope: !5173, file: !5109, line: 215, type: !5176, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5178)
!5173 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5174, templateParams: !19, identifier: "fec1ec3d576a5e952b7fe28a5b1d9e70")
!5174 = !{!5175}
!5175 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5173, file: !2, baseType: !18, size: 64, align: 64)
!5176 = !DISubroutineType(types: !5177)
!5177 = !{!5173, !799}
!5178 = !{!5179}
!5179 = !DILocalVariable(name: "n", arg: 1, scope: !5172, file: !5109, line: 215, type: !799)
!5180 = !DILocation(line: 215, column: 36, scope: !5172)
!5181 = !DILocation(line: 216, column: 15, scope: !5172)
!5182 = !DILocation(line: 216, column: 9, scope: !5172)
!5183 = !DILocation(line: 217, column: 48, scope: !5172)
!5184 = !DILocation(line: 218, column: 48, scope: !5172)
!5185 = !DILocation(line: 219, column: 48, scope: !5172)
!5186 = !DILocation(line: 220, column: 48, scope: !5172)
!5187 = !DILocation(line: 222, column: 6, scope: !5172)
!5188 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h5eed97a797267a2fE", scope: !5173, file: !5109, line: 225, type: !5176, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5189)
!5189 = !{!5190}
!5190 = !DILocalVariable(name: "n", arg: 1, scope: !5188, file: !5109, line: 225, type: !799)
!5191 = !DILocation(line: 225, column: 37, scope: !5188)
!5192 = !DILocation(line: 226, column: 15, scope: !5188)
!5193 = !DILocation(line: 226, column: 9, scope: !5188)
!5194 = !DILocation(line: 227, column: 48, scope: !5188)
!5195 = !DILocation(line: 228, column: 48, scope: !5188)
!5196 = !DILocation(line: 229, column: 48, scope: !5188)
!5197 = !DILocation(line: 230, column: 48, scope: !5188)
!5198 = !DILocation(line: 232, column: 6, scope: !5188)
!5199 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h47f0aae88b0344e0E", scope: !789, file: !5109, line: 254, type: !5200, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5202)
!5200 = !DISubroutineType(types: !5201)
!5201 = !{!3187, !18}
!5202 = !{!5203}
!5203 = !DILocalVariable(name: "bits", arg: 1, scope: !5199, file: !5109, line: 254, type: !18)
!5204 = !DILocation(line: 254, column: 28, scope: !5199)
!5205 = !DILocation(line: 255, column: 9, scope: !5199)
!5206 = !DILocation(line: 260, column: 18, scope: !5199)
!5207 = !DILocation(line: 256, column: 26, scope: !5199)
!5208 = !DILocation(line: 256, column: 21, scope: !5199)
!5209 = !DILocation(line: 256, column: 52, scope: !5199)
!5210 = !DILocation(line: 257, column: 26, scope: !5199)
!5211 = !DILocation(line: 257, column: 21, scope: !5199)
!5212 = !DILocation(line: 257, column: 42, scope: !5199)
!5213 = !DILocation(line: 258, column: 26, scope: !5199)
!5214 = !DILocation(line: 258, column: 21, scope: !5199)
!5215 = !DILocation(line: 258, column: 45, scope: !5199)
!5216 = !DILocation(line: 259, column: 26, scope: !5199)
!5217 = !DILocation(line: 259, column: 21, scope: !5199)
!5218 = !DILocation(line: 259, column: 47, scope: !5199)
!5219 = !DILocation(line: 262, column: 6, scope: !5199)
!5220 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h1adf77394f98fdebE", scope: !789, file: !5109, line: 264, type: !5221, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5223)
!5221 = !DISubroutineType(types: !5222)
!5222 = !{!1308, !799}
!5223 = !{!5224, !5225}
!5224 = !DILocalVariable(name: "n", arg: 1, scope: !5220, file: !5109, line: 264, type: !799)
!5225 = !DILocalVariable(name: "lsb", scope: !5226, file: !5109, line: 265, type: !9, align: 8)
!5226 = distinct !DILexicalBlock(scope: !5220, file: !5109, line: 265, column: 9)
!5227 = !DILocation(line: 264, column: 24, scope: !5220)
!5228 = !DILocation(line: 265, column: 29, scope: !5220)
!5229 = !DILocation(line: 265, column: 25, scope: !5220)
!5230 = !DILocation(line: 265, column: 19, scope: !5220)
!5231 = !DILocation(line: 265, column: 13, scope: !5226)
!5232 = !DILocation(line: 266, column: 14, scope: !5226)
!5233 = !DILocation(line: 266, column: 9, scope: !5226)
!5234 = !DILocation(line: 267, column: 6, scope: !5220)
!5235 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h0af000c65fa319daE", scope: !781, file: !5109, line: 289, type: !5236, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5238)
!5236 = !DISubroutineType(types: !5237)
!5237 = !{!3156, !9}
!5238 = !{!5239}
!5239 = !DILocalVariable(name: "size", arg: 1, scope: !5235, file: !5109, line: 289, type: !9)
!5240 = !DILocation(line: 289, column: 22, scope: !5235)
!5241 = !DILocation(line: 290, column: 9, scope: !5235)
!5242 = !DILocation(line: 295, column: 18, scope: !5235)
!5243 = !DILocation(line: 291, column: 23, scope: !5235)
!5244 = !DILocation(line: 291, column: 18, scope: !5235)
!5245 = !DILocation(line: 291, column: 37, scope: !5235)
!5246 = !DILocation(line: 292, column: 23, scope: !5235)
!5247 = !DILocation(line: 292, column: 18, scope: !5235)
!5248 = !DILocation(line: 292, column: 37, scope: !5235)
!5249 = !DILocation(line: 293, column: 23, scope: !5235)
!5250 = !DILocation(line: 293, column: 18, scope: !5235)
!5251 = !DILocation(line: 293, column: 37, scope: !5235)
!5252 = !DILocation(line: 294, column: 23, scope: !5235)
!5253 = !DILocation(line: 294, column: 18, scope: !5235)
!5254 = !DILocation(line: 294, column: 37, scope: !5235)
!5255 = !DILocation(line: 297, column: 6, scope: !5235)
!5256 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h4ff841b0b1285108E", scope: !781, file: !5109, line: 300, type: !5257, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5259)
!5257 = !DISubroutineType(types: !5258)
!5258 = !{!3156, !18}
!5259 = !{!5260}
!5260 = !DILocalVariable(name: "bits", arg: 1, scope: !5256, file: !5109, line: 300, type: !18)
!5261 = !DILocation(line: 300, column: 28, scope: !5256)
!5262 = !DILocation(line: 301, column: 9, scope: !5256)
!5263 = !DILocation(line: 306, column: 18, scope: !5256)
!5264 = !DILocation(line: 302, column: 26, scope: !5256)
!5265 = !DILocation(line: 302, column: 21, scope: !5256)
!5266 = !DILocation(line: 302, column: 40, scope: !5256)
!5267 = !DILocation(line: 303, column: 26, scope: !5256)
!5268 = !DILocation(line: 303, column: 21, scope: !5256)
!5269 = !DILocation(line: 303, column: 40, scope: !5256)
!5270 = !DILocation(line: 304, column: 26, scope: !5256)
!5271 = !DILocation(line: 304, column: 21, scope: !5256)
!5272 = !DILocation(line: 304, column: 40, scope: !5256)
!5273 = !DILocation(line: 305, column: 26, scope: !5256)
!5274 = !DILocation(line: 305, column: 21, scope: !5256)
!5275 = !DILocation(line: 305, column: 40, scope: !5256)
!5276 = !DILocation(line: 308, column: 6, scope: !5256)
!5277 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h000047e11e880d89E", scope: !781, file: !5109, line: 310, type: !5221, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5278)
!5278 = !{!5279, !5280}
!5279 = !DILocalVariable(name: "n", arg: 1, scope: !5277, file: !5109, line: 310, type: !799)
!5280 = !DILocalVariable(name: "lsb", scope: !5281, file: !5109, line: 311, type: !9, align: 8)
!5281 = distinct !DILexicalBlock(scope: !5277, file: !5109, line: 311, column: 9)
!5282 = !DILocation(line: 310, column: 24, scope: !5277)
!5283 = !DILocation(line: 311, column: 29, scope: !5277)
!5284 = !DILocation(line: 311, column: 25, scope: !5277)
!5285 = !DILocation(line: 311, column: 19, scope: !5277)
!5286 = !DILocation(line: 311, column: 13, scope: !5281)
!5287 = !DILocation(line: 312, column: 14, scope: !5281)
!5288 = !DILocation(line: 312, column: 9, scope: !5281)
!5289 = !DILocation(line: 313, column: 6, scope: !5277)
!5290 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17hdccdfc939ab8c984E", scope: !5291, file: !5109, line: 326, type: !5292, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5297)
!5291 = !DINamespace(name: "{impl#5}", scope: !782)
!5292 = !DISubroutineType(types: !5293)
!5293 = !{!5294, !5173}
!5294 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !782, file: !2, size: 64, align: 64, elements: !5295, templateParams: !19, identifier: "bb4b51ef6ac647f6b55293935632c563")
!5295 = !{!5296}
!5296 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5294, file: !2, baseType: !18, size: 64, align: 64)
!5297 = !{!5298}
!5298 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5290, file: !5109, line: 326, type: !5173)
!5299 = !DILocation(line: 326, column: 13, scope: !5290)
!5300 = !DILocation(line: 327, column: 34, scope: !5290)
!5301 = !DILocation(line: 327, column: 9, scope: !5290)
!5302 = !DILocation(line: 328, column: 6, scope: !5290)
!5303 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17ha120771d46af4918E", scope: !5294, file: !5109, line: 332, type: !5304, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5306)
!5304 = !DISubroutineType(types: !5305)
!5305 = !{!18}
!5306 = !{!5307, !5309}
!5307 = !DILocalVariable(name: "field_valid_bits", scope: !5308, file: !5109, line: 333, type: !18, align: 8)
!5308 = distinct !DILexicalBlock(scope: !5303, file: !5109, line: 333, column: 9)
!5309 = !DILocalVariable(name: "flag_valid_bits", scope: !5310, file: !5109, line: 334, type: !18, align: 8)
!5310 = distinct !DILexicalBlock(scope: !5308, file: !5109, line: 334, column: 9)
!5311 = !DILocation(line: 333, column: 32, scope: !5303)
!5312 = !DILocation(line: 333, column: 13, scope: !5308)
!5313 = !DILocation(line: 334, column: 31, scope: !5308)
!5314 = !DILocation(line: 334, column: 13, scope: !5310)
!5315 = !DILocation(line: 335, column: 9, scope: !5310)
!5316 = !DILocation(line: 336, column: 6, scope: !5303)
!5317 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h89f1df17bf3f4f43E", scope: !5294, file: !5109, line: 350, type: !5318, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5320)
!5318 = !DISubroutineType(types: !5319)
!5319 = !{!5294, !18}
!5320 = !{!5321}
!5321 = !DILocalVariable(name: "bits", arg: 1, scope: !5317, file: !5109, line: 350, type: !18)
!5322 = !DILocation(line: 350, column: 37, scope: !5317)
!5323 = !DILocation(line: 352, column: 26, scope: !5317)
!5324 = !DILocation(line: 352, column: 19, scope: !5317)
!5325 = !DILocation(line: 351, column: 9, scope: !5317)
!5326 = !DILocation(line: 354, column: 6, scope: !5317)
!5327 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h52a89820e498a060E", scope: !5294, file: !5109, line: 407, type: !5328, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5331)
!5328 = !DISubroutineType(types: !5329)
!5329 = !{!789, !5330, !799}
!5330 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5294, size: 64, align: 64, dwarfAddressSpace: 0)
!5331 = !{!5332, !5333, !5334}
!5332 = !DILocalVariable(name: "self", arg: 1, scope: !5327, file: !5109, line: 407, type: !5330)
!5333 = !DILocalVariable(name: "n", arg: 2, scope: !5327, file: !5109, line: 407, type: !799)
!5334 = !DILocalVariable(name: "condition", scope: !5335, file: !5109, line: 408, type: !18, align: 8)
!5335 = distinct !DILexicalBlock(scope: !5327, file: !5109, line: 408, column: 9)
!5336 = !DILocation(line: 407, column: 22, scope: !5327)
!5337 = !DILocation(line: 407, column: 29, scope: !5327)
!5338 = !DILocation(line: 408, column: 44, scope: !5327)
!5339 = !DILocation(line: 408, column: 25, scope: !5327)
!5340 = !DILocation(line: 408, column: 13, scope: !5335)
!5341 = !DILocation(line: 409, column: 9, scope: !5335)
!5342 = !DILocation(line: 410, column: 6, scope: !5327)
!5343 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h24fd8fc1745f8ff9E", scope: !5294, file: !5109, line: 413, type: !5344, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5347)
!5344 = !DISubroutineType(types: !5345)
!5345 = !{null, !5346, !799, !789}
!5346 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5294, size: 64, align: 64, dwarfAddressSpace: 0)
!5347 = !{!5348, !5349, !5350}
!5348 = !DILocalVariable(name: "self", arg: 1, scope: !5343, file: !5109, line: 413, type: !5346)
!5349 = !DILocalVariable(name: "n", arg: 2, scope: !5343, file: !5109, line: 413, type: !799)
!5350 = !DILocalVariable(name: "condition", arg: 3, scope: !5343, file: !5109, line: 413, type: !789)
!5351 = !DILocation(line: 413, column: 26, scope: !5343)
!5352 = !DILocation(line: 413, column: 37, scope: !5343)
!5353 = !DILocation(line: 413, column: 68, scope: !5343)
!5354 = !DILocation(line: 415, column: 23, scope: !5343)
!5355 = !DILocation(line: 415, column: 58, scope: !5343)
!5356 = !DILocation(line: 414, column: 9, scope: !5343)
!5357 = !DILocation(line: 416, column: 6, scope: !5343)
!5358 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17hab037a81f5c400d4E", scope: !5294, file: !5109, line: 419, type: !5359, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5361)
!5359 = !DISubroutineType(types: !5360)
!5360 = !{!781, !5330, !799}
!5361 = !{!5362, !5363, !5364}
!5362 = !DILocalVariable(name: "self", arg: 1, scope: !5358, file: !5109, line: 419, type: !5330)
!5363 = !DILocalVariable(name: "n", arg: 2, scope: !5358, file: !5109, line: 419, type: !799)
!5364 = !DILocalVariable(name: "size", scope: !5365, file: !5109, line: 420, type: !18, align: 8)
!5365 = distinct !DILexicalBlock(scope: !5358, file: !5109, line: 420, column: 9)
!5366 = !DILocation(line: 419, column: 17, scope: !5358)
!5367 = !DILocation(line: 419, column: 24, scope: !5358)
!5368 = !DILocation(line: 420, column: 39, scope: !5358)
!5369 = !DILocation(line: 420, column: 20, scope: !5358)
!5370 = !DILocation(line: 420, column: 13, scope: !5365)
!5371 = !DILocation(line: 421, column: 9, scope: !5365)
!5372 = !DILocation(line: 422, column: 6, scope: !5358)
!5373 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17hdbca5abdc0946480E", scope: !5294, file: !5109, line: 425, type: !5374, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5376)
!5374 = !DISubroutineType(types: !5375)
!5375 = !{null, !5346, !799, !781}
!5376 = !{!5377, !5378, !5379}
!5377 = !DILocalVariable(name: "self", arg: 1, scope: !5373, file: !5109, line: 425, type: !5346)
!5378 = !DILocalVariable(name: "n", arg: 2, scope: !5373, file: !5109, line: 425, type: !799)
!5379 = !DILocalVariable(name: "size", arg: 3, scope: !5373, file: !5109, line: 425, type: !781)
!5380 = !DILocation(line: 425, column: 21, scope: !5373)
!5381 = !DILocation(line: 425, column: 32, scope: !5373)
!5382 = !DILocation(line: 425, column: 63, scope: !5373)
!5383 = !DILocation(line: 427, column: 23, scope: !5373)
!5384 = !DILocation(line: 427, column: 53, scope: !5373)
!5385 = !DILocation(line: 426, column: 9, scope: !5373)
!5386 = !DILocation(line: 428, column: 6, scope: !5373)
!5387 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17h83f23d26cf519b80E", scope: !5046, file: !5388, line: 88, type: !5389, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5391)
!5388 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5389 = !DISubroutineType(types: !5390)
!5390 = !{!34, !5046}
!5391 = !{!5392}
!5392 = !DILocalVariable(name: "self", arg: 1, scope: !5387, file: !5388, line: 88, type: !5046)
!5393 = !DILocation(line: 88, column: 18, scope: !5387)
!5394 = !DILocation(line: 89, column: 9, scope: !5387)
!5395 = !DILocation(line: 90, column: 6, scope: !5387)
!5396 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17ha24d4df91985562bE", scope: !5046, file: !5388, line: 94, type: !5397, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5399)
!5397 = !DISubroutineType(types: !5398)
!5398 = !{!259, !5046}
!5399 = !{!5400}
!5400 = !DILocalVariable(name: "self", arg: 1, scope: !5396, file: !5388, line: 94, type: !5046)
!5401 = !DILocation(line: 94, column: 16, scope: !5396)
!5402 = !DILocation(line: 95, column: 50, scope: !5396)
!5403 = !DILocation(line: 95, column: 34, scope: !5396)
!5404 = !DILocation(line: 95, column: 9, scope: !5396)
!5405 = !DILocation(line: 96, column: 6, scope: !5396)
!5406 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h8afc73eb433bd7a8E", scope: !5407, file: !5388, line: 106, type: !5408, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5411)
!5407 = !DINamespace(name: "{impl#1}", scope: !5047)
!5408 = !DISubroutineType(types: !5409)
!5409 = !{!192, !5410, !210}
!5410 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !5046, size: 64, align: 64, dwarfAddressSpace: 0)
!5411 = !{!5412, !5413, !5414}
!5412 = !DILocalVariable(name: "self", arg: 1, scope: !5406, file: !5388, line: 106, type: !5410)
!5413 = !DILocalVariable(name: "f", arg: 2, scope: !5406, file: !5388, line: 106, type: !210)
!5414 = !DILocalVariable(name: "s", scope: !5415, file: !5388, line: 107, type: !5416, align: 8)
!5415 = distinct !DILexicalBlock(scope: !5406, file: !5388, line: 107, column: 9)
!5416 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1632, file: !2, size: 128, align: 64, elements: !5417, templateParams: !19, identifier: "e735282d0012fab24071e35b1ed030b")
!5417 = !{!5418, !5419, !5420}
!5418 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5416, file: !2, baseType: !210, size: 64, align: 64)
!5419 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5416, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!5420 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5416, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!5421 = !DILocation(line: 106, column: 12, scope: !5406)
!5422 = !DILocation(line: 106, column: 19, scope: !5406)
!5423 = !DILocation(line: 107, column: 13, scope: !5415)
!5424 = !DILocation(line: 107, column: 21, scope: !5406)
!5425 = !DILocation(line: 108, column: 27, scope: !5415)
!5426 = !DILocation(line: 108, column: 9, scope: !5415)
!5427 = !DILocation(line: 109, column: 25, scope: !5415)
!5428 = !DILocation(line: 109, column: 9, scope: !5415)
!5429 = !DILocation(line: 110, column: 9, scope: !5415)
!5430 = !DILocation(line: 111, column: 6, scope: !5406)
!5431 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17he3b042214b360cd9E", scope: !5433, file: !5432, line: 177, type: !5438, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5445)
!5432 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5433 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5434, file: !2, size: 576, align: 64, elements: !5435, templateParams: !19, identifier: "eab66b0a1a4cdf93e6b5f9b78e8ba9ac")
!5434 = !DINamespace(name: "gdt", scope: !31)
!5435 = !{!5436, !5437}
!5436 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5433, file: !2, baseType: !418, size: 512, align: 64)
!5437 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5433, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5438 = !DISubroutineType(types: !5439)
!5439 = !{!5440, !5444}
!5440 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !31, file: !2, size: 80, align: 16, elements: !5441, templateParams: !19, identifier: "731633a4bf99d247647305c93b0b52a4")
!5441 = !{!5442, !5443}
!5442 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5440, file: !2, baseType: !34, size: 16, align: 16)
!5443 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5440, file: !2, baseType: !13, size: 64, align: 64, offset: 16)
!5444 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5433, size: 64, align: 64, dwarfAddressSpace: 0)
!5445 = !{!5446}
!5446 = !DILocalVariable(name: "self", arg: 1, scope: !5431, file: !5432, line: 177, type: !5444)
!5447 = !DILocation(line: 177, column: 16, scope: !5431)
!5448 = !DILocation(line: 472, column: 25, scope: !2911, inlinedAt: !5449)
!5449 = distinct !DILocation(line: 180, column: 40, scope: !5431)
!5450 = !DILocation(line: 180, column: 40, scope: !5431)
!5451 = !DILocation(line: 180, column: 19, scope: !5431)
!5452 = !DILocation(line: 181, column: 21, scope: !5431)
!5453 = !DILocation(line: 181, column: 20, scope: !5431)
!5454 = !DILocation(line: 179, column: 9, scope: !5431)
!5455 = !DILocation(line: 183, column: 6, scope: !5431)
!5456 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h9aeafa31950ee9bcE", scope: !5458, file: !5457, line: 482, type: !5486, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5489)
!5457 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5458 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !30, file: !2, size: 32768, align: 128, elements: !5459, templateParams: !19, identifier: "f010f92fbab21b08e3d0726860a4f0ff")
!5459 = !{!5460, !5461, !5462, !5463, !5464, !5465, !5466, !5467, !5468, !5469, !5470, !5471, !5472, !5473, !5474, !5475, !5476, !5477, !5478, !5479, !5480, !5481, !5482, !5483, !5484, !5485}
!5460 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5458, file: !2, baseType: !29, size: 128, align: 32)
!5461 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 128)
!5462 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 256)
!5463 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 384)
!5464 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 512)
!5465 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 640)
!5466 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 768)
!5467 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 896)
!5468 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5458, file: !2, baseType: !446, size: 128, align: 32, offset: 1024)
!5469 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 1152)
!5470 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 1280)
!5471 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 1408)
!5472 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 1536)
!5473 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 1664)
!5474 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5458, file: !2, baseType: !497, size: 128, align: 32, offset: 1792)
!5475 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 1920)
!5476 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 2048)
!5477 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 2176)
!5478 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5458, file: !2, baseType: !525, size: 128, align: 32, offset: 2304)
!5479 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 2432)
!5480 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 2560)
!5481 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5458, file: !2, baseType: !550, size: 1024, align: 32, offset: 2688)
!5482 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 3712)
!5483 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5458, file: !2, baseType: !472, size: 128, align: 32, offset: 3840)
!5484 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5458, file: !2, baseType: !29, size: 128, align: 32, offset: 3968)
!5485 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5458, file: !2, baseType: !560, size: 28672, align: 32, offset: 4096)
!5486 = !DISubroutineType(types: !5487)
!5487 = !{!5440, !5488}
!5488 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5458, size: 64, align: 64, dwarfAddressSpace: 0)
!5489 = !{!5490}
!5490 = !DILocalVariable(name: "self", arg: 1, scope: !5456, file: !5457, line: 482, type: !5488)
!5491 = !DILocation(line: 482, column: 16, scope: !5456)
!5492 = !DILocation(line: 485, column: 33, scope: !5456)
!5493 = !DILocation(line: 485, column: 19, scope: !5456)
!5494 = !DILocation(line: 486, column: 20, scope: !5456)
!5495 = !DILocation(line: 484, column: 9, scope: !5456)
!5496 = !DILocation(line: 488, column: 6, scope: !5456)
!5497 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0d7b6085415d3815E", scope: !5498, file: !5457, line: 617, type: !5499, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !456, retainedNodes: !5502)
!5498 = !DINamespace(name: "{impl#3}", scope: !30)
!5499 = !DISubroutineType(types: !5500)
!5500 = !{!192, !5501, !210}
!5501 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!5502 = !{!5503, !5504}
!5503 = !DILocalVariable(name: "self", arg: 1, scope: !5497, file: !5457, line: 617, type: !5501)
!5504 = !DILocalVariable(name: "f", arg: 2, scope: !5497, file: !5457, line: 617, type: !210)
!5505 = !DILocation(line: 617, column: 12, scope: !5497)
!5506 = !DILocation(line: 617, column: 19, scope: !5497)
!5507 = !DILocation(line: 618, column: 9, scope: !5497)
!5508 = !DILocation(line: 619, column: 59, scope: !5497)
!5509 = !DILocation(line: 619, column: 37, scope: !5497)
!5510 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5511)
!5511 = distinct !DILocation(line: 619, column: 37, scope: !5497)
!5512 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5511)
!5513 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5511)
!5514 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5511)
!5515 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5511)
!5516 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5511)
!5517 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5511)
!5518 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5511)
!5519 = !DILocation(line: 620, column: 36, scope: !5497)
!5520 = !DILocation(line: 621, column: 31, scope: !5497)
!5521 = !DILocation(line: 623, column: 6, scope: !5497)
!5522 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c7273001e1ab8faE", scope: !5498, file: !5457, line: 617, type: !5523, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !507, retainedNodes: !5526)
!5523 = !DISubroutineType(types: !5524)
!5524 = !{!192, !5525, !210}
!5525 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!5526 = !{!5527, !5528}
!5527 = !DILocalVariable(name: "self", arg: 1, scope: !5522, file: !5457, line: 617, type: !5525)
!5528 = !DILocalVariable(name: "f", arg: 2, scope: !5522, file: !5457, line: 617, type: !210)
!5529 = !DILocation(line: 617, column: 12, scope: !5522)
!5530 = !DILocation(line: 617, column: 19, scope: !5522)
!5531 = !DILocation(line: 618, column: 9, scope: !5522)
!5532 = !DILocation(line: 619, column: 59, scope: !5522)
!5533 = !DILocation(line: 619, column: 37, scope: !5522)
!5534 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5535)
!5535 = distinct !DILocation(line: 619, column: 37, scope: !5522)
!5536 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5535)
!5537 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5535)
!5538 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5535)
!5539 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5535)
!5540 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5535)
!5541 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5535)
!5542 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5535)
!5543 = !DILocation(line: 620, column: 36, scope: !5522)
!5544 = !DILocation(line: 621, column: 31, scope: !5522)
!5545 = !DILocation(line: 623, column: 6, scope: !5522)
!5546 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h62ba1cee3713ed40E", scope: !5498, file: !5457, line: 617, type: !5547, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !535, retainedNodes: !5550)
!5547 = !DISubroutineType(types: !5548)
!5548 = !{!192, !5549, !210}
!5549 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!5550 = !{!5551, !5552}
!5551 = !DILocalVariable(name: "self", arg: 1, scope: !5546, file: !5457, line: 617, type: !5549)
!5552 = !DILocalVariable(name: "f", arg: 2, scope: !5546, file: !5457, line: 617, type: !210)
!5553 = !DILocation(line: 617, column: 12, scope: !5546)
!5554 = !DILocation(line: 617, column: 19, scope: !5546)
!5555 = !DILocation(line: 618, column: 9, scope: !5546)
!5556 = !DILocation(line: 619, column: 59, scope: !5546)
!5557 = !DILocation(line: 619, column: 37, scope: !5546)
!5558 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5559)
!5559 = distinct !DILocation(line: 619, column: 37, scope: !5546)
!5560 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5559)
!5561 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5559)
!5562 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5559)
!5563 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5559)
!5564 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5559)
!5565 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5559)
!5566 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5559)
!5567 = !DILocation(line: 620, column: 36, scope: !5546)
!5568 = !DILocation(line: 621, column: 31, scope: !5546)
!5569 = !DILocation(line: 623, column: 6, scope: !5546)
!5570 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hca6e13c4f8d171f2E", scope: !5498, file: !5457, line: 617, type: !5571, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !48, retainedNodes: !5573)
!5571 = !DISubroutineType(types: !5572)
!5572 = !{!192, !28, !210}
!5573 = !{!5574, !5575}
!5574 = !DILocalVariable(name: "self", arg: 1, scope: !5570, file: !5457, line: 617, type: !28)
!5575 = !DILocalVariable(name: "f", arg: 2, scope: !5570, file: !5457, line: 617, type: !210)
!5576 = !DILocation(line: 617, column: 12, scope: !5570)
!5577 = !DILocation(line: 617, column: 19, scope: !5570)
!5578 = !DILocation(line: 618, column: 9, scope: !5570)
!5579 = !DILocation(line: 619, column: 59, scope: !5570)
!5580 = !DILocation(line: 619, column: 37, scope: !5570)
!5581 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5582)
!5582 = distinct !DILocation(line: 619, column: 37, scope: !5570)
!5583 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5582)
!5584 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5582)
!5585 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5582)
!5586 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5582)
!5587 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5582)
!5588 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5582)
!5589 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5582)
!5590 = !DILocation(line: 620, column: 36, scope: !5570)
!5591 = !DILocation(line: 621, column: 31, scope: !5570)
!5592 = !DILocation(line: 623, column: 6, scope: !5570)
!5593 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9e5119d9567d205E", scope: !5498, file: !5457, line: 617, type: !5594, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !482, retainedNodes: !5597)
!5594 = !DISubroutineType(types: !5595)
!5595 = !{!192, !5596, !210}
!5596 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!5597 = !{!5598, !5599}
!5598 = !DILocalVariable(name: "self", arg: 1, scope: !5593, file: !5457, line: 617, type: !5596)
!5599 = !DILocalVariable(name: "f", arg: 2, scope: !5593, file: !5457, line: 617, type: !210)
!5600 = !DILocation(line: 617, column: 12, scope: !5593)
!5601 = !DILocation(line: 617, column: 19, scope: !5593)
!5602 = !DILocation(line: 618, column: 9, scope: !5593)
!5603 = !DILocation(line: 619, column: 59, scope: !5593)
!5604 = !DILocation(line: 619, column: 37, scope: !5593)
!5605 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5606)
!5606 = distinct !DILocation(line: 619, column: 37, scope: !5593)
!5607 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5606)
!5608 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5606)
!5609 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5606)
!5610 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5606)
!5611 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5606)
!5612 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5606)
!5613 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5606)
!5614 = !DILocation(line: 620, column: 36, scope: !5593)
!5615 = !DILocation(line: 621, column: 31, scope: !5593)
!5616 = !DILocation(line: 623, column: 6, scope: !5593)
!5617 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h0e99bd2e16b358e3E", scope: !29, file: !5457, line: 738, type: !5618, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !63, retainedNodes: !5620)
!5618 = !DISubroutineType(types: !5619)
!5619 = !{!13, !28}
!5620 = !{!5621, !5622}
!5621 = !DILocalVariable(name: "self", arg: 1, scope: !5617, file: !5457, line: 738, type: !28)
!5622 = !DILocalVariable(name: "addr", scope: !5623, file: !5457, line: 739, type: !18, align: 8)
!5623 = distinct !DILexicalBlock(scope: !5617, file: !5457, line: 739, column: 9)
!5624 = !DILocation(line: 738, column: 25, scope: !5617)
!5625 = !DILocation(line: 739, column: 20, scope: !5617)
!5626 = !DILocation(line: 740, column: 16, scope: !5617)
!5627 = !DILocation(line: 740, column: 15, scope: !5617)
!5628 = !DILocation(line: 741, column: 16, scope: !5617)
!5629 = !DILocation(line: 741, column: 15, scope: !5617)
!5630 = !DILocation(line: 739, column: 13, scope: !5623)
!5631 = !DILocation(line: 744, column: 9, scope: !5623)
!5632 = !DILocation(line: 745, column: 6, scope: !5617)
!5633 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h1adc469917c9bf80E", scope: !446, file: !5457, line: 738, type: !5634, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !462, retainedNodes: !5636)
!5634 = !DISubroutineType(types: !5635)
!5635 = !{!13, !5501}
!5636 = !{!5637, !5638}
!5637 = !DILocalVariable(name: "self", arg: 1, scope: !5633, file: !5457, line: 738, type: !5501)
!5638 = !DILocalVariable(name: "addr", scope: !5639, file: !5457, line: 739, type: !18, align: 8)
!5639 = distinct !DILexicalBlock(scope: !5633, file: !5457, line: 739, column: 9)
!5640 = !DILocation(line: 738, column: 25, scope: !5633)
!5641 = !DILocation(line: 739, column: 20, scope: !5633)
!5642 = !DILocation(line: 740, column: 16, scope: !5633)
!5643 = !DILocation(line: 740, column: 15, scope: !5633)
!5644 = !DILocation(line: 741, column: 16, scope: !5633)
!5645 = !DILocation(line: 741, column: 15, scope: !5633)
!5646 = !DILocation(line: 739, column: 13, scope: !5639)
!5647 = !DILocation(line: 744, column: 9, scope: !5639)
!5648 = !DILocation(line: 745, column: 6, scope: !5633)
!5649 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h5d8b63a4d8f200c1E", scope: !472, file: !5457, line: 738, type: !5650, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !487, retainedNodes: !5652)
!5650 = !DISubroutineType(types: !5651)
!5651 = !{!13, !5596}
!5652 = !{!5653, !5654}
!5653 = !DILocalVariable(name: "self", arg: 1, scope: !5649, file: !5457, line: 738, type: !5596)
!5654 = !DILocalVariable(name: "addr", scope: !5655, file: !5457, line: 739, type: !18, align: 8)
!5655 = distinct !DILexicalBlock(scope: !5649, file: !5457, line: 739, column: 9)
!5656 = !DILocation(line: 738, column: 25, scope: !5649)
!5657 = !DILocation(line: 739, column: 20, scope: !5649)
!5658 = !DILocation(line: 740, column: 16, scope: !5649)
!5659 = !DILocation(line: 740, column: 15, scope: !5649)
!5660 = !DILocation(line: 741, column: 16, scope: !5649)
!5661 = !DILocation(line: 741, column: 15, scope: !5649)
!5662 = !DILocation(line: 739, column: 13, scope: !5655)
!5663 = !DILocation(line: 744, column: 9, scope: !5655)
!5664 = !DILocation(line: 745, column: 6, scope: !5649)
!5665 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc73dfee0744fc18cE", scope: !525, file: !5457, line: 738, type: !5666, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !540, retainedNodes: !5668)
!5666 = !DISubroutineType(types: !5667)
!5667 = !{!13, !5549}
!5668 = !{!5669, !5670}
!5669 = !DILocalVariable(name: "self", arg: 1, scope: !5665, file: !5457, line: 738, type: !5549)
!5670 = !DILocalVariable(name: "addr", scope: !5671, file: !5457, line: 739, type: !18, align: 8)
!5671 = distinct !DILexicalBlock(scope: !5665, file: !5457, line: 739, column: 9)
!5672 = !DILocation(line: 738, column: 25, scope: !5665)
!5673 = !DILocation(line: 739, column: 20, scope: !5665)
!5674 = !DILocation(line: 740, column: 16, scope: !5665)
!5675 = !DILocation(line: 740, column: 15, scope: !5665)
!5676 = !DILocation(line: 741, column: 16, scope: !5665)
!5677 = !DILocation(line: 741, column: 15, scope: !5665)
!5678 = !DILocation(line: 739, column: 13, scope: !5671)
!5679 = !DILocation(line: 744, column: 9, scope: !5671)
!5680 = !DILocation(line: 745, column: 6, scope: !5665)
!5681 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd2326945126b1d06E", scope: !497, file: !5457, line: 738, type: !5682, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !515, retainedNodes: !5684)
!5682 = !DISubroutineType(types: !5683)
!5683 = !{!13, !5525}
!5684 = !{!5685, !5686}
!5685 = !DILocalVariable(name: "self", arg: 1, scope: !5681, file: !5457, line: 738, type: !5525)
!5686 = !DILocalVariable(name: "addr", scope: !5687, file: !5457, line: 739, type: !18, align: 8)
!5687 = distinct !DILexicalBlock(scope: !5681, file: !5457, line: 739, column: 9)
!5688 = !DILocation(line: 738, column: 25, scope: !5681)
!5689 = !DILocation(line: 739, column: 20, scope: !5681)
!5690 = !DILocation(line: 740, column: 16, scope: !5681)
!5691 = !DILocation(line: 740, column: 15, scope: !5681)
!5692 = !DILocation(line: 741, column: 16, scope: !5681)
!5693 = !DILocation(line: 741, column: 15, scope: !5681)
!5694 = !DILocation(line: 739, column: 13, scope: !5687)
!5695 = !DILocation(line: 744, column: 9, scope: !5687)
!5696 = !DILocation(line: 745, column: 6, scope: !5681)
!5697 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h84ce0c35b08d0180E", scope: !5698, file: !5457, line: 783, type: !5699, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5702)
!5698 = !DINamespace(name: "{impl#6}", scope: !30)
!5699 = !DISubroutineType(types: !5700)
!5700 = !{!192, !5701, !210}
!5701 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!5702 = !{!5703, !5704}
!5703 = !DILocalVariable(name: "self", arg: 1, scope: !5697, file: !5457, line: 783, type: !5701)
!5704 = !DILocalVariable(name: "f", arg: 2, scope: !5697, file: !5457, line: 783, type: !210)
!5705 = !DILocation(line: 783, column: 12, scope: !5697)
!5706 = !DILocation(line: 783, column: 19, scope: !5697)
!5707 = !DILocation(line: 784, column: 9, scope: !5697)
!5708 = !DILocation(line: 785, column: 21, scope: !5697)
!5709 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5710)
!5710 = distinct !DILocation(line: 785, column: 21, scope: !5697)
!5711 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5710)
!5712 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5710)
!5713 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5710)
!5714 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5710)
!5715 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5710)
!5716 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5710)
!5717 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5710)
!5718 = !DILocation(line: 787, column: 6, scope: !5697)
!5719 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdccb286b7de19e2E", scope: !299, file: !5457, line: 912, type: !5720, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5723)
!5720 = !DISubroutineType(types: !5721)
!5721 = !{!192, !5722, !210}
!5722 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !56, size: 64, align: 64, dwarfAddressSpace: 0)
!5723 = !{!5724, !5725, !5726}
!5724 = !DILocalVariable(name: "self", arg: 1, scope: !5719, file: !5457, line: 912, type: !5722)
!5725 = !DILocalVariable(name: "f", arg: 2, scope: !5719, file: !5457, line: 912, type: !210)
!5726 = !DILocalVariable(name: "s", scope: !5727, file: !5457, line: 920, type: !5416, align: 8)
!5727 = distinct !DILexicalBlock(scope: !5719, file: !5457, line: 920, column: 9)
!5728 = !DILocation(line: 912, column: 12, scope: !5719)
!5729 = !DILocation(line: 912, column: 19, scope: !5719)
!5730 = !DILocation(line: 920, column: 13, scope: !5727)
!5731 = !DILocation(line: 920, column: 21, scope: !5719)
!5732 = !DILocation(line: 921, column: 9, scope: !5727)
!5733 = !DILocation(line: 922, column: 33, scope: !5727)
!5734 = !DILocation(line: 922, column: 9, scope: !5727)
!5735 = !DILocation(line: 923, column: 35, scope: !5727)
!5736 = !DILocation(line: 923, column: 31, scope: !5727)
!5737 = !DILocation(line: 923, column: 9, scope: !5727)
!5738 = !DILocation(line: 924, column: 34, scope: !5727)
!5739 = !DILocation(line: 924, column: 9, scope: !5727)
!5740 = !DILocation(line: 925, column: 34, scope: !5727)
!5741 = !DILocation(line: 925, column: 9, scope: !5727)
!5742 = !DILocation(line: 926, column: 9, scope: !5727)
!5743 = !DILocation(line: 927, column: 6, scope: !5719)
!5744 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17hf77e619977a9b942E", scope: !5745, file: !5457, line: 915, type: !5746, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5749)
!5745 = !DINamespace(name: "{impl#0}", scope: !298)
!5746 = !DISubroutineType(types: !5747)
!5747 = !{!192, !5748, !210}
!5748 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!5749 = !{!5750, !5751}
!5750 = !DILocalVariable(name: "self", arg: 1, scope: !5744, file: !5457, line: 915, type: !5748)
!5751 = !DILocalVariable(name: "f", arg: 2, scope: !5744, file: !5457, line: 915, type: !210)
!5752 = !DILocation(line: 915, column: 20, scope: !5744)
!5753 = !DILocation(line: 915, column: 27, scope: !5744)
!5754 = !DILocation(line: 916, column: 17, scope: !5744)
!5755 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5756)
!5756 = distinct !DILocation(line: 916, column: 17, scope: !5744)
!5757 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5756)
!5758 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5756)
!5759 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5756)
!5760 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5756)
!5761 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5756)
!5762 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5756)
!5763 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5756)
!5764 = !DILocation(line: 917, column: 14, scope: !5744)
!5765 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h603f49eb8ad53b72E", scope: !5766, file: !5457, line: 986, type: !5769, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5784)
!5766 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !30, file: !2, size: 64, align: 64, elements: !5767, templateParams: !19, identifier: "557f6b57d5f850b48e9f302458e24e74")
!5767 = !{!5768}
!5768 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5766, file: !2, baseType: !18, size: 64, align: 64)
!5769 = !DISubroutineType(types: !5770)
!5770 = !{!5771, !18}
!5771 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5772, templateParams: !19, identifier: "56b8f8a1db09591521d86be4531178c9")
!5772 = !{!5773}
!5773 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5771, file: !2, size: 128, align: 64, elements: !5774, templateParams: !19, identifier: "5989f6dc39ffd08a9d6e7b0b97019db4", discriminator: !5783)
!5774 = !{!5775, !5779}
!5775 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5773, file: !2, baseType: !5776, size: 128, align: 64, extraData: i64 0)
!5776 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5771, file: !2, size: 128, align: 64, elements: !19, templateParams: !5777, identifier: "e129a665bd32e1d17b19e49967e94ccf")
!5777 = !{!5778}
!5778 = !DITemplateTypeParameter(name: "T", type: !5766)
!5779 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5773, file: !2, baseType: !5780, size: 128, align: 64, extraData: i64 1)
!5780 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5771, file: !2, size: 128, align: 64, elements: !5781, templateParams: !5777, identifier: "1e03deb10ed426458acdc4211a4ec72d")
!5781 = !{!5782}
!5782 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5780, file: !2, baseType: !5766, size: 64, align: 64, offset: 64)
!5783 = !DIDerivedType(tag: DW_TAG_member, scope: !5771, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!5784 = !{!5785}
!5785 = !DILocalVariable(name: "value", arg: 1, scope: !5765, file: !5457, line: 986, type: !18)
!5786 = !DILocation(line: 986, column: 22, scope: !5765)
!5787 = !DILocation(line: 987, column: 12, scope: !5765)
!5788 = !DILocation(line: 990, column: 18, scope: !5765)
!5789 = !DILocation(line: 990, column: 13, scope: !5765)
!5790 = !DILocation(line: 987, column: 9, scope: !5765)
!5791 = !DILocation(line: 988, column: 13, scope: !5765)
!5792 = !DILocation(line: 992, column: 6, scope: !5765)
!5793 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h89c288122d790107E", scope: !5766, file: !5457, line: 995, type: !5794, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5796)
!5794 = !DISubroutineType(types: !5795)
!5795 = !{!5766, !18}
!5796 = !{!5797}
!5797 = !DILocalVariable(name: "value", arg: 1, scope: !5793, file: !5457, line: 995, type: !18)
!5798 = !DILocation(line: 995, column: 31, scope: !5793)
!5799 = !DILocation(line: 997, column: 20, scope: !5793)
!5800 = !DILocation(line: 996, column: 9, scope: !5793)
!5801 = !DILocation(line: 999, column: 6, scope: !5793)
!5802 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h0332797eca37dc19E", scope: !5766, file: !5457, line: 1003, type: !5803, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5806)
!5803 = !DISubroutineType(types: !5804)
!5804 = !{!310, !5805}
!5805 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5766, size: 64, align: 64, dwarfAddressSpace: 0)
!5806 = !{!5807}
!5807 = !DILocalVariable(name: "self", arg: 1, scope: !5802, file: !5457, line: 1003, type: !5805)
!5808 = !DILocation(line: 1003, column: 21, scope: !5802)
!5809 = !DILocation(line: 1004, column: 9, scope: !5802)
!5810 = !DILocation(line: 1005, column: 6, scope: !5802)
!5811 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17hb1ff1a4a7e6e4ebdE", scope: !5766, file: !5457, line: 1008, type: !5812, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5814)
!5812 = !DISubroutineType(types: !5813)
!5813 = !{!319, !5805}
!5814 = !{!5815}
!5815 = !DILocalVariable(name: "self", arg: 1, scope: !5811, file: !5457, line: 1008, type: !5805)
!5816 = !DILocation(line: 1008, column: 29, scope: !5811)
!5817 = !DILocation(line: 1009, column: 35, scope: !5811)
!5818 = !DILocation(line: 1009, column: 15, scope: !5811)
!5819 = !DILocation(line: 1009, column: 9, scope: !5811)
!5820 = !DILocation(line: 1014, column: 18, scope: !5811)
!5821 = !DILocation(line: 1010, column: 21, scope: !5811)
!5822 = !DILocation(line: 1011, column: 21, scope: !5811)
!5823 = !DILocation(line: 1012, column: 21, scope: !5811)
!5824 = !DILocation(line: 1013, column: 21, scope: !5811)
!5825 = !DILocation(line: 1016, column: 6, scope: !5811)
!5826 = !{i8 0, i8 3}
!5827 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17h1352f141635031b5E", scope: !5766, file: !5457, line: 1019, type: !5828, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5830)
!5828 = !DISubroutineType(types: !5829)
!5829 = !{!18, !5805}
!5830 = !{!5831}
!5831 = !DILocalVariable(name: "self", arg: 1, scope: !5827, file: !5457, line: 1019, type: !5805)
!5832 = !DILocation(line: 1019, column: 18, scope: !5827)
!5833 = !DILocation(line: 1020, column: 29, scope: !5827)
!5834 = !DILocation(line: 1020, column: 9, scope: !5827)
!5835 = !DILocation(line: 1021, column: 6, scope: !5827)
!5836 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h31089a0d58c25dc9E", scope: !5766, file: !5457, line: 1024, type: !5803, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5837)
!5837 = !{!5838}
!5838 = !DILocalVariable(name: "self", arg: 1, scope: !5836, file: !5457, line: 1024, type: !5805)
!5839 = !DILocation(line: 1024, column: 20, scope: !5836)
!5840 = !DILocation(line: 1025, column: 9, scope: !5836)
!5841 = !DILocation(line: 1026, column: 6, scope: !5836)
!5842 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h2e05b724001c6b8cE", scope: !5843, file: !5457, line: 1030, type: !5844, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !5846)
!5843 = !DINamespace(name: "{impl#13}", scope: !30)
!5844 = !DISubroutineType(types: !5845)
!5845 = !{!192, !5805, !210}
!5846 = !{!5847, !5848, !5849}
!5847 = !DILocalVariable(name: "self", arg: 1, scope: !5842, file: !5457, line: 1030, type: !5805)
!5848 = !DILocalVariable(name: "f", arg: 2, scope: !5842, file: !5457, line: 1030, type: !210)
!5849 = !DILocalVariable(name: "s", scope: !5850, file: !5457, line: 1031, type: !5416, align: 8)
!5850 = distinct !DILexicalBlock(scope: !5842, file: !5457, line: 1031, column: 9)
!5851 = !DILocation(line: 1030, column: 12, scope: !5842)
!5852 = !DILocation(line: 1030, column: 19, scope: !5842)
!5853 = !DILocation(line: 1031, column: 13, scope: !5850)
!5854 = !DILocation(line: 1031, column: 21, scope: !5842)
!5855 = !DILocation(line: 1032, column: 30, scope: !5850)
!5856 = !DILocation(line: 1032, column: 9, scope: !5850)
!5857 = !DILocation(line: 1033, column: 38, scope: !5850)
!5858 = !DILocation(line: 1033, column: 9, scope: !5850)
!5859 = !DILocation(line: 1034, column: 27, scope: !5850)
!5860 = !DILocation(line: 1034, column: 9, scope: !5850)
!5861 = !DILocation(line: 1035, column: 9, scope: !5850)
!5862 = !DILocation(line: 1036, column: 6, scope: !5842)
!5863 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h5ead8b560dead178E", scope: !698, file: !5864, line: 24, type: !5865, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5867)
!5864 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5865 = !DISubroutineType(types: !5866)
!5866 = !{!3493, !355}
!5867 = !{!5868}
!5868 = !DILocalVariable(name: "address", arg: 1, scope: !5863, file: !5864, line: 24, type: !355)
!5869 = !DILocation(line: 24, column: 31, scope: !5863)
!5870 = !DILocation(line: 25, column: 13, scope: !5863)
!5871 = !DILocation(line: 25, column: 12, scope: !5863)
!5872 = !DILocation(line: 30, column: 21, scope: !5863)
!5873 = !DILocation(line: 30, column: 9, scope: !5863)
!5874 = !DILocation(line: 31, column: 6, scope: !5863)
!5875 = !DILocation(line: 26, column: 20, scope: !5863)
!5876 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7214559f821962c0E", scope: !664, file: !5864, line: 24, type: !5877, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5879)
!5877 = !DISubroutineType(types: !5878)
!5878 = !{!3697, !355}
!5879 = !{!5880}
!5880 = !DILocalVariable(name: "address", arg: 1, scope: !5876, file: !5864, line: 24, type: !355)
!5881 = !DILocation(line: 24, column: 31, scope: !5876)
!5882 = !DILocation(line: 25, column: 13, scope: !5876)
!5883 = !DILocation(line: 25, column: 12, scope: !5876)
!5884 = !DILocation(line: 30, column: 21, scope: !5876)
!5885 = !DILocation(line: 30, column: 9, scope: !5876)
!5886 = !DILocation(line: 31, column: 6, scope: !5876)
!5887 = !DILocation(line: 26, column: 20, scope: !5876)
!5888 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17he2f0c2db58f47304E", scope: !682, file: !5864, line: 24, type: !5889, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5891)
!5889 = !DISubroutineType(types: !5890)
!5890 = !{!3301, !355}
!5891 = !{!5892}
!5892 = !DILocalVariable(name: "address", arg: 1, scope: !5888, file: !5864, line: 24, type: !355)
!5893 = !DILocation(line: 24, column: 31, scope: !5888)
!5894 = !DILocation(line: 25, column: 13, scope: !5888)
!5895 = !DILocation(line: 25, column: 12, scope: !5888)
!5896 = !DILocation(line: 30, column: 21, scope: !5888)
!5897 = !DILocation(line: 30, column: 9, scope: !5888)
!5898 = !DILocation(line: 31, column: 6, scope: !5888)
!5899 = !DILocation(line: 26, column: 20, scope: !5888)
!5900 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h66e94e1edd88e9b8E", scope: !698, file: !5864, line: 49, type: !5901, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5903)
!5901 = !DISubroutineType(types: !5902)
!5902 = !{!698, !355}
!5903 = !{!5904}
!5904 = !DILocalVariable(name: "address", arg: 1, scope: !5900, file: !5864, line: 49, type: !355)
!5905 = !DILocation(line: 49, column: 31, scope: !5900)
!5906 = !DILocation(line: 51, column: 28, scope: !5900)
!5907 = !DILocation(line: 50, column: 9, scope: !5900)
!5908 = !DILocation(line: 54, column: 6, scope: !5900)
!5909 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h6b83ce5c904d6512E", scope: !682, file: !5864, line: 49, type: !5910, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5912)
!5910 = !DISubroutineType(types: !5911)
!5911 = !{!682, !355}
!5912 = !{!5913}
!5913 = !DILocalVariable(name: "address", arg: 1, scope: !5909, file: !5864, line: 49, type: !355)
!5914 = !DILocation(line: 49, column: 31, scope: !5909)
!5915 = !DILocation(line: 51, column: 28, scope: !5909)
!5916 = !DILocation(line: 50, column: 9, scope: !5909)
!5917 = !DILocation(line: 54, column: 6, scope: !5909)
!5918 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hee2b9352127d245aE", scope: !664, file: !5864, line: 49, type: !5919, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5921)
!5919 = !DISubroutineType(types: !5920)
!5920 = !{!664, !355}
!5921 = !{!5922}
!5922 = !DILocalVariable(name: "address", arg: 1, scope: !5918, file: !5864, line: 49, type: !355)
!5923 = !DILocation(line: 49, column: 31, scope: !5918)
!5924 = !DILocation(line: 51, column: 28, scope: !5918)
!5925 = !DILocation(line: 50, column: 9, scope: !5918)
!5926 = !DILocation(line: 54, column: 6, scope: !5918)
!5927 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h065c0dea1723dca0E", scope: !5928, file: !5864, line: 86, type: !5929, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5931)
!5928 = !DINamespace(name: "{impl#1}", scope: !665)
!5929 = !DISubroutineType(types: !5930)
!5930 = !{!192, !746, !210}
!5931 = !{!5932, !5933}
!5932 = !DILocalVariable(name: "self", arg: 1, scope: !5927, file: !5864, line: 86, type: !746)
!5933 = !DILocalVariable(name: "f", arg: 2, scope: !5927, file: !5864, line: 86, type: !210)
!5934 = !DILocation(line: 86, column: 12, scope: !5927)
!5935 = !DILocation(line: 86, column: 19, scope: !5927)
!5936 = !DILocation(line: 87, column: 21, scope: !5927)
!5937 = !DILocation(line: 90, column: 13, scope: !5927)
!5938 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5939)
!5939 = distinct !DILocation(line: 87, column: 21, scope: !5927)
!5940 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5939)
!5941 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5939)
!5942 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5939)
!5943 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5939)
!5944 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5939)
!5945 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5939)
!5946 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5939)
!5947 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5948)
!5948 = distinct !DILocation(line: 87, column: 21, scope: !5927)
!5949 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5948)
!5950 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5948)
!5951 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5948)
!5952 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5948)
!5953 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5948)
!5954 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5948)
!5955 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5948)
!5956 = !DILocation(line: 87, column: 9, scope: !5927)
!5957 = !DILocation(line: 92, column: 6, scope: !5927)
!5958 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ff17e4353a1afffE", scope: !5928, file: !5864, line: 86, type: !5959, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5961)
!5959 = !DISubroutineType(types: !5960)
!5960 = !{!192, !737, !210}
!5961 = !{!5962, !5963}
!5962 = !DILocalVariable(name: "self", arg: 1, scope: !5958, file: !5864, line: 86, type: !737)
!5963 = !DILocalVariable(name: "f", arg: 2, scope: !5958, file: !5864, line: 86, type: !210)
!5964 = !DILocation(line: 86, column: 12, scope: !5958)
!5965 = !DILocation(line: 86, column: 19, scope: !5958)
!5966 = !DILocation(line: 87, column: 21, scope: !5958)
!5967 = !DILocation(line: 90, column: 13, scope: !5958)
!5968 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5969)
!5969 = distinct !DILocation(line: 87, column: 21, scope: !5958)
!5970 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5969)
!5971 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5969)
!5972 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5969)
!5973 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5969)
!5974 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5969)
!5975 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5969)
!5976 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5969)
!5977 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5978)
!5978 = distinct !DILocation(line: 87, column: 21, scope: !5958)
!5979 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5978)
!5980 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5978)
!5981 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5978)
!5982 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5978)
!5983 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5978)
!5984 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5978)
!5985 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5978)
!5986 = !DILocation(line: 87, column: 9, scope: !5958)
!5987 = !DILocation(line: 92, column: 6, scope: !5958)
!5988 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h77658f5cd74a7e16E", scope: !5928, file: !5864, line: 86, type: !5989, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5991)
!5989 = !DISubroutineType(types: !5990)
!5990 = !{!192, !728, !210}
!5991 = !{!5992, !5993}
!5992 = !DILocalVariable(name: "self", arg: 1, scope: !5988, file: !5864, line: 86, type: !728)
!5993 = !DILocalVariable(name: "f", arg: 2, scope: !5988, file: !5864, line: 86, type: !210)
!5994 = !DILocation(line: 86, column: 12, scope: !5988)
!5995 = !DILocation(line: 86, column: 19, scope: !5988)
!5996 = !DILocation(line: 87, column: 21, scope: !5988)
!5997 = !DILocation(line: 90, column: 13, scope: !5988)
!5998 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !5999)
!5999 = distinct !DILocation(line: 87, column: 21, scope: !5988)
!6000 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !5999)
!6001 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !5999)
!6002 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !5999)
!6003 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !5999)
!6004 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !5999)
!6005 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !5999)
!6006 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !5999)
!6007 = !DILocation(line: 28, column: 9, scope: !4582, inlinedAt: !6008)
!6008 = distinct !DILocation(line: 87, column: 21, scope: !5988)
!6009 = !DILocation(line: 29, column: 9, scope: !4582, inlinedAt: !6008)
!6010 = !DILocation(line: 30, column: 9, scope: !4582, inlinedAt: !6008)
!6011 = !DILocation(line: 31, column: 9, scope: !4582, inlinedAt: !6008)
!6012 = !DILocation(line: 32, column: 9, scope: !4582, inlinedAt: !6008)
!6013 = !DILocation(line: 33, column: 9, scope: !4582, inlinedAt: !6008)
!6014 = !DILocation(line: 35, column: 34, scope: !4582, inlinedAt: !6008)
!6015 = !DILocation(line: 35, column: 9, scope: !4582, inlinedAt: !6008)
!6016 = !DILocation(line: 87, column: 9, scope: !5988)
!6017 = !DILocation(line: 92, column: 6, scope: !5988)
!6018 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h343f338f92241ab8E", scope: !615, file: !6019, line: 41, type: !6020, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6023)
!6019 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6020 = !DISubroutineType(types: !6021)
!6021 = !{!590, !6022}
!6022 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!6023 = !{!6024}
!6024 = !DILocalVariable(name: "self", arg: 1, scope: !6018, file: !6019, line: 41, type: !6022)
!6025 = !DILocation(line: 41, column: 26, scope: !6018)
!6026 = !DILocation(line: 42, column: 9, scope: !6018)
!6027 = !DILocation(line: 43, column: 6, scope: !6018)
!6028 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h0257737dc03fe3d5E", scope: !615, file: !6019, line: 46, type: !6029, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6031)
!6029 = !DISubroutineType(types: !6030)
!6030 = !{!605, !614}
!6031 = !{!6032}
!6032 = !DILocalVariable(name: "self", arg: 1, scope: !6028, file: !6019, line: 46, type: !614)
!6033 = !DILocation(line: 46, column: 37, scope: !6028)
!6034 = !DILocation(line: 48, column: 6, scope: !6028)
!6035 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h09ef87fddf2c50b9E", scope: !6037, file: !6036, line: 42, type: !6040, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6043)
!6036 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6037 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !576, file: !2, size: 128, align: 64, elements: !6038, templateParams: !19, identifier: "a8585cee21bd71a542761f6085bc7b86")
!6038 = !{!6039}
!6039 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6037, file: !2, baseType: !615, size: 128, align: 64)
!6040 = !DISubroutineType(types: !6041)
!6041 = !{!590, !6042}
!6042 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6037, size: 64, align: 64, dwarfAddressSpace: 0)
!6043 = !{!6044}
!6044 = !DILocalVariable(name: "self", arg: 1, scope: !6035, file: !6036, line: 42, type: !6042)
!6045 = !DILocation(line: 42, column: 26, scope: !6035)
!6046 = !DILocation(line: 43, column: 9, scope: !6035)
!6047 = !DILocation(line: 44, column: 6, scope: !6035)
!6048 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0d4a7c421109d8afE", scope: !6037, file: !6036, line: 47, type: !6049, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6052)
!6049 = !DISubroutineType(types: !6050)
!6050 = !{!13, !6051}
!6051 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6037, size: 64, align: 64, dwarfAddressSpace: 0)
!6052 = !{!6053}
!6053 = !DILocalVariable(name: "self", arg: 1, scope: !6048, file: !6036, line: 47, type: !6051)
!6054 = !DILocation(line: 47, column: 24, scope: !6048)
!6055 = !DILocation(line: 48, column: 9, scope: !6048)
!6056 = !DILocation(line: 49, column: 6, scope: !6048)
!6057 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hd819b5b63bfde7ccE", scope: !6058, file: !6036, line: 58, type: !6059, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6061)
!6058 = !DINamespace(name: "{impl#1}", scope: !576)
!6059 = !DISubroutineType(types: !6060)
!6060 = !{!4661, !605, !664}
!6061 = !{!6062, !6063, !6064}
!6062 = !DILocalVariable(name: "self", arg: 1, scope: !6057, file: !6036, line: 58, type: !605)
!6063 = !DILocalVariable(name: "frame", arg: 2, scope: !6057, file: !6036, line: 58, type: !664)
!6064 = !DILocalVariable(name: "virt", scope: !6065, file: !6036, line: 59, type: !13, align: 8)
!6065 = distinct !DILexicalBlock(scope: !6057, file: !6036, line: 59, column: 9)
!6066 = !DILocation(line: 58, column: 25, scope: !6057)
!6067 = !DILocation(line: 58, column: 32, scope: !6057)
!6068 = !DILocation(line: 59, column: 20, scope: !6057)
!6069 = !DILocation(line: 59, column: 34, scope: !6057)
!6070 = !DILocation(line: 59, column: 13, scope: !6065)
!6071 = !DILocation(line: 60, column: 9, scope: !6065)
!6072 = !DILocation(line: 61, column: 6, scope: !6057)
!6073 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h324ab04659d4b881E", scope: !6075, file: !6074, line: 87, type: !6079, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6082)
!6074 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6075 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !810, file: !2, size: 128, align: 64, elements: !6076, templateParams: !19, identifier: "9b46bb1df7fa5129cf9b365440edee7e")
!6076 = !{!6077, !6078}
!6077 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6075, file: !2, baseType: !590, size: 64, align: 64)
!6078 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6075, file: !2, baseType: !636, size: 16, align: 16, offset: 64)
!6079 = !DISubroutineType(types: !6080)
!6080 = !{!590, !6081}
!6081 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6075, size: 64, align: 64, dwarfAddressSpace: 0)
!6082 = !{!6083}
!6083 = !DILocalVariable(name: "self", arg: 1, scope: !6073, file: !6074, line: 87, type: !6081)
!6084 = !DILocation(line: 87, column: 26, scope: !6073)
!6085 = !DILocation(line: 88, column: 9, scope: !6073)
!6086 = !DILocation(line: 89, column: 6, scope: !6073)
!6087 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17hdc2e37eab2d3d313E", scope: !3525, file: !6074, line: 307, type: !6088, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6090)
!6088 = !DISubroutineType(types: !6089)
!6089 = !{!953, !6081, !968}
!6090 = !{!6091, !6092, !6093, !6096, !6098, !6100, !6102, !6104, !6106, !6108, !6110, !6112}
!6091 = !DILocalVariable(name: "self", arg: 1, scope: !6087, file: !6074, line: 308, type: !6081)
!6092 = !DILocalVariable(name: "page", arg: 2, scope: !6087, file: !6074, line: 309, type: !968)
!6093 = !DILocalVariable(name: "p4", scope: !6094, file: !6074, line: 311, type: !6095, align: 8)
!6094 = distinct !DILexicalBlock(scope: !6087, file: !6074, line: 311, column: 9)
!6095 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!6096 = !DILocalVariable(name: "p4_entry", scope: !6097, file: !6074, line: 312, type: !82, align: 8)
!6097 = distinct !DILexicalBlock(scope: !6094, file: !6074, line: 312, column: 9)
!6098 = !DILocalVariable(name: "residual", scope: !6099, file: !6074, line: 317, type: !899, align: 8)
!6099 = distinct !DILexicalBlock(scope: !6097, file: !6074, line: 317, column: 11)
!6100 = !DILocalVariable(name: "val", scope: !6101, file: !6074, line: 314, type: !664, align: 8)
!6101 = distinct !DILexicalBlock(scope: !6097, file: !6074, line: 314, column: 9)
!6102 = !DILocalVariable(name: "p3", scope: !6103, file: !6074, line: 319, type: !590, align: 8)
!6103 = distinct !DILexicalBlock(scope: !6097, file: !6074, line: 319, column: 9)
!6104 = !DILocalVariable(name: "p3_entry", scope: !6105, file: !6074, line: 320, type: !3600, align: 8)
!6105 = distinct !DILexicalBlock(scope: !6103, file: !6074, line: 320, column: 9)
!6106 = !DILocalVariable(name: "flags", scope: !6107, file: !6074, line: 321, type: !366, align: 8)
!6107 = distinct !DILexicalBlock(scope: !6105, file: !6074, line: 321, column: 9)
!6108 = !DILocalVariable(name: "frame", scope: !6109, file: !6074, line: 330, type: !698, align: 8)
!6109 = distinct !DILexicalBlock(scope: !6107, file: !6074, line: 330, column: 9)
!6110 = !DILocalVariable(name: "residual", scope: !6111, file: !6074, line: 331, type: !899, align: 8)
!6111 = distinct !DILexicalBlock(scope: !6107, file: !6074, line: 331, column: 91)
!6112 = !DILocalVariable(name: "val", scope: !6113, file: !6074, line: 330, type: !698, align: 8)
!6113 = distinct !DILexicalBlock(scope: !6107, file: !6074, line: 330, column: 21)
!6114 = !DILocation(line: 308, column: 9, scope: !6087)
!6115 = !DILocation(line: 309, column: 9, scope: !6087)
!6116 = !DILocation(line: 314, column: 9, scope: !6101)
!6117 = !DILocation(line: 320, column: 13, scope: !6105)
!6118 = !DILocation(line: 321, column: 13, scope: !6107)
!6119 = !DILocation(line: 330, column: 13, scope: !6109)
!6120 = !DILocation(line: 330, column: 21, scope: !6113)
!6121 = !DILocation(line: 311, column: 18, scope: !6087)
!6122 = !DILocation(line: 311, column: 13, scope: !6094)
!6123 = !DILocation(line: 312, column: 25, scope: !6094)
!6124 = !DILocation(line: 312, column: 28, scope: !6094)
!6125 = !DILocation(line: 312, column: 24, scope: !6094)
!6126 = !DILocation(line: 312, column: 13, scope: !6097)
!6127 = !DILocation(line: 314, column: 9, scope: !6097)
!6128 = !DILocation(line: 319, column: 47, scope: !6097)
!6129 = !DILocation(line: 319, column: 33, scope: !6097)
!6130 = !DILocation(line: 319, column: 27, scope: !6097)
!6131 = !DILocation(line: 319, column: 13, scope: !6103)
!6132 = !DILocation(line: 320, column: 32, scope: !6103)
!6133 = !DILocation(line: 320, column: 29, scope: !6103)
!6134 = !DILocation(line: 320, column: 24, scope: !6103)
!6135 = !DILocation(line: 321, column: 21, scope: !6105)
!6136 = !DILocation(line: 323, column: 13, scope: !6107)
!6137 = !DILocation(line: 323, column: 12, scope: !6107)
!6138 = !DILocation(line: 317, column: 11, scope: !6097)
!6139 = !DILocation(line: 317, column: 11, scope: !6099)
!6140 = !DILocation(line: 314, column: 9, scope: !6099)
!6141 = !DILocation(line: 335, column: 6, scope: !6087)
!6142 = !DILocation(line: 326, column: 13, scope: !6107)
!6143 = !DILocation(line: 326, column: 12, scope: !6107)
!6144 = !DILocation(line: 324, column: 24, scope: !6107)
!6145 = !DILocation(line: 324, column: 20, scope: !6107)
!6146 = !DILocation(line: 1, column: 1, scope: !6147)
!6147 = !DILexicalBlockFile(scope: !6107, file: !4826, discriminator: 0)
!6148 = !DILocation(line: 330, column: 51, scope: !6107)
!6149 = !DILocation(line: 330, column: 21, scope: !6107)
!6150 = !DILocation(line: 331, column: 22, scope: !6107)
!6151 = !DILocation(line: 327, column: 24, scope: !6107)
!6152 = !DILocation(line: 327, column: 20, scope: !6107)
!6153 = !DILocation(line: 333, column: 9, scope: !6109)
!6154 = !DILocation(line: 334, column: 20, scope: !6109)
!6155 = !DILocation(line: 334, column: 12, scope: !6109)
!6156 = !DILocation(line: 334, column: 9, scope: !6109)
!6157 = !DILocation(line: 331, column: 91, scope: !6107)
!6158 = !DILocation(line: 331, column: 91, scope: !6111)
!6159 = !DILocation(line: 330, column: 21, scope: !6111)
!6160 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h5634ee485e7e8a21E", scope: !3642, file: !6074, line: 314, type: !6161, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6163)
!6161 = !DISubroutineType(types: !6162)
!6162 = !{!881, !3785, !795}
!6163 = !{!6164, !6165}
!6164 = !DILocalVariable(name: "err", arg: 2, scope: !6160, file: !6074, line: 314, type: !795)
!6165 = !DILocalVariable(arg: 1, scope: !6160, file: !6074, line: 314, type: !3785)
!6166 = !DILocation(line: 314, column: 34, scope: !6160)
!6167 = !DILocation(line: 314, column: 35, scope: !6160)
!6168 = !DILocation(line: 314, column: 46, scope: !6160)
!6169 = !DILocation(line: 314, column: 40, scope: !6160)
!6170 = !DILocation(line: 315, column: 44, scope: !6160)
!6171 = !DILocation(line: 316, column: 38, scope: !6160)
!6172 = !DILocation(line: 317, column: 10, scope: !6160)
!6173 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h4575240b564d1eb7E", scope: !3642, file: !6074, line: 331, type: !6174, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6176)
!6174 = !DISubroutineType(types: !6175)
!6175 = !{!881, !3641, !3311}
!6176 = !{!6177, !6178}
!6177 = !DILocalVariable(name: "p3_entry", scope: !6173, file: !6074, line: 320, type: !3600, align: 8)
!6178 = !DILocalVariable(arg: 2, scope: !6173, file: !6074, line: 331, type: !3311)
!6179 = !DILocation(line: 320, column: 13, scope: !6173)
!6180 = !DILocation(line: 331, column: 23, scope: !6173)
!6181 = !DILocation(line: 331, column: 74, scope: !6173)
!6182 = !DILocation(line: 331, column: 42, scope: !6173)
!6183 = !DILocation(line: 331, column: 90, scope: !6173)
!6184 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17hb2dffe2efd8e9af3E", scope: !3525, file: !6074, line: 337, type: !6185, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6203)
!6185 = !DISubroutineType(types: !6186)
!6186 = !{!6187, !6081, !968, !366}
!6187 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6188, templateParams: !19, identifier: "302267f19d04cdd3276789a7e0324046")
!6188 = !{!6189}
!6189 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6187, file: !2, size: 128, align: 64, elements: !6190, templateParams: !19, identifier: "56705a702bc4a01cc17f253dde3c1bab", discriminator: !6202)
!6190 = !{!6191, !6198}
!6191 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6189, file: !2, baseType: !6192, size: 128, align: 64, extraData: i64 0)
!6192 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6187, file: !2, size: 128, align: 64, elements: !6193, templateParams: !6195, identifier: "b1ef44e9b8136036a4025e327f52fd8d")
!6193 = !{!6194}
!6194 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6192, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!6195 = !{!6196, !6197}
!6196 = !DITemplateTypeParameter(name: "T", type: !965)
!6197 = !DITemplateTypeParameter(name: "E", type: !805)
!6198 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6189, file: !2, baseType: !6199, size: 128, align: 64, extraData: i64 1)
!6199 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6187, file: !2, size: 128, align: 64, elements: !6200, templateParams: !6195, identifier: "d640732ae87fd8d27b883b16c24e1327")
!6200 = !{!6201}
!6201 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6199, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6202 = !DIDerivedType(tag: DW_TAG_member, scope: !6187, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6203 = !{!6204, !6205, !6206, !6207, !6209}
!6204 = !DILocalVariable(name: "self", arg: 1, scope: !6184, file: !6074, line: 338, type: !6081)
!6205 = !DILocalVariable(name: "page", arg: 2, scope: !6184, file: !6074, line: 339, type: !968)
!6206 = !DILocalVariable(name: "flags", arg: 3, scope: !6184, file: !6074, line: 340, type: !366)
!6207 = !DILocalVariable(name: "p4", scope: !6208, file: !6074, line: 343, type: !6095, align: 8)
!6208 = distinct !DILexicalBlock(scope: !6184, file: !6074, line: 343, column: 9)
!6209 = !DILocalVariable(name: "p3", scope: !6210, file: !6074, line: 349, type: !590, align: 8)
!6210 = distinct !DILexicalBlock(scope: !6208, file: !6074, line: 349, column: 9)
!6211 = !DILocation(line: 338, column: 9, scope: !6184)
!6212 = !DILocation(line: 339, column: 9, scope: !6184)
!6213 = !DILocation(line: 340, column: 9, scope: !6184)
!6214 = !DILocation(line: 343, column: 18, scope: !6184)
!6215 = !DILocation(line: 343, column: 13, scope: !6208)
!6216 = !DILocation(line: 345, column: 12, scope: !6208)
!6217 = !DILocation(line: 345, column: 15, scope: !6208)
!6218 = !DILocation(line: 349, column: 47, scope: !6208)
!6219 = !DILocation(line: 349, column: 33, scope: !6208)
!6220 = !DILocation(line: 349, column: 27, scope: !6208)
!6221 = !DILocation(line: 349, column: 13, scope: !6210)
!6222 = !DILocation(line: 351, column: 15, scope: !6210)
!6223 = !DILocation(line: 351, column: 12, scope: !6210)
!6224 = !DILocation(line: 346, column: 24, scope: !6208)
!6225 = !DILocation(line: 346, column: 20, scope: !6208)
!6226 = !DILocation(line: 1, column: 1, scope: !6227)
!6227 = !DILexicalBlockFile(scope: !6208, file: !4826, discriminator: 0)
!6228 = !DILocation(line: 357, column: 6, scope: !6184)
!6229 = !DILocation(line: 354, column: 12, scope: !6210)
!6230 = !DILocation(line: 354, column: 9, scope: !6210)
!6231 = !DILocation(line: 354, column: 39, scope: !6210)
!6232 = !DILocation(line: 356, column: 12, scope: !6210)
!6233 = !DILocation(line: 356, column: 9, scope: !6210)
!6234 = !DILocation(line: 352, column: 24, scope: !6210)
!6235 = !DILocation(line: 352, column: 20, scope: !6210)
!6236 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h231af0639cf45f81E", scope: !3525, file: !6074, line: 359, type: !6237, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6257)
!6237 = !DISubroutineType(types: !6238)
!6238 = !{!6239, !6081, !968, !366}
!6239 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 8, align: 8, elements: !6240, templateParams: !19, identifier: "efd3aee3c641dec94a91e4d2ffd45dd")
!6240 = !{!6241}
!6241 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6239, file: !2, size: 8, align: 8, elements: !6242, templateParams: !19, identifier: "7ff92f9eff7e70091225fddf1b7f25fa", discriminator: !6256)
!6242 = !{!6243, !6252}
!6243 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6241, file: !2, baseType: !6244, size: 8, align: 8, extraData: i64 2)
!6244 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6239, file: !2, size: 8, align: 8, elements: !6245, templateParams: !6250, identifier: "381a7e118b0317f480a5ba72cf6397e6")
!6245 = !{!6246}
!6246 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6244, file: !2, baseType: !6247, align: 8)
!6247 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !326, file: !2, align: 8, elements: !6248, templateParams: !19, identifier: "1d9ca738f4092ffbb3eb945db1ad4fd")
!6248 = !{!6249}
!6249 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6247, file: !2, baseType: !7, align: 8)
!6250 = !{!6251, !6197}
!6251 = !DITemplateTypeParameter(name: "T", type: !6247)
!6252 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6241, file: !2, baseType: !6253, size: 8, align: 8)
!6253 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6239, file: !2, size: 8, align: 8, elements: !6254, templateParams: !6250, identifier: "b658a8e804a492a7aeb2bdf5aa9d8139")
!6254 = !{!6255}
!6255 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6253, file: !2, baseType: !805, size: 8, align: 8)
!6256 = !DIDerivedType(tag: DW_TAG_member, scope: !6239, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6257 = !{!6258, !6259, !6260, !6261, !6263}
!6258 = !DILocalVariable(name: "self", arg: 1, scope: !6236, file: !6074, line: 360, type: !6081)
!6259 = !DILocalVariable(name: "page", arg: 2, scope: !6236, file: !6074, line: 361, type: !968)
!6260 = !DILocalVariable(name: "flags", arg: 3, scope: !6236, file: !6074, line: 362, type: !366)
!6261 = !DILocalVariable(name: "p4", scope: !6262, file: !6074, line: 364, type: !6095, align: 8)
!6262 = distinct !DILexicalBlock(scope: !6236, file: !6074, line: 364, column: 9)
!6263 = !DILocalVariable(name: "p4_entry", scope: !6264, file: !6074, line: 365, type: !3600, align: 8)
!6264 = distinct !DILexicalBlock(scope: !6262, file: !6074, line: 365, column: 9)
!6265 = !DILocation(line: 360, column: 9, scope: !6236)
!6266 = !DILocation(line: 361, column: 9, scope: !6236)
!6267 = !DILocation(line: 362, column: 9, scope: !6236)
!6268 = !DILocation(line: 364, column: 18, scope: !6236)
!6269 = !DILocation(line: 364, column: 13, scope: !6262)
!6270 = !DILocation(line: 365, column: 29, scope: !6262)
!6271 = !DILocation(line: 365, column: 32, scope: !6262)
!6272 = !DILocation(line: 365, column: 24, scope: !6262)
!6273 = !DILocation(line: 365, column: 13, scope: !6264)
!6274 = !DILocation(line: 367, column: 12, scope: !6264)
!6275 = !DILocation(line: 371, column: 9, scope: !6264)
!6276 = !DILocation(line: 373, column: 12, scope: !6264)
!6277 = !DILocation(line: 373, column: 9, scope: !6264)
!6278 = !DILocation(line: 374, column: 6, scope: !6236)
!6279 = !DILocation(line: 368, column: 24, scope: !6264)
!6280 = !DILocation(line: 368, column: 20, scope: !6264)
!6281 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17haaec142261d1d05fE", scope: !3525, file: !6074, line: 376, type: !6237, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6282)
!6282 = !{!6283, !6284, !6285}
!6283 = !DILocalVariable(name: "self", arg: 1, scope: !6281, file: !6074, line: 377, type: !6081)
!6284 = !DILocalVariable(name: "_page", arg: 2, scope: !6281, file: !6074, line: 378, type: !968)
!6285 = !DILocalVariable(name: "_flags", arg: 3, scope: !6281, file: !6074, line: 379, type: !366)
!6286 = !DILocation(line: 377, column: 9, scope: !6281)
!6287 = !DILocation(line: 378, column: 9, scope: !6281)
!6288 = !DILocation(line: 379, column: 9, scope: !6281)
!6289 = !DILocation(line: 381, column: 13, scope: !6281)
!6290 = !DILocation(line: 381, column: 9, scope: !6281)
!6291 = !DILocation(line: 382, column: 6, scope: !6281)
!6292 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h95759d6c14ff6a60E", scope: !3525, file: !6074, line: 384, type: !6237, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6293)
!6293 = !{!6294, !6295, !6296}
!6294 = !DILocalVariable(name: "self", arg: 1, scope: !6292, file: !6074, line: 385, type: !6081)
!6295 = !DILocalVariable(name: "_page", arg: 2, scope: !6292, file: !6074, line: 386, type: !968)
!6296 = !DILocalVariable(name: "_flags", arg: 3, scope: !6292, file: !6074, line: 387, type: !366)
!6297 = !DILocation(line: 385, column: 9, scope: !6292)
!6298 = !DILocation(line: 386, column: 9, scope: !6292)
!6299 = !DILocation(line: 387, column: 9, scope: !6292)
!6300 = !DILocation(line: 389, column: 13, scope: !6292)
!6301 = !DILocation(line: 389, column: 9, scope: !6292)
!6302 = !DILocation(line: 390, column: 6, scope: !6292)
!6303 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h147cb91aebd0ebe2E", scope: !3525, file: !6074, line: 392, type: !6304, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6307)
!6304 = !DISubroutineType(types: !6305)
!6305 = !{!3509, !6306, !968}
!6306 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6075, size: 64, align: 64, dwarfAddressSpace: 0)
!6307 = !{!6308, !6309, !6310, !6312, !6315}
!6308 = !DILocalVariable(name: "self", arg: 1, scope: !6303, file: !6074, line: 392, type: !6306)
!6309 = !DILocalVariable(name: "page", arg: 2, scope: !6303, file: !6074, line: 392, type: !968)
!6310 = !DILocalVariable(name: "p4", scope: !6311, file: !6074, line: 393, type: !589, align: 8)
!6311 = distinct !DILexicalBlock(scope: !6303, file: !6074, line: 393, column: 9)
!6312 = !DILocalVariable(name: "p3", scope: !6313, file: !6074, line: 399, type: !6314, align: 8)
!6313 = distinct !DILexicalBlock(scope: !6311, file: !6074, line: 399, column: 9)
!6314 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!6315 = !DILocalVariable(name: "p3_entry", scope: !6316, file: !6074, line: 400, type: !82, align: 8)
!6316 = distinct !DILexicalBlock(scope: !6313, file: !6074, line: 400, column: 9)
!6317 = !DILocation(line: 392, column: 23, scope: !6303)
!6318 = !DILocation(line: 392, column: 30, scope: !6303)
!6319 = !DILocation(line: 400, column: 13, scope: !6316)
!6320 = !DILocation(line: 393, column: 18, scope: !6303)
!6321 = !DILocation(line: 393, column: 13, scope: !6311)
!6322 = !DILocation(line: 395, column: 12, scope: !6311)
!6323 = !DILocation(line: 395, column: 15, scope: !6311)
!6324 = !DILocation(line: 399, column: 43, scope: !6311)
!6325 = !DILocation(line: 399, column: 29, scope: !6311)
!6326 = !DILocation(line: 399, column: 27, scope: !6311)
!6327 = !DILocation(line: 399, column: 13, scope: !6313)
!6328 = !DILocation(line: 400, column: 28, scope: !6313)
!6329 = !DILocation(line: 400, column: 25, scope: !6313)
!6330 = !DILocation(line: 400, column: 24, scope: !6313)
!6331 = !DILocation(line: 402, column: 12, scope: !6316)
!6332 = !DILocation(line: 396, column: 24, scope: !6311)
!6333 = !DILocation(line: 396, column: 20, scope: !6311)
!6334 = !DILocation(line: 1, column: 1, scope: !6335)
!6335 = !DILexicalBlockFile(scope: !6311, file: !4826, discriminator: 0)
!6336 = !DILocation(line: 408, column: 6, scope: !6303)
!6337 = !DILocation(line: 406, column: 39, scope: !6316)
!6338 = !DILocation(line: 406, column: 9, scope: !6316)
!6339 = !DILocation(line: 407, column: 22, scope: !6316)
!6340 = !DILocation(line: 403, column: 24, scope: !6316)
!6341 = !DILocation(line: 403, column: 20, scope: !6316)
!6342 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h58f03ba884850fbbE", scope: !3524, file: !6074, line: 407, type: !6343, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6345)
!6343 = !DISubroutineType(types: !6344)
!6344 = !{!3329, !3523, !3311}
!6345 = !{!6346, !6347}
!6346 = !DILocalVariable(name: "p3_entry", scope: !6342, file: !6074, line: 400, type: !82, align: 8)
!6347 = !DILocalVariable(arg: 2, scope: !6342, file: !6074, line: 407, type: !3311)
!6348 = !DILocation(line: 400, column: 13, scope: !6342)
!6349 = !DILocation(line: 407, column: 23, scope: !6342)
!6350 = !DILocation(line: 407, column: 78, scope: !6342)
!6351 = !DILocation(line: 407, column: 42, scope: !6342)
!6352 = !DILocation(line: 407, column: 94, scope: !6342)
!6353 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h831d84a656ec61c6E", scope: !3349, file: !6074, line: 427, type: !6354, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6356)
!6354 = !DISubroutineType(types: !6355)
!6355 = !{!996, !6081, !1011}
!6356 = !{!6357, !6358, !6359, !6361, !6363, !6365, !6367, !6369, !6371, !6373, !6375, !6377, !6379, !6381, !6383, !6385}
!6357 = !DILocalVariable(name: "self", arg: 1, scope: !6353, file: !6074, line: 428, type: !6081)
!6358 = !DILocalVariable(name: "page", arg: 2, scope: !6353, file: !6074, line: 429, type: !1011)
!6359 = !DILocalVariable(name: "p4", scope: !6360, file: !6074, line: 431, type: !6095, align: 8)
!6360 = distinct !DILexicalBlock(scope: !6353, file: !6074, line: 431, column: 9)
!6361 = !DILocalVariable(name: "p4_entry", scope: !6362, file: !6074, line: 432, type: !82, align: 8)
!6362 = distinct !DILexicalBlock(scope: !6360, file: !6074, line: 432, column: 9)
!6363 = !DILocalVariable(name: "residual", scope: !6364, file: !6074, line: 436, type: !899, align: 8)
!6364 = distinct !DILexicalBlock(scope: !6362, file: !6074, line: 436, column: 11)
!6365 = !DILocalVariable(name: "val", scope: !6366, file: !6074, line: 433, type: !664, align: 8)
!6366 = distinct !DILexicalBlock(scope: !6362, file: !6074, line: 433, column: 9)
!6367 = !DILocalVariable(name: "p3", scope: !6368, file: !6074, line: 438, type: !590, align: 8)
!6368 = distinct !DILexicalBlock(scope: !6362, file: !6074, line: 438, column: 9)
!6369 = !DILocalVariable(name: "p3_entry", scope: !6370, file: !6074, line: 439, type: !82, align: 8)
!6370 = distinct !DILexicalBlock(scope: !6368, file: !6074, line: 439, column: 9)
!6371 = !DILocalVariable(name: "residual", scope: !6372, file: !6074, line: 443, type: !899, align: 8)
!6372 = distinct !DILexicalBlock(scope: !6370, file: !6074, line: 443, column: 11)
!6373 = !DILocalVariable(name: "val", scope: !6374, file: !6074, line: 440, type: !664, align: 8)
!6374 = distinct !DILexicalBlock(scope: !6370, file: !6074, line: 440, column: 9)
!6375 = !DILocalVariable(name: "p2", scope: !6376, file: !6074, line: 445, type: !590, align: 8)
!6376 = distinct !DILexicalBlock(scope: !6370, file: !6074, line: 445, column: 9)
!6377 = !DILocalVariable(name: "p2_entry", scope: !6378, file: !6074, line: 446, type: !3600, align: 8)
!6378 = distinct !DILexicalBlock(scope: !6376, file: !6074, line: 446, column: 9)
!6379 = !DILocalVariable(name: "flags", scope: !6380, file: !6074, line: 447, type: !366, align: 8)
!6380 = distinct !DILexicalBlock(scope: !6378, file: !6074, line: 447, column: 9)
!6381 = !DILocalVariable(name: "frame", scope: !6382, file: !6074, line: 456, type: !682, align: 8)
!6382 = distinct !DILexicalBlock(scope: !6380, file: !6074, line: 456, column: 9)
!6383 = !DILocalVariable(name: "residual", scope: !6384, file: !6074, line: 457, type: !899, align: 8)
!6384 = distinct !DILexicalBlock(scope: !6380, file: !6074, line: 457, column: 91)
!6385 = !DILocalVariable(name: "val", scope: !6386, file: !6074, line: 456, type: !682, align: 8)
!6386 = distinct !DILexicalBlock(scope: !6380, file: !6074, line: 456, column: 21)
!6387 = !DILocation(line: 428, column: 9, scope: !6353)
!6388 = !DILocation(line: 429, column: 9, scope: !6353)
!6389 = !DILocation(line: 433, column: 9, scope: !6366)
!6390 = !DILocation(line: 440, column: 9, scope: !6374)
!6391 = !DILocation(line: 446, column: 13, scope: !6378)
!6392 = !DILocation(line: 447, column: 13, scope: !6380)
!6393 = !DILocation(line: 456, column: 13, scope: !6382)
!6394 = !DILocation(line: 456, column: 21, scope: !6386)
!6395 = !DILocation(line: 431, column: 18, scope: !6353)
!6396 = !DILocation(line: 431, column: 13, scope: !6360)
!6397 = !DILocation(line: 432, column: 25, scope: !6360)
!6398 = !DILocation(line: 432, column: 28, scope: !6360)
!6399 = !DILocation(line: 432, column: 24, scope: !6360)
!6400 = !DILocation(line: 432, column: 13, scope: !6362)
!6401 = !DILocation(line: 433, column: 9, scope: !6362)
!6402 = !DILocation(line: 438, column: 47, scope: !6362)
!6403 = !DILocation(line: 438, column: 33, scope: !6362)
!6404 = !DILocation(line: 438, column: 27, scope: !6362)
!6405 = !DILocation(line: 438, column: 13, scope: !6368)
!6406 = !DILocation(line: 439, column: 28, scope: !6368)
!6407 = !DILocation(line: 439, column: 25, scope: !6368)
!6408 = !DILocation(line: 439, column: 24, scope: !6368)
!6409 = !DILocation(line: 439, column: 13, scope: !6370)
!6410 = !DILocation(line: 440, column: 9, scope: !6370)
!6411 = !DILocation(line: 436, column: 11, scope: !6362)
!6412 = !DILocation(line: 436, column: 11, scope: !6364)
!6413 = !DILocation(line: 433, column: 9, scope: !6364)
!6414 = !DILocation(line: 461, column: 6, scope: !6353)
!6415 = !DILocation(line: 445, column: 47, scope: !6370)
!6416 = !DILocation(line: 445, column: 33, scope: !6370)
!6417 = !DILocation(line: 445, column: 27, scope: !6370)
!6418 = !DILocation(line: 445, column: 13, scope: !6376)
!6419 = !DILocation(line: 446, column: 32, scope: !6376)
!6420 = !DILocation(line: 446, column: 29, scope: !6376)
!6421 = !DILocation(line: 446, column: 24, scope: !6376)
!6422 = !DILocation(line: 447, column: 21, scope: !6378)
!6423 = !DILocation(line: 449, column: 13, scope: !6380)
!6424 = !DILocation(line: 449, column: 12, scope: !6380)
!6425 = !DILocation(line: 443, column: 11, scope: !6370)
!6426 = !DILocation(line: 443, column: 11, scope: !6372)
!6427 = !DILocation(line: 440, column: 9, scope: !6372)
!6428 = !DILocation(line: 452, column: 13, scope: !6380)
!6429 = !DILocation(line: 452, column: 12, scope: !6380)
!6430 = !DILocation(line: 450, column: 24, scope: !6380)
!6431 = !DILocation(line: 450, column: 20, scope: !6380)
!6432 = !DILocation(line: 1, column: 1, scope: !6433)
!6433 = !DILexicalBlockFile(scope: !6380, file: !4826, discriminator: 0)
!6434 = !DILocation(line: 456, column: 51, scope: !6380)
!6435 = !DILocation(line: 456, column: 21, scope: !6380)
!6436 = !DILocation(line: 457, column: 22, scope: !6380)
!6437 = !DILocation(line: 453, column: 24, scope: !6380)
!6438 = !DILocation(line: 453, column: 20, scope: !6380)
!6439 = !DILocation(line: 459, column: 9, scope: !6382)
!6440 = !DILocation(line: 460, column: 20, scope: !6382)
!6441 = !DILocation(line: 460, column: 12, scope: !6382)
!6442 = !DILocation(line: 460, column: 9, scope: !6382)
!6443 = !DILocation(line: 457, column: 91, scope: !6380)
!6444 = !DILocation(line: 457, column: 91, scope: !6384)
!6445 = !DILocation(line: 456, column: 21, scope: !6384)
!6446 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hc273adc63d806997E", scope: !3409, file: !6074, line: 433, type: !6447, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6449)
!6447 = !DISubroutineType(types: !6448)
!6448 = !{!881, !3408, !795}
!6449 = !{!6450, !6451}
!6450 = !DILocalVariable(name: "err", arg: 2, scope: !6446, file: !6074, line: 433, type: !795)
!6451 = !DILocalVariable(arg: 1, scope: !6446, file: !6074, line: 433, type: !3408)
!6452 = !DILocation(line: 433, column: 34, scope: !6446)
!6453 = !DILocation(line: 433, column: 35, scope: !6446)
!6454 = !DILocation(line: 433, column: 46, scope: !6446)
!6455 = !DILocation(line: 433, column: 40, scope: !6446)
!6456 = !DILocation(line: 434, column: 44, scope: !6446)
!6457 = !DILocation(line: 435, column: 38, scope: !6446)
!6458 = !DILocation(line: 436, column: 10, scope: !6446)
!6459 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8bcabffb01c3957cE", scope: !3409, file: !6074, line: 440, type: !6460, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6462)
!6460 = !DISubroutineType(types: !6461)
!6461 = !{!881, !3437, !795}
!6462 = !{!6463, !6464}
!6463 = !DILocalVariable(name: "err", arg: 2, scope: !6459, file: !6074, line: 440, type: !795)
!6464 = !DILocalVariable(arg: 1, scope: !6459, file: !6074, line: 440, type: !3437)
!6465 = !DILocation(line: 440, column: 34, scope: !6459)
!6466 = !DILocation(line: 440, column: 35, scope: !6459)
!6467 = !DILocation(line: 440, column: 46, scope: !6459)
!6468 = !DILocation(line: 440, column: 40, scope: !6459)
!6469 = !DILocation(line: 441, column: 44, scope: !6459)
!6470 = !DILocation(line: 442, column: 38, scope: !6459)
!6471 = !DILocation(line: 443, column: 10, scope: !6459)
!6472 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h64cfd2f026081020E", scope: !3409, file: !6074, line: 457, type: !6473, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6475)
!6473 = !DISubroutineType(types: !6474)
!6474 = !{!881, !3596, !3311}
!6475 = !{!6476, !6477}
!6476 = !DILocalVariable(name: "p2_entry", scope: !6472, file: !6074, line: 446, type: !3600, align: 8)
!6477 = !DILocalVariable(arg: 2, scope: !6472, file: !6074, line: 457, type: !3311)
!6478 = !DILocation(line: 446, column: 13, scope: !6472)
!6479 = !DILocation(line: 457, column: 23, scope: !6472)
!6480 = !DILocation(line: 457, column: 74, scope: !6472)
!6481 = !DILocation(line: 457, column: 42, scope: !6472)
!6482 = !DILocation(line: 457, column: 90, scope: !6472)
!6483 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17ha7bddc7a3f94602aE", scope: !3349, file: !6074, line: 463, type: !6484, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6501)
!6484 = !DISubroutineType(types: !6485)
!6485 = !{!6486, !6081, !1011, !366}
!6486 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6487, templateParams: !19, identifier: "ef72deb58045ea99b00376c32ef5c121")
!6487 = !{!6488}
!6488 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6486, file: !2, size: 128, align: 64, elements: !6489, templateParams: !19, identifier: "e9579e657a640a2bdccdf0b862364c71", discriminator: !6500)
!6489 = !{!6490, !6496}
!6490 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6488, file: !2, baseType: !6491, size: 128, align: 64, extraData: i64 0)
!6491 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6486, file: !2, size: 128, align: 64, elements: !6492, templateParams: !6494, identifier: "492a73708a27e30dc9328ee7fc4efd0c")
!6492 = !{!6493}
!6493 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6491, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!6494 = !{!6495, !6197}
!6495 = !DITemplateTypeParameter(name: "T", type: !1008)
!6496 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6488, file: !2, baseType: !6497, size: 128, align: 64, extraData: i64 1)
!6497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6486, file: !2, size: 128, align: 64, elements: !6498, templateParams: !6494, identifier: "33fada63dd1a7fdefe5ec33031ab56f")
!6498 = !{!6499}
!6499 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6497, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6500 = !DIDerivedType(tag: DW_TAG_member, scope: !6486, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6501 = !{!6502, !6503, !6504, !6505, !6507, !6509}
!6502 = !DILocalVariable(name: "self", arg: 1, scope: !6483, file: !6074, line: 464, type: !6081)
!6503 = !DILocalVariable(name: "page", arg: 2, scope: !6483, file: !6074, line: 465, type: !1011)
!6504 = !DILocalVariable(name: "flags", arg: 3, scope: !6483, file: !6074, line: 466, type: !366)
!6505 = !DILocalVariable(name: "p4", scope: !6506, file: !6074, line: 469, type: !6095, align: 8)
!6506 = distinct !DILexicalBlock(scope: !6483, file: !6074, line: 469, column: 9)
!6507 = !DILocalVariable(name: "p3", scope: !6508, file: !6074, line: 475, type: !590, align: 8)
!6508 = distinct !DILexicalBlock(scope: !6506, file: !6074, line: 475, column: 9)
!6509 = !DILocalVariable(name: "p2", scope: !6510, file: !6074, line: 481, type: !590, align: 8)
!6510 = distinct !DILexicalBlock(scope: !6508, file: !6074, line: 481, column: 9)
!6511 = !DILocation(line: 464, column: 9, scope: !6483)
!6512 = !DILocation(line: 465, column: 9, scope: !6483)
!6513 = !DILocation(line: 466, column: 9, scope: !6483)
!6514 = !DILocation(line: 469, column: 18, scope: !6483)
!6515 = !DILocation(line: 469, column: 13, scope: !6506)
!6516 = !DILocation(line: 471, column: 12, scope: !6506)
!6517 = !DILocation(line: 471, column: 15, scope: !6506)
!6518 = !DILocation(line: 475, column: 47, scope: !6506)
!6519 = !DILocation(line: 475, column: 33, scope: !6506)
!6520 = !DILocation(line: 475, column: 27, scope: !6506)
!6521 = !DILocation(line: 475, column: 13, scope: !6508)
!6522 = !DILocation(line: 477, column: 15, scope: !6508)
!6523 = !DILocation(line: 477, column: 12, scope: !6508)
!6524 = !DILocation(line: 472, column: 24, scope: !6506)
!6525 = !DILocation(line: 472, column: 20, scope: !6506)
!6526 = !DILocation(line: 1, column: 1, scope: !6527)
!6527 = !DILexicalBlockFile(scope: !6506, file: !4826, discriminator: 0)
!6528 = !DILocation(line: 490, column: 6, scope: !6483)
!6529 = !DILocation(line: 481, column: 47, scope: !6508)
!6530 = !DILocation(line: 481, column: 33, scope: !6508)
!6531 = !DILocation(line: 481, column: 27, scope: !6508)
!6532 = !DILocation(line: 481, column: 13, scope: !6510)
!6533 = !DILocation(line: 483, column: 15, scope: !6510)
!6534 = !DILocation(line: 483, column: 12, scope: !6510)
!6535 = !DILocation(line: 478, column: 24, scope: !6508)
!6536 = !DILocation(line: 478, column: 20, scope: !6508)
!6537 = !DILocation(line: 1, column: 1, scope: !6538)
!6538 = !DILexicalBlockFile(scope: !6508, file: !4826, discriminator: 0)
!6539 = !DILocation(line: 487, column: 12, scope: !6510)
!6540 = !DILocation(line: 487, column: 9, scope: !6510)
!6541 = !DILocation(line: 487, column: 39, scope: !6510)
!6542 = !DILocation(line: 489, column: 12, scope: !6510)
!6543 = !DILocation(line: 489, column: 9, scope: !6510)
!6544 = !DILocation(line: 484, column: 24, scope: !6510)
!6545 = !DILocation(line: 484, column: 20, scope: !6510)
!6546 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17ha32a828e8d6f4d2fE", scope: !3349, file: !6074, line: 492, type: !6547, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6549)
!6547 = !DISubroutineType(types: !6548)
!6548 = !{!6239, !6081, !1011, !366}
!6549 = !{!6550, !6551, !6552, !6553, !6555}
!6550 = !DILocalVariable(name: "self", arg: 1, scope: !6546, file: !6074, line: 493, type: !6081)
!6551 = !DILocalVariable(name: "page", arg: 2, scope: !6546, file: !6074, line: 494, type: !1011)
!6552 = !DILocalVariable(name: "flags", arg: 3, scope: !6546, file: !6074, line: 495, type: !366)
!6553 = !DILocalVariable(name: "p4", scope: !6554, file: !6074, line: 497, type: !6095, align: 8)
!6554 = distinct !DILexicalBlock(scope: !6546, file: !6074, line: 497, column: 9)
!6555 = !DILocalVariable(name: "p4_entry", scope: !6556, file: !6074, line: 498, type: !3600, align: 8)
!6556 = distinct !DILexicalBlock(scope: !6554, file: !6074, line: 498, column: 9)
!6557 = !DILocation(line: 493, column: 9, scope: !6546)
!6558 = !DILocation(line: 494, column: 9, scope: !6546)
!6559 = !DILocation(line: 495, column: 9, scope: !6546)
!6560 = !DILocation(line: 497, column: 18, scope: !6546)
!6561 = !DILocation(line: 497, column: 13, scope: !6554)
!6562 = !DILocation(line: 498, column: 29, scope: !6554)
!6563 = !DILocation(line: 498, column: 32, scope: !6554)
!6564 = !DILocation(line: 498, column: 24, scope: !6554)
!6565 = !DILocation(line: 498, column: 13, scope: !6556)
!6566 = !DILocation(line: 500, column: 12, scope: !6556)
!6567 = !DILocation(line: 504, column: 9, scope: !6556)
!6568 = !DILocation(line: 506, column: 12, scope: !6556)
!6569 = !DILocation(line: 506, column: 9, scope: !6556)
!6570 = !DILocation(line: 507, column: 6, scope: !6546)
!6571 = !DILocation(line: 501, column: 24, scope: !6556)
!6572 = !DILocation(line: 501, column: 20, scope: !6556)
!6573 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h1015ccddcdaf2c91E", scope: !3349, file: !6074, line: 509, type: !6547, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6574)
!6574 = !{!6575, !6576, !6577, !6578, !6580, !6582}
!6575 = !DILocalVariable(name: "self", arg: 1, scope: !6573, file: !6074, line: 510, type: !6081)
!6576 = !DILocalVariable(name: "page", arg: 2, scope: !6573, file: !6074, line: 511, type: !1011)
!6577 = !DILocalVariable(name: "flags", arg: 3, scope: !6573, file: !6074, line: 512, type: !366)
!6578 = !DILocalVariable(name: "p4", scope: !6579, file: !6074, line: 514, type: !6095, align: 8)
!6579 = distinct !DILexicalBlock(scope: !6573, file: !6074, line: 514, column: 9)
!6580 = !DILocalVariable(name: "p3", scope: !6581, file: !6074, line: 520, type: !590, align: 8)
!6581 = distinct !DILexicalBlock(scope: !6579, file: !6074, line: 520, column: 9)
!6582 = !DILocalVariable(name: "p3_entry", scope: !6583, file: !6074, line: 521, type: !3600, align: 8)
!6583 = distinct !DILexicalBlock(scope: !6581, file: !6074, line: 521, column: 9)
!6584 = !DILocation(line: 510, column: 9, scope: !6573)
!6585 = !DILocation(line: 511, column: 9, scope: !6573)
!6586 = !DILocation(line: 512, column: 9, scope: !6573)
!6587 = !DILocation(line: 514, column: 18, scope: !6573)
!6588 = !DILocation(line: 514, column: 13, scope: !6579)
!6589 = !DILocation(line: 516, column: 12, scope: !6579)
!6590 = !DILocation(line: 516, column: 15, scope: !6579)
!6591 = !DILocation(line: 520, column: 47, scope: !6579)
!6592 = !DILocation(line: 520, column: 33, scope: !6579)
!6593 = !DILocation(line: 520, column: 27, scope: !6579)
!6594 = !DILocation(line: 520, column: 13, scope: !6581)
!6595 = !DILocation(line: 521, column: 32, scope: !6581)
!6596 = !DILocation(line: 521, column: 29, scope: !6581)
!6597 = !DILocation(line: 521, column: 24, scope: !6581)
!6598 = !DILocation(line: 521, column: 13, scope: !6583)
!6599 = !DILocation(line: 523, column: 12, scope: !6583)
!6600 = !DILocation(line: 517, column: 24, scope: !6579)
!6601 = !DILocation(line: 517, column: 20, scope: !6579)
!6602 = !DILocation(line: 1, column: 1, scope: !6603)
!6603 = !DILexicalBlockFile(scope: !6579, file: !4826, discriminator: 0)
!6604 = !DILocation(line: 530, column: 6, scope: !6573)
!6605 = !DILocation(line: 527, column: 9, scope: !6583)
!6606 = !DILocation(line: 529, column: 12, scope: !6583)
!6607 = !DILocation(line: 529, column: 9, scope: !6583)
!6608 = !DILocation(line: 524, column: 24, scope: !6583)
!6609 = !DILocation(line: 524, column: 20, scope: !6583)
!6610 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17he54ce971bbd5390aE", scope: !3349, file: !6074, line: 532, type: !6547, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6611)
!6611 = !{!6612, !6613, !6614}
!6612 = !DILocalVariable(name: "self", arg: 1, scope: !6610, file: !6074, line: 533, type: !6081)
!6613 = !DILocalVariable(name: "_page", arg: 2, scope: !6610, file: !6074, line: 534, type: !1011)
!6614 = !DILocalVariable(name: "_flags", arg: 3, scope: !6610, file: !6074, line: 535, type: !366)
!6615 = !DILocation(line: 533, column: 9, scope: !6610)
!6616 = !DILocation(line: 534, column: 9, scope: !6610)
!6617 = !DILocation(line: 535, column: 9, scope: !6610)
!6618 = !DILocation(line: 537, column: 13, scope: !6610)
!6619 = !DILocation(line: 537, column: 9, scope: !6610)
!6620 = !DILocation(line: 538, column: 6, scope: !6610)
!6621 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h6fe822c17732f94aE", scope: !3349, file: !6074, line: 540, type: !6622, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6624)
!6622 = !DISubroutineType(types: !6623)
!6623 = !{!3319, !6306, !1011}
!6624 = !{!6625, !6626, !6627, !6629, !6631, !6633, !6635}
!6625 = !DILocalVariable(name: "self", arg: 1, scope: !6621, file: !6074, line: 540, type: !6306)
!6626 = !DILocalVariable(name: "page", arg: 2, scope: !6621, file: !6074, line: 540, type: !1011)
!6627 = !DILocalVariable(name: "p4", scope: !6628, file: !6074, line: 541, type: !589, align: 8)
!6628 = distinct !DILexicalBlock(scope: !6621, file: !6074, line: 541, column: 9)
!6629 = !DILocalVariable(name: "p3", scope: !6630, file: !6074, line: 547, type: !6314, align: 8)
!6630 = distinct !DILexicalBlock(scope: !6628, file: !6074, line: 547, column: 9)
!6631 = !DILocalVariable(name: "p3_entry", scope: !6632, file: !6074, line: 548, type: !82, align: 8)
!6632 = distinct !DILexicalBlock(scope: !6630, file: !6074, line: 548, column: 9)
!6633 = !DILocalVariable(name: "p2", scope: !6634, file: !6074, line: 554, type: !6314, align: 8)
!6634 = distinct !DILexicalBlock(scope: !6632, file: !6074, line: 554, column: 9)
!6635 = !DILocalVariable(name: "p2_entry", scope: !6636, file: !6074, line: 555, type: !82, align: 8)
!6636 = distinct !DILexicalBlock(scope: !6634, file: !6074, line: 555, column: 9)
!6637 = !DILocation(line: 540, column: 23, scope: !6621)
!6638 = !DILocation(line: 540, column: 30, scope: !6621)
!6639 = !DILocation(line: 555, column: 13, scope: !6636)
!6640 = !DILocation(line: 541, column: 18, scope: !6621)
!6641 = !DILocation(line: 541, column: 13, scope: !6628)
!6642 = !DILocation(line: 543, column: 12, scope: !6628)
!6643 = !DILocation(line: 543, column: 15, scope: !6628)
!6644 = !DILocation(line: 547, column: 43, scope: !6628)
!6645 = !DILocation(line: 547, column: 29, scope: !6628)
!6646 = !DILocation(line: 547, column: 27, scope: !6628)
!6647 = !DILocation(line: 547, column: 13, scope: !6630)
!6648 = !DILocation(line: 548, column: 28, scope: !6630)
!6649 = !DILocation(line: 548, column: 25, scope: !6630)
!6650 = !DILocation(line: 548, column: 24, scope: !6630)
!6651 = !DILocation(line: 548, column: 13, scope: !6632)
!6652 = !DILocation(line: 550, column: 12, scope: !6632)
!6653 = !DILocation(line: 544, column: 24, scope: !6628)
!6654 = !DILocation(line: 544, column: 20, scope: !6628)
!6655 = !DILocation(line: 1, column: 1, scope: !6656)
!6656 = !DILexicalBlockFile(scope: !6628, file: !4826, discriminator: 0)
!6657 = !DILocation(line: 563, column: 6, scope: !6621)
!6658 = !DILocation(line: 554, column: 43, scope: !6632)
!6659 = !DILocation(line: 554, column: 29, scope: !6632)
!6660 = !DILocation(line: 554, column: 27, scope: !6632)
!6661 = !DILocation(line: 554, column: 13, scope: !6634)
!6662 = !DILocation(line: 555, column: 28, scope: !6634)
!6663 = !DILocation(line: 555, column: 25, scope: !6634)
!6664 = !DILocation(line: 555, column: 24, scope: !6634)
!6665 = !DILocation(line: 557, column: 12, scope: !6636)
!6666 = !DILocation(line: 551, column: 24, scope: !6632)
!6667 = !DILocation(line: 551, column: 20, scope: !6632)
!6668 = !DILocation(line: 1, column: 1, scope: !6669)
!6669 = !DILexicalBlockFile(scope: !6632, file: !4826, discriminator: 0)
!6670 = !DILocation(line: 561, column: 39, scope: !6636)
!6671 = !DILocation(line: 561, column: 9, scope: !6636)
!6672 = !DILocation(line: 562, column: 22, scope: !6636)
!6673 = !DILocation(line: 558, column: 24, scope: !6636)
!6674 = !DILocation(line: 558, column: 20, scope: !6636)
!6675 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h7475f21efba9aa83E", scope: !3348, file: !6074, line: 562, type: !6676, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6678)
!6676 = !DISubroutineType(types: !6677)
!6677 = !{!3329, !3347, !3311}
!6678 = !{!6679, !6680}
!6679 = !DILocalVariable(name: "p2_entry", scope: !6675, file: !6074, line: 555, type: !82, align: 8)
!6680 = !DILocalVariable(arg: 2, scope: !6675, file: !6074, line: 562, type: !3311)
!6681 = !DILocation(line: 555, column: 13, scope: !6675)
!6682 = !DILocation(line: 562, column: 23, scope: !6675)
!6683 = !DILocation(line: 562, column: 78, scope: !6675)
!6684 = !DILocation(line: 562, column: 42, scope: !6675)
!6685 = !DILocation(line: 562, column: 94, scope: !6675)
!6686 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h9f866e11fb33e400E", scope: !3467, file: !6074, line: 582, type: !6687, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6689)
!6687 = !DISubroutineType(types: !6688)
!6688 = !{!859, !6081, !874}
!6689 = !{!6690, !6691, !6692, !6694, !6696, !6698, !6700, !6702, !6704, !6706, !6708, !6710, !6712, !6714, !6716, !6718, !6720, !6722, !6724}
!6690 = !DILocalVariable(name: "self", arg: 1, scope: !6686, file: !6074, line: 583, type: !6081)
!6691 = !DILocalVariable(name: "page", arg: 2, scope: !6686, file: !6074, line: 584, type: !874)
!6692 = !DILocalVariable(name: "p4", scope: !6693, file: !6074, line: 586, type: !6095, align: 8)
!6693 = distinct !DILexicalBlock(scope: !6686, file: !6074, line: 586, column: 9)
!6694 = !DILocalVariable(name: "p4_entry", scope: !6695, file: !6074, line: 587, type: !82, align: 8)
!6695 = distinct !DILexicalBlock(scope: !6693, file: !6074, line: 587, column: 9)
!6696 = !DILocalVariable(name: "residual", scope: !6697, file: !6074, line: 591, type: !899, align: 8)
!6697 = distinct !DILexicalBlock(scope: !6695, file: !6074, line: 591, column: 11)
!6698 = !DILocalVariable(name: "val", scope: !6699, file: !6074, line: 588, type: !664, align: 8)
!6699 = distinct !DILexicalBlock(scope: !6695, file: !6074, line: 588, column: 9)
!6700 = !DILocalVariable(name: "p3", scope: !6701, file: !6074, line: 593, type: !590, align: 8)
!6701 = distinct !DILexicalBlock(scope: !6695, file: !6074, line: 593, column: 9)
!6702 = !DILocalVariable(name: "p3_entry", scope: !6703, file: !6074, line: 594, type: !82, align: 8)
!6703 = distinct !DILexicalBlock(scope: !6701, file: !6074, line: 594, column: 9)
!6704 = !DILocalVariable(name: "residual", scope: !6705, file: !6074, line: 598, type: !899, align: 8)
!6705 = distinct !DILexicalBlock(scope: !6703, file: !6074, line: 598, column: 11)
!6706 = !DILocalVariable(name: "val", scope: !6707, file: !6074, line: 595, type: !664, align: 8)
!6707 = distinct !DILexicalBlock(scope: !6703, file: !6074, line: 595, column: 9)
!6708 = !DILocalVariable(name: "p2", scope: !6709, file: !6074, line: 600, type: !590, align: 8)
!6709 = distinct !DILexicalBlock(scope: !6703, file: !6074, line: 600, column: 9)
!6710 = !DILocalVariable(name: "p2_entry", scope: !6711, file: !6074, line: 601, type: !82, align: 8)
!6711 = distinct !DILexicalBlock(scope: !6709, file: !6074, line: 601, column: 9)
!6712 = !DILocalVariable(name: "residual", scope: !6713, file: !6074, line: 605, type: !899, align: 8)
!6713 = distinct !DILexicalBlock(scope: !6711, file: !6074, line: 605, column: 11)
!6714 = !DILocalVariable(name: "val", scope: !6715, file: !6074, line: 602, type: !664, align: 8)
!6715 = distinct !DILexicalBlock(scope: !6711, file: !6074, line: 602, column: 9)
!6716 = !DILocalVariable(name: "p1", scope: !6717, file: !6074, line: 607, type: !590, align: 8)
!6717 = distinct !DILexicalBlock(scope: !6711, file: !6074, line: 607, column: 9)
!6718 = !DILocalVariable(name: "p1_entry", scope: !6719, file: !6074, line: 608, type: !3600, align: 8)
!6719 = distinct !DILexicalBlock(scope: !6717, file: !6074, line: 608, column: 9)
!6720 = !DILocalVariable(name: "frame", scope: !6721, file: !6074, line: 610, type: !664, align: 8)
!6721 = distinct !DILexicalBlock(scope: !6719, file: !6074, line: 610, column: 9)
!6722 = !DILocalVariable(name: "residual", scope: !6723, file: !6074, line: 613, type: !899, align: 8)
!6723 = distinct !DILexicalBlock(scope: !6719, file: !6074, line: 613, column: 11)
!6724 = !DILocalVariable(name: "val", scope: !6725, file: !6074, line: 610, type: !664, align: 8)
!6725 = distinct !DILexicalBlock(scope: !6719, file: !6074, line: 610, column: 21)
!6726 = !DILocation(line: 583, column: 9, scope: !6686)
!6727 = !DILocation(line: 584, column: 9, scope: !6686)
!6728 = !DILocation(line: 588, column: 9, scope: !6699)
!6729 = !DILocation(line: 595, column: 9, scope: !6707)
!6730 = !DILocation(line: 602, column: 9, scope: !6715)
!6731 = !DILocation(line: 610, column: 13, scope: !6721)
!6732 = !DILocation(line: 610, column: 21, scope: !6725)
!6733 = !DILocation(line: 586, column: 18, scope: !6686)
!6734 = !DILocation(line: 586, column: 13, scope: !6693)
!6735 = !DILocation(line: 587, column: 25, scope: !6693)
!6736 = !DILocation(line: 587, column: 28, scope: !6693)
!6737 = !DILocation(line: 587, column: 24, scope: !6693)
!6738 = !DILocation(line: 587, column: 13, scope: !6695)
!6739 = !DILocation(line: 588, column: 9, scope: !6695)
!6740 = !DILocation(line: 593, column: 47, scope: !6695)
!6741 = !DILocation(line: 593, column: 33, scope: !6695)
!6742 = !DILocation(line: 593, column: 27, scope: !6695)
!6743 = !DILocation(line: 593, column: 13, scope: !6701)
!6744 = !DILocation(line: 594, column: 28, scope: !6701)
!6745 = !DILocation(line: 594, column: 25, scope: !6701)
!6746 = !DILocation(line: 594, column: 24, scope: !6701)
!6747 = !DILocation(line: 594, column: 13, scope: !6703)
!6748 = !DILocation(line: 595, column: 9, scope: !6703)
!6749 = !DILocation(line: 591, column: 11, scope: !6695)
!6750 = !DILocation(line: 591, column: 11, scope: !6697)
!6751 = !DILocation(line: 588, column: 9, scope: !6697)
!6752 = !DILocation(line: 617, column: 6, scope: !6686)
!6753 = !DILocation(line: 600, column: 47, scope: !6703)
!6754 = !DILocation(line: 600, column: 33, scope: !6703)
!6755 = !DILocation(line: 600, column: 27, scope: !6703)
!6756 = !DILocation(line: 600, column: 13, scope: !6709)
!6757 = !DILocation(line: 601, column: 28, scope: !6709)
!6758 = !DILocation(line: 601, column: 25, scope: !6709)
!6759 = !DILocation(line: 601, column: 24, scope: !6709)
!6760 = !DILocation(line: 601, column: 13, scope: !6711)
!6761 = !DILocation(line: 602, column: 9, scope: !6711)
!6762 = !DILocation(line: 598, column: 11, scope: !6703)
!6763 = !DILocation(line: 598, column: 11, scope: !6705)
!6764 = !DILocation(line: 595, column: 9, scope: !6705)
!6765 = !DILocation(line: 607, column: 47, scope: !6711)
!6766 = !DILocation(line: 607, column: 33, scope: !6711)
!6767 = !DILocation(line: 607, column: 27, scope: !6711)
!6768 = !DILocation(line: 607, column: 13, scope: !6717)
!6769 = !DILocation(line: 608, column: 32, scope: !6717)
!6770 = !DILocation(line: 608, column: 29, scope: !6717)
!6771 = !DILocation(line: 608, column: 24, scope: !6717)
!6772 = !DILocation(line: 608, column: 13, scope: !6719)
!6773 = !DILocation(line: 610, column: 21, scope: !6719)
!6774 = !DILocation(line: 605, column: 11, scope: !6711)
!6775 = !DILocation(line: 605, column: 11, scope: !6713)
!6776 = !DILocation(line: 602, column: 9, scope: !6713)
!6777 = !DILocation(line: 615, column: 9, scope: !6721)
!6778 = !DILocation(line: 616, column: 20, scope: !6721)
!6779 = !DILocation(line: 616, column: 12, scope: !6721)
!6780 = !DILocation(line: 616, column: 9, scope: !6721)
!6781 = !DILocation(line: 613, column: 11, scope: !6719)
!6782 = !DILocation(line: 613, column: 11, scope: !6723)
!6783 = !DILocation(line: 610, column: 21, scope: !6723)
!6784 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd3a5be6e872787a2E", scope: !3466, file: !6074, line: 588, type: !6785, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6787)
!6785 = !DISubroutineType(types: !6786)
!6786 = !{!881, !3465, !795}
!6787 = !{!6788, !6789}
!6788 = !DILocalVariable(name: "err", arg: 2, scope: !6784, file: !6074, line: 588, type: !795)
!6789 = !DILocalVariable(arg: 1, scope: !6784, file: !6074, line: 588, type: !3465)
!6790 = !DILocation(line: 588, column: 34, scope: !6784)
!6791 = !DILocation(line: 588, column: 35, scope: !6784)
!6792 = !DILocation(line: 588, column: 46, scope: !6784)
!6793 = !DILocation(line: 588, column: 40, scope: !6784)
!6794 = !DILocation(line: 589, column: 44, scope: !6784)
!6795 = !DILocation(line: 590, column: 38, scope: !6784)
!6796 = !DILocation(line: 591, column: 10, scope: !6784)
!6797 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h8b0e18bb17a8c3a2E", scope: !3466, file: !6074, line: 595, type: !6798, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6800)
!6798 = !DISubroutineType(types: !6799)
!6799 = !{!881, !3757, !795}
!6800 = !{!6801, !6802}
!6801 = !DILocalVariable(name: "err", arg: 2, scope: !6797, file: !6074, line: 595, type: !795)
!6802 = !DILocalVariable(arg: 1, scope: !6797, file: !6074, line: 595, type: !3757)
!6803 = !DILocation(line: 595, column: 34, scope: !6797)
!6804 = !DILocation(line: 595, column: 35, scope: !6797)
!6805 = !DILocation(line: 595, column: 46, scope: !6797)
!6806 = !DILocation(line: 595, column: 40, scope: !6797)
!6807 = !DILocation(line: 596, column: 44, scope: !6797)
!6808 = !DILocation(line: 597, column: 38, scope: !6797)
!6809 = !DILocation(line: 598, column: 10, scope: !6797)
!6810 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h13c198bf9429ef0eE", scope: !3466, file: !6074, line: 602, type: !6811, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6813)
!6811 = !DISubroutineType(types: !6812)
!6812 = !{!881, !3671, !795}
!6813 = !{!6814, !6815}
!6814 = !DILocalVariable(name: "err", arg: 2, scope: !6810, file: !6074, line: 602, type: !795)
!6815 = !DILocalVariable(arg: 1, scope: !6810, file: !6074, line: 602, type: !3671)
!6816 = !DILocation(line: 602, column: 34, scope: !6810)
!6817 = !DILocation(line: 602, column: 35, scope: !6810)
!6818 = !DILocation(line: 602, column: 46, scope: !6810)
!6819 = !DILocation(line: 602, column: 40, scope: !6810)
!6820 = !DILocation(line: 603, column: 44, scope: !6810)
!6821 = !DILocation(line: 604, column: 38, scope: !6810)
!6822 = !DILocation(line: 605, column: 10, scope: !6810)
!6823 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hf202c139fc6e7116E", scope: !3466, file: !6074, line: 610, type: !6824, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6826)
!6824 = !DISubroutineType(types: !6825)
!6825 = !{!881, !3554, !795}
!6826 = !{!6827, !6828}
!6827 = !DILocalVariable(name: "err", arg: 2, scope: !6823, file: !6074, line: 610, type: !795)
!6828 = !DILocalVariable(arg: 1, scope: !6823, file: !6074, line: 610, type: !3554)
!6829 = !DILocation(line: 610, column: 46, scope: !6823)
!6830 = !DILocation(line: 610, column: 47, scope: !6823)
!6831 = !DILocation(line: 610, column: 58, scope: !6823)
!6832 = !DILocation(line: 610, column: 52, scope: !6823)
!6833 = !DILocation(line: 611, column: 44, scope: !6823)
!6834 = !DILocation(line: 612, column: 38, scope: !6823)
!6835 = !DILocation(line: 613, column: 10, scope: !6823)
!6836 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h2b18697d6bb7f168E", scope: !3467, file: !6074, line: 619, type: !6837, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6854)
!6837 = !DISubroutineType(types: !6838)
!6838 = !{!6839, !6081, !874, !366}
!6839 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6840, templateParams: !19, identifier: "c77bf14d576d4af6958718ba821f873c")
!6840 = !{!6841}
!6841 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6839, file: !2, size: 128, align: 64, elements: !6842, templateParams: !19, identifier: "9d9f26b994aa234aeef1541ee2733152", discriminator: !6853)
!6842 = !{!6843, !6849}
!6843 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6841, file: !2, baseType: !6844, size: 128, align: 64, extraData: i64 0)
!6844 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6839, file: !2, size: 128, align: 64, elements: !6845, templateParams: !6847, identifier: "22154d769003790e513910e011478c29")
!6845 = !{!6846}
!6846 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6844, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!6847 = !{!6848, !6197}
!6848 = !DITemplateTypeParameter(name: "T", type: !871)
!6849 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6841, file: !2, baseType: !6850, size: 128, align: 64, extraData: i64 1)
!6850 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6839, file: !2, size: 128, align: 64, elements: !6851, templateParams: !6847, identifier: "7f254bd613fa4347e02edea34d1dcae6")
!6851 = !{!6852}
!6852 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6850, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6853 = !DIDerivedType(tag: DW_TAG_member, scope: !6839, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6854 = !{!6855, !6856, !6857, !6858, !6860, !6862, !6864}
!6855 = !DILocalVariable(name: "self", arg: 1, scope: !6836, file: !6074, line: 620, type: !6081)
!6856 = !DILocalVariable(name: "page", arg: 2, scope: !6836, file: !6074, line: 621, type: !874)
!6857 = !DILocalVariable(name: "flags", arg: 3, scope: !6836, file: !6074, line: 622, type: !366)
!6858 = !DILocalVariable(name: "p4", scope: !6859, file: !6074, line: 624, type: !6095, align: 8)
!6859 = distinct !DILexicalBlock(scope: !6836, file: !6074, line: 624, column: 9)
!6860 = !DILocalVariable(name: "p3", scope: !6861, file: !6074, line: 630, type: !590, align: 8)
!6861 = distinct !DILexicalBlock(scope: !6859, file: !6074, line: 630, column: 9)
!6862 = !DILocalVariable(name: "p2", scope: !6863, file: !6074, line: 636, type: !590, align: 8)
!6863 = distinct !DILexicalBlock(scope: !6861, file: !6074, line: 636, column: 9)
!6864 = !DILocalVariable(name: "p1", scope: !6865, file: !6074, line: 642, type: !590, align: 8)
!6865 = distinct !DILexicalBlock(scope: !6863, file: !6074, line: 642, column: 9)
!6866 = !DILocation(line: 620, column: 9, scope: !6836)
!6867 = !DILocation(line: 621, column: 9, scope: !6836)
!6868 = !DILocation(line: 622, column: 9, scope: !6836)
!6869 = !DILocation(line: 624, column: 18, scope: !6836)
!6870 = !DILocation(line: 624, column: 13, scope: !6859)
!6871 = !DILocation(line: 626, column: 12, scope: !6859)
!6872 = !DILocation(line: 626, column: 15, scope: !6859)
!6873 = !DILocation(line: 630, column: 47, scope: !6859)
!6874 = !DILocation(line: 630, column: 33, scope: !6859)
!6875 = !DILocation(line: 630, column: 27, scope: !6859)
!6876 = !DILocation(line: 630, column: 13, scope: !6861)
!6877 = !DILocation(line: 632, column: 15, scope: !6861)
!6878 = !DILocation(line: 632, column: 12, scope: !6861)
!6879 = !DILocation(line: 627, column: 24, scope: !6859)
!6880 = !DILocation(line: 627, column: 20, scope: !6859)
!6881 = !DILocation(line: 1, column: 1, scope: !6882)
!6882 = !DILexicalBlockFile(scope: !6859, file: !4826, discriminator: 0)
!6883 = !DILocation(line: 651, column: 6, scope: !6836)
!6884 = !DILocation(line: 636, column: 47, scope: !6861)
!6885 = !DILocation(line: 636, column: 33, scope: !6861)
!6886 = !DILocation(line: 636, column: 27, scope: !6861)
!6887 = !DILocation(line: 636, column: 13, scope: !6863)
!6888 = !DILocation(line: 638, column: 15, scope: !6863)
!6889 = !DILocation(line: 638, column: 12, scope: !6863)
!6890 = !DILocation(line: 633, column: 24, scope: !6861)
!6891 = !DILocation(line: 633, column: 20, scope: !6861)
!6892 = !DILocation(line: 1, column: 1, scope: !6893)
!6893 = !DILexicalBlockFile(scope: !6861, file: !4826, discriminator: 0)
!6894 = !DILocation(line: 642, column: 47, scope: !6863)
!6895 = !DILocation(line: 642, column: 33, scope: !6863)
!6896 = !DILocation(line: 642, column: 27, scope: !6863)
!6897 = !DILocation(line: 642, column: 13, scope: !6865)
!6898 = !DILocation(line: 644, column: 15, scope: !6865)
!6899 = !DILocation(line: 644, column: 12, scope: !6865)
!6900 = !DILocation(line: 639, column: 24, scope: !6863)
!6901 = !DILocation(line: 639, column: 20, scope: !6863)
!6902 = !DILocation(line: 1, column: 1, scope: !6903)
!6903 = !DILexicalBlockFile(scope: !6863, file: !4826, discriminator: 0)
!6904 = !DILocation(line: 648, column: 12, scope: !6865)
!6905 = !DILocation(line: 648, column: 9, scope: !6865)
!6906 = !DILocation(line: 650, column: 12, scope: !6865)
!6907 = !DILocation(line: 650, column: 9, scope: !6865)
!6908 = !DILocation(line: 645, column: 24, scope: !6865)
!6909 = !DILocation(line: 645, column: 20, scope: !6865)
!6910 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17haea7ddaa30dacca2E", scope: !3467, file: !6074, line: 653, type: !6911, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6913)
!6911 = !DISubroutineType(types: !6912)
!6912 = !{!6239, !6081, !874, !366}
!6913 = !{!6914, !6915, !6916, !6917, !6919}
!6914 = !DILocalVariable(name: "self", arg: 1, scope: !6910, file: !6074, line: 654, type: !6081)
!6915 = !DILocalVariable(name: "page", arg: 2, scope: !6910, file: !6074, line: 655, type: !874)
!6916 = !DILocalVariable(name: "flags", arg: 3, scope: !6910, file: !6074, line: 656, type: !366)
!6917 = !DILocalVariable(name: "p4", scope: !6918, file: !6074, line: 658, type: !6095, align: 8)
!6918 = distinct !DILexicalBlock(scope: !6910, file: !6074, line: 658, column: 9)
!6919 = !DILocalVariable(name: "p4_entry", scope: !6920, file: !6074, line: 659, type: !3600, align: 8)
!6920 = distinct !DILexicalBlock(scope: !6918, file: !6074, line: 659, column: 9)
!6921 = !DILocation(line: 654, column: 9, scope: !6910)
!6922 = !DILocation(line: 655, column: 9, scope: !6910)
!6923 = !DILocation(line: 656, column: 9, scope: !6910)
!6924 = !DILocation(line: 658, column: 18, scope: !6910)
!6925 = !DILocation(line: 658, column: 13, scope: !6918)
!6926 = !DILocation(line: 659, column: 29, scope: !6918)
!6927 = !DILocation(line: 659, column: 32, scope: !6918)
!6928 = !DILocation(line: 659, column: 24, scope: !6918)
!6929 = !DILocation(line: 659, column: 13, scope: !6920)
!6930 = !DILocation(line: 661, column: 12, scope: !6920)
!6931 = !DILocation(line: 665, column: 9, scope: !6920)
!6932 = !DILocation(line: 667, column: 12, scope: !6920)
!6933 = !DILocation(line: 667, column: 9, scope: !6920)
!6934 = !DILocation(line: 668, column: 6, scope: !6910)
!6935 = !DILocation(line: 662, column: 24, scope: !6920)
!6936 = !DILocation(line: 662, column: 20, scope: !6920)
!6937 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17hbac99fdc46672e35E", scope: !3467, file: !6074, line: 670, type: !6911, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6938)
!6938 = !{!6939, !6940, !6941, !6942, !6944, !6946}
!6939 = !DILocalVariable(name: "self", arg: 1, scope: !6937, file: !6074, line: 671, type: !6081)
!6940 = !DILocalVariable(name: "page", arg: 2, scope: !6937, file: !6074, line: 672, type: !874)
!6941 = !DILocalVariable(name: "flags", arg: 3, scope: !6937, file: !6074, line: 673, type: !366)
!6942 = !DILocalVariable(name: "p4", scope: !6943, file: !6074, line: 675, type: !6095, align: 8)
!6943 = distinct !DILexicalBlock(scope: !6937, file: !6074, line: 675, column: 9)
!6944 = !DILocalVariable(name: "p3", scope: !6945, file: !6074, line: 681, type: !590, align: 8)
!6945 = distinct !DILexicalBlock(scope: !6943, file: !6074, line: 681, column: 9)
!6946 = !DILocalVariable(name: "p3_entry", scope: !6947, file: !6074, line: 682, type: !3600, align: 8)
!6947 = distinct !DILexicalBlock(scope: !6945, file: !6074, line: 682, column: 9)
!6948 = !DILocation(line: 671, column: 9, scope: !6937)
!6949 = !DILocation(line: 672, column: 9, scope: !6937)
!6950 = !DILocation(line: 673, column: 9, scope: !6937)
!6951 = !DILocation(line: 675, column: 18, scope: !6937)
!6952 = !DILocation(line: 675, column: 13, scope: !6943)
!6953 = !DILocation(line: 677, column: 12, scope: !6943)
!6954 = !DILocation(line: 677, column: 15, scope: !6943)
!6955 = !DILocation(line: 681, column: 47, scope: !6943)
!6956 = !DILocation(line: 681, column: 33, scope: !6943)
!6957 = !DILocation(line: 681, column: 27, scope: !6943)
!6958 = !DILocation(line: 681, column: 13, scope: !6945)
!6959 = !DILocation(line: 682, column: 32, scope: !6945)
!6960 = !DILocation(line: 682, column: 29, scope: !6945)
!6961 = !DILocation(line: 682, column: 24, scope: !6945)
!6962 = !DILocation(line: 682, column: 13, scope: !6947)
!6963 = !DILocation(line: 684, column: 12, scope: !6947)
!6964 = !DILocation(line: 678, column: 24, scope: !6943)
!6965 = !DILocation(line: 678, column: 20, scope: !6943)
!6966 = !DILocation(line: 1, column: 1, scope: !6967)
!6967 = !DILexicalBlockFile(scope: !6943, file: !4826, discriminator: 0)
!6968 = !DILocation(line: 691, column: 6, scope: !6937)
!6969 = !DILocation(line: 688, column: 9, scope: !6947)
!6970 = !DILocation(line: 690, column: 12, scope: !6947)
!6971 = !DILocation(line: 690, column: 9, scope: !6947)
!6972 = !DILocation(line: 685, column: 24, scope: !6947)
!6973 = !DILocation(line: 685, column: 20, scope: !6947)
!6974 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h644dddca9f3c65f6E", scope: !3467, file: !6074, line: 693, type: !6911, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !6975)
!6975 = !{!6976, !6977, !6978, !6979, !6981, !6983, !6985}
!6976 = !DILocalVariable(name: "self", arg: 1, scope: !6974, file: !6074, line: 694, type: !6081)
!6977 = !DILocalVariable(name: "page", arg: 2, scope: !6974, file: !6074, line: 695, type: !874)
!6978 = !DILocalVariable(name: "flags", arg: 3, scope: !6974, file: !6074, line: 696, type: !366)
!6979 = !DILocalVariable(name: "p4", scope: !6980, file: !6074, line: 698, type: !6095, align: 8)
!6980 = distinct !DILexicalBlock(scope: !6974, file: !6074, line: 698, column: 9)
!6981 = !DILocalVariable(name: "p3", scope: !6982, file: !6074, line: 704, type: !590, align: 8)
!6982 = distinct !DILexicalBlock(scope: !6980, file: !6074, line: 704, column: 9)
!6983 = !DILocalVariable(name: "p2", scope: !6984, file: !6074, line: 710, type: !590, align: 8)
!6984 = distinct !DILexicalBlock(scope: !6982, file: !6074, line: 710, column: 9)
!6985 = !DILocalVariable(name: "p2_entry", scope: !6986, file: !6074, line: 711, type: !3600, align: 8)
!6986 = distinct !DILexicalBlock(scope: !6984, file: !6074, line: 711, column: 9)
!6987 = !DILocation(line: 694, column: 9, scope: !6974)
!6988 = !DILocation(line: 695, column: 9, scope: !6974)
!6989 = !DILocation(line: 696, column: 9, scope: !6974)
!6990 = !DILocation(line: 698, column: 18, scope: !6974)
!6991 = !DILocation(line: 698, column: 13, scope: !6980)
!6992 = !DILocation(line: 700, column: 12, scope: !6980)
!6993 = !DILocation(line: 700, column: 15, scope: !6980)
!6994 = !DILocation(line: 704, column: 47, scope: !6980)
!6995 = !DILocation(line: 704, column: 33, scope: !6980)
!6996 = !DILocation(line: 704, column: 27, scope: !6980)
!6997 = !DILocation(line: 704, column: 13, scope: !6982)
!6998 = !DILocation(line: 706, column: 15, scope: !6982)
!6999 = !DILocation(line: 706, column: 12, scope: !6982)
!7000 = !DILocation(line: 701, column: 24, scope: !6980)
!7001 = !DILocation(line: 701, column: 20, scope: !6980)
!7002 = !DILocation(line: 1, column: 1, scope: !7003)
!7003 = !DILexicalBlockFile(scope: !6980, file: !4826, discriminator: 0)
!7004 = !DILocation(line: 720, column: 6, scope: !6974)
!7005 = !DILocation(line: 710, column: 47, scope: !6982)
!7006 = !DILocation(line: 710, column: 33, scope: !6982)
!7007 = !DILocation(line: 710, column: 27, scope: !6982)
!7008 = !DILocation(line: 710, column: 13, scope: !6984)
!7009 = !DILocation(line: 711, column: 32, scope: !6984)
!7010 = !DILocation(line: 711, column: 29, scope: !6984)
!7011 = !DILocation(line: 711, column: 24, scope: !6984)
!7012 = !DILocation(line: 711, column: 13, scope: !6986)
!7013 = !DILocation(line: 713, column: 12, scope: !6986)
!7014 = !DILocation(line: 707, column: 24, scope: !6982)
!7015 = !DILocation(line: 707, column: 20, scope: !6982)
!7016 = !DILocation(line: 1, column: 1, scope: !7017)
!7017 = !DILexicalBlockFile(scope: !6982, file: !4826, discriminator: 0)
!7018 = !DILocation(line: 717, column: 9, scope: !6986)
!7019 = !DILocation(line: 719, column: 12, scope: !6986)
!7020 = !DILocation(line: 719, column: 9, scope: !6986)
!7021 = !DILocation(line: 714, column: 24, scope: !6986)
!7022 = !DILocation(line: 714, column: 20, scope: !6986)
!7023 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h22dc0052596be811E", scope: !3467, file: !6074, line: 722, type: !7024, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7026)
!7024 = !DISubroutineType(types: !7025)
!7025 = !{!3713, !6306, !874}
!7026 = !{!7027, !7028, !7029, !7031, !7033, !7035, !7037, !7039, !7041}
!7027 = !DILocalVariable(name: "self", arg: 1, scope: !7023, file: !6074, line: 722, type: !6306)
!7028 = !DILocalVariable(name: "page", arg: 2, scope: !7023, file: !6074, line: 722, type: !874)
!7029 = !DILocalVariable(name: "p4", scope: !7030, file: !6074, line: 723, type: !589, align: 8)
!7030 = distinct !DILexicalBlock(scope: !7023, file: !6074, line: 723, column: 9)
!7031 = !DILocalVariable(name: "p3", scope: !7032, file: !6074, line: 729, type: !6314, align: 8)
!7032 = distinct !DILexicalBlock(scope: !7030, file: !6074, line: 729, column: 9)
!7033 = !DILocalVariable(name: "p3_entry", scope: !7034, file: !6074, line: 730, type: !82, align: 8)
!7034 = distinct !DILexicalBlock(scope: !7032, file: !6074, line: 730, column: 9)
!7035 = !DILocalVariable(name: "p2", scope: !7036, file: !6074, line: 736, type: !6314, align: 8)
!7036 = distinct !DILexicalBlock(scope: !7034, file: !6074, line: 736, column: 9)
!7037 = !DILocalVariable(name: "p2_entry", scope: !7038, file: !6074, line: 737, type: !82, align: 8)
!7038 = distinct !DILexicalBlock(scope: !7036, file: !6074, line: 737, column: 9)
!7039 = !DILocalVariable(name: "p1", scope: !7040, file: !6074, line: 743, type: !6314, align: 8)
!7040 = distinct !DILexicalBlock(scope: !7038, file: !6074, line: 743, column: 9)
!7041 = !DILocalVariable(name: "p1_entry", scope: !7042, file: !6074, line: 744, type: !82, align: 8)
!7042 = distinct !DILexicalBlock(scope: !7040, file: !6074, line: 744, column: 9)
!7043 = !DILocation(line: 722, column: 23, scope: !7023)
!7044 = !DILocation(line: 722, column: 30, scope: !7023)
!7045 = !DILocation(line: 744, column: 13, scope: !7042)
!7046 = !DILocation(line: 723, column: 18, scope: !7023)
!7047 = !DILocation(line: 723, column: 13, scope: !7030)
!7048 = !DILocation(line: 725, column: 12, scope: !7030)
!7049 = !DILocation(line: 725, column: 15, scope: !7030)
!7050 = !DILocation(line: 729, column: 43, scope: !7030)
!7051 = !DILocation(line: 729, column: 29, scope: !7030)
!7052 = !DILocation(line: 729, column: 27, scope: !7030)
!7053 = !DILocation(line: 729, column: 13, scope: !7032)
!7054 = !DILocation(line: 730, column: 28, scope: !7032)
!7055 = !DILocation(line: 730, column: 25, scope: !7032)
!7056 = !DILocation(line: 730, column: 24, scope: !7032)
!7057 = !DILocation(line: 730, column: 13, scope: !7034)
!7058 = !DILocation(line: 732, column: 12, scope: !7034)
!7059 = !DILocation(line: 726, column: 24, scope: !7030)
!7060 = !DILocation(line: 726, column: 20, scope: !7030)
!7061 = !DILocation(line: 1, column: 1, scope: !7062)
!7062 = !DILexicalBlockFile(scope: !7030, file: !4826, discriminator: 0)
!7063 = !DILocation(line: 752, column: 6, scope: !7023)
!7064 = !DILocation(line: 736, column: 43, scope: !7034)
!7065 = !DILocation(line: 736, column: 29, scope: !7034)
!7066 = !DILocation(line: 736, column: 27, scope: !7034)
!7067 = !DILocation(line: 736, column: 13, scope: !7036)
!7068 = !DILocation(line: 737, column: 28, scope: !7036)
!7069 = !DILocation(line: 737, column: 25, scope: !7036)
!7070 = !DILocation(line: 737, column: 24, scope: !7036)
!7071 = !DILocation(line: 737, column: 13, scope: !7038)
!7072 = !DILocation(line: 739, column: 12, scope: !7038)
!7073 = !DILocation(line: 733, column: 24, scope: !7034)
!7074 = !DILocation(line: 733, column: 20, scope: !7034)
!7075 = !DILocation(line: 1, column: 1, scope: !7076)
!7076 = !DILexicalBlockFile(scope: !7034, file: !4826, discriminator: 0)
!7077 = !DILocation(line: 743, column: 43, scope: !7038)
!7078 = !DILocation(line: 743, column: 29, scope: !7038)
!7079 = !DILocation(line: 743, column: 27, scope: !7038)
!7080 = !DILocation(line: 743, column: 13, scope: !7040)
!7081 = !DILocation(line: 744, column: 28, scope: !7040)
!7082 = !DILocation(line: 744, column: 25, scope: !7040)
!7083 = !DILocation(line: 744, column: 24, scope: !7040)
!7084 = !DILocation(line: 746, column: 12, scope: !7042)
!7085 = !DILocation(line: 740, column: 24, scope: !7038)
!7086 = !DILocation(line: 740, column: 20, scope: !7038)
!7087 = !DILocation(line: 1, column: 1, scope: !7088)
!7088 = !DILexicalBlockFile(scope: !7038, file: !4826, discriminator: 0)
!7089 = !DILocation(line: 750, column: 39, scope: !7042)
!7090 = !DILocation(line: 750, column: 9, scope: !7042)
!7091 = !DILocation(line: 751, column: 22, scope: !7042)
!7092 = !DILocation(line: 747, column: 24, scope: !7042)
!7093 = !DILocation(line: 747, column: 20, scope: !7042)
!7094 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h21d038dd16561e41E", scope: !3728, file: !6074, line: 751, type: !7095, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7097)
!7095 = !DISubroutineType(types: !7096)
!7096 = !{!3329, !3727, !3311}
!7097 = !{!7098, !7099}
!7098 = !DILocalVariable(name: "p1_entry", scope: !7094, file: !6074, line: 744, type: !82, align: 8)
!7099 = !DILocalVariable(arg: 2, scope: !7094, file: !6074, line: 751, type: !3311)
!7100 = !DILocation(line: 744, column: 13, scope: !7094)
!7101 = !DILocation(line: 751, column: 23, scope: !7094)
!7102 = !DILocation(line: 751, column: 78, scope: !7094)
!7103 = !DILocation(line: 751, column: 42, scope: !7094)
!7104 = !DILocation(line: 751, column: 94, scope: !7094)
!7105 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h3cc5dbe98594d761E", scope: !7106, file: !6074, line: 757, type: !7107, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7126)
!7106 = !DINamespace(name: "{impl#4}", scope: !810)
!7107 = !DISubroutineType(types: !7108)
!7108 = !{!7109, !6306, !13}
!7109 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !326, file: !2, size: 256, align: 64, elements: !7110, templateParams: !19, identifier: "81e1453c7bf637af4fb1c61ab31b76a2")
!7110 = !{!7111}
!7111 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7109, file: !2, size: 256, align: 64, elements: !7112, templateParams: !19, identifier: "f12b957b49328ee3fcdecb93db111238", discriminator: !7125)
!7112 = !{!7113, !7119, !7121}
!7113 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7111, file: !2, baseType: !7114, size: 256, align: 64)
!7114 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7109, file: !2, size: 256, align: 64, elements: !7115, templateParams: !19, identifier: "d5b733198dced191ab11db14345e858e")
!7115 = !{!7116, !7117, !7118}
!7116 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7114, file: !2, baseType: !656, size: 128, align: 64)
!7117 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7114, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!7118 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7114, file: !2, baseType: !366, size: 64, align: 64, offset: 192)
!7119 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7111, file: !2, baseType: !7120, size: 256, align: 64, extraData: i64 3)
!7120 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7109, file: !2, size: 256, align: 64, elements: !19, identifier: "959c8796b632be4583c06657c5df8229")
!7121 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7111, file: !2, baseType: !7122, size: 256, align: 64, extraData: i64 4)
!7122 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7109, file: !2, size: 256, align: 64, elements: !7123, templateParams: !19, identifier: "994f498518fcb3305ca316f79bffc53e")
!7123 = !{!7124}
!7124 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7122, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!7125 = !DIDerivedType(tag: DW_TAG_member, scope: !7109, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!7126 = !{!7127, !7128, !7129, !7131, !7133, !7135, !7137, !7139, !7141, !7143, !7145, !7147, !7149, !7151, !7153, !7155, !7157, !7159, !7161, !7163, !7165, !7167, !7169}
!7127 = !DILocalVariable(name: "self", arg: 1, scope: !7105, file: !6074, line: 757, type: !6306)
!7128 = !DILocalVariable(name: "addr", arg: 2, scope: !7105, file: !6074, line: 757, type: !13)
!7129 = !DILocalVariable(name: "page", scope: !7130, file: !6074, line: 758, type: !874, align: 8)
!7130 = distinct !DILexicalBlock(scope: !7105, file: !6074, line: 758, column: 9)
!7131 = !DILocalVariable(name: "p4", scope: !7132, file: !6074, line: 760, type: !589, align: 8)
!7132 = distinct !DILexicalBlock(scope: !7130, file: !6074, line: 760, column: 9)
!7133 = !DILocalVariable(name: "p4_entry", scope: !7134, file: !6074, line: 761, type: !82, align: 8)
!7134 = distinct !DILexicalBlock(scope: !7132, file: !6074, line: 761, column: 9)
!7135 = !DILocalVariable(name: "p3", scope: !7136, file: !6074, line: 769, type: !6314, align: 8)
!7136 = distinct !DILexicalBlock(scope: !7134, file: !6074, line: 769, column: 9)
!7137 = !DILocalVariable(name: "p3_entry", scope: !7138, file: !6074, line: 770, type: !82, align: 8)
!7138 = distinct !DILexicalBlock(scope: !7136, file: !6074, line: 770, column: 9)
!7139 = !DILocalVariable(name: "entry", scope: !7140, file: !6074, line: 775, type: !82, align: 8)
!7140 = distinct !DILexicalBlock(scope: !7138, file: !6074, line: 775, column: 13)
!7141 = !DILocalVariable(name: "frame", scope: !7142, file: !6074, line: 776, type: !698, align: 8)
!7142 = distinct !DILexicalBlock(scope: !7140, file: !6074, line: 776, column: 13)
!7143 = !DILocalVariable(name: "offset", scope: !7144, file: !6074, line: 777, type: !18, align: 8)
!7144 = distinct !DILexicalBlock(scope: !7142, file: !6074, line: 777, column: 13)
!7145 = !DILocalVariable(name: "flags", scope: !7146, file: !6074, line: 778, type: !366, align: 8)
!7146 = distinct !DILexicalBlock(scope: !7144, file: !6074, line: 778, column: 13)
!7147 = !DILocalVariable(name: "p2", scope: !7148, file: !6074, line: 786, type: !6314, align: 8)
!7148 = distinct !DILexicalBlock(scope: !7138, file: !6074, line: 786, column: 9)
!7149 = !DILocalVariable(name: "p2_entry", scope: !7150, file: !6074, line: 787, type: !82, align: 8)
!7150 = distinct !DILexicalBlock(scope: !7148, file: !6074, line: 787, column: 9)
!7151 = !DILocalVariable(name: "entry", scope: !7152, file: !6074, line: 792, type: !82, align: 8)
!7152 = distinct !DILexicalBlock(scope: !7150, file: !6074, line: 792, column: 13)
!7153 = !DILocalVariable(name: "frame", scope: !7154, file: !6074, line: 793, type: !682, align: 8)
!7154 = distinct !DILexicalBlock(scope: !7152, file: !6074, line: 793, column: 13)
!7155 = !DILocalVariable(name: "offset", scope: !7156, file: !6074, line: 794, type: !18, align: 8)
!7156 = distinct !DILexicalBlock(scope: !7154, file: !6074, line: 794, column: 13)
!7157 = !DILocalVariable(name: "flags", scope: !7158, file: !6074, line: 795, type: !366, align: 8)
!7158 = distinct !DILexicalBlock(scope: !7156, file: !6074, line: 795, column: 13)
!7159 = !DILocalVariable(name: "p1", scope: !7160, file: !6074, line: 803, type: !6314, align: 8)
!7160 = distinct !DILexicalBlock(scope: !7150, file: !6074, line: 803, column: 9)
!7161 = !DILocalVariable(name: "p1_entry", scope: !7162, file: !6074, line: 804, type: !82, align: 8)
!7162 = distinct !DILexicalBlock(scope: !7160, file: !6074, line: 804, column: 9)
!7163 = !DILocalVariable(name: "frame", scope: !7164, file: !6074, line: 812, type: !664, align: 8)
!7164 = distinct !DILexicalBlock(scope: !7162, file: !6074, line: 812, column: 9)
!7165 = !DILocalVariable(name: "frame", scope: !7166, file: !6074, line: 813, type: !664, align: 8)
!7166 = distinct !DILexicalBlock(scope: !7162, file: !6074, line: 813, column: 13)
!7167 = !DILocalVariable(name: "offset", scope: !7168, file: !6074, line: 816, type: !18, align: 8)
!7168 = distinct !DILexicalBlock(scope: !7164, file: !6074, line: 816, column: 9)
!7169 = !DILocalVariable(name: "flags", scope: !7170, file: !6074, line: 817, type: !366, align: 8)
!7170 = distinct !DILexicalBlock(scope: !7168, file: !6074, line: 817, column: 9)
!7171 = !DILocation(line: 757, column: 18, scope: !7105)
!7172 = !DILocation(line: 757, column: 25, scope: !7105)
!7173 = !DILocation(line: 758, column: 13, scope: !7130)
!7174 = !DILocation(line: 776, column: 17, scope: !7142)
!7175 = !DILocation(line: 793, column: 17, scope: !7154)
!7176 = !DILocation(line: 812, column: 13, scope: !7164)
!7177 = !DILocation(line: 813, column: 16, scope: !7166)
!7178 = !DILocation(line: 758, column: 20, scope: !7105)
!7179 = !DILocation(line: 760, column: 18, scope: !7130)
!7180 = !DILocation(line: 760, column: 13, scope: !7132)
!7181 = !DILocation(line: 761, column: 25, scope: !7132)
!7182 = !DILocation(line: 761, column: 28, scope: !7132)
!7183 = !DILocation(line: 761, column: 24, scope: !7132)
!7184 = !DILocation(line: 761, column: 13, scope: !7134)
!7185 = !DILocation(line: 762, column: 12, scope: !7134)
!7186 = !DILocation(line: 765, column: 12, scope: !7134)
!7187 = !DILocation(line: 763, column: 20, scope: !7134)
!7188 = !DILocation(line: 1, column: 1, scope: !7189)
!7189 = !DILexicalBlockFile(scope: !7134, file: !4826, discriminator: 0)
!7190 = !DILocation(line: 823, column: 6, scope: !7105)
!7191 = !DILocation(line: 769, column: 37, scope: !7134)
!7192 = !DILocation(line: 769, column: 43, scope: !7134)
!7193 = !DILocation(line: 769, column: 29, scope: !7134)
!7194 = !DILocation(line: 769, column: 27, scope: !7134)
!7195 = !DILocation(line: 769, column: 13, scope: !7136)
!7196 = !DILocation(line: 770, column: 28, scope: !7136)
!7197 = !DILocation(line: 770, column: 25, scope: !7136)
!7198 = !DILocation(line: 770, column: 24, scope: !7136)
!7199 = !DILocation(line: 770, column: 13, scope: !7138)
!7200 = !DILocation(line: 771, column: 12, scope: !7138)
!7201 = !DILocation(line: 766, column: 13, scope: !7134)
!7202 = !DILocation(line: 774, column: 12, scope: !7138)
!7203 = !DILocation(line: 772, column: 20, scope: !7138)
!7204 = !DILocation(line: 1, column: 1, scope: !7205)
!7205 = !DILexicalBlockFile(scope: !7138, file: !4826, discriminator: 0)
!7206 = !DILocation(line: 786, column: 37, scope: !7138)
!7207 = !DILocation(line: 786, column: 43, scope: !7138)
!7208 = !DILocation(line: 786, column: 29, scope: !7138)
!7209 = !DILocation(line: 786, column: 27, scope: !7138)
!7210 = !DILocation(line: 786, column: 13, scope: !7148)
!7211 = !DILocation(line: 787, column: 28, scope: !7148)
!7212 = !DILocation(line: 787, column: 25, scope: !7148)
!7213 = !DILocation(line: 787, column: 24, scope: !7148)
!7214 = !DILocation(line: 787, column: 13, scope: !7150)
!7215 = !DILocation(line: 788, column: 12, scope: !7150)
!7216 = !DILocation(line: 775, column: 29, scope: !7138)
!7217 = !DILocation(line: 775, column: 26, scope: !7138)
!7218 = !DILocation(line: 775, column: 25, scope: !7138)
!7219 = !DILocation(line: 775, column: 17, scope: !7140)
!7220 = !DILocation(line: 776, column: 55, scope: !7140)
!7221 = !DILocation(line: 776, column: 25, scope: !7140)
!7222 = !DILocation(line: 777, column: 26, scope: !7142)
!7223 = !DILocation(line: 777, column: 17, scope: !7144)
!7224 = !DILocation(line: 778, column: 25, scope: !7144)
!7225 = !DILocation(line: 778, column: 17, scope: !7146)
!7226 = !DILocation(line: 780, column: 46, scope: !7146)
!7227 = !DILocation(line: 780, column: 24, scope: !7146)
!7228 = !DILocation(line: 779, column: 20, scope: !7146)
!7229 = !DILocation(line: 791, column: 12, scope: !7150)
!7230 = !DILocation(line: 789, column: 20, scope: !7150)
!7231 = !DILocation(line: 1, column: 1, scope: !7232)
!7232 = !DILexicalBlockFile(scope: !7150, file: !4826, discriminator: 0)
!7233 = !DILocation(line: 803, column: 37, scope: !7150)
!7234 = !DILocation(line: 803, column: 43, scope: !7150)
!7235 = !DILocation(line: 803, column: 29, scope: !7150)
!7236 = !DILocation(line: 803, column: 27, scope: !7150)
!7237 = !DILocation(line: 803, column: 13, scope: !7160)
!7238 = !DILocation(line: 804, column: 28, scope: !7160)
!7239 = !DILocation(line: 804, column: 25, scope: !7160)
!7240 = !DILocation(line: 804, column: 24, scope: !7160)
!7241 = !DILocation(line: 804, column: 13, scope: !7162)
!7242 = !DILocation(line: 805, column: 12, scope: !7162)
!7243 = !DILocation(line: 792, column: 29, scope: !7150)
!7244 = !DILocation(line: 792, column: 26, scope: !7150)
!7245 = !DILocation(line: 792, column: 25, scope: !7150)
!7246 = !DILocation(line: 792, column: 17, scope: !7152)
!7247 = !DILocation(line: 793, column: 55, scope: !7152)
!7248 = !DILocation(line: 793, column: 25, scope: !7152)
!7249 = !DILocation(line: 794, column: 26, scope: !7154)
!7250 = !DILocation(line: 794, column: 17, scope: !7156)
!7251 = !DILocation(line: 795, column: 25, scope: !7156)
!7252 = !DILocation(line: 795, column: 17, scope: !7158)
!7253 = !DILocation(line: 797, column: 46, scope: !7158)
!7254 = !DILocation(line: 797, column: 24, scope: !7158)
!7255 = !DILocation(line: 796, column: 20, scope: !7158)
!7256 = !DILocation(line: 808, column: 12, scope: !7162)
!7257 = !DILocation(line: 806, column: 20, scope: !7162)
!7258 = !DILocation(line: 1, column: 1, scope: !7259)
!7259 = !DILexicalBlockFile(scope: !7162, file: !4826, discriminator: 0)
!7260 = !DILocation(line: 812, column: 57, scope: !7162)
!7261 = !DILocation(line: 812, column: 27, scope: !7162)
!7262 = !DILocation(line: 812, column: 21, scope: !7162)
!7263 = !DILocation(line: 809, column: 13, scope: !7162)
!7264 = !DILocation(line: 813, column: 16, scope: !7162)
!7265 = !DILocation(line: 816, column: 32, scope: !7164)
!7266 = !DILocation(line: 816, column: 22, scope: !7164)
!7267 = !DILocation(line: 816, column: 13, scope: !7168)
!7268 = !DILocation(line: 817, column: 21, scope: !7168)
!7269 = !DILocation(line: 817, column: 13, scope: !7170)
!7270 = !DILocation(line: 819, column: 20, scope: !7170)
!7271 = !DILocation(line: 818, column: 9, scope: !7170)
!7272 = !DILocation(line: 814, column: 83, scope: !7162)
!7273 = !DILocation(line: 814, column: 46, scope: !7162)
!7274 = !DILocation(line: 762, column: 33, scope: !7134)
!7275 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h3e561f9904c89932E", scope: !7276, file: !6074, line: 936, type: !7277, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7280)
!7276 = !DINamespace(name: "{impl#6}", scope: !810)
!7277 = !DISubroutineType(types: !7278)
!7278 = !{!192, !7279, !210}
!7279 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !809, size: 64, align: 64, dwarfAddressSpace: 0)
!7280 = !{!7281, !7282}
!7281 = !DILocalVariable(name: "self", arg: 1, scope: !7275, file: !6074, line: 936, type: !7279)
!7282 = !DILocalVariable(name: "f", arg: 2, scope: !7275, file: !6074, line: 936, type: !210)
!7283 = !DILocation(line: 936, column: 12, scope: !7275)
!7284 = !DILocation(line: 936, column: 19, scope: !7275)
!7285 = !DILocation(line: 937, column: 15, scope: !7275)
!7286 = !DILocation(line: 937, column: 9, scope: !7275)
!7287 = !DILocation(line: 939, column: 17, scope: !7275)
!7288 = !DILocation(line: 941, column: 44, scope: !7275)
!7289 = !DILocation(line: 943, column: 6, scope: !7275)
!7290 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h7b2c9a40f5eff69eE", scope: !810, file: !6074, line: 947, type: !7291, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7293)
!7291 = !DISubroutineType(types: !7292)
!7292 = !{!4661, !1011, !636}
!7293 = !{!7294, !7295}
!7294 = !DILocalVariable(name: "page", arg: 1, scope: !7290, file: !6074, line: 947, type: !1011)
!7295 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7290, file: !6074, line: 947, type: !636)
!7296 = !DILocation(line: 947, column: 24, scope: !7290)
!7297 = !DILocation(line: 947, column: 39, scope: !7290)
!7298 = !DILocation(line: 948, column: 5, scope: !7290)
!7299 = !DILocation(line: 949, column: 2, scope: !7290)
!7300 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h9ca6a6890e485503E", scope: !810, file: !6074, line: 947, type: !7301, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7303)
!7301 = !DISubroutineType(types: !7302)
!7302 = !{!4661, !968, !636}
!7303 = !{!7304, !7305}
!7304 = !DILocalVariable(name: "page", arg: 1, scope: !7300, file: !6074, line: 947, type: !968)
!7305 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7300, file: !6074, line: 947, type: !636)
!7306 = !DILocation(line: 947, column: 24, scope: !7300)
!7307 = !DILocation(line: 947, column: 39, scope: !7300)
!7308 = !DILocation(line: 948, column: 5, scope: !7300)
!7309 = !DILocation(line: 949, column: 2, scope: !7300)
!7310 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hb28607e7dead8bb0E", scope: !810, file: !6074, line: 947, type: !7311, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7313)
!7311 = !DISubroutineType(types: !7312)
!7312 = !{!4661, !874, !636}
!7313 = !{!7314, !7315}
!7314 = !DILocalVariable(name: "page", arg: 1, scope: !7310, file: !6074, line: 947, type: !874)
!7315 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7310, file: !6074, line: 947, type: !636)
!7316 = !DILocation(line: 947, column: 24, scope: !7310)
!7317 = !DILocation(line: 947, column: 39, scope: !7310)
!7318 = !DILocation(line: 948, column: 5, scope: !7310)
!7319 = !DILocation(line: 949, column: 2, scope: !7310)
!7320 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h506cde9a45057b08E", scope: !810, file: !6074, line: 952, type: !7321, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7323)
!7321 = !DISubroutineType(types: !7322)
!7322 = !{!874, !874, !636}
!7323 = !{!7324, !7325}
!7324 = !DILocalVariable(name: "page", arg: 1, scope: !7320, file: !6074, line: 952, type: !874)
!7325 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7320, file: !6074, line: 952, type: !636)
!7326 = !DILocation(line: 952, column: 25, scope: !7320)
!7327 = !DILocation(line: 952, column: 40, scope: !7320)
!7328 = !DILocation(line: 957, column: 9, scope: !7320)
!7329 = !DILocation(line: 953, column: 5, scope: !7320)
!7330 = !DILocation(line: 959, column: 2, scope: !7320)
!7331 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h55c87d09170bbc1eE", scope: !810, file: !6074, line: 952, type: !7332, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7334)
!7332 = !DISubroutineType(types: !7333)
!7333 = !{!874, !968, !636}
!7334 = !{!7335, !7336}
!7335 = !DILocalVariable(name: "page", arg: 1, scope: !7331, file: !6074, line: 952, type: !968)
!7336 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7331, file: !6074, line: 952, type: !636)
!7337 = !DILocation(line: 952, column: 25, scope: !7331)
!7338 = !DILocation(line: 952, column: 40, scope: !7331)
!7339 = !DILocation(line: 957, column: 9, scope: !7331)
!7340 = !DILocation(line: 953, column: 5, scope: !7331)
!7341 = !DILocation(line: 959, column: 2, scope: !7331)
!7342 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hc0aff5a9a2bb4ccfE", scope: !810, file: !6074, line: 952, type: !7343, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7345)
!7343 = !DISubroutineType(types: !7344)
!7344 = !{!874, !1011, !636}
!7345 = !{!7346, !7347}
!7346 = !DILocalVariable(name: "page", arg: 1, scope: !7342, file: !6074, line: 952, type: !1011)
!7347 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7342, file: !6074, line: 952, type: !636)
!7348 = !DILocation(line: 952, column: 25, scope: !7342)
!7349 = !DILocation(line: 952, column: 40, scope: !7342)
!7350 = !DILocation(line: 957, column: 9, scope: !7342)
!7351 = !DILocation(line: 953, column: 5, scope: !7342)
!7352 = !DILocation(line: 959, column: 2, scope: !7342)
!7353 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h658c3e33f6d2f90aE", scope: !810, file: !6074, line: 962, type: !7291, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7354)
!7354 = !{!7355, !7356}
!7355 = !DILocalVariable(name: "page", arg: 1, scope: !7353, file: !6074, line: 962, type: !1011)
!7356 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7353, file: !6074, line: 962, type: !636)
!7357 = !DILocation(line: 962, column: 32, scope: !7353)
!7358 = !DILocation(line: 962, column: 47, scope: !7353)
!7359 = !DILocation(line: 963, column: 5, scope: !7353)
!7360 = !DILocation(line: 964, column: 2, scope: !7353)
!7361 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h83f5c7fc699176fcE", scope: !810, file: !6074, line: 962, type: !7311, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7362)
!7362 = !{!7363, !7364}
!7363 = !DILocalVariable(name: "page", arg: 1, scope: !7361, file: !6074, line: 962, type: !874)
!7364 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7361, file: !6074, line: 962, type: !636)
!7365 = !DILocation(line: 962, column: 32, scope: !7361)
!7366 = !DILocation(line: 962, column: 47, scope: !7361)
!7367 = !DILocation(line: 963, column: 5, scope: !7361)
!7368 = !DILocation(line: 964, column: 2, scope: !7361)
!7369 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h055ba3d5f9b8ce5dE", scope: !810, file: !6074, line: 967, type: !7321, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7370)
!7370 = !{!7371, !7372}
!7371 = !DILocalVariable(name: "page", arg: 1, scope: !7369, file: !6074, line: 967, type: !874)
!7372 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7369, file: !6074, line: 967, type: !636)
!7373 = !DILocation(line: 967, column: 33, scope: !7369)
!7374 = !DILocation(line: 967, column: 48, scope: !7369)
!7375 = !DILocation(line: 971, column: 9, scope: !7369)
!7376 = !DILocation(line: 972, column: 9, scope: !7369)
!7377 = !DILocation(line: 968, column: 5, scope: !7369)
!7378 = !DILocation(line: 974, column: 2, scope: !7369)
!7379 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hea8822937f40b8c8E", scope: !810, file: !6074, line: 967, type: !7343, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7380)
!7380 = !{!7381, !7382}
!7381 = !DILocalVariable(name: "page", arg: 1, scope: !7379, file: !6074, line: 967, type: !1011)
!7382 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7379, file: !6074, line: 967, type: !636)
!7383 = !DILocation(line: 967, column: 33, scope: !7379)
!7384 = !DILocation(line: 967, column: 48, scope: !7379)
!7385 = !DILocation(line: 971, column: 9, scope: !7379)
!7386 = !DILocation(line: 972, column: 9, scope: !7379)
!7387 = !DILocation(line: 968, column: 5, scope: !7379)
!7388 = !DILocation(line: 974, column: 2, scope: !7379)
!7389 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h0d4fff40387c4328E", scope: !810, file: !6074, line: 977, type: !7311, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7390)
!7390 = !{!7391, !7392}
!7391 = !DILocalVariable(name: "page", arg: 1, scope: !7389, file: !6074, line: 977, type: !874)
!7392 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7389, file: !6074, line: 977, type: !636)
!7393 = !DILocation(line: 977, column: 11, scope: !7389)
!7394 = !DILocation(line: 977, column: 33, scope: !7389)
!7395 = !DILocation(line: 978, column: 5, scope: !7389)
!7396 = !DILocation(line: 979, column: 2, scope: !7389)
!7397 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hf6186b7b3d24cee5E", scope: !810, file: !6074, line: 982, type: !7321, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7398)
!7398 = !{!7399, !7400}
!7399 = !DILocalVariable(name: "page", arg: 1, scope: !7397, file: !6074, line: 982, type: !874)
!7400 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7397, file: !6074, line: 982, type: !636)
!7401 = !DILocation(line: 982, column: 12, scope: !7397)
!7402 = !DILocation(line: 982, column: 34, scope: !7397)
!7403 = !DILocation(line: 985, column: 9, scope: !7397)
!7404 = !DILocation(line: 986, column: 9, scope: !7397)
!7405 = !DILocation(line: 987, column: 9, scope: !7397)
!7406 = !DILocation(line: 983, column: 5, scope: !7397)
!7407 = !DILocation(line: 989, column: 2, scope: !7397)
!7408 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h0d53d99893caed2aE", scope: !656, file: !327, line: 91, type: !7409, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7412)
!7409 = !DISubroutineType(types: !7410)
!7410 = !{!355, !7411}
!7411 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!7412 = !{!7413, !7414, !7416, !7418}
!7413 = !DILocalVariable(name: "self", arg: 1, scope: !7408, file: !327, line: 91, type: !7411)
!7414 = !DILocalVariable(name: "frame", scope: !7415, file: !327, line: 93, type: !746, align: 8)
!7415 = distinct !DILexicalBlock(scope: !7408, file: !327, line: 93, column: 13)
!7416 = !DILocalVariable(name: "frame", scope: !7417, file: !327, line: 94, type: !737, align: 8)
!7417 = distinct !DILexicalBlock(scope: !7408, file: !327, line: 94, column: 13)
!7418 = !DILocalVariable(name: "frame", scope: !7419, file: !327, line: 95, type: !728, align: 8)
!7419 = distinct !DILexicalBlock(scope: !7408, file: !327, line: 95, column: 13)
!7420 = !DILocation(line: 91, column: 32, scope: !7408)
!7421 = !DILocation(line: 92, column: 15, scope: !7408)
!7422 = !DILocation(line: 92, column: 9, scope: !7408)
!7423 = !DILocation(line: 93, column: 35, scope: !7408)
!7424 = !DILocation(line: 93, column: 35, scope: !7415)
!7425 = !DILocation(line: 93, column: 45, scope: !7415)
!7426 = !DILocation(line: 93, column: 63, scope: !7408)
!7427 = !DILocation(line: 94, column: 35, scope: !7408)
!7428 = !DILocation(line: 94, column: 35, scope: !7417)
!7429 = !DILocation(line: 94, column: 45, scope: !7417)
!7430 = !DILocation(line: 94, column: 63, scope: !7408)
!7431 = !DILocation(line: 95, column: 35, scope: !7408)
!7432 = !DILocation(line: 95, column: 35, scope: !7419)
!7433 = !DILocation(line: 95, column: 45, scope: !7419)
!7434 = !DILocation(line: 95, column: 63, scope: !7408)
!7435 = !DILocation(line: 97, column: 6, scope: !7408)
!7436 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hb31755c3c5bacba5E", scope: !656, file: !327, line: 100, type: !7437, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7439)
!7437 = !DISubroutineType(types: !7438)
!7438 = !{!18, !7411}
!7439 = !{!7440}
!7440 = !DILocalVariable(name: "self", arg: 1, scope: !7436, file: !327, line: 100, type: !7411)
!7441 = !DILocation(line: 100, column: 23, scope: !7436)
!7442 = !DILocation(line: 101, column: 15, scope: !7436)
!7443 = !DILocation(line: 101, column: 9, scope: !7436)
!7444 = !DILocation(line: 102, column: 41, scope: !7436)
!7445 = !DILocation(line: 103, column: 41, scope: !7436)
!7446 = !DILocation(line: 104, column: 41, scope: !7436)
!7447 = !DILocation(line: 106, column: 6, scope: !7436)
!7448 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h13f6ffc42f34a541E", scope: !965, file: !327, line: 392, type: !7449, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7451)
!7449 = !DISubroutineType(types: !7450)
!7450 = !{!965, !968}
!7451 = !{!7452}
!7452 = !DILocalVariable(name: "page", arg: 1, scope: !7448, file: !327, line: 392, type: !968)
!7453 = !DILocation(line: 392, column: 16, scope: !7448)
!7454 = !DILocation(line: 393, column: 9, scope: !7448)
!7455 = !DILocation(line: 394, column: 6, scope: !7448)
!7456 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6faca339cf4d2f20E", scope: !1008, file: !327, line: 392, type: !7457, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7459)
!7457 = !DISubroutineType(types: !7458)
!7458 = !{!1008, !1011}
!7459 = !{!7460}
!7460 = !DILocalVariable(name: "page", arg: 1, scope: !7456, file: !327, line: 392, type: !1011)
!7461 = !DILocation(line: 392, column: 16, scope: !7456)
!7462 = !DILocation(line: 393, column: 9, scope: !7456)
!7463 = !DILocation(line: 394, column: 6, scope: !7456)
!7464 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h86e10583ccc041e2E", scope: !871, file: !327, line: 392, type: !7465, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7467)
!7465 = !DISubroutineType(types: !7466)
!7466 = !{!871, !874}
!7467 = !{!7468}
!7468 = !DILocalVariable(name: "page", arg: 1, scope: !7464, file: !327, line: 392, type: !874)
!7469 = !DILocation(line: 392, column: 16, scope: !7464)
!7470 = !DILocation(line: 393, column: 9, scope: !7464)
!7471 = !DILocation(line: 394, column: 6, scope: !7464)
!7472 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb205c3ff109ca3c7E", scope: !6247, file: !327, line: 423, type: !5067, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!7473 = !DILocation(line: 425, column: 6, scope: !7472)
!7474 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hed8d840af3e2487fE", scope: !874, file: !7475, line: 96, type: !7476, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7478)
!7475 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7476 = !DISubroutineType(types: !7477)
!7477 = !{!874, !13}
!7478 = !{!7479}
!7479 = !DILocalVariable(name: "address", arg: 1, scope: !7474, file: !7475, line: 96, type: !13)
!7480 = !DILocation(line: 96, column: 31, scope: !7474)
!7481 = !DILocation(line: 98, column: 28, scope: !7474)
!7482 = !DILocation(line: 97, column: 9, scope: !7474)
!7483 = !DILocation(line: 101, column: 6, scope: !7474)
!7484 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h9acdcd2e723feaa2E", scope: !874, file: !7475, line: 199, type: !7485, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7487)
!7485 = !DISubroutineType(types: !7486)
!7486 = !{!874, !636, !636, !636, !636}
!7487 = !{!7488, !7489, !7490, !7491, !7492}
!7488 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7484, file: !7475, line: 200, type: !636)
!7489 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7484, file: !7475, line: 201, type: !636)
!7490 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7484, file: !7475, line: 202, type: !636)
!7491 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7484, file: !7475, line: 203, type: !636)
!7492 = !DILocalVariable(name: "addr", scope: !7493, file: !7475, line: 207, type: !18, align: 8)
!7493 = distinct !DILexicalBlock(scope: !7484, file: !7475, line: 207, column: 9)
!7494 = !DILocation(line: 200, column: 9, scope: !7484)
!7495 = !DILocation(line: 201, column: 9, scope: !7484)
!7496 = !DILocation(line: 202, column: 9, scope: !7484)
!7497 = !DILocation(line: 203, column: 9, scope: !7484)
!7498 = !DILocation(line: 207, column: 13, scope: !7493)
!7499 = !DILocation(line: 207, column: 24, scope: !7484)
!7500 = !DILocation(line: 208, column: 23, scope: !7493)
!7501 = !DILocation(line: 208, column: 31, scope: !7493)
!7502 = !DILocation(line: 208, column: 9, scope: !7493)
!7503 = !DILocation(line: 209, column: 23, scope: !7493)
!7504 = !DILocation(line: 209, column: 31, scope: !7493)
!7505 = !DILocation(line: 209, column: 9, scope: !7493)
!7506 = !DILocation(line: 210, column: 23, scope: !7493)
!7507 = !DILocation(line: 210, column: 31, scope: !7493)
!7508 = !DILocation(line: 210, column: 9, scope: !7493)
!7509 = !DILocation(line: 211, column: 23, scope: !7493)
!7510 = !DILocation(line: 211, column: 31, scope: !7493)
!7511 = !DILocation(line: 211, column: 9, scope: !7493)
!7512 = !DILocation(line: 212, column: 48, scope: !7493)
!7513 = !DILocation(line: 212, column: 34, scope: !7493)
!7514 = !DILocation(line: 212, column: 9, scope: !7493)
!7515 = !DILocation(line: 213, column: 6, scope: !7484)
!7516 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h6d13887c7f0a60d4E", scope: !874, file: !7475, line: 217, type: !7517, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7519)
!7517 = !DISubroutineType(types: !7518)
!7518 = !{!636, !874}
!7519 = !{!7520}
!7520 = !DILocalVariable(name: "self", arg: 1, scope: !7516, file: !7475, line: 217, type: !874)
!7521 = !DILocation(line: 217, column: 27, scope: !7516)
!7522 = !DILocation(line: 218, column: 9, scope: !7516)
!7523 = !DILocation(line: 219, column: 6, scope: !7516)
!7524 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hdf31538b394d5c39E", scope: !7525, file: !7475, line: 405, type: !7526, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7529)
!7525 = !DINamespace(name: "{impl#24}", scope: !673)
!7526 = !DISubroutineType(types: !7527)
!7527 = !{!192, !7528, !210}
!7528 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3311, size: 64, align: 64, dwarfAddressSpace: 0)
!7529 = !{!7530, !7531}
!7530 = !DILocalVariable(name: "self", arg: 1, scope: !7524, file: !7475, line: 405, type: !7528)
!7531 = !DILocalVariable(name: "f", arg: 2, scope: !7524, file: !7475, line: 405, type: !210)
!7532 = !DILocation(line: 405, column: 12, scope: !7524)
!7533 = !DILocation(line: 405, column: 19, scope: !7524)
!7534 = !DILocation(line: 406, column: 9, scope: !7524)
!7535 = !DILocation(line: 407, column: 6, scope: !7524)
!7536 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5f7cb3914e7a253fE", scope: !83, file: !7537, line: 37, type: !7538, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7540)
!7537 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7538 = !DISubroutineType(types: !7539)
!7539 = !{!310, !82}
!7540 = !{!7541}
!7541 = !DILocalVariable(name: "self", arg: 1, scope: !7536, file: !7537, line: 37, type: !82)
!7542 = !DILocation(line: 37, column: 28, scope: !7536)
!7543 = !DILocation(line: 38, column: 9, scope: !7536)
!7544 = !DILocation(line: 39, column: 6, scope: !7536)
!7545 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h0b535d2d4aac4046E", scope: !83, file: !7537, line: 43, type: !7546, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7548)
!7546 = !DISubroutineType(types: !7547)
!7547 = !{null, !3600}
!7548 = !{!7549}
!7549 = !DILocalVariable(name: "self", arg: 1, scope: !7545, file: !7537, line: 43, type: !3600)
!7550 = !DILocation(line: 43, column: 23, scope: !7545)
!7551 = !DILocation(line: 44, column: 9, scope: !7545)
!7552 = !DILocation(line: 45, column: 6, scope: !7545)
!7553 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h559a080f41261ca8E", scope: !83, file: !7537, line: 49, type: !7554, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7556)
!7554 = !DISubroutineType(types: !7555)
!7555 = !{!366, !82}
!7556 = !{!7557}
!7557 = !DILocalVariable(name: "self", arg: 1, scope: !7553, file: !7537, line: 49, type: !82)
!7558 = !DILocation(line: 49, column: 24, scope: !7553)
!7559 = !DILocation(line: 50, column: 44, scope: !7553)
!7560 = !DILocation(line: 50, column: 9, scope: !7553)
!7561 = !DILocation(line: 51, column: 6, scope: !7553)
!7562 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h30514cbc265a40ccE", scope: !83, file: !7537, line: 55, type: !7563, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7565)
!7563 = !DISubroutineType(types: !7564)
!7564 = !{!355, !82}
!7565 = !{!7566}
!7566 = !DILocalVariable(name: "self", arg: 1, scope: !7562, file: !7537, line: 55, type: !82)
!7567 = !DILocation(line: 55, column: 17, scope: !7562)
!7568 = !DILocation(line: 56, column: 23, scope: !7562)
!7569 = !DILocation(line: 56, column: 9, scope: !7562)
!7570 = !DILocation(line: 57, column: 6, scope: !7562)
!7571 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17hcfa24cced3405d3fE", scope: !83, file: !7537, line: 67, type: !7572, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7574)
!7572 = !DISubroutineType(types: !7573)
!7573 = !{!3377, !82}
!7574 = !{!7575}
!7575 = !DILocalVariable(name: "self", arg: 1, scope: !7571, file: !7537, line: 67, type: !82)
!7576 = !DILocation(line: 67, column: 18, scope: !7571)
!7577 = !DILocation(line: 68, column: 13, scope: !7571)
!7578 = !DILocation(line: 68, column: 12, scope: !7571)
!7579 = !DILocation(line: 70, column: 19, scope: !7571)
!7580 = !DILocation(line: 69, column: 17, scope: !7571)
!7581 = !DILocation(line: 69, column: 13, scope: !7571)
!7582 = !DILocation(line: 68, column: 9, scope: !7571)
!7583 = !DILocation(line: 75, column: 6, scope: !7571)
!7584 = !DILocation(line: 73, column: 46, scope: !7571)
!7585 = !DILocation(line: 73, column: 16, scope: !7571)
!7586 = !DILocation(line: 73, column: 13, scope: !7571)
!7587 = !DILocation(line: 70, column: 16, scope: !7571)
!7588 = !DILocation(line: 71, column: 17, scope: !7571)
!7589 = !DILocation(line: 71, column: 13, scope: !7571)
!7590 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h4ac449db86c1185dE", scope: !83, file: !7537, line: 93, type: !7591, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7593)
!7591 = !DISubroutineType(types: !7592)
!7592 = !{null, !3600, !366}
!7593 = !{!7594, !7595}
!7594 = !DILocalVariable(name: "self", arg: 1, scope: !7590, file: !7537, line: 93, type: !3600)
!7595 = !DILocalVariable(name: "flags", arg: 2, scope: !7590, file: !7537, line: 93, type: !366)
!7596 = !DILocation(line: 93, column: 22, scope: !7590)
!7597 = !DILocation(line: 93, column: 33, scope: !7590)
!7598 = !DILocation(line: 94, column: 22, scope: !7590)
!7599 = !DILocation(line: 94, column: 45, scope: !7590)
!7600 = !DILocation(line: 94, column: 9, scope: !7590)
!7601 = !DILocation(line: 95, column: 6, scope: !7590)
!7602 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h77f885b999889171E", scope: !7603, file: !7537, line: 99, type: !7604, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7606)
!7603 = !DINamespace(name: "{impl#1}", scope: !84)
!7604 = !DISubroutineType(types: !7605)
!7605 = !{!192, !82, !210}
!7606 = !{!7607, !7608, !7609}
!7607 = !DILocalVariable(name: "self", arg: 1, scope: !7602, file: !7537, line: 99, type: !82)
!7608 = !DILocalVariable(name: "f", arg: 2, scope: !7602, file: !7537, line: 99, type: !210)
!7609 = !DILocalVariable(name: "f", scope: !7610, file: !7537, line: 100, type: !5416, align: 8)
!7610 = distinct !DILexicalBlock(scope: !7602, file: !7537, line: 100, column: 9)
!7611 = !DILocation(line: 99, column: 12, scope: !7602)
!7612 = !DILocation(line: 99, column: 19, scope: !7602)
!7613 = !DILocation(line: 100, column: 13, scope: !7610)
!7614 = !DILocation(line: 100, column: 21, scope: !7602)
!7615 = !DILocation(line: 101, column: 26, scope: !7610)
!7616 = !DILocation(line: 101, column: 9, scope: !7610)
!7617 = !DILocation(line: 102, column: 27, scope: !7610)
!7618 = !DILocation(line: 102, column: 9, scope: !7610)
!7619 = !DILocation(line: 103, column: 9, scope: !7610)
!7620 = !DILocation(line: 104, column: 6, scope: !7602)
!7621 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h05984d9ff620e68eE", scope: !591, file: !7537, line: 193, type: !7622, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!7622 = !DISubroutineType(types: !7623)
!7623 = !{!591}
!7624 = !DILocation(line: 196, column: 22, scope: !7621)
!7625 = !DILocation(line: 195, column: 9, scope: !7621)
!7626 = !DILocation(line: 198, column: 6, scope: !7621)
!7627 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h44e99165a0935f22E", scope: !7628, file: !7537, line: 241, type: !7629, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7631)
!7628 = !DINamespace(name: "{impl#5}", scope: !84)
!7629 = !DISubroutineType(types: !7630)
!7630 = !{!82, !6314, !636, !917}
!7631 = !{!7632, !7633}
!7632 = !DILocalVariable(name: "self", arg: 1, scope: !7627, file: !7537, line: 241, type: !6314)
!7633 = !DILocalVariable(name: "index", arg: 2, scope: !7627, file: !7537, line: 241, type: !636)
!7634 = !DILocation(line: 241, column: 14, scope: !7627)
!7635 = !DILocation(line: 241, column: 21, scope: !7627)
!7636 = !DILocation(line: 242, column: 23, scope: !7627)
!7637 = !DILocation(line: 242, column: 10, scope: !7627)
!7638 = !DILocation(line: 242, column: 9, scope: !7627)
!7639 = !DILocation(line: 243, column: 6, scope: !7627)
!7640 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h15f8ed1f9e58479eE", scope: !7641, file: !7537, line: 248, type: !7642, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7644)
!7641 = !DINamespace(name: "{impl#6}", scope: !84)
!7642 = !DISubroutineType(types: !7643)
!7643 = !{!3600, !590, !636, !917}
!7644 = !{!7645, !7646}
!7645 = !DILocalVariable(name: "self", arg: 1, scope: !7640, file: !7537, line: 248, type: !590)
!7646 = !DILocalVariable(name: "index", arg: 2, scope: !7640, file: !7537, line: 248, type: !636)
!7647 = !DILocation(line: 248, column: 18, scope: !7640)
!7648 = !DILocation(line: 248, column: 29, scope: !7640)
!7649 = !DILocation(line: 249, column: 27, scope: !7640)
!7650 = !DILocation(line: 249, column: 14, scope: !7640)
!7651 = !DILocation(line: 249, column: 9, scope: !7640)
!7652 = !DILocation(line: 250, column: 6, scope: !7640)
!7653 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17hddc01c0d64ae50f6E", scope: !7654, file: !7537, line: 254, type: !7622, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!7654 = !DINamespace(name: "{impl#7}", scope: !84)
!7655 = !DILocation(line: 255, column: 9, scope: !7653)
!7656 = !DILocation(line: 256, column: 6, scope: !7653)
!7657 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ab0de88739631dbE", scope: !7658, file: !7537, line: 261, type: !7659, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7661)
!7658 = !DINamespace(name: "{impl#8}", scope: !84)
!7659 = !DISubroutineType(types: !7660)
!7660 = !{!192, !6314, !210}
!7661 = !{!7662, !7663}
!7662 = !DILocalVariable(name: "self", arg: 1, scope: !7657, file: !7537, line: 261, type: !6314)
!7663 = !DILocalVariable(name: "f", arg: 2, scope: !7657, file: !7537, line: 261, type: !210)
!7664 = !DILocation(line: 261, column: 12, scope: !7657)
!7665 = !DILocation(line: 261, column: 19, scope: !7657)
!7666 = !DILocation(line: 262, column: 9, scope: !7657)
!7667 = !DILocation(line: 263, column: 6, scope: !7657)
!7668 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17hefb89e144e37c20dE", scope: !636, file: !7537, line: 284, type: !7669, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7671)
!7669 = !DISubroutineType(types: !7670)
!7670 = !{!636, !34}
!7671 = !{!7672}
!7672 = !DILocalVariable(name: "index", arg: 1, scope: !7668, file: !7537, line: 284, type: !34)
!7673 = !DILocation(line: 284, column: 31, scope: !7668)
!7674 = !DILocation(line: 285, column: 14, scope: !7668)
!7675 = !DILocation(line: 285, column: 9, scope: !7668)
!7676 = !DILocation(line: 286, column: 6, scope: !7668)
!7677 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hb62efcaebb78fe56E", scope: !7678, file: !7537, line: 305, type: !7679, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7681)
!7678 = !DINamespace(name: "{impl#12}", scope: !84)
!7679 = !DISubroutineType(types: !7680)
!7680 = !{!18, !636}
!7681 = !{!7682}
!7682 = !DILocalVariable(name: "index", arg: 1, scope: !7677, file: !7537, line: 305, type: !636)
!7683 = !DILocation(line: 305, column: 13, scope: !7677)
!7684 = !DILocation(line: 52, column: 21, scope: !5054, inlinedAt: !7685)
!7685 = distinct !DILocation(line: 306, column: 9, scope: !7677)
!7686 = !DILocation(line: 53, column: 17, scope: !5054, inlinedAt: !7685)
!7687 = !DILocation(line: 307, column: 6, scope: !7677)
!7688 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h29c863f60895d857E", scope: !7689, file: !7537, line: 312, type: !7690, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7692)
!7689 = !DINamespace(name: "{impl#13}", scope: !84)
!7690 = !DISubroutineType(types: !7691)
!7691 = !{!9, !636}
!7692 = !{!7693}
!7693 = !DILocalVariable(name: "index", arg: 1, scope: !7688, file: !7537, line: 312, type: !636)
!7694 = !DILocation(line: 312, column: 13, scope: !7688)
!7695 = !DILocalVariable(name: "small", arg: 1, scope: !7696, file: !3811, line: 52, type: !34)
!7696 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17he052e9698ecd6fb1E", scope: !7697, file: !3811, line: 52, type: !7698, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7700)
!7697 = !DINamespace(name: "{impl#72}", scope: !3814)
!7698 = !DISubroutineType(types: !7699)
!7699 = !{!9, !34}
!7700 = !{!7695}
!7701 = !DILocation(line: 52, column: 21, scope: !7696, inlinedAt: !7702)
!7702 = distinct !DILocation(line: 313, column: 9, scope: !7688)
!7703 = !DILocation(line: 53, column: 17, scope: !7696, inlinedAt: !7702)
!7704 = !DILocation(line: 314, column: 6, scope: !7688)
!7705 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h00ce39cd2d545de5E", scope: !4683, file: !7537, line: 335, type: !7706, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7708)
!7706 = !DISubroutineType(types: !7707)
!7707 = !{!4683, !34}
!7708 = !{!7709}
!7709 = !DILocalVariable(name: "offset", arg: 1, scope: !7705, file: !7537, line: 335, type: !34)
!7710 = !DILocation(line: 335, column: 31, scope: !7705)
!7711 = !DILocation(line: 336, column: 14, scope: !7705)
!7712 = !DILocation(line: 336, column: 9, scope: !7705)
!7713 = !DILocation(line: 337, column: 6, scope: !7705)
!7714 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hac17949b8ce9d4e9E", scope: !7715, file: !7537, line: 356, type: !7716, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7718)
!7715 = !DINamespace(name: "{impl#17}", scope: !84)
!7716 = !DISubroutineType(types: !7717)
!7717 = !{!18, !4683}
!7718 = !{!7719}
!7719 = !DILocalVariable(name: "offset", arg: 1, scope: !7714, file: !7537, line: 356, type: !4683)
!7720 = !DILocation(line: 356, column: 13, scope: !7714)
!7721 = !DILocation(line: 52, column: 21, scope: !5054, inlinedAt: !7722)
!7722 = distinct !DILocation(line: 357, column: 9, scope: !7714)
!7723 = !DILocation(line: 53, column: 17, scope: !5054, inlinedAt: !7722)
!7724 = !DILocation(line: 358, column: 6, scope: !7714)
!7725 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h4bfaa6c4c6cc95ceE", scope: !814, file: !7537, line: 383, type: !7726, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7741)
!7726 = !DISubroutineType(types: !7727)
!7727 = !{!7728, !814}
!7728 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7729, templateParams: !19, identifier: "b7ade091c350b6e8a9461d356379816b")
!7729 = !{!7730}
!7730 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7728, file: !2, size: 8, align: 8, elements: !7731, templateParams: !19, identifier: "80d51e696d0356ae878aebc98c930ae3", discriminator: !7740)
!7731 = !{!7732, !7736}
!7732 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7730, file: !2, baseType: !7733, size: 8, align: 8, extraData: i64 0)
!7733 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7728, file: !2, size: 8, align: 8, elements: !19, templateParams: !7734, identifier: "96d4160d404a0636d04407b08440f44d")
!7734 = !{!7735}
!7735 = !DITemplateTypeParameter(name: "T", type: !814)
!7736 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7730, file: !2, baseType: !7737, size: 8, align: 8)
!7737 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7728, file: !2, size: 8, align: 8, elements: !7738, templateParams: !7734, identifier: "8ffec2eb4a662211e3e66549ba669d0e")
!7738 = !{!7739}
!7739 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7737, file: !2, baseType: !814, size: 8, align: 8)
!7740 = !DIDerivedType(tag: DW_TAG_member, scope: !7728, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7741 = !{!7742}
!7742 = !DILocalVariable(name: "self", arg: 1, scope: !7725, file: !7537, line: 383, type: !814)
!7743 = !DILocation(line: 383, column: 35, scope: !7725)
!7744 = !DILocation(line: 384, column: 15, scope: !7725)
!7745 = !{i8 1, i8 5}
!7746 = !DILocation(line: 384, column: 9, scope: !7725)
!7747 = !DILocation(line: 388, column: 36, scope: !7725)
!7748 = !DILocation(line: 387, column: 41, scope: !7725)
!7749 = !DILocation(line: 387, column: 36, scope: !7725)
!7750 = !DILocation(line: 387, column: 60, scope: !7725)
!7751 = !DILocation(line: 386, column: 43, scope: !7725)
!7752 = !DILocation(line: 386, column: 38, scope: !7725)
!7753 = !DILocation(line: 386, column: 62, scope: !7725)
!7754 = !DILocation(line: 385, column: 42, scope: !7725)
!7755 = !DILocation(line: 385, column: 37, scope: !7725)
!7756 = !DILocation(line: 385, column: 63, scope: !7725)
!7757 = !DILocation(line: 390, column: 6, scope: !7725)
!7758 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17h2c367efd1b959f1aE", scope: !814, file: !7537, line: 393, type: !7759, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7761)
!7759 = !DISubroutineType(types: !7760)
!7760 = !{!18, !814}
!7761 = !{!7762}
!7762 = !DILocalVariable(name: "self", arg: 1, scope: !7758, file: !7537, line: 393, type: !814)
!7763 = !DILocation(line: 393, column: 48, scope: !7758)
!7764 = !DILocation(line: 394, column: 18, scope: !7758)
!7765 = !DILocation(line: 394, column: 17, scope: !7758)
!7766 = !DILocation(line: 394, column: 9, scope: !7758)
!7767 = !DILocation(line: 395, column: 6, scope: !7758)
!7768 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hf6a129d072d7144cE", scope: !814, file: !7537, line: 398, type: !7759, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7769)
!7769 = !{!7770}
!7770 = !DILocalVariable(name: "self", arg: 1, scope: !7768, file: !7537, line: 398, type: !814)
!7771 = !DILocation(line: 398, column: 48, scope: !7768)
!7772 = !DILocation(line: 399, column: 20, scope: !7768)
!7773 = !DILocation(line: 399, column: 19, scope: !7768)
!7774 = !DILocation(line: 399, column: 18, scope: !7768)
!7775 = !DILocation(line: 399, column: 17, scope: !7768)
!7776 = !DILocation(line: 399, column: 9, scope: !7768)
!7777 = !DILocation(line: 400, column: 6, scope: !7768)
!7778 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617hfe070fc43cf57565E", scope: !259, file: !4826, line: 55, type: !7779, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7781)
!7779 = !DISubroutineType(types: !7780)
!7780 = !{!259, !34}
!7781 = !{!7782, !7783}
!7782 = !DILocalVariable(name: "value", arg: 1, scope: !7778, file: !4826, line: 55, type: !34)
!7783 = !DILocalVariable(name: "i", scope: !7784, file: !4826, line: 61, type: !34, align: 2)
!7784 = distinct !DILexicalBlock(scope: !7778, file: !4826, line: 61, column: 13)
!7785 = !DILocation(line: 55, column: 21, scope: !7778)
!7786 = !DILocation(line: 61, column: 13, scope: !7784)
!7787 = !DILocation(line: 56, column: 9, scope: !7778)
!7788 = !DILocation(line: 61, column: 13, scope: !7778)
!7789 = !DILocation(line: 61, column: 18, scope: !7784)
!7790 = !DILocation(line: 57, column: 18, scope: !7778)
!7791 = !DILocation(line: 58, column: 18, scope: !7778)
!7792 = !DILocation(line: 59, column: 18, scope: !7778)
!7793 = !DILocation(line: 60, column: 18, scope: !7778)
!7794 = !DILocation(line: 63, column: 6, scope: !7778)
!7795 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h8092afdae5dd5690E", scope: !7796, file: !4569, line: 40, type: !7797, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7799)
!7796 = !DINamespace(name: "{impl#47}", scope: !14)
!7797 = !DISubroutineType(types: !7798)
!7798 = !{!310, !647, !647}
!7799 = !{!7800, !7801}
!7800 = !DILocalVariable(name: "self", arg: 1, scope: !7795, file: !4569, line: 40, type: !647)
!7801 = !DILocalVariable(name: "other", arg: 2, scope: !7795, file: !4569, line: 40, type: !647)
!7802 = !DILocation(line: 40, column: 23, scope: !7795)
!7803 = !DILocation(line: 42, column: 21, scope: !7795)
!7804 = !DILocation(line: 40, column: 32, scope: !7795)
!7805 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17he5ff60051b2c35b2E", scope: !7807, file: !7806, line: 82, type: !7809, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7815)
!7806 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7807 = !DINamespace(name: "{impl#20}", scope: !7808)
!7808 = !DINamespace(name: "port", scope: !389)
!7809 = !DISubroutineType(types: !7810)
!7810 = !{!192, !7811, !210}
!7811 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7812, size: 64, align: 64, dwarfAddressSpace: 0)
!7812 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7808, file: !2, align: 8, elements: !7813, templateParams: !19, identifier: "cd2276924b0ff5c0204bcb2f4cbc91ce")
!7813 = !{!7814}
!7814 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7812, file: !2, baseType: !7, align: 8)
!7815 = !{!7816, !7817}
!7816 = !DILocalVariable(name: "self", arg: 1, scope: !7805, file: !7806, line: 82, type: !7811)
!7817 = !DILocalVariable(name: "f", arg: 2, scope: !7805, file: !7806, line: 82, type: !210)
!7818 = !DILocation(line: 82, column: 10, scope: !7805)
!7819 = !DILocation(line: 83, column: 27, scope: !7805)
!7820 = !DILocation(line: 82, column: 15, scope: !7805)
!7821 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hb87514dcc6c53519E", scope: !7822, file: !7806, line: 91, type: !7823, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7829)
!7822 = !DINamespace(name: "{impl#21}", scope: !7808)
!7823 = !DISubroutineType(types: !7824)
!7824 = !{!192, !7825, !210}
!7825 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7826, size: 64, align: 64, dwarfAddressSpace: 0)
!7826 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7808, file: !2, align: 8, elements: !7827, templateParams: !19, identifier: "e246134adc572cf6941778da9c42c580")
!7827 = !{!7828}
!7828 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7826, file: !2, baseType: !7, align: 8)
!7829 = !{!7830, !7831}
!7830 = !DILocalVariable(name: "self", arg: 1, scope: !7821, file: !7806, line: 91, type: !7825)
!7831 = !DILocalVariable(name: "f", arg: 2, scope: !7821, file: !7806, line: 91, type: !210)
!7832 = !DILocation(line: 91, column: 10, scope: !7821)
!7833 = !DILocation(line: 92, column: 28, scope: !7821)
!7834 = !DILocation(line: 91, column: 15, scope: !7821)
!7835 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h59ae7d69d1e1527cE", scope: !7836, file: !7806, line: 100, type: !7837, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7843)
!7836 = !DINamespace(name: "{impl#22}", scope: !7808)
!7837 = !DISubroutineType(types: !7838)
!7838 = !{!192, !7839, !210}
!7839 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7840, size: 64, align: 64, dwarfAddressSpace: 0)
!7840 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7808, file: !2, align: 8, elements: !7841, templateParams: !19, identifier: "70d908a34ad78a7fdd0d1fbc2c292954")
!7841 = !{!7842}
!7842 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7840, file: !2, baseType: !7, align: 8)
!7843 = !{!7844, !7845}
!7844 = !DILocalVariable(name: "self", arg: 1, scope: !7835, file: !7806, line: 100, type: !7839)
!7845 = !DILocalVariable(name: "f", arg: 2, scope: !7835, file: !7806, line: 100, type: !210)
!7846 = !DILocation(line: 100, column: 10, scope: !7835)
!7847 = !DILocation(line: 101, column: 28, scope: !7835)
!7848 = !DILocation(line: 100, column: 15, scope: !7835)
!7849 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h4959929e579f7384E", scope: !7851, file: !7850, line: 3, type: !7853, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7859)
!7850 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7851 = !DINamespace(name: "{impl#3}", scope: !7852)
!7852 = !DINamespace(name: "random", scope: !389)
!7853 = !DISubroutineType(types: !7854)
!7854 = !{!192, !7855, !210}
!7855 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7856, size: 64, align: 64, dwarfAddressSpace: 0)
!7856 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7852, file: !2, align: 8, elements: !7857, templateParams: !19, identifier: "30ee9a23ff6a5c6458cf118ca02af533")
!7857 = !{!7858}
!7858 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7856, file: !2, baseType: !7, align: 8)
!7859 = !{!7860, !7861}
!7860 = !DILocalVariable(name: "self", arg: 1, scope: !7849, file: !7850, line: 3, type: !7855)
!7861 = !DILocalVariable(name: "f", arg: 2, scope: !7849, file: !7850, line: 3, type: !210)
!7862 = !DILocation(line: 3, column: 23, scope: !7849)
!7863 = !DILocation(line: 5, column: 19, scope: !7849)
!7864 = !DILocation(line: 3, column: 28, scope: !7849)
!7865 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h2e776e55b632fd5dE", scope: !5042, file: !5041, line: 13, type: !7866, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7868)
!7866 = !DISubroutineType(types: !7867)
!7867 = !{!5046}
!7868 = !{!7869}
!7869 = !DILocalVariable(name: "segment", scope: !7870, file: !5041, line: 14, type: !34, align: 2)
!7870 = distinct !DILexicalBlock(scope: !7865, file: !5041, line: 14, column: 13)
!7871 = !DILocation(line: 14, column: 17, scope: !7870)
!7872 = !DILocation(line: 16, column: 17, scope: !7870)
!7873 = !{i32 40502}
!7874 = !DILocation(line: 18, column: 29, scope: !7870)
!7875 = !DILocation(line: 18, column: 13, scope: !7870)
!7876 = !DILocation(line: 19, column: 10, scope: !7865)
!7877 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h9ef89ae4788d2443E", scope: !7878, file: !5041, line: 28, type: !5044, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7879)
!7878 = !DINamespace(name: "{impl#2}", scope: !5043)
!7879 = !{!7880}
!7880 = !DILocalVariable(name: "sel", arg: 1, scope: !7877, file: !5041, line: 28, type: !5046)
!7881 = !DILocation(line: 28, column: 31, scope: !7877)
!7882 = !DILocation(line: 30, column: 21, scope: !7877)
!7883 = !{i32 40900}
!7884 = !DILocation(line: 32, column: 14, scope: !7877)
!7885 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h6fcedf3bc50b7380E", scope: !7878, file: !5041, line: 13, type: !7866, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7886)
!7886 = !{!7887}
!7887 = !DILocalVariable(name: "segment", scope: !7888, file: !5041, line: 14, type: !34, align: 2)
!7888 = distinct !DILexicalBlock(scope: !7885, file: !5041, line: 14, column: 13)
!7889 = !DILocation(line: 14, column: 17, scope: !7888)
!7890 = !DILocation(line: 16, column: 17, scope: !7888)
!7891 = !DILocation(line: 18, column: 29, scope: !7888)
!7892 = !DILocation(line: 18, column: 13, scope: !7888)
!7893 = !DILocation(line: 19, column: 10, scope: !7885)
!7894 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h09a6c6cde81c4a01E", scope: !7895, file: !5041, line: 28, type: !5044, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7896)
!7895 = !DINamespace(name: "{impl#3}", scope: !5043)
!7896 = !{!7897}
!7897 = !DILocalVariable(name: "sel", arg: 1, scope: !7894, file: !5041, line: 28, type: !5046)
!7898 = !DILocation(line: 28, column: 31, scope: !7894)
!7899 = !DILocation(line: 30, column: 21, scope: !7894)
!7900 = !DILocation(line: 32, column: 14, scope: !7894)
!7901 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h65c9c7e86271f02eE", scope: !7895, file: !5041, line: 13, type: !7866, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7902)
!7902 = !{!7903}
!7903 = !DILocalVariable(name: "segment", scope: !7904, file: !5041, line: 14, type: !34, align: 2)
!7904 = distinct !DILexicalBlock(scope: !7901, file: !5041, line: 14, column: 13)
!7905 = !DILocation(line: 14, column: 17, scope: !7904)
!7906 = !DILocation(line: 16, column: 17, scope: !7904)
!7907 = !DILocation(line: 18, column: 29, scope: !7904)
!7908 = !DILocation(line: 18, column: 13, scope: !7904)
!7909 = !DILocation(line: 19, column: 10, scope: !7901)
!7910 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h169b1bdd4ed3224dE", scope: !7911, file: !5041, line: 28, type: !5044, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7912)
!7911 = !DINamespace(name: "{impl#4}", scope: !5043)
!7912 = !{!7913}
!7913 = !DILocalVariable(name: "sel", arg: 1, scope: !7910, file: !5041, line: 28, type: !5046)
!7914 = !DILocation(line: 28, column: 31, scope: !7910)
!7915 = !DILocation(line: 30, column: 21, scope: !7910)
!7916 = !DILocation(line: 32, column: 14, scope: !7910)
!7917 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h27b60553408b20e0E", scope: !7911, file: !5041, line: 13, type: !7866, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7918)
!7918 = !{!7919}
!7919 = !DILocalVariable(name: "segment", scope: !7920, file: !5041, line: 14, type: !34, align: 2)
!7920 = distinct !DILexicalBlock(scope: !7917, file: !5041, line: 14, column: 13)
!7921 = !DILocation(line: 14, column: 17, scope: !7920)
!7922 = !DILocation(line: 16, column: 17, scope: !7920)
!7923 = !DILocation(line: 18, column: 29, scope: !7920)
!7924 = !DILocation(line: 18, column: 13, scope: !7920)
!7925 = !DILocation(line: 19, column: 10, scope: !7917)
!7926 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hf70b9315a7247a3bE", scope: !7927, file: !5041, line: 28, type: !5044, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7928)
!7927 = !DINamespace(name: "{impl#5}", scope: !5043)
!7928 = !{!7929}
!7929 = !DILocalVariable(name: "sel", arg: 1, scope: !7926, file: !5041, line: 28, type: !5046)
!7930 = !DILocation(line: 28, column: 31, scope: !7926)
!7931 = !DILocation(line: 30, column: 21, scope: !7926)
!7932 = !DILocation(line: 32, column: 14, scope: !7926)
!7933 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h27368994b3c57341E", scope: !7927, file: !5041, line: 13, type: !7866, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7934)
!7934 = !{!7935}
!7935 = !DILocalVariable(name: "segment", scope: !7936, file: !5041, line: 14, type: !34, align: 2)
!7936 = distinct !DILexicalBlock(scope: !7933, file: !5041, line: 14, column: 13)
!7937 = !DILocation(line: 14, column: 17, scope: !7936)
!7938 = !DILocation(line: 16, column: 17, scope: !7936)
!7939 = !DILocation(line: 18, column: 29, scope: !7936)
!7940 = !DILocation(line: 18, column: 13, scope: !7936)
!7941 = !DILocation(line: 19, column: 10, scope: !7933)
!7942 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h54dd37bf9aab8eacE", scope: !7943, file: !5041, line: 41, type: !7944, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7946)
!7943 = !DINamespace(name: "{impl#6}", scope: !5043)
!7944 = !DISubroutineType(types: !7945)
!7945 = !{!13}
!7946 = !{!7947}
!7947 = !DILocalVariable(name: "val", scope: !7948, file: !5041, line: 43, type: !18, align: 8)
!7948 = distinct !DILexicalBlock(scope: !7942, file: !5041, line: 43, column: 21)
!7949 = !DILocation(line: 43, column: 25, scope: !7948)
!7950 = !DILocation(line: 44, column: 21, scope: !7948)
!7951 = !{i32 41317}
!7952 = !DILocation(line: 45, column: 42, scope: !7948)
!7953 = !DILocation(line: 45, column: 21, scope: !7948)
!7954 = !DILocation(line: 47, column: 14, scope: !7942)
!7955 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h67bb93e8c7022b9fE", scope: !7943, file: !5041, line: 49, type: !7956, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7958)
!7956 = !DISubroutineType(types: !7957)
!7957 = !{null, !13}
!7958 = !{!7959}
!7959 = !DILocalVariable(name: "base", arg: 1, scope: !7955, file: !5041, line: 49, type: !13)
!7960 = !DILocation(line: 49, column: 34, scope: !7955)
!7961 = !DILocation(line: 51, column: 67, scope: !7955)
!7962 = !DILocation(line: 51, column: 21, scope: !7955)
!7963 = !{i32 41586}
!7964 = !DILocation(line: 53, column: 14, scope: !7955)
!7965 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h418b57c8cf2fdff4E", scope: !7966, file: !5041, line: 28, type: !5044, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7967)
!7966 = !DINamespace(name: "{impl#7}", scope: !5043)
!7967 = !{!7968}
!7968 = !DILocalVariable(name: "sel", arg: 1, scope: !7965, file: !5041, line: 28, type: !5046)
!7969 = !DILocation(line: 28, column: 31, scope: !7965)
!7970 = !DILocation(line: 30, column: 21, scope: !7965)
!7971 = !DILocation(line: 32, column: 14, scope: !7965)
!7972 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h48d9cb38d4fcebafE", scope: !7966, file: !5041, line: 13, type: !7866, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7973)
!7973 = !{!7974}
!7974 = !DILocalVariable(name: "segment", scope: !7975, file: !5041, line: 14, type: !34, align: 2)
!7975 = distinct !DILexicalBlock(scope: !7972, file: !5041, line: 14, column: 13)
!7976 = !DILocation(line: 14, column: 17, scope: !7975)
!7977 = !DILocation(line: 16, column: 17, scope: !7975)
!7978 = !DILocation(line: 18, column: 29, scope: !7975)
!7979 = !DILocation(line: 18, column: 13, scope: !7975)
!7980 = !DILocation(line: 19, column: 10, scope: !7972)
!7981 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h7d207ae626bda4e2E", scope: !7982, file: !5041, line: 41, type: !7944, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7983)
!7982 = !DINamespace(name: "{impl#8}", scope: !5043)
!7983 = !{!7984}
!7984 = !DILocalVariable(name: "val", scope: !7985, file: !5041, line: 43, type: !18, align: 8)
!7985 = distinct !DILexicalBlock(scope: !7981, file: !5041, line: 43, column: 21)
!7986 = !DILocation(line: 43, column: 25, scope: !7985)
!7987 = !DILocation(line: 44, column: 21, scope: !7985)
!7988 = !DILocation(line: 45, column: 42, scope: !7985)
!7989 = !DILocation(line: 45, column: 21, scope: !7985)
!7990 = !DILocation(line: 47, column: 14, scope: !7981)
!7991 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h6fad51d7b8888579E", scope: !7982, file: !5041, line: 49, type: !7956, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !7992)
!7992 = !{!7993}
!7993 = !DILocalVariable(name: "base", arg: 1, scope: !7991, file: !5041, line: 49, type: !13)
!7994 = !DILocation(line: 49, column: 34, scope: !7991)
!7995 = !DILocation(line: 51, column: 67, scope: !7991)
!7996 = !DILocation(line: 51, column: 21, scope: !7991)
!7997 = !DILocation(line: 53, column: 14, scope: !7991)
!7998 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h8eb47dd57abad94dE", scope: !7999, file: !5073, line: 23, type: !8000, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8021)
!7999 = !DINamespace(name: "{impl#1}", scope: !388)
!8000 = !DISubroutineType(types: !8001)
!8001 = !{!192, !8002, !210}
!8002 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !8003, size: 64, align: 64, dwarfAddressSpace: 0)
!8003 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !388, file: !2, size: 128, align: 64, elements: !8004, templateParams: !19, identifier: "a8e9f5a70ad780903da0558d62d0ffec")
!8004 = !{!8005}
!8005 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8003, file: !2, size: 128, align: 64, elements: !8006, templateParams: !19, identifier: "cc5287ed5e40a615d576884d83652301", discriminator: !8020)
!8006 = !{!8007, !8012, !8016, !8018}
!8007 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !8005, file: !2, baseType: !8008, size: 128, align: 64, extraData: i64 0)
!8008 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !8003, file: !2, size: 128, align: 64, elements: !8009, templateParams: !19, identifier: "327927f1c187c5628496c4f0ee07c83a")
!8009 = !{!8010, !8011}
!8010 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8008, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!8011 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !8008, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!8012 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !8005, file: !2, baseType: !8013, size: 128, align: 64, extraData: i64 1)
!8013 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !8003, file: !2, size: 128, align: 64, elements: !8014, templateParams: !19, identifier: "93d4a38bcf5c9507d8d568c745a6e804")
!8014 = !{!8015}
!8015 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8013, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!8016 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !8005, file: !2, baseType: !8017, size: 128, align: 64, extraData: i64 2)
!8017 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !8003, file: !2, size: 128, align: 64, elements: !19, identifier: "f9f16264b68fcd85f5c9715df34d3d2f")
!8018 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !8005, file: !2, baseType: !8019, size: 128, align: 64, extraData: i64 3)
!8019 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !8003, file: !2, size: 128, align: 64, elements: !19, identifier: "f5a2c0381858251b7dc05b68ce53e84e")
!8020 = !DIDerivedType(tag: DW_TAG_member, scope: !8003, file: !2, baseType: !34, size: 16, align: 16, flags: DIFlagArtificial)
!8021 = !{!8022, !8023, !8024, !8026, !8027}
!8022 = !DILocalVariable(name: "self", arg: 1, scope: !7998, file: !5073, line: 23, type: !8002)
!8023 = !DILocalVariable(name: "f", arg: 2, scope: !7998, file: !5073, line: 23, type: !210)
!8024 = !DILocalVariable(name: "__self_0", scope: !8025, file: !5073, line: 26, type: !12, align: 8)
!8025 = distinct !DILexicalBlock(scope: !7998, file: !5073, line: 23, column: 10)
!8026 = !DILocalVariable(name: "__self_1", scope: !8025, file: !5073, line: 26, type: !386, align: 8)
!8027 = !DILocalVariable(name: "__self_0", scope: !8028, file: !5073, line: 29, type: !386, align: 8)
!8028 = distinct !DILexicalBlock(scope: !7998, file: !5073, line: 23, column: 10)
!8029 = !DILocation(line: 23, column: 10, scope: !7998)
!8030 = !DILocation(line: 26, column: 23, scope: !8025)
!8031 = !DILocation(line: 29, column: 12, scope: !8028)
!8032 = !{i16 0, i16 4}
!8033 = !DILocation(line: 26, column: 13, scope: !7998)
!8034 = !DILocation(line: 26, column: 13, scope: !8025)
!8035 = !DILocation(line: 26, column: 23, scope: !7998)
!8036 = !DILocation(line: 23, column: 10, scope: !8025)
!8037 = !DILocation(line: 29, column: 12, scope: !7998)
!8038 = !DILocation(line: 23, column: 10, scope: !8028)
!8039 = !DILocation(line: 23, column: 15, scope: !7998)
!8040 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h09f66d5c4b9edd4aE", scope: !8041, file: !5073, line: 41, type: !8042, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8049)
!8041 = !DINamespace(name: "{impl#2}", scope: !388)
!8042 = !DISubroutineType(types: !8043)
!8043 = !{!192, !8044, !210}
!8044 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8045, size: 64, align: 64, dwarfAddressSpace: 0)
!8045 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !388, file: !2, size: 128, align: 64, elements: !8046, templateParams: !19, identifier: "fa37ba7d2e2be6cd4f42e4b6dc2fa314")
!8046 = !{!8047, !8048}
!8047 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8045, file: !2, baseType: !18, size: 64, align: 64)
!8048 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8045, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!8049 = !{!8050, !8051}
!8050 = !DILocalVariable(name: "self", arg: 1, scope: !8040, file: !5073, line: 41, type: !8044)
!8051 = !DILocalVariable(name: "f", arg: 2, scope: !8040, file: !5073, line: 41, type: !210)
!8052 = !DILocation(line: 41, column: 10, scope: !8040)
!8053 = !DILocation(line: 44, column: 5, scope: !8040)
!8054 = !DILocation(line: 41, column: 15, scope: !8040)
!8055 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4bed500816d20f9E", scope: !8056, file: !5073, line: 49, type: !8057, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8059)
!8056 = !DINamespace(name: "{impl#3}", scope: !388)
!8057 = !DISubroutineType(types: !8058)
!8058 = !{!192, !386, !210}
!8059 = !{!8060, !8061}
!8060 = !DILocalVariable(name: "self", arg: 1, scope: !8055, file: !5073, line: 49, type: !386)
!8061 = !DILocalVariable(name: "f", arg: 2, scope: !8055, file: !5073, line: 49, type: !210)
!8062 = !DILocation(line: 49, column: 10, scope: !8055)
!8063 = !DILocation(line: 50, column: 17, scope: !8055)
!8064 = !DILocation(line: 49, column: 15, scope: !8055)
!8065 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h3d05a161bb65ba01E", scope: !8067, file: !8066, line: 7, type: !8069, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8073)
!8066 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8067 = !DINamespace(name: "{impl#0}", scope: !8068)
!8068 = !DINamespace(name: "control", scope: !783)
!8069 = !DISubroutineType(types: !8070)
!8070 = !{!192, !8071, !210}
!8071 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8072, size: 64, align: 64, dwarfAddressSpace: 0)
!8072 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8068, file: !2, align: 8, elements: !19, identifier: "ad295f2501f2845bc5290a64f566ba88")
!8073 = !{!8074, !8075}
!8074 = !DILocalVariable(name: "self", arg: 1, scope: !8065, file: !8066, line: 7, type: !8071)
!8075 = !DILocalVariable(name: "f", arg: 2, scope: !8065, file: !8066, line: 7, type: !210)
!8076 = !DILocation(line: 7, column: 10, scope: !8065)
!8077 = !DILocation(line: 7, column: 15, scope: !8065)
!8078 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc87dc4e4da4084fcE", scope: !8080, file: !8079, line: 434, type: !8081, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8087)
!8079 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8080 = !DINamespace(name: "{impl#10}", scope: !8068)
!8081 = !DISubroutineType(types: !8082)
!8082 = !{!192, !8083, !210}
!8083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8084, size: 64, align: 64, dwarfAddressSpace: 0)
!8084 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8068, file: !2, size: 64, align: 64, elements: !8085, templateParams: !19, identifier: "ff181e40f84f74dca65bcfdb981a5746")
!8085 = !{!8086}
!8086 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8084, file: !2, baseType: !18, size: 64, align: 64)
!8087 = !{!8088, !8089, !8090, !8092, !8107, !8109, !8111, !8113, !8115, !8117, !8119, !8121, !8123, !8125, !8127, !8129, !8131, !8133, !8135, !8137, !8139, !8141, !8143, !8145, !8147, !8149, !8151, !8153, !8155, !8157, !8159, !8161, !8163, !8165, !8167, !8169, !8171, !8173, !8175, !8177, !8179, !8181, !8183, !8185, !8187, !8189, !8191, !8193, !8195, !8197, !8199, !8201, !8203, !8205, !8207, !8209}
!8088 = !DILocalVariable(name: "self", arg: 1, scope: !8078, file: !8079, line: 434, type: !8083)
!8089 = !DILocalVariable(name: "f", arg: 2, scope: !8078, file: !8079, line: 434, type: !210)
!8090 = !DILocalVariable(name: "first", scope: !8091, file: !8079, line: 471, type: !310, align: 1)
!8091 = distinct !DILexicalBlock(scope: !8078, file: !8079, line: 471, column: 17)
!8092 = !DILocalVariable(name: "residual", scope: !8093, file: !8079, line: 475, type: !8094, align: 1)
!8093 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8094 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !193, file: !2, align: 8, elements: !8095, templateParams: !19, identifier: "914cac5adae6a5ccfbf912b838240dd4")
!8095 = !{!8096}
!8096 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8094, file: !2, align: 8, elements: !8097, templateParams: !19, identifier: "b1d434da6cc20747e604030c341b79")
!8097 = !{!8098, !8103}
!8098 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8096, file: !2, baseType: !8099, align: 8)
!8099 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8094, file: !2, align: 8, elements: !8100, templateParams: !8102, identifier: "5430f499e45b28e81485357ec72bd4e5")
!8100 = !{!8101}
!8101 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8099, file: !2, baseType: !907, align: 8)
!8102 = !{!912, !203}
!8103 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8096, file: !2, baseType: !8104, align: 8)
!8104 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8094, file: !2, align: 8, elements: !8105, templateParams: !8102, identifier: "3c8d2f0c4671b611ce2fa7845fc3f8c6")
!8105 = !{!8106}
!8106 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8104, file: !2, baseType: !204, align: 8)
!8107 = !DILocalVariable(name: "val", scope: !8108, file: !8079, line: 475, type: !7, align: 1)
!8108 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8109 = !DILocalVariable(name: "residual", scope: !8110, file: !8079, line: 478, type: !8094, align: 1)
!8110 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8111 = !DILocalVariable(name: "val", scope: !8112, file: !8079, line: 478, type: !7, align: 1)
!8112 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8113 = !DILocalVariable(name: "residual", scope: !8114, file: !8079, line: 475, type: !8094, align: 1)
!8114 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8115 = !DILocalVariable(name: "val", scope: !8116, file: !8079, line: 475, type: !7, align: 1)
!8116 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8117 = !DILocalVariable(name: "residual", scope: !8118, file: !8079, line: 478, type: !8094, align: 1)
!8118 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8119 = !DILocalVariable(name: "val", scope: !8120, file: !8079, line: 478, type: !7, align: 1)
!8120 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8121 = !DILocalVariable(name: "residual", scope: !8122, file: !8079, line: 475, type: !8094, align: 1)
!8122 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8123 = !DILocalVariable(name: "val", scope: !8124, file: !8079, line: 475, type: !7, align: 1)
!8124 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8125 = !DILocalVariable(name: "residual", scope: !8126, file: !8079, line: 478, type: !8094, align: 1)
!8126 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8127 = !DILocalVariable(name: "val", scope: !8128, file: !8079, line: 478, type: !7, align: 1)
!8128 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8129 = !DILocalVariable(name: "residual", scope: !8130, file: !8079, line: 475, type: !8094, align: 1)
!8130 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8131 = !DILocalVariable(name: "val", scope: !8132, file: !8079, line: 475, type: !7, align: 1)
!8132 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8133 = !DILocalVariable(name: "residual", scope: !8134, file: !8079, line: 478, type: !8094, align: 1)
!8134 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8135 = !DILocalVariable(name: "val", scope: !8136, file: !8079, line: 478, type: !7, align: 1)
!8136 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8137 = !DILocalVariable(name: "residual", scope: !8138, file: !8079, line: 475, type: !8094, align: 1)
!8138 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8139 = !DILocalVariable(name: "val", scope: !8140, file: !8079, line: 475, type: !7, align: 1)
!8140 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8141 = !DILocalVariable(name: "residual", scope: !8142, file: !8079, line: 478, type: !8094, align: 1)
!8142 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8143 = !DILocalVariable(name: "val", scope: !8144, file: !8079, line: 478, type: !7, align: 1)
!8144 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8145 = !DILocalVariable(name: "residual", scope: !8146, file: !8079, line: 475, type: !8094, align: 1)
!8146 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8147 = !DILocalVariable(name: "val", scope: !8148, file: !8079, line: 475, type: !7, align: 1)
!8148 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8149 = !DILocalVariable(name: "residual", scope: !8150, file: !8079, line: 478, type: !8094, align: 1)
!8150 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8151 = !DILocalVariable(name: "val", scope: !8152, file: !8079, line: 478, type: !7, align: 1)
!8152 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8153 = !DILocalVariable(name: "residual", scope: !8154, file: !8079, line: 475, type: !8094, align: 1)
!8154 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8155 = !DILocalVariable(name: "val", scope: !8156, file: !8079, line: 475, type: !7, align: 1)
!8156 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8157 = !DILocalVariable(name: "residual", scope: !8158, file: !8079, line: 478, type: !8094, align: 1)
!8158 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8159 = !DILocalVariable(name: "val", scope: !8160, file: !8079, line: 478, type: !7, align: 1)
!8160 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8161 = !DILocalVariable(name: "residual", scope: !8162, file: !8079, line: 475, type: !8094, align: 1)
!8162 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8163 = !DILocalVariable(name: "val", scope: !8164, file: !8079, line: 475, type: !7, align: 1)
!8164 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8165 = !DILocalVariable(name: "residual", scope: !8166, file: !8079, line: 478, type: !8094, align: 1)
!8166 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8167 = !DILocalVariable(name: "val", scope: !8168, file: !8079, line: 478, type: !7, align: 1)
!8168 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8169 = !DILocalVariable(name: "residual", scope: !8170, file: !8079, line: 475, type: !8094, align: 1)
!8170 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8171 = !DILocalVariable(name: "val", scope: !8172, file: !8079, line: 475, type: !7, align: 1)
!8172 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8173 = !DILocalVariable(name: "residual", scope: !8174, file: !8079, line: 478, type: !8094, align: 1)
!8174 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8175 = !DILocalVariable(name: "val", scope: !8176, file: !8079, line: 478, type: !7, align: 1)
!8176 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8177 = !DILocalVariable(name: "residual", scope: !8178, file: !8079, line: 475, type: !8094, align: 1)
!8178 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8179 = !DILocalVariable(name: "val", scope: !8180, file: !8079, line: 475, type: !7, align: 1)
!8180 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8181 = !DILocalVariable(name: "residual", scope: !8182, file: !8079, line: 478, type: !8094, align: 1)
!8182 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8183 = !DILocalVariable(name: "val", scope: !8184, file: !8079, line: 478, type: !7, align: 1)
!8184 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8185 = !DILocalVariable(name: "residual", scope: !8186, file: !8079, line: 475, type: !8094, align: 1)
!8186 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 47)
!8187 = !DILocalVariable(name: "val", scope: !8188, file: !8079, line: 475, type: !7, align: 1)
!8188 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 475, column: 29)
!8189 = !DILocalVariable(name: "residual", scope: !8190, file: !8079, line: 478, type: !8094, align: 1)
!8190 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 70)
!8191 = !DILocalVariable(name: "val", scope: !8192, file: !8079, line: 478, type: !7, align: 1)
!8192 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 478, column: 25)
!8193 = !DILocalVariable(name: "extra_bits", scope: !8194, file: !8079, line: 481, type: !18, align: 8)
!8194 = distinct !DILexicalBlock(scope: !8091, file: !8079, line: 481, column: 17)
!8195 = !DILocalVariable(name: "residual", scope: !8196, file: !8079, line: 484, type: !8094, align: 1)
!8196 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 484, column: 43)
!8197 = !DILocalVariable(name: "val", scope: !8198, file: !8079, line: 484, type: !7, align: 1)
!8198 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 484, column: 25)
!8199 = !DILocalVariable(name: "residual", scope: !8200, file: !8079, line: 487, type: !8094, align: 1)
!8200 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 487, column: 38)
!8201 = !DILocalVariable(name: "val", scope: !8202, file: !8079, line: 487, type: !7, align: 1)
!8202 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 487, column: 21)
!8203 = !DILocalVariable(name: "residual", scope: !8204, file: !8079, line: 488, type: !8094, align: 1)
!8204 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 488, column: 70)
!8205 = !DILocalVariable(name: "val", scope: !8206, file: !8079, line: 488, type: !7, align: 1)
!8206 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 488, column: 21)
!8207 = !DILocalVariable(name: "residual", scope: !8208, file: !8079, line: 491, type: !8094, align: 1)
!8208 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 491, column: 43)
!8209 = !DILocalVariable(name: "val", scope: !8210, file: !8079, line: 491, type: !7, align: 1)
!8210 = distinct !DILexicalBlock(scope: !8194, file: !8079, line: 491, column: 21)
!8211 = !DILocation(line: 475, column: 47, scope: !8093)
!8212 = !DILocation(line: 475, column: 29, scope: !8108)
!8213 = !DILocation(line: 478, column: 70, scope: !8110)
!8214 = !DILocation(line: 478, column: 25, scope: !8112)
!8215 = !DILocation(line: 475, column: 47, scope: !8114)
!8216 = !DILocation(line: 475, column: 29, scope: !8116)
!8217 = !DILocation(line: 478, column: 70, scope: !8118)
!8218 = !DILocation(line: 478, column: 25, scope: !8120)
!8219 = !DILocation(line: 475, column: 47, scope: !8122)
!8220 = !DILocation(line: 475, column: 29, scope: !8124)
!8221 = !DILocation(line: 478, column: 70, scope: !8126)
!8222 = !DILocation(line: 478, column: 25, scope: !8128)
!8223 = !DILocation(line: 475, column: 47, scope: !8130)
!8224 = !DILocation(line: 475, column: 29, scope: !8132)
!8225 = !DILocation(line: 478, column: 70, scope: !8134)
!8226 = !DILocation(line: 478, column: 25, scope: !8136)
!8227 = !DILocation(line: 475, column: 47, scope: !8138)
!8228 = !DILocation(line: 475, column: 29, scope: !8140)
!8229 = !DILocation(line: 478, column: 70, scope: !8142)
!8230 = !DILocation(line: 478, column: 25, scope: !8144)
!8231 = !DILocation(line: 475, column: 47, scope: !8146)
!8232 = !DILocation(line: 475, column: 29, scope: !8148)
!8233 = !DILocation(line: 478, column: 70, scope: !8150)
!8234 = !DILocation(line: 478, column: 25, scope: !8152)
!8235 = !DILocation(line: 475, column: 47, scope: !8154)
!8236 = !DILocation(line: 475, column: 29, scope: !8156)
!8237 = !DILocation(line: 478, column: 70, scope: !8158)
!8238 = !DILocation(line: 478, column: 25, scope: !8160)
!8239 = !DILocation(line: 475, column: 47, scope: !8162)
!8240 = !DILocation(line: 475, column: 29, scope: !8164)
!8241 = !DILocation(line: 478, column: 70, scope: !8166)
!8242 = !DILocation(line: 478, column: 25, scope: !8168)
!8243 = !DILocation(line: 475, column: 47, scope: !8170)
!8244 = !DILocation(line: 475, column: 29, scope: !8172)
!8245 = !DILocation(line: 478, column: 70, scope: !8174)
!8246 = !DILocation(line: 478, column: 25, scope: !8176)
!8247 = !DILocation(line: 475, column: 47, scope: !8178)
!8248 = !DILocation(line: 475, column: 29, scope: !8180)
!8249 = !DILocation(line: 478, column: 70, scope: !8182)
!8250 = !DILocation(line: 478, column: 25, scope: !8184)
!8251 = !DILocation(line: 475, column: 47, scope: !8186)
!8252 = !DILocation(line: 475, column: 29, scope: !8188)
!8253 = !DILocation(line: 478, column: 70, scope: !8190)
!8254 = !DILocation(line: 478, column: 25, scope: !8192)
!8255 = !DILocation(line: 484, column: 43, scope: !8196)
!8256 = !DILocation(line: 484, column: 25, scope: !8198)
!8257 = !DILocation(line: 487, column: 38, scope: !8200)
!8258 = !DILocation(line: 487, column: 21, scope: !8202)
!8259 = !DILocation(line: 488, column: 70, scope: !8204)
!8260 = !DILocation(line: 488, column: 21, scope: !8206)
!8261 = !DILocation(line: 491, column: 43, scope: !8208)
!8262 = !DILocation(line: 491, column: 21, scope: !8210)
!8263 = !DILocation(line: 434, column: 20, scope: !8078)
!8264 = !DILocation(line: 434, column: 27, scope: !8078)
!8265 = !DILocation(line: 471, column: 21, scope: !8091)
!8266 = !DILocation(line: 481, column: 21, scope: !8194)
!8267 = !DILocation(line: 471, column: 33, scope: !8078)
!8268 = !DILocation(line: 473, column: 46, scope: !8091)
!8269 = !DILocation(line: 474, column: 29, scope: !8091)
!8270 = !DILocation(line: 474, column: 28, scope: !8091)
!8271 = !DILocation(line: 477, column: 25, scope: !8091)
!8272 = !DILocation(line: 478, column: 25, scope: !8091)
!8273 = !DILocation(line: 475, column: 29, scope: !8091)
!8274 = !DILocation(line: 475, column: 29, scope: !8093)
!8275 = !DILocation(line: 494, column: 14, scope: !8078)
!8276 = !DILocation(line: 478, column: 25, scope: !8110)
!8277 = !DILocation(line: 475, column: 29, scope: !8114)
!8278 = !DILocation(line: 478, column: 25, scope: !8118)
!8279 = !DILocation(line: 475, column: 29, scope: !8122)
!8280 = !DILocation(line: 478, column: 25, scope: !8126)
!8281 = !DILocation(line: 475, column: 29, scope: !8130)
!8282 = !DILocation(line: 478, column: 25, scope: !8134)
!8283 = !DILocation(line: 475, column: 29, scope: !8138)
!8284 = !DILocation(line: 478, column: 25, scope: !8142)
!8285 = !DILocation(line: 475, column: 29, scope: !8146)
!8286 = !DILocation(line: 478, column: 25, scope: !8150)
!8287 = !DILocation(line: 475, column: 29, scope: !8154)
!8288 = !DILocation(line: 478, column: 25, scope: !8158)
!8289 = !DILocation(line: 475, column: 29, scope: !8162)
!8290 = !DILocation(line: 478, column: 25, scope: !8166)
!8291 = !DILocation(line: 475, column: 29, scope: !8170)
!8292 = !DILocation(line: 478, column: 25, scope: !8174)
!8293 = !DILocation(line: 475, column: 29, scope: !8178)
!8294 = !DILocation(line: 478, column: 25, scope: !8182)
!8295 = !DILocation(line: 481, column: 34, scope: !8091)
!8296 = !DILocation(line: 481, column: 47, scope: !8091)
!8297 = !DILocation(line: 481, column: 46, scope: !8091)
!8298 = !DILocation(line: 482, column: 20, scope: !8194)
!8299 = !DILocation(line: 475, column: 29, scope: !8186)
!8300 = !DILocation(line: 478, column: 25, scope: !8190)
!8301 = !DILocation(line: 490, column: 20, scope: !8194)
!8302 = !DILocation(line: 483, column: 25, scope: !8194)
!8303 = !DILocation(line: 483, column: 24, scope: !8194)
!8304 = !DILocation(line: 486, column: 21, scope: !8194)
!8305 = !DILocation(line: 487, column: 21, scope: !8194)
!8306 = !DILocation(line: 484, column: 25, scope: !8194)
!8307 = !DILocation(line: 484, column: 25, scope: !8196)
!8308 = !DILocation(line: 488, column: 21, scope: !8194)
!8309 = !DILocation(line: 487, column: 21, scope: !8200)
!8310 = !DILocation(line: 488, column: 21, scope: !8204)
!8311 = !DILocation(line: 493, column: 17, scope: !8194)
!8312 = !DILocation(line: 491, column: 21, scope: !8194)
!8313 = !DILocation(line: 491, column: 21, scope: !8208)
!8314 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h00f80e9ad039a3acE", scope: !8315, file: !8079, line: 497, type: !8081, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8316)
!8315 = !DINamespace(name: "{impl#11}", scope: !8068)
!8316 = !{!8317, !8318}
!8317 = !DILocalVariable(name: "self", arg: 1, scope: !8314, file: !8079, line: 497, type: !8083)
!8318 = !DILocalVariable(name: "f", arg: 2, scope: !8314, file: !8079, line: 497, type: !210)
!8319 = !DILocation(line: 497, column: 20, scope: !8314)
!8320 = !DILocation(line: 497, column: 27, scope: !8314)
!8321 = !DILocation(line: 498, column: 17, scope: !8314)
!8322 = !DILocation(line: 499, column: 14, scope: !8314)
!8323 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h9da1c6ad129e3771E", scope: !8324, file: !8079, line: 502, type: !8081, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8325)
!8324 = !DINamespace(name: "{impl#12}", scope: !8068)
!8325 = !{!8326, !8327}
!8326 = !DILocalVariable(name: "self", arg: 1, scope: !8323, file: !8079, line: 502, type: !8083)
!8327 = !DILocalVariable(name: "f", arg: 2, scope: !8323, file: !8079, line: 502, type: !210)
!8328 = !DILocation(line: 502, column: 20, scope: !8323)
!8329 = !DILocation(line: 502, column: 27, scope: !8323)
!8330 = !DILocation(line: 503, column: 17, scope: !8323)
!8331 = !DILocation(line: 504, column: 14, scope: !8323)
!8332 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h42bd595292aecef1E", scope: !8333, file: !8079, line: 507, type: !8081, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8334)
!8333 = !DINamespace(name: "{impl#13}", scope: !8068)
!8334 = !{!8335, !8336}
!8335 = !DILocalVariable(name: "self", arg: 1, scope: !8332, file: !8079, line: 507, type: !8083)
!8336 = !DILocalVariable(name: "f", arg: 2, scope: !8332, file: !8079, line: 507, type: !210)
!8337 = !DILocation(line: 507, column: 20, scope: !8332)
!8338 = !DILocation(line: 507, column: 27, scope: !8332)
!8339 = !DILocation(line: 508, column: 17, scope: !8332)
!8340 = !DILocation(line: 509, column: 14, scope: !8332)
!8341 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hb80bd34d685471adE", scope: !8342, file: !8079, line: 512, type: !8081, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8343)
!8342 = !DINamespace(name: "{impl#14}", scope: !8068)
!8343 = !{!8344, !8345}
!8344 = !DILocalVariable(name: "self", arg: 1, scope: !8341, file: !8079, line: 512, type: !8083)
!8345 = !DILocalVariable(name: "f", arg: 2, scope: !8341, file: !8079, line: 512, type: !210)
!8346 = !DILocation(line: 512, column: 20, scope: !8341)
!8347 = !DILocation(line: 512, column: 27, scope: !8341)
!8348 = !DILocation(line: 513, column: 17, scope: !8341)
!8349 = !DILocation(line: 514, column: 14, scope: !8341)
!8350 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17hc433e03854f10514E", scope: !8084, file: !8079, line: 532, type: !8351, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!8351 = !DISubroutineType(types: !8352)
!8352 = !{!8084}
!8353 = !DILocation(line: 533, column: 17, scope: !8350)
!8354 = !DILocation(line: 541, column: 14, scope: !8350)
!8355 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h6d8fcce69a948f65E", scope: !8084, file: !8079, line: 545, type: !8356, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8358)
!8356 = !DISubroutineType(types: !8357)
!8357 = !{!18, !8083}
!8358 = !{!8359}
!8359 = !DILocalVariable(name: "self", arg: 1, scope: !8355, file: !8079, line: 545, type: !8083)
!8360 = !DILocation(line: 545, column: 31, scope: !8355)
!8361 = !DILocation(line: 546, column: 17, scope: !8355)
!8362 = !DILocation(line: 547, column: 14, scope: !8355)
!8363 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h436d202abdd4f76aE", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8368)
!8364 = !DINamespace(name: "{impl#0}", scope: !8365)
!8365 = !DINamespace(name: "fmt", scope: !8080)
!8366 = !DISubroutineType(types: !8367)
!8367 = !{!310, !8083}
!8368 = !{!8369}
!8369 = !DILocalVariable(name: "self", arg: 1, scope: !8370, file: !8066, line: 10, type: !8083)
!8370 = !DILexicalBlockFile(scope: !8363, file: !8066, discriminator: 0)
!8371 = !DILocation(line: 10, column: 1, scope: !8370)
!8372 = !DILocation(line: 875, column: 11, scope: !8363)
!8373 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h6abfd6be8756a4e0E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8374)
!8374 = !{!8375}
!8375 = !DILocalVariable(name: "self", arg: 1, scope: !8376, file: !8066, line: 10, type: !8083)
!8376 = !DILexicalBlockFile(scope: !8373, file: !8066, discriminator: 0)
!8377 = !DILocation(line: 10, column: 1, scope: !8376)
!8378 = !DILocation(line: 875, column: 11, scope: !8373)
!8379 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17hf0b6d290e5803a03E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8380)
!8380 = !{!8381}
!8381 = !DILocalVariable(name: "self", arg: 1, scope: !8382, file: !8066, line: 10, type: !8083)
!8382 = !DILexicalBlockFile(scope: !8379, file: !8066, discriminator: 0)
!8383 = !DILocation(line: 10, column: 1, scope: !8382)
!8384 = !DILocation(line: 875, column: 11, scope: !8379)
!8385 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17ha1532cd7c0c8804eE", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8386)
!8386 = !{!8387}
!8387 = !DILocalVariable(name: "self", arg: 1, scope: !8388, file: !8066, line: 10, type: !8083)
!8388 = !DILexicalBlockFile(scope: !8385, file: !8066, discriminator: 0)
!8389 = !DILocation(line: 10, column: 1, scope: !8388)
!8390 = !DILocation(line: 875, column: 11, scope: !8385)
!8391 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17hde1a7b99b5eac979E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8392)
!8392 = !{!8393}
!8393 = !DILocalVariable(name: "self", arg: 1, scope: !8394, file: !8066, line: 10, type: !8083)
!8394 = !DILexicalBlockFile(scope: !8391, file: !8066, discriminator: 0)
!8395 = !DILocation(line: 10, column: 1, scope: !8394)
!8396 = !DILocation(line: 875, column: 11, scope: !8391)
!8397 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h69b96c8e9dddc4d0E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8398)
!8398 = !{!8399}
!8399 = !DILocalVariable(name: "self", arg: 1, scope: !8400, file: !8066, line: 10, type: !8083)
!8400 = !DILexicalBlockFile(scope: !8397, file: !8066, discriminator: 0)
!8401 = !DILocation(line: 10, column: 1, scope: !8400)
!8402 = !DILocation(line: 875, column: 11, scope: !8397)
!8403 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h2765fde1640c5336E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8404)
!8404 = !{!8405}
!8405 = !DILocalVariable(name: "self", arg: 1, scope: !8406, file: !8066, line: 10, type: !8083)
!8406 = !DILexicalBlockFile(scope: !8403, file: !8066, discriminator: 0)
!8407 = !DILocation(line: 10, column: 1, scope: !8406)
!8408 = !DILocation(line: 875, column: 11, scope: !8403)
!8409 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h1644a4d411fb6185E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8410)
!8410 = !{!8411}
!8411 = !DILocalVariable(name: "self", arg: 1, scope: !8412, file: !8066, line: 10, type: !8083)
!8412 = !DILexicalBlockFile(scope: !8409, file: !8066, discriminator: 0)
!8413 = !DILocation(line: 10, column: 1, scope: !8412)
!8414 = !DILocation(line: 875, column: 11, scope: !8409)
!8415 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17hd40afab9b60dcfcdE", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8416)
!8416 = !{!8417}
!8417 = !DILocalVariable(name: "self", arg: 1, scope: !8418, file: !8066, line: 10, type: !8083)
!8418 = !DILexicalBlockFile(scope: !8415, file: !8066, discriminator: 0)
!8419 = !DILocation(line: 10, column: 1, scope: !8418)
!8420 = !DILocation(line: 875, column: 11, scope: !8415)
!8421 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17ha67068582816d135E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8422)
!8422 = !{!8423}
!8423 = !DILocalVariable(name: "self", arg: 1, scope: !8424, file: !8066, line: 10, type: !8083)
!8424 = !DILexicalBlockFile(scope: !8421, file: !8066, discriminator: 0)
!8425 = !DILocation(line: 10, column: 1, scope: !8424)
!8426 = !DILocation(line: 875, column: 11, scope: !8421)
!8427 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h0255df78830cdf80E", scope: !8364, file: !8079, line: 460, type: !8366, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8428)
!8428 = !{!8429}
!8429 = !DILocalVariable(name: "self", arg: 1, scope: !8430, file: !8066, line: 10, type: !8083)
!8430 = !DILexicalBlockFile(scope: !8427, file: !8066, discriminator: 0)
!8431 = !DILocation(line: 10, column: 1, scope: !8430)
!8432 = !DILocation(line: 875, column: 11, scope: !8427)
!8433 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h9be39a656520146fE", scope: !8434, file: !8066, line: 55, type: !8435, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8439)
!8434 = !DINamespace(name: "{impl#27}", scope: !8068)
!8435 = !DISubroutineType(types: !8436)
!8436 = !{!192, !8437, !210}
!8437 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8438, size: 64, align: 64, dwarfAddressSpace: 0)
!8438 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8068, file: !2, align: 8, elements: !19, identifier: "799e2b43ef18443c72a9231b290a5746")
!8439 = !{!8440, !8441}
!8440 = !DILocalVariable(name: "self", arg: 1, scope: !8433, file: !8066, line: 55, type: !8437)
!8441 = !DILocalVariable(name: "f", arg: 2, scope: !8433, file: !8066, line: 55, type: !210)
!8442 = !DILocation(line: 55, column: 10, scope: !8433)
!8443 = !DILocation(line: 55, column: 15, scope: !8433)
!8444 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hec50722703a0651cE", scope: !8445, file: !8066, line: 59, type: !8446, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8450)
!8445 = !DINamespace(name: "{impl#28}", scope: !8068)
!8446 = !DISubroutineType(types: !8447)
!8447 = !{!192, !8448, !210}
!8448 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8449, size: 64, align: 64, dwarfAddressSpace: 0)
!8449 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8068, file: !2, align: 8, elements: !19, identifier: "fa222d5deed34bdb3523704149cd3041")
!8450 = !{!8451, !8452}
!8451 = !DILocalVariable(name: "self", arg: 1, scope: !8444, file: !8066, line: 59, type: !8448)
!8452 = !DILocalVariable(name: "f", arg: 2, scope: !8444, file: !8066, line: 59, type: !210)
!8453 = !DILocation(line: 59, column: 10, scope: !8444)
!8454 = !DILocation(line: 59, column: 15, scope: !8444)
!8455 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h36bec15b50198bf6E", scope: !8456, file: !8079, line: 434, type: !8457, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8463)
!8456 = !DINamespace(name: "{impl#38}", scope: !8068)
!8457 = !DISubroutineType(types: !8458)
!8458 = !{!192, !8459, !210}
!8459 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8460, size: 64, align: 64, dwarfAddressSpace: 0)
!8460 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8068, file: !2, size: 64, align: 64, elements: !8461, templateParams: !19, identifier: "a67b4a865dfb4dfd72a184a4fcd29bfc")
!8461 = !{!8462}
!8462 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8460, file: !2, baseType: !18, size: 64, align: 64)
!8463 = !{!8464, !8465, !8466, !8468, !8470, !8472, !8474, !8476, !8478, !8480, !8482, !8484, !8486, !8488, !8490, !8492, !8494, !8496, !8498, !8500}
!8464 = !DILocalVariable(name: "self", arg: 1, scope: !8455, file: !8079, line: 434, type: !8459)
!8465 = !DILocalVariable(name: "f", arg: 2, scope: !8455, file: !8079, line: 434, type: !210)
!8466 = !DILocalVariable(name: "first", scope: !8467, file: !8079, line: 471, type: !310, align: 1)
!8467 = distinct !DILexicalBlock(scope: !8455, file: !8079, line: 471, column: 17)
!8468 = !DILocalVariable(name: "residual", scope: !8469, file: !8079, line: 475, type: !8094, align: 1)
!8469 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 475, column: 47)
!8470 = !DILocalVariable(name: "val", scope: !8471, file: !8079, line: 475, type: !7, align: 1)
!8471 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 475, column: 29)
!8472 = !DILocalVariable(name: "residual", scope: !8473, file: !8079, line: 478, type: !8094, align: 1)
!8473 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 478, column: 70)
!8474 = !DILocalVariable(name: "val", scope: !8475, file: !8079, line: 478, type: !7, align: 1)
!8475 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 478, column: 25)
!8476 = !DILocalVariable(name: "residual", scope: !8477, file: !8079, line: 475, type: !8094, align: 1)
!8477 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 475, column: 47)
!8478 = !DILocalVariable(name: "val", scope: !8479, file: !8079, line: 475, type: !7, align: 1)
!8479 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 475, column: 29)
!8480 = !DILocalVariable(name: "residual", scope: !8481, file: !8079, line: 478, type: !8094, align: 1)
!8481 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 478, column: 70)
!8482 = !DILocalVariable(name: "val", scope: !8483, file: !8079, line: 478, type: !7, align: 1)
!8483 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 478, column: 25)
!8484 = !DILocalVariable(name: "extra_bits", scope: !8485, file: !8079, line: 481, type: !18, align: 8)
!8485 = distinct !DILexicalBlock(scope: !8467, file: !8079, line: 481, column: 17)
!8486 = !DILocalVariable(name: "residual", scope: !8487, file: !8079, line: 484, type: !8094, align: 1)
!8487 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 484, column: 43)
!8488 = !DILocalVariable(name: "val", scope: !8489, file: !8079, line: 484, type: !7, align: 1)
!8489 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 484, column: 25)
!8490 = !DILocalVariable(name: "residual", scope: !8491, file: !8079, line: 487, type: !8094, align: 1)
!8491 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 487, column: 38)
!8492 = !DILocalVariable(name: "val", scope: !8493, file: !8079, line: 487, type: !7, align: 1)
!8493 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 487, column: 21)
!8494 = !DILocalVariable(name: "residual", scope: !8495, file: !8079, line: 488, type: !8094, align: 1)
!8495 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 488, column: 70)
!8496 = !DILocalVariable(name: "val", scope: !8497, file: !8079, line: 488, type: !7, align: 1)
!8497 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 488, column: 21)
!8498 = !DILocalVariable(name: "residual", scope: !8499, file: !8079, line: 491, type: !8094, align: 1)
!8499 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 491, column: 43)
!8500 = !DILocalVariable(name: "val", scope: !8501, file: !8079, line: 491, type: !7, align: 1)
!8501 = distinct !DILexicalBlock(scope: !8485, file: !8079, line: 491, column: 21)
!8502 = !DILocation(line: 475, column: 47, scope: !8469)
!8503 = !DILocation(line: 475, column: 29, scope: !8471)
!8504 = !DILocation(line: 478, column: 70, scope: !8473)
!8505 = !DILocation(line: 478, column: 25, scope: !8475)
!8506 = !DILocation(line: 475, column: 47, scope: !8477)
!8507 = !DILocation(line: 475, column: 29, scope: !8479)
!8508 = !DILocation(line: 478, column: 70, scope: !8481)
!8509 = !DILocation(line: 478, column: 25, scope: !8483)
!8510 = !DILocation(line: 484, column: 43, scope: !8487)
!8511 = !DILocation(line: 484, column: 25, scope: !8489)
!8512 = !DILocation(line: 487, column: 38, scope: !8491)
!8513 = !DILocation(line: 487, column: 21, scope: !8493)
!8514 = !DILocation(line: 488, column: 70, scope: !8495)
!8515 = !DILocation(line: 488, column: 21, scope: !8497)
!8516 = !DILocation(line: 491, column: 43, scope: !8499)
!8517 = !DILocation(line: 491, column: 21, scope: !8501)
!8518 = !DILocation(line: 434, column: 20, scope: !8455)
!8519 = !DILocation(line: 434, column: 27, scope: !8455)
!8520 = !DILocation(line: 471, column: 21, scope: !8467)
!8521 = !DILocation(line: 481, column: 21, scope: !8485)
!8522 = !DILocation(line: 471, column: 33, scope: !8455)
!8523 = !DILocation(line: 473, column: 46, scope: !8467)
!8524 = !DILocation(line: 474, column: 29, scope: !8467)
!8525 = !DILocation(line: 474, column: 28, scope: !8467)
!8526 = !DILocation(line: 477, column: 25, scope: !8467)
!8527 = !DILocation(line: 478, column: 25, scope: !8467)
!8528 = !DILocation(line: 475, column: 29, scope: !8467)
!8529 = !DILocation(line: 475, column: 29, scope: !8469)
!8530 = !DILocation(line: 494, column: 14, scope: !8455)
!8531 = !DILocation(line: 478, column: 25, scope: !8473)
!8532 = !DILocation(line: 481, column: 34, scope: !8467)
!8533 = !DILocation(line: 481, column: 47, scope: !8467)
!8534 = !DILocation(line: 481, column: 46, scope: !8467)
!8535 = !DILocation(line: 482, column: 20, scope: !8485)
!8536 = !DILocation(line: 475, column: 29, scope: !8477)
!8537 = !DILocation(line: 478, column: 25, scope: !8481)
!8538 = !DILocation(line: 490, column: 20, scope: !8485)
!8539 = !DILocation(line: 483, column: 25, scope: !8485)
!8540 = !DILocation(line: 483, column: 24, scope: !8485)
!8541 = !DILocation(line: 486, column: 21, scope: !8485)
!8542 = !DILocation(line: 487, column: 21, scope: !8485)
!8543 = !DILocation(line: 484, column: 25, scope: !8485)
!8544 = !DILocation(line: 484, column: 25, scope: !8487)
!8545 = !DILocation(line: 488, column: 21, scope: !8485)
!8546 = !DILocation(line: 487, column: 21, scope: !8491)
!8547 = !DILocation(line: 488, column: 21, scope: !8495)
!8548 = !DILocation(line: 493, column: 17, scope: !8485)
!8549 = !DILocation(line: 491, column: 21, scope: !8485)
!8550 = !DILocation(line: 491, column: 21, scope: !8499)
!8551 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h339a45cd88ba8eb8E", scope: !8552, file: !8079, line: 497, type: !8457, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8553)
!8552 = !DINamespace(name: "{impl#39}", scope: !8068)
!8553 = !{!8554, !8555}
!8554 = !DILocalVariable(name: "self", arg: 1, scope: !8551, file: !8079, line: 497, type: !8459)
!8555 = !DILocalVariable(name: "f", arg: 2, scope: !8551, file: !8079, line: 497, type: !210)
!8556 = !DILocation(line: 497, column: 20, scope: !8551)
!8557 = !DILocation(line: 497, column: 27, scope: !8551)
!8558 = !DILocation(line: 498, column: 17, scope: !8551)
!8559 = !DILocation(line: 499, column: 14, scope: !8551)
!8560 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17he65f7811246449b8E", scope: !8561, file: !8079, line: 502, type: !8457, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8562)
!8561 = !DINamespace(name: "{impl#40}", scope: !8068)
!8562 = !{!8563, !8564}
!8563 = !DILocalVariable(name: "self", arg: 1, scope: !8560, file: !8079, line: 502, type: !8459)
!8564 = !DILocalVariable(name: "f", arg: 2, scope: !8560, file: !8079, line: 502, type: !210)
!8565 = !DILocation(line: 502, column: 20, scope: !8560)
!8566 = !DILocation(line: 502, column: 27, scope: !8560)
!8567 = !DILocation(line: 503, column: 17, scope: !8560)
!8568 = !DILocation(line: 504, column: 14, scope: !8560)
!8569 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he7f0157990ed8420E", scope: !8570, file: !8079, line: 507, type: !8457, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8571)
!8570 = !DINamespace(name: "{impl#41}", scope: !8068)
!8571 = !{!8572, !8573}
!8572 = !DILocalVariable(name: "self", arg: 1, scope: !8569, file: !8079, line: 507, type: !8459)
!8573 = !DILocalVariable(name: "f", arg: 2, scope: !8569, file: !8079, line: 507, type: !210)
!8574 = !DILocation(line: 507, column: 20, scope: !8569)
!8575 = !DILocation(line: 507, column: 27, scope: !8569)
!8576 = !DILocation(line: 508, column: 17, scope: !8569)
!8577 = !DILocation(line: 509, column: 14, scope: !8569)
!8578 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h06a56b927ca750aeE", scope: !8579, file: !8079, line: 512, type: !8457, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8580)
!8579 = !DINamespace(name: "{impl#42}", scope: !8068)
!8580 = !{!8581, !8582}
!8581 = !DILocalVariable(name: "self", arg: 1, scope: !8578, file: !8079, line: 512, type: !8459)
!8582 = !DILocalVariable(name: "f", arg: 2, scope: !8578, file: !8079, line: 512, type: !210)
!8583 = !DILocation(line: 512, column: 20, scope: !8578)
!8584 = !DILocation(line: 512, column: 27, scope: !8578)
!8585 = !DILocation(line: 513, column: 17, scope: !8578)
!8586 = !DILocation(line: 514, column: 14, scope: !8578)
!8587 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17he892cd4c1c5149bdE", scope: !8460, file: !8079, line: 532, type: !8588, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!8588 = !DISubroutineType(types: !8589)
!8589 = !{!8460}
!8590 = !DILocation(line: 533, column: 17, scope: !8587)
!8591 = !DILocation(line: 541, column: 14, scope: !8587)
!8592 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h22e20216e9fec52cE", scope: !8460, file: !8079, line: 545, type: !8593, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8595)
!8593 = !DISubroutineType(types: !8594)
!8594 = !{!18, !8459}
!8595 = !{!8596}
!8596 = !DILocalVariable(name: "self", arg: 1, scope: !8592, file: !8079, line: 545, type: !8459)
!8597 = !DILocation(line: 545, column: 31, scope: !8592)
!8598 = !DILocation(line: 546, column: 17, scope: !8592)
!8599 = !DILocation(line: 547, column: 14, scope: !8592)
!8600 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h95ad93dc0f3ff6e3E", scope: !8601, file: !8079, line: 460, type: !8603, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8605)
!8601 = !DINamespace(name: "{impl#0}", scope: !8602)
!8602 = !DINamespace(name: "fmt", scope: !8456)
!8603 = !DISubroutineType(types: !8604)
!8604 = !{!310, !8459}
!8605 = !{!8606}
!8606 = !DILocalVariable(name: "self", arg: 1, scope: !8607, file: !8066, line: 62, type: !8459)
!8607 = !DILexicalBlockFile(scope: !8600, file: !8066, discriminator: 0)
!8608 = !DILocation(line: 62, column: 1, scope: !8607)
!8609 = !DILocation(line: 875, column: 11, scope: !8600)
!8610 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h50dbc446e81cc0e7E", scope: !8601, file: !8079, line: 460, type: !8603, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8611)
!8611 = !{!8612}
!8612 = !DILocalVariable(name: "self", arg: 1, scope: !8613, file: !8066, line: 62, type: !8459)
!8613 = !DILexicalBlockFile(scope: !8610, file: !8066, discriminator: 0)
!8614 = !DILocation(line: 62, column: 1, scope: !8613)
!8615 = !DILocation(line: 875, column: 11, scope: !8610)
!8616 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h4af86e2f0a06655aE", scope: !8617, file: !8066, line: 76, type: !8618, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8622)
!8617 = !DINamespace(name: "{impl#55}", scope: !8068)
!8618 = !DISubroutineType(types: !8619)
!8619 = !{!192, !8620, !210}
!8620 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8621, size: 64, align: 64, dwarfAddressSpace: 0)
!8621 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8068, file: !2, align: 8, elements: !19, identifier: "c577ec27b9fb2a582e6c4ad42d1e511c")
!8622 = !{!8623, !8624}
!8623 = !DILocalVariable(name: "self", arg: 1, scope: !8616, file: !8066, line: 76, type: !8620)
!8624 = !DILocalVariable(name: "f", arg: 2, scope: !8616, file: !8066, line: 76, type: !210)
!8625 = !DILocation(line: 76, column: 10, scope: !8616)
!8626 = !DILocation(line: 76, column: 15, scope: !8616)
!8627 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h49e0ead6b49fe9d1E", scope: !8628, file: !8079, line: 434, type: !8629, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !8635)
!8628 = !DINamespace(name: "{impl#65}", scope: !8068)
!8629 = !DISubroutineType(types: !8630)
!8630 = !{!192, !8631, !210}
!8631 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8632, size: 64, align: 64, dwarfAddressSpace: 0)
!8632 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8068, file: !2, size: 64, align: 64, elements: !8633, templateParams: !19, identifier: "8ff7ca47b01a1c3ce41d322caed6b885")
!8633 = !{!8634}
!8634 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8632, file: !2, baseType: !18, size: 64, align: 64)
!8635 = !{!8636, !8637, !8638, !8640, !8642, !8644, !8646, !8648, !8650, !8652, !8654, !8656, !8658, !8660, !8662, !8664, !8666, !8668, !8670, !8672, !8674, !8676, !8678, !8680, !8682, !8684, !8686, !8688, !8690, !8692, !8694, !8696, !8698, !8700, !8702, !8704, !8706, !8708, !8710, !8712, !8714, !8716, !8718, !8720, !8722, !8724, !8726, !8728, !8730, !8732, !8734, !8736, !8738, !8740, !8742, !8744, !8746, !8748, !8750, !8752, !8754, !8756, !8758, !8760, !8762, !8764, !8766, !8768, !8770, !8772, !8774, !8776, !8778, !8780, !8782, !8784, !8786, !8788, !8790, !8792, !8794, !8796, !8798, !8800, !8802, !8804, !8806, !8808, !8810, !8812, !8814, !8816, !8818, !8820, !8822, !8824, !8826, !8828, !8830, !8832, !8834, !8836, !8838, !8840, !8842, !8844, !8846, !8848, !8850, !8852, !8854, !8856}
!8636 = !DILocalVariable(name: "self", arg: 1, scope: !8627, file: !8079, line: 434, type: !8631)
!8637 = !DILocalVariable(name: "f", arg: 2, scope: !8627, file: !8079, line: 434, type: !210)
!8638 = !DILocalVariable(name: "first", scope: !8639, file: !8079, line: 471, type: !310, align: 1)
!8639 = distinct !DILexicalBlock(scope: !8627, file: !8079, line: 471, column: 17)
!8640 = !DILocalVariable(name: "residual", scope: !8641, file: !8079, line: 475, type: !8094, align: 1)
!8641 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8642 = !DILocalVariable(name: "val", scope: !8643, file: !8079, line: 475, type: !7, align: 1)
!8643 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8644 = !DILocalVariable(name: "residual", scope: !8645, file: !8079, line: 478, type: !8094, align: 1)
!8645 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8646 = !DILocalVariable(name: "val", scope: !8647, file: !8079, line: 478, type: !7, align: 1)
!8647 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8648 = !DILocalVariable(name: "residual", scope: !8649, file: !8079, line: 475, type: !8094, align: 1)
!8649 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8650 = !DILocalVariable(name: "val", scope: !8651, file: !8079, line: 475, type: !7, align: 1)
!8651 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8652 = !DILocalVariable(name: "residual", scope: !8653, file: !8079, line: 478, type: !8094, align: 1)
!8653 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8654 = !DILocalVariable(name: "val", scope: !8655, file: !8079, line: 478, type: !7, align: 1)
!8655 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8656 = !DILocalVariable(name: "residual", scope: !8657, file: !8079, line: 475, type: !8094, align: 1)
!8657 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8658 = !DILocalVariable(name: "val", scope: !8659, file: !8079, line: 475, type: !7, align: 1)
!8659 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8660 = !DILocalVariable(name: "residual", scope: !8661, file: !8079, line: 478, type: !8094, align: 1)
!8661 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8662 = !DILocalVariable(name: "val", scope: !8663, file: !8079, line: 478, type: !7, align: 1)
!8663 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8664 = !DILocalVariable(name: "residual", scope: !8665, file: !8079, line: 475, type: !8094, align: 1)
!8665 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8666 = !DILocalVariable(name: "val", scope: !8667, file: !8079, line: 475, type: !7, align: 1)
!8667 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8668 = !DILocalVariable(name: "residual", scope: !8669, file: !8079, line: 478, type: !8094, align: 1)
!8669 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8670 = !DILocalVariable(name: "val", scope: !8671, file: !8079, line: 478, type: !7, align: 1)
!8671 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8672 = !DILocalVariable(name: "residual", scope: !8673, file: !8079, line: 475, type: !8094, align: 1)
!8673 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8674 = !DILocalVariable(name: "val", scope: !8675, file: !8079, line: 475, type: !7, align: 1)
!8675 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8676 = !DILocalVariable(name: "residual", scope: !8677, file: !8079, line: 478, type: !8094, align: 1)
!8677 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8678 = !DILocalVariable(name: "val", scope: !8679, file: !8079, line: 478, type: !7, align: 1)
!8679 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8680 = !DILocalVariable(name: "residual", scope: !8681, file: !8079, line: 475, type: !8094, align: 1)
!8681 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8682 = !DILocalVariable(name: "val", scope: !8683, file: !8079, line: 475, type: !7, align: 1)
!8683 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8684 = !DILocalVariable(name: "residual", scope: !8685, file: !8079, line: 478, type: !8094, align: 1)
!8685 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8686 = !DILocalVariable(name: "val", scope: !8687, file: !8079, line: 478, type: !7, align: 1)
!8687 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8688 = !DILocalVariable(name: "residual", scope: !8689, file: !8079, line: 475, type: !8094, align: 1)
!8689 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8690 = !DILocalVariable(name: "val", scope: !8691, file: !8079, line: 475, type: !7, align: 1)
!8691 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8692 = !DILocalVariable(name: "residual", scope: !8693, file: !8079, line: 478, type: !8094, align: 1)
!8693 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8694 = !DILocalVariable(name: "val", scope: !8695, file: !8079, line: 478, type: !7, align: 1)
!8695 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8696 = !DILocalVariable(name: "residual", scope: !8697, file: !8079, line: 475, type: !8094, align: 1)
!8697 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8698 = !DILocalVariable(name: "val", scope: !8699, file: !8079, line: 475, type: !7, align: 1)
!8699 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8700 = !DILocalVariable(name: "residual", scope: !8701, file: !8079, line: 478, type: !8094, align: 1)
!8701 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8702 = !DILocalVariable(name: "val", scope: !8703, file: !8079, line: 478, type: !7, align: 1)
!8703 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8704 = !DILocalVariable(name: "residual", scope: !8705, file: !8079, line: 475, type: !8094, align: 1)
!8705 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8706 = !DILocalVariable(name: "val", scope: !8707, file: !8079, line: 475, type: !7, align: 1)
!8707 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8708 = !DILocalVariable(name: "residual", scope: !8709, file: !8079, line: 478, type: !8094, align: 1)
!8709 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8710 = !DILocalVariable(name: "val", scope: !8711, file: !8079, line: 478, type: !7, align: 1)
!8711 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8712 = !DILocalVariable(name: "residual", scope: !8713, file: !8079, line: 475, type: !8094, align: 1)
!8713 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8714 = !DILocalVariable(name: "val", scope: !8715, file: !8079, line: 475, type: !7, align: 1)
!8715 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8716 = !DILocalVariable(name: "residual", scope: !8717, file: !8079, line: 478, type: !8094, align: 1)
!8717 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8718 = !DILocalVariable(name: "val", scope: !8719, file: !8079, line: 478, type: !7, align: 1)
!8719 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8720 = !DILocalVariable(name: "residual", scope: !8721, file: !8079, line: 475, type: !8094, align: 1)
!8721 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8722 = !DILocalVariable(name: "val", scope: !8723, file: !8079, line: 475, type: !7, align: 1)
!8723 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8724 = !DILocalVariable(name: "residual", scope: !8725, file: !8079, line: 478, type: !8094, align: 1)
!8725 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8726 = !DILocalVariable(name: "val", scope: !8727, file: !8079, line: 478, type: !7, align: 1)
!8727 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8728 = !DILocalVariable(name: "residual", scope: !8729, file: !8079, line: 475, type: !8094, align: 1)
!8729 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8730 = !DILocalVariable(name: "val", scope: !8731, file: !8079, line: 475, type: !7, align: 1)
!8731 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8732 = !DILocalVariable(name: "residual", scope: !8733, file: !8079, line: 478, type: !8094, align: 1)
!8733 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8734 = !DILocalVariable(name: "val", scope: !8735, file: !8079, line: 478, type: !7, align: 1)
!8735 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8736 = !DILocalVariable(name: "residual", scope: !8737, file: !8079, line: 475, type: !8094, align: 1)
!8737 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8738 = !DILocalVariable(name: "val", scope: !8739, file: !8079, line: 475, type: !7, align: 1)
!8739 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8740 = !DILocalVariable(name: "residual", scope: !8741, file: !8079, line: 478, type: !8094, align: 1)
!8741 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8742 = !DILocalVariable(name: "val", scope: !8743, file: !8079, line: 478, type: !7, align: 1)
!8743 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8744 = !DILocalVariable(name: "residual", scope: !8745, file: !8079, line: 475, type: !8094, align: 1)
!8745 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8746 = !DILocalVariable(name: "val", scope: !8747, file: !8079, line: 475, type: !7, align: 1)
!8747 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8748 = !DILocalVariable(name: "residual", scope: !8749, file: !8079, line: 478, type: !8094, align: 1)
!8749 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8750 = !DILocalVariable(name: "val", scope: !8751, file: !8079, line: 478, type: !7, align: 1)
!8751 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8752 = !DILocalVariable(name: "residual", scope: !8753, file: !8079, line: 475, type: !8094, align: 1)
!8753 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8754 = !DILocalVariable(name: "val", scope: !8755, file: !8079, line: 475, type: !7, align: 1)
!8755 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8756 = !DILocalVariable(name: "residual", scope: !8757, file: !8079, line: 478, type: !8094, align: 1)
!8757 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8758 = !DILocalVariable(name: "val", scope: !8759, file: !8079, line: 478, type: !7, align: 1)
!8759 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8760 = !DILocalVariable(name: "residual", scope: !8761, file: !8079, line: 475, type: !8094, align: 1)
!8761 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8762 = !DILocalVariable(name: "val", scope: !8763, file: !8079, line: 475, type: !7, align: 1)
!8763 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8764 = !DILocalVariable(name: "residual", scope: !8765, file: !8079, line: 478, type: !8094, align: 1)
!8765 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8766 = !DILocalVariable(name: "val", scope: !8767, file: !8079, line: 478, type: !7, align: 1)
!8767 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8768 = !DILocalVariable(name: "residual", scope: !8769, file: !8079, line: 475, type: !8094, align: 1)
!8769 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8770 = !DILocalVariable(name: "val", scope: !8771, file: !8079, line: 475, type: !7, align: 1)
!8771 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8772 = !DILocalVariable(name: "residual", scope: !8773, file: !8079, line: 478, type: !8094, align: 1)
!8773 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8774 = !DILocalVariable(name: "val", scope: !8775, file: !8079, line: 478, type: !7, align: 1)
!8775 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8776 = !DILocalVariable(name: "residual", scope: !8777, file: !8079, line: 475, type: !8094, align: 1)
!8777 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8778 = !DILocalVariable(name: "val", scope: !8779, file: !8079, line: 475, type: !7, align: 1)
!8779 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8780 = !DILocalVariable(name: "residual", scope: !8781, file: !8079, line: 478, type: !8094, align: 1)
!8781 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8782 = !DILocalVariable(name: "val", scope: !8783, file: !8079, line: 478, type: !7, align: 1)
!8783 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8784 = !DILocalVariable(name: "residual", scope: !8785, file: !8079, line: 475, type: !8094, align: 1)
!8785 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8786 = !DILocalVariable(name: "val", scope: !8787, file: !8079, line: 475, type: !7, align: 1)
!8787 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8788 = !DILocalVariable(name: "residual", scope: !8789, file: !8079, line: 478, type: !8094, align: 1)
!8789 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8790 = !DILocalVariable(name: "val", scope: !8791, file: !8079, line: 478, type: !7, align: 1)
!8791 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8792 = !DILocalVariable(name: "residual", scope: !8793, file: !8079, line: 475, type: !8094, align: 1)
!8793 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8794 = !DILocalVariable(name: "val", scope: !8795, file: !8079, line: 475, type: !7, align: 1)
!8795 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8796 = !DILocalVariable(name: "residual", scope: !8797, file: !8079, line: 478, type: !8094, align: 1)
!8797 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8798 = !DILocalVariable(name: "val", scope: !8799, file: !8079, line: 478, type: !7, align: 1)
!8799 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8800 = !DILocalVariable(name: "residual", scope: !8801, file: !8079, line: 475, type: !8094, align: 1)
!8801 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8802 = !DILocalVariable(name: "val", scope: !8803, file: !8079, line: 475, type: !7, align: 1)
!8803 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8804 = !DILocalVariable(name: "residual", scope: !8805, file: !8079, line: 478, type: !8094, align: 1)
!8805 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8806 = !DILocalVariable(name: "val", scope: !8807, file: !8079, line: 478, type: !7, align: 1)
!8807 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8808 = !DILocalVariable(name: "residual", scope: !8809, file: !8079, line: 475, type: !8094, align: 1)
!8809 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8810 = !DILocalVariable(name: "val", scope: !8811, file: !8079, line: 475, type: !7, align: 1)
!8811 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8812 = !DILocalVariable(name: "residual", scope: !8813, file: !8079, line: 478, type: !8094, align: 1)
!8813 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8814 = !DILocalVariable(name: "val", scope: !8815, file: !8079, line: 478, type: !7, align: 1)
!8815 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8816 = !DILocalVariable(name: "residual", scope: !8817, file: !8079, line: 475, type: !8094, align: 1)
!8817 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8818 = !DILocalVariable(name: "val", scope: !8819, file: !8079, line: 475, type: !7, align: 1)
!8819 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8820 = !DILocalVariable(name: "residual", scope: !8821, file: !8079, line: 478, type: !8094, align: 1)
!8821 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8822 = !DILocalVariable(name: "val", scope: !8823, file: !8079, line: 478, type: !7, align: 1)
!8823 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8824 = !DILocalVariable(name: "residual", scope: !8825, file: !8079, line: 475, type: !8094, align: 1)
!8825 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8826 = !DILocalVariable(name: "val", scope: !8827, file: !8079, line: 475, type: !7, align: 1)
!8827 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8828 = !DILocalVariable(name: "residual", scope: !8829, file: !8079, line: 478, type: !8094, align: 1)
!8829 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8830 = !DILocalVariable(name: "val", scope: !8831, file: !8079, line: 478, type: !7, align: 1)
!8831 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8832 = !DILocalVariable(name: "residual", scope: !8833, file: !8079, line: 475, type: !8094, align: 1)
!8833 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 47)
!8834 = !DILocalVariable(name: "val", scope: !8835, file: !8079, line: 475, type: !7, align: 1)
!8835 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 475, column: 29)
!8836 = !DILocalVariable(name: "residual", scope: !8837, file: !8079, line: 478, type: !8094, align: 1)
!8837 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 70)
!8838 = !DILocalVariable(name: "val", scope: !8839, file: !8079, line: 478, type: !7, align: 1)
!8839 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 478, column: 25)
!8840 = !DILocalVariable(name: "extra_bits", scope: !8841, file: !8079, line: 481, type: !18, align: 8)
!8841 = distinct !DILexicalBlock(scope: !8639, file: !8079, line: 481, column: 17)
!8842 = !DILocalVariable(name: "residual", scope: !8843, file: !8079, line: 484, type: !8094, align: 1)
!8843 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 484, column: 43)
!8844 = !DILocalVariable(name: "val", scope: !8845, file: !8079, line: 484, type: !7, align: 1)
!8845 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 484, column: 25)
!8846 = !DILocalVariable(name: "residual", scope: !8847, file: !8079, line: 487, type: !8094, align: 1)
!8847 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 487, column: 38)
!8848 = !DILocalVariable(name: "val", scope: !8849, file: !8079, line: 487, type: !7, align: 1)
!8849 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 487, column: 21)
!8850 = !DILocalVariable(name: "residual", scope: !8851, file: !8079, line: 488, type: !8094, align: 1)
!8851 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 488, column: 70)
!8852 = !DILocalVariable(name: "val", scope: !8853, file: !8079, line: 488, type: !7, align: 1)
!8853 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 488, column: 21)
!8854 = !DILocalVariable(name: "residual", scope: !8855, file: !8079, line: 491, type: !8094, align: 1)
!8855 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 491, column: 43)
!8856 = !DILocalVariable(name: "val", scope: !8857, file: !8079, line: 491, type: !7, align: 1)
!8857 = distinct !DILexicalBlock(scope: !8841, file: !8079, line: 491, column: 21)
!8858 = !DILocation(line: 475, column: 47, scope: !8641)
!8859 = !DILocation(line: 475, column: 29, scope: !8643)
!8860 = !DILocation(line: 478, column: 70, scope: !8645)
!8861 = !DILocation(line: 478, column: 25, scope: !8647)
!8862 = !DILocation(line: 475, column: 47, scope: !8649)
!8863 = !DILocation(line: 475, column: 29, scope: !8651)
!8864 = !DILocation(line: 478, column: 70, scope: !8653)
!8865 = !DILocation(line: 478, column: 25, scope: !8655)
!8866 = !DILocation(line: 475, column: 47, scope: !8657)
!8867 = !DILocation(line: 475, column: 29, scope: !8659)
!8868 = !DILocation(line: 478, column: 70, scope: !8661)
!8869 = !DILocation(line: 478, column: 25, scope: !8663)
!8870 = !DILocation(line: 475, column: 47, scope: !8665)
!8871 = !DILocation(line: 475, column: 29, scope: !8667)
!8872 = !DILocation(line: 478, column: 70, scope: !8669)
!8873 = !DILocation(line: 478, column: 25, scope: !8671)
!8874 = !DILocation(line: 475, column: 47, scope: !8673)
!8875 = !DILocation(line: 475, column: 29, scope: !8675)
!8876 = !DILocation(line: 478, column: 70, scope: !8677)
!8877 = !DILocation(line: 478, column: 25, scope: !8679)
!8878 = !DILocation(line: 475, column: 47, scope: !8681)
!8879 = !DILocation(line: 475, column: 29, scope: !8683)
!8880 = !DILocation(line: 478, column: 70, scope: !8685)
!8881 = !DILocation(line: 478, column: 25, scope: !8687)
!8882 = !DILocation(line: 475, column: 47, scope: !8689)
!8883 = !DILocation(line: 475, column: 29, scope: !8691)
!8884 = !DILocation(line: 478, column: 70, scope: !8693)
!8885 = !DILocation(line: 478, column: 25, scope: !8695)
!8886 = !DILocation(line: 475, column: 47, scope: !8697)
!8887 = !DILocation(line: 475, column: 29, scope: !8699)
!8888 = !DILocation(line: 478, column: 70, scope: !8701)
!8889 = !DILocation(line: 478, column: 25, scope: !8703)
!8890 = !DILocation(line: 475, column: 47, scope: !8705)
!8891 = !DILocation(line: 475, column: 29, scope: !8707)
!8892 = !DILocation(line: 478, column: 70, scope: !8709)
!8893 = !DILocation(line: 478, column: 25, scope: !8711)
!8894 = !DILocation(line: 475, column: 47, scope: !8713)
!8895 = !DILocation(line: 475, column: 29, scope: !8715)
!8896 = !DILocation(line: 478, column: 70, scope: !8717)
!8897 = !DILocation(line: 478, column: 25, scope: !8719)
!8898 = !DILocation(line: 475, column: 47, scope: !8721)
!8899 = !DILocation(line: 475, column: 29, scope: !8723)
!8900 = !DILocation(line: 478, column: 70, scope: !8725)
!8901 = !DILocation(line: 478, column: 25, scope: !8727)
!8902 = !DILocation(line: 475, column: 47, scope: !8729)
!8903 = !DILocation(line: 475, column: 29, scope: !8731)
!8904 = !DILocation(line: 478, column: 70, scope: !8733)
!8905 = !DILocation(line: 478, column: 25, scope: !8735)
!8906 = !DILocation(line: 475, column: 47, scope: !8737)
!8907 = !DILocation(line: 475, column: 29, scope: !8739)
!8908 = !DILocation(line: 478, column: 70, scope: !8741)
!8909 = !DILocation(line: 478, column: 25, scope: !8743)
!8910 = !DILocation(line: 475, column: 47, scope: !8745)
!8911 = !DILocation(line: 475, column: 29, scope: !8747)
!8912 = !DILocation(line: 478, column: 70, scope: !8749)
!8913 = !DILocation(line: 478, column: 25, scope: !8751)
!8914 = !DILocation(line: 475, column: 47, scope: !8753)
!8915 = !DILocation(line: 475, column: 29, scope: !8755)
!8916 = !DILocation(line: 478, column: 70, scope: !8757)
!8917 = !DILocation(line: 478, column: 25, scope: !8759)
!8918 = !DILocation(line: 475, column: 47, scope: !8761)
!8919 = !DILocation(line: 475, column: 29, scope: !8763)
!8920 = !DILocation(line: 478, column: 70, scope: !8765)
!8921 = !DILocation(line: 478, column: 25, scope: !8767)
!8922 = !DILocation(line: 475, column: 47, scope: !8769)
!8923 = !DILocation(line: 475, column: 29, scope: !8771)
!8924 = !DILocation(line: 478, column: 70, scope: !8773)
!8925 = !DILocation(line: 478, column: 25, scope: !8775)
!8926 = !DILocation(line: 475, column: 47, scope: !8777)
!8927 = !DILocation(line: 475, column: 29, scope: !8779)
!8928 = !DILocation(line: 478, column: 70, scope: !8781)
!8929 = !DILocation(line: 478, column: 25, scope: !8783)
!8930 = !DILocation(line: 475, column: 47, scope: !8785)
!8931 = !DILocation(line: 475, column: 29, scope: !8787)
!8932 = !DILocation(line: 478, column: 70, scope: !8789)
!8933 = !DILocation(line: 478, column: 25, scope: !8791)
!8934 = !DILocation(line: 475, column: 47, scope: !8793)
!8935 = !DILocation(line: 475, column: 29, scope: !8795)
!8936 = !DILocation(line: 478, column: 70, scope: !8797)
!8937 = !DILocation(line: 478, column: 25, scope: !8799)
!8938 = !DILocation(line: 475, column: 47, scope: !8801)
!8939 = !DILocation(line: 475, column: 29, scope: !8803)
!8940 = !DILocation(line: 478, column: 70, scope: !8805)
!8941 = !DILocation(line: 478, column: 25, scope: !8807)
!8942 = !DILocation(line: 475, column: 47, scope: !8809)
!8943 = !DILocation(line: 475, column: 29, scope: !8811)
!8944 = !DILocation(line: 478, column: 70, scope: !8813)
!8945 = !DILocation(line: 478, column: 25, scope: !8815)
!8946 = !DILocation(line: 475, column: 47, scope: !8817)
!8947 = !DILocation(line: 475, column: 29, scope: !8819)
!8948 = !DILocation(line: 478, column: 70, scope: !8821)
!8949 = !DILocation(line: 478, column: 25, scope: !8823)
!8950 = !DILocation(line: 475, column: 47, scope: !8825)
!8951 = !DILocation(line: 475, column: 29, scope: !8827)
!8952 = !DILocation(line: 478, column: 70, scope: !8829)
!8953 = !DILocation(line: 478, column: 25, scope: !8831)
!8954 = !DILocation(line: 475, column: 47, scope: !8833)
!8955 = !DILocation(line: 475, column: 29, scope: !8835)
!8956 = !DILocation(line: 478, column: 70, scope: !8837)
!8957 = !DILocation(line: 478, column: 25, scope: !8839)
!8958 = !DILocation(line: 484, column: 43, scope: !8843)
!8959 = !DILocation(line: 484, column: 25, scope: !8845)
!8960 = !DILocation(line: 487, column: 38, scope: !8847)
!8961 = !DILocation(line: 487, column: 21, scope: !8849)
!8962 = !DILocation(line: 488, column: 70, scope: !8851)
!8963 = !DILocation(line: 488, column: 21, scope: !8853)
!8964 = !DILocation(line: 491, column: 43, scope: !8855)
!8965 = !DILocation(line: 491, column: 21, scope: !8857)
!8966 = !DILocation(line: 434, column: 20, scope: !8627)
!8967 = !DILocation(line: 434, column: 27, scope: !8627)
!8968 = !DILocation(line: 471, column: 21, scope: !8639)
!8969 = !DILocation(line: 481, column: 21, scope: !8841)
!8970 = !DILocation(line: 471, column: 33, scope: !8627)
!8971 = !DILocation(line: 473, column: 46, scope: !8639)
!8972 = !DILocation(line: 474, column: 29, scope: !8639)
!8973 = !DILocation(line: 474, column: 28, scope: !8639)
!8974 = !DILocation(line: 477, column: 25, scope: !8639)
!8975 = !DILocation(line: 478, column: 25, scope: !8639)
!8976 = !DILocation(line: 475, column: 29, scope: !8639)
!8977 = !DILocation(line: 475, column: 29, scope: !8641)
!8978 = !DILocation(line: 494, column: 14, scope: !8627)
!8979 = !DILocation(line: 478, column: 25, scope: !8645)
!8980 = !DILocation(line: 475, column: 29, scope: !8649)
!8981 = !DILocation(line: 478, column: 25, scope: !8653)
!8982 = !DILocation(line: 475, column: 29, scope: !8657)
!8983 = !DILocation(line: 478, column: 25, scope: !8661)
!8984 = !DILocation(line: 475, column: 29, scope: !8665)
!8985 = !DILocation(line: 478, column: 25, scope: !8669)
!8986 = !DILocation(line: 475, column: 29, scope: !8673)
!8987 = !DILocation(line: 478, column: 25, scope: !8677)
!8988 = !DILocation(line: 475, column: 29, scope: !8681)
!8989 = !DILocation(line: 478, column: 25, scope: !8685)
!8990 = !DILocation(line: 475, column: 29, scope: !8689)
!8991 = !DILocation(line: 478, column: 25, scope: !8693)
!8992 = !DILocation(line: 475, column: 29, scope: !8697)
!8993 = !DILocation(line: 478, column: 25, scope: !8701)
!8994 = !DILocation(line: 475, column: 29, scope: !8705)
!8995 = !DILocation(line: 478, column: 25, scope: !8709)
!8996 = !DILocation(line: 475, column: 29, scope: !8713)
!8997 = !DILocation(line: 478, column: 25, scope: !8717)
!8998 = !DILocation(line: 475, column: 29, scope: !8721)
!8999 = !DILocation(line: 478, column: 25, scope: !8725)
!9000 = !DILocation(line: 475, column: 29, scope: !8729)
!9001 = !DILocation(line: 478, column: 25, scope: !8733)
!9002 = !DILocation(line: 475, column: 29, scope: !8737)
!9003 = !DILocation(line: 478, column: 25, scope: !8741)
!9004 = !DILocation(line: 475, column: 29, scope: !8745)
!9005 = !DILocation(line: 478, column: 25, scope: !8749)
!9006 = !DILocation(line: 475, column: 29, scope: !8753)
!9007 = !DILocation(line: 478, column: 25, scope: !8757)
!9008 = !DILocation(line: 475, column: 29, scope: !8761)
!9009 = !DILocation(line: 478, column: 25, scope: !8765)
!9010 = !DILocation(line: 475, column: 29, scope: !8769)
!9011 = !DILocation(line: 478, column: 25, scope: !8773)
!9012 = !DILocation(line: 475, column: 29, scope: !8777)
!9013 = !DILocation(line: 478, column: 25, scope: !8781)
!9014 = !DILocation(line: 475, column: 29, scope: !8785)
!9015 = !DILocation(line: 478, column: 25, scope: !8789)
!9016 = !DILocation(line: 475, column: 29, scope: !8793)
!9017 = !DILocation(line: 478, column: 25, scope: !8797)
!9018 = !DILocation(line: 475, column: 29, scope: !8801)
!9019 = !DILocation(line: 478, column: 25, scope: !8805)
!9020 = !DILocation(line: 475, column: 29, scope: !8809)
!9021 = !DILocation(line: 478, column: 25, scope: !8813)
!9022 = !DILocation(line: 475, column: 29, scope: !8817)
!9023 = !DILocation(line: 478, column: 25, scope: !8821)
!9024 = !DILocation(line: 475, column: 29, scope: !8825)
!9025 = !DILocation(line: 478, column: 25, scope: !8829)
!9026 = !DILocation(line: 481, column: 34, scope: !8639)
!9027 = !DILocation(line: 481, column: 47, scope: !8639)
!9028 = !DILocation(line: 481, column: 46, scope: !8639)
!9029 = !DILocation(line: 482, column: 20, scope: !8841)
!9030 = !DILocation(line: 475, column: 29, scope: !8833)
!9031 = !DILocation(line: 478, column: 25, scope: !8837)
!9032 = !DILocation(line: 490, column: 20, scope: !8841)
!9033 = !DILocation(line: 483, column: 25, scope: !8841)
!9034 = !DILocation(line: 483, column: 24, scope: !8841)
!9035 = !DILocation(line: 486, column: 21, scope: !8841)
!9036 = !DILocation(line: 487, column: 21, scope: !8841)
!9037 = !DILocation(line: 484, column: 25, scope: !8841)
!9038 = !DILocation(line: 484, column: 25, scope: !8843)
!9039 = !DILocation(line: 488, column: 21, scope: !8841)
!9040 = !DILocation(line: 487, column: 21, scope: !8847)
!9041 = !DILocation(line: 488, column: 21, scope: !8851)
!9042 = !DILocation(line: 493, column: 17, scope: !8841)
!9043 = !DILocation(line: 491, column: 21, scope: !8841)
!9044 = !DILocation(line: 491, column: 21, scope: !8855)
!9045 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h5e7025c74c026a0fE", scope: !9046, file: !8079, line: 497, type: !8629, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9047)
!9046 = !DINamespace(name: "{impl#66}", scope: !8068)
!9047 = !{!9048, !9049}
!9048 = !DILocalVariable(name: "self", arg: 1, scope: !9045, file: !8079, line: 497, type: !8631)
!9049 = !DILocalVariable(name: "f", arg: 2, scope: !9045, file: !8079, line: 497, type: !210)
!9050 = !DILocation(line: 497, column: 20, scope: !9045)
!9051 = !DILocation(line: 497, column: 27, scope: !9045)
!9052 = !DILocation(line: 498, column: 17, scope: !9045)
!9053 = !DILocation(line: 499, column: 14, scope: !9045)
!9054 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h72a415cecd1eecd5E", scope: !9055, file: !8079, line: 502, type: !8629, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9056)
!9055 = !DINamespace(name: "{impl#67}", scope: !8068)
!9056 = !{!9057, !9058}
!9057 = !DILocalVariable(name: "self", arg: 1, scope: !9054, file: !8079, line: 502, type: !8631)
!9058 = !DILocalVariable(name: "f", arg: 2, scope: !9054, file: !8079, line: 502, type: !210)
!9059 = !DILocation(line: 502, column: 20, scope: !9054)
!9060 = !DILocation(line: 502, column: 27, scope: !9054)
!9061 = !DILocation(line: 503, column: 17, scope: !9054)
!9062 = !DILocation(line: 504, column: 14, scope: !9054)
!9063 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf0dcebf29001135eE", scope: !9064, file: !8079, line: 507, type: !8629, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9065)
!9064 = !DINamespace(name: "{impl#68}", scope: !8068)
!9065 = !{!9066, !9067}
!9066 = !DILocalVariable(name: "self", arg: 1, scope: !9063, file: !8079, line: 507, type: !8631)
!9067 = !DILocalVariable(name: "f", arg: 2, scope: !9063, file: !8079, line: 507, type: !210)
!9068 = !DILocation(line: 507, column: 20, scope: !9063)
!9069 = !DILocation(line: 507, column: 27, scope: !9063)
!9070 = !DILocation(line: 508, column: 17, scope: !9063)
!9071 = !DILocation(line: 509, column: 14, scope: !9063)
!9072 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf8ead3b938e1de4aE", scope: !9073, file: !8079, line: 512, type: !8629, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9074)
!9073 = !DINamespace(name: "{impl#69}", scope: !8068)
!9074 = !{!9075, !9076}
!9075 = !DILocalVariable(name: "self", arg: 1, scope: !9072, file: !8079, line: 512, type: !8631)
!9076 = !DILocalVariable(name: "f", arg: 2, scope: !9072, file: !8079, line: 512, type: !210)
!9077 = !DILocation(line: 512, column: 20, scope: !9072)
!9078 = !DILocation(line: 512, column: 27, scope: !9072)
!9079 = !DILocation(line: 513, column: 17, scope: !9072)
!9080 = !DILocation(line: 514, column: 14, scope: !9072)
!9081 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h8f51c94e74e5a7c6E", scope: !8632, file: !8079, line: 532, type: !9082, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!9082 = !DISubroutineType(types: !9083)
!9083 = !{!8632}
!9084 = !DILocation(line: 533, column: 17, scope: !9081)
!9085 = !DILocation(line: 541, column: 14, scope: !9081)
!9086 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17hffa3f39462562a92E", scope: !8632, file: !8079, line: 545, type: !9087, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9089)
!9087 = !DISubroutineType(types: !9088)
!9088 = !{!18, !8631}
!9089 = !{!9090}
!9090 = !DILocalVariable(name: "self", arg: 1, scope: !9086, file: !8079, line: 545, type: !8631)
!9091 = !DILocation(line: 545, column: 31, scope: !9086)
!9092 = !DILocation(line: 546, column: 17, scope: !9086)
!9093 = !DILocation(line: 547, column: 14, scope: !9086)
!9094 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hcfc8b471d2eb7dc6E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9099)
!9095 = !DINamespace(name: "{impl#0}", scope: !9096)
!9096 = !DINamespace(name: "fmt", scope: !8628)
!9097 = !DISubroutineType(types: !9098)
!9098 = !{!310, !8631}
!9099 = !{!9100}
!9100 = !DILocalVariable(name: "self", arg: 1, scope: !9101, file: !8066, line: 79, type: !8631)
!9101 = !DILexicalBlockFile(scope: !9094, file: !8066, discriminator: 0)
!9102 = !DILocation(line: 79, column: 1, scope: !9101)
!9103 = !DILocation(line: 875, column: 11, scope: !9094)
!9104 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h8cfff08c1f39fef0E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9105)
!9105 = !{!9106}
!9106 = !DILocalVariable(name: "self", arg: 1, scope: !9107, file: !8066, line: 79, type: !8631)
!9107 = !DILexicalBlockFile(scope: !9104, file: !8066, discriminator: 0)
!9108 = !DILocation(line: 79, column: 1, scope: !9107)
!9109 = !DILocation(line: 875, column: 11, scope: !9104)
!9110 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hdeac9481fd3a04e8E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9111)
!9111 = !{!9112}
!9112 = !DILocalVariable(name: "self", arg: 1, scope: !9113, file: !8066, line: 79, type: !8631)
!9113 = !DILexicalBlockFile(scope: !9110, file: !8066, discriminator: 0)
!9114 = !DILocation(line: 79, column: 1, scope: !9113)
!9115 = !DILocation(line: 875, column: 11, scope: !9110)
!9116 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h46f23cf018978e7bE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9117)
!9117 = !{!9118}
!9118 = !DILocalVariable(name: "self", arg: 1, scope: !9119, file: !8066, line: 79, type: !8631)
!9119 = !DILexicalBlockFile(scope: !9116, file: !8066, discriminator: 0)
!9120 = !DILocation(line: 79, column: 1, scope: !9119)
!9121 = !DILocation(line: 875, column: 11, scope: !9116)
!9122 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17hc0b1dc04aaaaa8acE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9123)
!9123 = !{!9124}
!9124 = !DILocalVariable(name: "self", arg: 1, scope: !9125, file: !8066, line: 79, type: !8631)
!9125 = !DILexicalBlockFile(scope: !9122, file: !8066, discriminator: 0)
!9126 = !DILocation(line: 79, column: 1, scope: !9125)
!9127 = !DILocation(line: 875, column: 11, scope: !9122)
!9128 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h0b46031194371e28E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9129)
!9129 = !{!9130}
!9130 = !DILocalVariable(name: "self", arg: 1, scope: !9131, file: !8066, line: 79, type: !8631)
!9131 = !DILexicalBlockFile(scope: !9128, file: !8066, discriminator: 0)
!9132 = !DILocation(line: 79, column: 1, scope: !9131)
!9133 = !DILocation(line: 875, column: 11, scope: !9128)
!9134 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h789fe25381f9736eE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9135)
!9135 = !{!9136}
!9136 = !DILocalVariable(name: "self", arg: 1, scope: !9137, file: !8066, line: 79, type: !8631)
!9137 = !DILexicalBlockFile(scope: !9134, file: !8066, discriminator: 0)
!9138 = !DILocation(line: 79, column: 1, scope: !9137)
!9139 = !DILocation(line: 875, column: 11, scope: !9134)
!9140 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17hbfbd21ec84a8a3baE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9141)
!9141 = !{!9142}
!9142 = !DILocalVariable(name: "self", arg: 1, scope: !9143, file: !8066, line: 79, type: !8631)
!9143 = !DILexicalBlockFile(scope: !9140, file: !8066, discriminator: 0)
!9144 = !DILocation(line: 79, column: 1, scope: !9143)
!9145 = !DILocation(line: 875, column: 11, scope: !9140)
!9146 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9ff10773c7de6a0eE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9147)
!9147 = !{!9148}
!9148 = !DILocalVariable(name: "self", arg: 1, scope: !9149, file: !8066, line: 79, type: !8631)
!9149 = !DILexicalBlockFile(scope: !9146, file: !8066, discriminator: 0)
!9150 = !DILocation(line: 79, column: 1, scope: !9149)
!9151 = !DILocation(line: 875, column: 11, scope: !9146)
!9152 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hc813c431f7299ab7E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9153)
!9153 = !{!9154}
!9154 = !DILocalVariable(name: "self", arg: 1, scope: !9155, file: !8066, line: 79, type: !8631)
!9155 = !DILexicalBlockFile(scope: !9152, file: !8066, discriminator: 0)
!9156 = !DILocation(line: 79, column: 1, scope: !9155)
!9157 = !DILocation(line: 875, column: 11, scope: !9152)
!9158 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17h56269e88c3064688E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9159)
!9159 = !{!9160}
!9160 = !DILocalVariable(name: "self", arg: 1, scope: !9161, file: !8066, line: 79, type: !8631)
!9161 = !DILexicalBlockFile(scope: !9158, file: !8066, discriminator: 0)
!9162 = !DILocation(line: 79, column: 1, scope: !9161)
!9163 = !DILocation(line: 875, column: 11, scope: !9158)
!9164 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h5c2a03e7394f086fE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9165)
!9165 = !{!9166}
!9166 = !DILocalVariable(name: "self", arg: 1, scope: !9167, file: !8066, line: 79, type: !8631)
!9167 = !DILexicalBlockFile(scope: !9164, file: !8066, discriminator: 0)
!9168 = !DILocation(line: 79, column: 1, scope: !9167)
!9169 = !DILocation(line: 875, column: 11, scope: !9164)
!9170 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h3e6c54cbf743566eE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9171)
!9171 = !{!9172}
!9172 = !DILocalVariable(name: "self", arg: 1, scope: !9173, file: !8066, line: 79, type: !8631)
!9173 = !DILexicalBlockFile(scope: !9170, file: !8066, discriminator: 0)
!9174 = !DILocation(line: 79, column: 1, scope: !9173)
!9175 = !DILocation(line: 875, column: 11, scope: !9170)
!9176 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hb8267a5a0570bff8E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9177)
!9177 = !{!9178}
!9178 = !DILocalVariable(name: "self", arg: 1, scope: !9179, file: !8066, line: 79, type: !8631)
!9179 = !DILexicalBlockFile(scope: !9176, file: !8066, discriminator: 0)
!9180 = !DILocation(line: 79, column: 1, scope: !9179)
!9181 = !DILocation(line: 875, column: 11, scope: !9176)
!9182 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h855d880cb3800a2aE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9183)
!9183 = !{!9184}
!9184 = !DILocalVariable(name: "self", arg: 1, scope: !9185, file: !8066, line: 79, type: !8631)
!9185 = !DILexicalBlockFile(scope: !9182, file: !8066, discriminator: 0)
!9186 = !DILocation(line: 79, column: 1, scope: !9185)
!9187 = !DILocation(line: 875, column: 11, scope: !9182)
!9188 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h8279787cfb7f596fE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9189)
!9189 = !{!9190}
!9190 = !DILocalVariable(name: "self", arg: 1, scope: !9191, file: !8066, line: 79, type: !8631)
!9191 = !DILexicalBlockFile(scope: !9188, file: !8066, discriminator: 0)
!9192 = !DILocation(line: 79, column: 1, scope: !9191)
!9193 = !DILocation(line: 875, column: 11, scope: !9188)
!9194 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17hdc4adb3941001f28E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9195)
!9195 = !{!9196}
!9196 = !DILocalVariable(name: "self", arg: 1, scope: !9197, file: !8066, line: 79, type: !8631)
!9197 = !DILexicalBlockFile(scope: !9194, file: !8066, discriminator: 0)
!9198 = !DILocation(line: 79, column: 1, scope: !9197)
!9199 = !DILocation(line: 875, column: 11, scope: !9194)
!9200 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h5e2719c9524c2d4fE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9201)
!9201 = !{!9202}
!9202 = !DILocalVariable(name: "self", arg: 1, scope: !9203, file: !8066, line: 79, type: !8631)
!9203 = !DILexicalBlockFile(scope: !9200, file: !8066, discriminator: 0)
!9204 = !DILocation(line: 79, column: 1, scope: !9203)
!9205 = !DILocation(line: 875, column: 11, scope: !9200)
!9206 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hb0b5768f46bec820E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9207)
!9207 = !{!9208}
!9208 = !DILocalVariable(name: "self", arg: 1, scope: !9209, file: !8066, line: 79, type: !8631)
!9209 = !DILexicalBlockFile(scope: !9206, file: !8066, discriminator: 0)
!9210 = !DILocation(line: 79, column: 1, scope: !9209)
!9211 = !DILocation(line: 875, column: 11, scope: !9206)
!9212 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17hee33ccd8db6452a4E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9213)
!9213 = !{!9214}
!9214 = !DILocalVariable(name: "self", arg: 1, scope: !9215, file: !8066, line: 79, type: !8631)
!9215 = !DILexicalBlockFile(scope: !9212, file: !8066, discriminator: 0)
!9216 = !DILocation(line: 79, column: 1, scope: !9215)
!9217 = !DILocation(line: 875, column: 11, scope: !9212)
!9218 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17hbed810aa58fd4d94E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9219)
!9219 = !{!9220}
!9220 = !DILocalVariable(name: "self", arg: 1, scope: !9221, file: !8066, line: 79, type: !8631)
!9221 = !DILexicalBlockFile(scope: !9218, file: !8066, discriminator: 0)
!9222 = !DILocation(line: 79, column: 1, scope: !9221)
!9223 = !DILocation(line: 875, column: 11, scope: !9218)
!9224 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hbc6c9ece02275536E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9225)
!9225 = !{!9226}
!9226 = !DILocalVariable(name: "self", arg: 1, scope: !9227, file: !8066, line: 79, type: !8631)
!9227 = !DILexicalBlockFile(scope: !9224, file: !8066, discriminator: 0)
!9228 = !DILocation(line: 79, column: 1, scope: !9227)
!9229 = !DILocation(line: 875, column: 11, scope: !9224)
!9230 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h7ceeeb370d9472beE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9231)
!9231 = !{!9232}
!9232 = !DILocalVariable(name: "self", arg: 1, scope: !9233, file: !8066, line: 79, type: !8631)
!9233 = !DILexicalBlockFile(scope: !9230, file: !8066, discriminator: 0)
!9234 = !DILocation(line: 79, column: 1, scope: !9233)
!9235 = !DILocation(line: 875, column: 11, scope: !9230)
!9236 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17hc77d1d0574e10c96E", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9237)
!9237 = !{!9238}
!9238 = !DILocalVariable(name: "self", arg: 1, scope: !9239, file: !8066, line: 79, type: !8631)
!9239 = !DILexicalBlockFile(scope: !9236, file: !8066, discriminator: 0)
!9240 = !DILocation(line: 79, column: 1, scope: !9239)
!9241 = !DILocation(line: 875, column: 11, scope: !9236)
!9242 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h64400a4cf2c141ebE", scope: !9095, file: !8079, line: 460, type: !9097, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9243)
!9243 = !{!9244}
!9244 = !DILocalVariable(name: "self", arg: 1, scope: !9245, file: !8066, line: 79, type: !8631)
!9245 = !DILexicalBlockFile(scope: !9242, file: !8066, discriminator: 0)
!9246 = !DILocation(line: 79, column: 1, scope: !9245)
!9247 = !DILocation(line: 875, column: 11, scope: !9242)
!9248 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h325185170dc7ef23E", scope: !9249, file: !5109, line: 31, type: !9250, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9254)
!9249 = !DINamespace(name: "{impl#8}", scope: !782)
!9250 = !DISubroutineType(types: !9251)
!9251 = !{!192, !9252, !210}
!9252 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9253, size: 64, align: 64, dwarfAddressSpace: 0)
!9253 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !782, file: !2, align: 8, elements: !19, identifier: "c0e21f1a501f790e025d1c34fe9b34c")
!9254 = !{!9255, !9256}
!9255 = !DILocalVariable(name: "self", arg: 1, scope: !9248, file: !5109, line: 31, type: !9252)
!9256 = !DILocalVariable(name: "f", arg: 2, scope: !9248, file: !5109, line: 31, type: !210)
!9257 = !DILocation(line: 31, column: 18, scope: !9248)
!9258 = !DILocation(line: 31, column: 23, scope: !9248)
!9259 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h2342f4724ccd6e8bE", scope: !9260, file: !5109, line: 31, type: !9261, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9265)
!9260 = !DINamespace(name: "{impl#10}", scope: !782)
!9261 = !DISubroutineType(types: !9262)
!9262 = !{!192, !9263, !210}
!9263 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9264, size: 64, align: 64, dwarfAddressSpace: 0)
!9264 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !782, file: !2, align: 8, elements: !19, identifier: "b69496aedb0809af92bd25e40c37dcd9")
!9265 = !{!9266, !9267}
!9266 = !DILocalVariable(name: "self", arg: 1, scope: !9259, file: !5109, line: 31, type: !9263)
!9267 = !DILocalVariable(name: "f", arg: 2, scope: !9259, file: !5109, line: 31, type: !210)
!9268 = !DILocation(line: 31, column: 18, scope: !9259)
!9269 = !DILocation(line: 31, column: 23, scope: !9259)
!9270 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h52f7f482842d2dc1E", scope: !9271, file: !5109, line: 31, type: !9272, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9276)
!9271 = !DINamespace(name: "{impl#12}", scope: !782)
!9272 = !DISubroutineType(types: !9273)
!9273 = !{!192, !9274, !210}
!9274 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9275, size: 64, align: 64, dwarfAddressSpace: 0)
!9275 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !782, file: !2, align: 8, elements: !19, identifier: "63c4f16f57ab51387408834dbf15a417")
!9276 = !{!9277, !9278}
!9277 = !DILocalVariable(name: "self", arg: 1, scope: !9270, file: !5109, line: 31, type: !9274)
!9278 = !DILocalVariable(name: "f", arg: 2, scope: !9270, file: !5109, line: 31, type: !210)
!9279 = !DILocation(line: 31, column: 18, scope: !9270)
!9280 = !DILocation(line: 31, column: 23, scope: !9270)
!9281 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h33e65d78db1cd6c1E", scope: !9282, file: !5109, line: 31, type: !9283, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9287)
!9282 = !DINamespace(name: "{impl#14}", scope: !782)
!9283 = !DISubroutineType(types: !9284)
!9284 = !{!192, !9285, !210}
!9285 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9286, size: 64, align: 64, dwarfAddressSpace: 0)
!9286 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !782, file: !2, align: 8, elements: !19, identifier: "9a0a94340dba6e46b090b2229f6e4c19")
!9287 = !{!9288, !9289}
!9288 = !DILocalVariable(name: "self", arg: 1, scope: !9281, file: !5109, line: 31, type: !9285)
!9289 = !DILocalVariable(name: "f", arg: 2, scope: !9281, file: !5109, line: 31, type: !210)
!9290 = !DILocation(line: 31, column: 18, scope: !9281)
!9291 = !DILocation(line: 31, column: 23, scope: !9281)
!9292 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h48e9f84e60f97045E", scope: !9293, file: !5109, line: 63, type: !9294, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9297)
!9293 = !DINamespace(name: "{impl#17}", scope: !782)
!9294 = !DISubroutineType(types: !9295)
!9295 = !{!192, !9296, !210}
!9296 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !799, size: 64, align: 64, dwarfAddressSpace: 0)
!9297 = !{!9298, !9299}
!9298 = !DILocalVariable(name: "self", arg: 1, scope: !9292, file: !5109, line: 63, type: !9296)
!9299 = !DILocalVariable(name: "f", arg: 2, scope: !9292, file: !5109, line: 63, type: !210)
!9300 = !DILocation(line: 63, column: 23, scope: !9292)
!9301 = !DILocation(line: 63, column: 27, scope: !9292)
!9302 = !DILocation(line: 63, column: 28, scope: !9292)
!9303 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h80930c13de27a69fE", scope: !9304, file: !5109, line: 107, type: !9305, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9309)
!9304 = !DINamespace(name: "{impl#22}", scope: !782)
!9305 = !DISubroutineType(types: !9306)
!9306 = !{!192, !9307, !210}
!9307 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9308, size: 64, align: 64, dwarfAddressSpace: 0)
!9308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !782, file: !2, align: 8, elements: !19, identifier: "bafd157310ba1108932734bbbc5e03ee")
!9309 = !{!9310, !9311}
!9310 = !DILocalVariable(name: "self", arg: 1, scope: !9303, file: !5109, line: 107, type: !9307)
!9311 = !DILocalVariable(name: "f", arg: 2, scope: !9303, file: !5109, line: 107, type: !210)
!9312 = !DILocation(line: 107, column: 10, scope: !9303)
!9313 = !DILocation(line: 107, column: 15, scope: !9303)
!9314 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h75c7646e0ecff95aE", scope: !9315, file: !8079, line: 434, type: !9316, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9319)
!9315 = !DINamespace(name: "{impl#32}", scope: !782)
!9316 = !DISubroutineType(types: !9317)
!9317 = !{!192, !9318, !210}
!9318 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5157, size: 64, align: 64, dwarfAddressSpace: 0)
!9319 = !{!9320, !9321, !9322, !9324, !9326, !9328, !9330, !9332, !9334, !9336, !9338, !9340, !9342, !9344, !9346, !9348, !9350, !9352, !9354, !9356, !9358, !9360, !9362, !9364, !9366, !9368, !9370, !9372, !9374, !9376, !9378, !9380, !9382, !9384, !9386, !9388, !9390, !9392, !9394, !9396, !9398, !9400, !9402, !9404, !9406, !9408, !9410, !9412}
!9320 = !DILocalVariable(name: "self", arg: 1, scope: !9314, file: !8079, line: 434, type: !9318)
!9321 = !DILocalVariable(name: "f", arg: 2, scope: !9314, file: !8079, line: 434, type: !210)
!9322 = !DILocalVariable(name: "first", scope: !9323, file: !8079, line: 471, type: !310, align: 1)
!9323 = distinct !DILexicalBlock(scope: !9314, file: !8079, line: 471, column: 17)
!9324 = !DILocalVariable(name: "residual", scope: !9325, file: !8079, line: 475, type: !8094, align: 1)
!9325 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9326 = !DILocalVariable(name: "val", scope: !9327, file: !8079, line: 475, type: !7, align: 1)
!9327 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9328 = !DILocalVariable(name: "residual", scope: !9329, file: !8079, line: 478, type: !8094, align: 1)
!9329 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9330 = !DILocalVariable(name: "val", scope: !9331, file: !8079, line: 478, type: !7, align: 1)
!9331 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9332 = !DILocalVariable(name: "residual", scope: !9333, file: !8079, line: 475, type: !8094, align: 1)
!9333 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9334 = !DILocalVariable(name: "val", scope: !9335, file: !8079, line: 475, type: !7, align: 1)
!9335 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9336 = !DILocalVariable(name: "residual", scope: !9337, file: !8079, line: 478, type: !8094, align: 1)
!9337 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9338 = !DILocalVariable(name: "val", scope: !9339, file: !8079, line: 478, type: !7, align: 1)
!9339 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9340 = !DILocalVariable(name: "residual", scope: !9341, file: !8079, line: 475, type: !8094, align: 1)
!9341 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9342 = !DILocalVariable(name: "val", scope: !9343, file: !8079, line: 475, type: !7, align: 1)
!9343 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9344 = !DILocalVariable(name: "residual", scope: !9345, file: !8079, line: 478, type: !8094, align: 1)
!9345 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9346 = !DILocalVariable(name: "val", scope: !9347, file: !8079, line: 478, type: !7, align: 1)
!9347 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9348 = !DILocalVariable(name: "residual", scope: !9349, file: !8079, line: 475, type: !8094, align: 1)
!9349 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9350 = !DILocalVariable(name: "val", scope: !9351, file: !8079, line: 475, type: !7, align: 1)
!9351 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9352 = !DILocalVariable(name: "residual", scope: !9353, file: !8079, line: 478, type: !8094, align: 1)
!9353 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9354 = !DILocalVariable(name: "val", scope: !9355, file: !8079, line: 478, type: !7, align: 1)
!9355 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9356 = !DILocalVariable(name: "residual", scope: !9357, file: !8079, line: 475, type: !8094, align: 1)
!9357 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9358 = !DILocalVariable(name: "val", scope: !9359, file: !8079, line: 475, type: !7, align: 1)
!9359 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9360 = !DILocalVariable(name: "residual", scope: !9361, file: !8079, line: 478, type: !8094, align: 1)
!9361 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9362 = !DILocalVariable(name: "val", scope: !9363, file: !8079, line: 478, type: !7, align: 1)
!9363 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9364 = !DILocalVariable(name: "residual", scope: !9365, file: !8079, line: 475, type: !8094, align: 1)
!9365 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9366 = !DILocalVariable(name: "val", scope: !9367, file: !8079, line: 475, type: !7, align: 1)
!9367 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9368 = !DILocalVariable(name: "residual", scope: !9369, file: !8079, line: 478, type: !8094, align: 1)
!9369 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9370 = !DILocalVariable(name: "val", scope: !9371, file: !8079, line: 478, type: !7, align: 1)
!9371 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9372 = !DILocalVariable(name: "residual", scope: !9373, file: !8079, line: 475, type: !8094, align: 1)
!9373 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9374 = !DILocalVariable(name: "val", scope: !9375, file: !8079, line: 475, type: !7, align: 1)
!9375 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9376 = !DILocalVariable(name: "residual", scope: !9377, file: !8079, line: 478, type: !8094, align: 1)
!9377 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9378 = !DILocalVariable(name: "val", scope: !9379, file: !8079, line: 478, type: !7, align: 1)
!9379 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9380 = !DILocalVariable(name: "residual", scope: !9381, file: !8079, line: 475, type: !8094, align: 1)
!9381 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9382 = !DILocalVariable(name: "val", scope: !9383, file: !8079, line: 475, type: !7, align: 1)
!9383 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9384 = !DILocalVariable(name: "residual", scope: !9385, file: !8079, line: 478, type: !8094, align: 1)
!9385 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9386 = !DILocalVariable(name: "val", scope: !9387, file: !8079, line: 478, type: !7, align: 1)
!9387 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9388 = !DILocalVariable(name: "residual", scope: !9389, file: !8079, line: 475, type: !8094, align: 1)
!9389 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 47)
!9390 = !DILocalVariable(name: "val", scope: !9391, file: !8079, line: 475, type: !7, align: 1)
!9391 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 475, column: 29)
!9392 = !DILocalVariable(name: "residual", scope: !9393, file: !8079, line: 478, type: !8094, align: 1)
!9393 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 70)
!9394 = !DILocalVariable(name: "val", scope: !9395, file: !8079, line: 478, type: !7, align: 1)
!9395 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 478, column: 25)
!9396 = !DILocalVariable(name: "extra_bits", scope: !9397, file: !8079, line: 481, type: !18, align: 8)
!9397 = distinct !DILexicalBlock(scope: !9323, file: !8079, line: 481, column: 17)
!9398 = !DILocalVariable(name: "residual", scope: !9399, file: !8079, line: 484, type: !8094, align: 1)
!9399 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 484, column: 43)
!9400 = !DILocalVariable(name: "val", scope: !9401, file: !8079, line: 484, type: !7, align: 1)
!9401 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 484, column: 25)
!9402 = !DILocalVariable(name: "residual", scope: !9403, file: !8079, line: 487, type: !8094, align: 1)
!9403 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 487, column: 38)
!9404 = !DILocalVariable(name: "val", scope: !9405, file: !8079, line: 487, type: !7, align: 1)
!9405 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 487, column: 21)
!9406 = !DILocalVariable(name: "residual", scope: !9407, file: !8079, line: 488, type: !8094, align: 1)
!9407 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 488, column: 70)
!9408 = !DILocalVariable(name: "val", scope: !9409, file: !8079, line: 488, type: !7, align: 1)
!9409 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 488, column: 21)
!9410 = !DILocalVariable(name: "residual", scope: !9411, file: !8079, line: 491, type: !8094, align: 1)
!9411 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 491, column: 43)
!9412 = !DILocalVariable(name: "val", scope: !9413, file: !8079, line: 491, type: !7, align: 1)
!9413 = distinct !DILexicalBlock(scope: !9397, file: !8079, line: 491, column: 21)
!9414 = !DILocation(line: 475, column: 47, scope: !9325)
!9415 = !DILocation(line: 475, column: 29, scope: !9327)
!9416 = !DILocation(line: 478, column: 70, scope: !9329)
!9417 = !DILocation(line: 478, column: 25, scope: !9331)
!9418 = !DILocation(line: 475, column: 47, scope: !9333)
!9419 = !DILocation(line: 475, column: 29, scope: !9335)
!9420 = !DILocation(line: 478, column: 70, scope: !9337)
!9421 = !DILocation(line: 478, column: 25, scope: !9339)
!9422 = !DILocation(line: 475, column: 47, scope: !9341)
!9423 = !DILocation(line: 475, column: 29, scope: !9343)
!9424 = !DILocation(line: 478, column: 70, scope: !9345)
!9425 = !DILocation(line: 478, column: 25, scope: !9347)
!9426 = !DILocation(line: 475, column: 47, scope: !9349)
!9427 = !DILocation(line: 475, column: 29, scope: !9351)
!9428 = !DILocation(line: 478, column: 70, scope: !9353)
!9429 = !DILocation(line: 478, column: 25, scope: !9355)
!9430 = !DILocation(line: 475, column: 47, scope: !9357)
!9431 = !DILocation(line: 475, column: 29, scope: !9359)
!9432 = !DILocation(line: 478, column: 70, scope: !9361)
!9433 = !DILocation(line: 478, column: 25, scope: !9363)
!9434 = !DILocation(line: 475, column: 47, scope: !9365)
!9435 = !DILocation(line: 475, column: 29, scope: !9367)
!9436 = !DILocation(line: 478, column: 70, scope: !9369)
!9437 = !DILocation(line: 478, column: 25, scope: !9371)
!9438 = !DILocation(line: 475, column: 47, scope: !9373)
!9439 = !DILocation(line: 475, column: 29, scope: !9375)
!9440 = !DILocation(line: 478, column: 70, scope: !9377)
!9441 = !DILocation(line: 478, column: 25, scope: !9379)
!9442 = !DILocation(line: 475, column: 47, scope: !9381)
!9443 = !DILocation(line: 475, column: 29, scope: !9383)
!9444 = !DILocation(line: 478, column: 70, scope: !9385)
!9445 = !DILocation(line: 478, column: 25, scope: !9387)
!9446 = !DILocation(line: 475, column: 47, scope: !9389)
!9447 = !DILocation(line: 475, column: 29, scope: !9391)
!9448 = !DILocation(line: 478, column: 70, scope: !9393)
!9449 = !DILocation(line: 478, column: 25, scope: !9395)
!9450 = !DILocation(line: 484, column: 43, scope: !9399)
!9451 = !DILocation(line: 484, column: 25, scope: !9401)
!9452 = !DILocation(line: 487, column: 38, scope: !9403)
!9453 = !DILocation(line: 487, column: 21, scope: !9405)
!9454 = !DILocation(line: 488, column: 70, scope: !9407)
!9455 = !DILocation(line: 488, column: 21, scope: !9409)
!9456 = !DILocation(line: 491, column: 43, scope: !9411)
!9457 = !DILocation(line: 491, column: 21, scope: !9413)
!9458 = !DILocation(line: 434, column: 20, scope: !9314)
!9459 = !DILocation(line: 434, column: 27, scope: !9314)
!9460 = !DILocation(line: 471, column: 21, scope: !9323)
!9461 = !DILocation(line: 481, column: 21, scope: !9397)
!9462 = !DILocation(line: 471, column: 33, scope: !9314)
!9463 = !DILocation(line: 473, column: 46, scope: !9323)
!9464 = !DILocation(line: 474, column: 29, scope: !9323)
!9465 = !DILocation(line: 474, column: 28, scope: !9323)
!9466 = !DILocation(line: 477, column: 25, scope: !9323)
!9467 = !DILocation(line: 478, column: 25, scope: !9323)
!9468 = !DILocation(line: 475, column: 29, scope: !9323)
!9469 = !DILocation(line: 475, column: 29, scope: !9325)
!9470 = !DILocation(line: 494, column: 14, scope: !9314)
!9471 = !DILocation(line: 478, column: 25, scope: !9329)
!9472 = !DILocation(line: 475, column: 29, scope: !9333)
!9473 = !DILocation(line: 478, column: 25, scope: !9337)
!9474 = !DILocation(line: 475, column: 29, scope: !9341)
!9475 = !DILocation(line: 478, column: 25, scope: !9345)
!9476 = !DILocation(line: 475, column: 29, scope: !9349)
!9477 = !DILocation(line: 478, column: 25, scope: !9353)
!9478 = !DILocation(line: 475, column: 29, scope: !9357)
!9479 = !DILocation(line: 478, column: 25, scope: !9361)
!9480 = !DILocation(line: 475, column: 29, scope: !9365)
!9481 = !DILocation(line: 478, column: 25, scope: !9369)
!9482 = !DILocation(line: 475, column: 29, scope: !9373)
!9483 = !DILocation(line: 478, column: 25, scope: !9377)
!9484 = !DILocation(line: 475, column: 29, scope: !9381)
!9485 = !DILocation(line: 478, column: 25, scope: !9385)
!9486 = !DILocation(line: 481, column: 34, scope: !9323)
!9487 = !DILocation(line: 481, column: 47, scope: !9323)
!9488 = !DILocation(line: 481, column: 46, scope: !9323)
!9489 = !DILocation(line: 482, column: 20, scope: !9397)
!9490 = !DILocation(line: 475, column: 29, scope: !9389)
!9491 = !DILocation(line: 478, column: 25, scope: !9393)
!9492 = !DILocation(line: 490, column: 20, scope: !9397)
!9493 = !DILocation(line: 483, column: 25, scope: !9397)
!9494 = !DILocation(line: 483, column: 24, scope: !9397)
!9495 = !DILocation(line: 486, column: 21, scope: !9397)
!9496 = !DILocation(line: 487, column: 21, scope: !9397)
!9497 = !DILocation(line: 484, column: 25, scope: !9397)
!9498 = !DILocation(line: 484, column: 25, scope: !9399)
!9499 = !DILocation(line: 488, column: 21, scope: !9397)
!9500 = !DILocation(line: 487, column: 21, scope: !9403)
!9501 = !DILocation(line: 488, column: 21, scope: !9407)
!9502 = !DILocation(line: 493, column: 17, scope: !9397)
!9503 = !DILocation(line: 491, column: 21, scope: !9397)
!9504 = !DILocation(line: 491, column: 21, scope: !9411)
!9505 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17he01117186dc11c47E", scope: !9506, file: !8079, line: 497, type: !9316, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9507)
!9506 = !DINamespace(name: "{impl#33}", scope: !782)
!9507 = !{!9508, !9509}
!9508 = !DILocalVariable(name: "self", arg: 1, scope: !9505, file: !8079, line: 497, type: !9318)
!9509 = !DILocalVariable(name: "f", arg: 2, scope: !9505, file: !8079, line: 497, type: !210)
!9510 = !DILocation(line: 497, column: 20, scope: !9505)
!9511 = !DILocation(line: 497, column: 27, scope: !9505)
!9512 = !DILocation(line: 498, column: 17, scope: !9505)
!9513 = !DILocation(line: 499, column: 14, scope: !9505)
!9514 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4dfdf57d280485b5E", scope: !9515, file: !8079, line: 502, type: !9316, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9516)
!9515 = !DINamespace(name: "{impl#34}", scope: !782)
!9516 = !{!9517, !9518}
!9517 = !DILocalVariable(name: "self", arg: 1, scope: !9514, file: !8079, line: 502, type: !9318)
!9518 = !DILocalVariable(name: "f", arg: 2, scope: !9514, file: !8079, line: 502, type: !210)
!9519 = !DILocation(line: 502, column: 20, scope: !9514)
!9520 = !DILocation(line: 502, column: 27, scope: !9514)
!9521 = !DILocation(line: 503, column: 17, scope: !9514)
!9522 = !DILocation(line: 504, column: 14, scope: !9514)
!9523 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h7248ff8c94a0a1c1E", scope: !9524, file: !8079, line: 507, type: !9316, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9525)
!9524 = !DINamespace(name: "{impl#35}", scope: !782)
!9525 = !{!9526, !9527}
!9526 = !DILocalVariable(name: "self", arg: 1, scope: !9523, file: !8079, line: 507, type: !9318)
!9527 = !DILocalVariable(name: "f", arg: 2, scope: !9523, file: !8079, line: 507, type: !210)
!9528 = !DILocation(line: 507, column: 20, scope: !9523)
!9529 = !DILocation(line: 507, column: 27, scope: !9523)
!9530 = !DILocation(line: 508, column: 17, scope: !9523)
!9531 = !DILocation(line: 509, column: 14, scope: !9523)
!9532 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc18cdcf54f86907dE", scope: !9533, file: !8079, line: 512, type: !9316, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9534)
!9533 = !DINamespace(name: "{impl#36}", scope: !782)
!9534 = !{!9535, !9536}
!9535 = !DILocalVariable(name: "self", arg: 1, scope: !9532, file: !8079, line: 512, type: !9318)
!9536 = !DILocalVariable(name: "f", arg: 2, scope: !9532, file: !8079, line: 512, type: !210)
!9537 = !DILocation(line: 512, column: 20, scope: !9532)
!9538 = !DILocation(line: 512, column: 27, scope: !9532)
!9539 = !DILocation(line: 513, column: 17, scope: !9532)
!9540 = !DILocation(line: 514, column: 14, scope: !9532)
!9541 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h3b86c6b793ebd69fE", scope: !5157, file: !8079, line: 532, type: !9542, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!9542 = !DISubroutineType(types: !9543)
!9543 = !{!5157}
!9544 = !DILocation(line: 533, column: 17, scope: !9541)
!9545 = !DILocation(line: 541, column: 14, scope: !9541)
!9546 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h6638519628838469E", scope: !5157, file: !8079, line: 545, type: !9547, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9549)
!9547 = !DISubroutineType(types: !9548)
!9548 = !{!18, !9318}
!9549 = !{!9550}
!9550 = !DILocalVariable(name: "self", arg: 1, scope: !9546, file: !8079, line: 545, type: !9318)
!9551 = !DILocation(line: 545, column: 31, scope: !9546)
!9552 = !DILocation(line: 546, column: 17, scope: !9546)
!9553 = !DILocation(line: 547, column: 14, scope: !9546)
!9554 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h0b7fdc76688fed46E", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9559)
!9555 = !DINamespace(name: "{impl#0}", scope: !9556)
!9556 = !DINamespace(name: "fmt", scope: !9315)
!9557 = !DISubroutineType(types: !9558)
!9558 = !{!310, !9318}
!9559 = !{!9560}
!9560 = !DILocalVariable(name: "self", arg: 1, scope: !9561, file: !5109, line: 110, type: !9318)
!9561 = !DILexicalBlockFile(scope: !9554, file: !5109, discriminator: 0)
!9562 = !DILocation(line: 110, column: 1, scope: !9561)
!9563 = !DILocation(line: 875, column: 11, scope: !9554)
!9564 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h59ac4ea44e7e2f0eE", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9565)
!9565 = !{!9566}
!9566 = !DILocalVariable(name: "self", arg: 1, scope: !9567, file: !5109, line: 110, type: !9318)
!9567 = !DILexicalBlockFile(scope: !9564, file: !5109, discriminator: 0)
!9568 = !DILocation(line: 110, column: 1, scope: !9567)
!9569 = !DILocation(line: 875, column: 11, scope: !9564)
!9570 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217ha5390eaf9eb05f80E", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9571)
!9571 = !{!9572}
!9572 = !DILocalVariable(name: "self", arg: 1, scope: !9573, file: !5109, line: 110, type: !9318)
!9573 = !DILexicalBlockFile(scope: !9570, file: !5109, discriminator: 0)
!9574 = !DILocation(line: 110, column: 1, scope: !9573)
!9575 = !DILocation(line: 875, column: 11, scope: !9570)
!9576 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h929c9f6c3564285cE", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9577)
!9577 = !{!9578}
!9578 = !DILocalVariable(name: "self", arg: 1, scope: !9579, file: !5109, line: 110, type: !9318)
!9579 = !DILexicalBlockFile(scope: !9576, file: !5109, discriminator: 0)
!9580 = !DILocation(line: 110, column: 1, scope: !9579)
!9581 = !DILocation(line: 875, column: 11, scope: !9576)
!9582 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h1434fc57edf38fc2E", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9583)
!9583 = !{!9584}
!9584 = !DILocalVariable(name: "self", arg: 1, scope: !9585, file: !5109, line: 110, type: !9318)
!9585 = !DILexicalBlockFile(scope: !9582, file: !5109, discriminator: 0)
!9586 = !DILocation(line: 110, column: 1, scope: !9585)
!9587 = !DILocation(line: 875, column: 11, scope: !9582)
!9588 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h2869e9e6ce940529E", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9589)
!9589 = !{!9590}
!9590 = !DILocalVariable(name: "self", arg: 1, scope: !9591, file: !5109, line: 110, type: !9318)
!9591 = !DILexicalBlockFile(scope: !9588, file: !5109, discriminator: 0)
!9592 = !DILocation(line: 110, column: 1, scope: !9591)
!9593 = !DILocation(line: 875, column: 11, scope: !9588)
!9594 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hae7d210a9af8f42cE", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9595)
!9595 = !{!9596}
!9596 = !DILocalVariable(name: "self", arg: 1, scope: !9597, file: !5109, line: 110, type: !9318)
!9597 = !DILexicalBlockFile(scope: !9594, file: !5109, discriminator: 0)
!9598 = !DILocation(line: 110, column: 1, scope: !9597)
!9599 = !DILocation(line: 875, column: 11, scope: !9594)
!9600 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h156d0365efc1a799E", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9601)
!9601 = !{!9602}
!9602 = !DILocalVariable(name: "self", arg: 1, scope: !9603, file: !5109, line: 110, type: !9318)
!9603 = !DILexicalBlockFile(scope: !9600, file: !5109, discriminator: 0)
!9604 = !DILocation(line: 110, column: 1, scope: !9603)
!9605 = !DILocation(line: 875, column: 11, scope: !9600)
!9606 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hef28cdde842c5ae1E", scope: !9555, file: !8079, line: 460, type: !9557, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9607)
!9607 = !{!9608}
!9608 = !DILocalVariable(name: "self", arg: 1, scope: !9609, file: !5109, line: 110, type: !9318)
!9609 = !DILexicalBlockFile(scope: !9606, file: !5109, discriminator: 0)
!9610 = !DILocation(line: 110, column: 1, scope: !9609)
!9611 = !DILocation(line: 875, column: 11, scope: !9606)
!9612 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h523773eaa4afad66E", scope: !9613, file: !8079, line: 434, type: !9614, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9617)
!9613 = !DINamespace(name: "{impl#58}", scope: !782)
!9614 = !DISubroutineType(types: !9615)
!9615 = !{!192, !9616, !210}
!9616 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5173, size: 64, align: 64, dwarfAddressSpace: 0)
!9617 = !{!9618, !9619, !9620, !9622, !9624, !9626, !9628, !9630, !9632, !9634, !9636, !9638, !9640, !9642, !9644, !9646, !9648, !9650, !9652, !9654, !9656, !9658, !9660, !9662, !9664, !9666, !9668, !9670, !9672, !9674, !9676, !9678, !9680, !9682, !9684, !9686, !9688, !9690, !9692, !9694, !9696, !9698, !9700, !9702, !9704, !9706, !9708, !9710, !9712, !9714, !9716, !9718, !9720, !9722, !9724, !9726, !9728, !9730, !9732, !9734}
!9618 = !DILocalVariable(name: "self", arg: 1, scope: !9612, file: !8079, line: 434, type: !9616)
!9619 = !DILocalVariable(name: "f", arg: 2, scope: !9612, file: !8079, line: 434, type: !210)
!9620 = !DILocalVariable(name: "first", scope: !9621, file: !8079, line: 471, type: !310, align: 1)
!9621 = distinct !DILexicalBlock(scope: !9612, file: !8079, line: 471, column: 17)
!9622 = !DILocalVariable(name: "residual", scope: !9623, file: !8079, line: 475, type: !8094, align: 1)
!9623 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9624 = !DILocalVariable(name: "val", scope: !9625, file: !8079, line: 475, type: !7, align: 1)
!9625 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9626 = !DILocalVariable(name: "residual", scope: !9627, file: !8079, line: 478, type: !8094, align: 1)
!9627 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9628 = !DILocalVariable(name: "val", scope: !9629, file: !8079, line: 478, type: !7, align: 1)
!9629 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9630 = !DILocalVariable(name: "residual", scope: !9631, file: !8079, line: 475, type: !8094, align: 1)
!9631 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9632 = !DILocalVariable(name: "val", scope: !9633, file: !8079, line: 475, type: !7, align: 1)
!9633 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9634 = !DILocalVariable(name: "residual", scope: !9635, file: !8079, line: 478, type: !8094, align: 1)
!9635 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9636 = !DILocalVariable(name: "val", scope: !9637, file: !8079, line: 478, type: !7, align: 1)
!9637 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9638 = !DILocalVariable(name: "residual", scope: !9639, file: !8079, line: 475, type: !8094, align: 1)
!9639 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9640 = !DILocalVariable(name: "val", scope: !9641, file: !8079, line: 475, type: !7, align: 1)
!9641 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9642 = !DILocalVariable(name: "residual", scope: !9643, file: !8079, line: 478, type: !8094, align: 1)
!9643 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9644 = !DILocalVariable(name: "val", scope: !9645, file: !8079, line: 478, type: !7, align: 1)
!9645 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9646 = !DILocalVariable(name: "residual", scope: !9647, file: !8079, line: 475, type: !8094, align: 1)
!9647 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9648 = !DILocalVariable(name: "val", scope: !9649, file: !8079, line: 475, type: !7, align: 1)
!9649 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9650 = !DILocalVariable(name: "residual", scope: !9651, file: !8079, line: 478, type: !8094, align: 1)
!9651 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9652 = !DILocalVariable(name: "val", scope: !9653, file: !8079, line: 478, type: !7, align: 1)
!9653 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9654 = !DILocalVariable(name: "residual", scope: !9655, file: !8079, line: 475, type: !8094, align: 1)
!9655 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9656 = !DILocalVariable(name: "val", scope: !9657, file: !8079, line: 475, type: !7, align: 1)
!9657 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9658 = !DILocalVariable(name: "residual", scope: !9659, file: !8079, line: 478, type: !8094, align: 1)
!9659 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9660 = !DILocalVariable(name: "val", scope: !9661, file: !8079, line: 478, type: !7, align: 1)
!9661 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9662 = !DILocalVariable(name: "residual", scope: !9663, file: !8079, line: 475, type: !8094, align: 1)
!9663 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9664 = !DILocalVariable(name: "val", scope: !9665, file: !8079, line: 475, type: !7, align: 1)
!9665 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9666 = !DILocalVariable(name: "residual", scope: !9667, file: !8079, line: 478, type: !8094, align: 1)
!9667 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9668 = !DILocalVariable(name: "val", scope: !9669, file: !8079, line: 478, type: !7, align: 1)
!9669 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9670 = !DILocalVariable(name: "residual", scope: !9671, file: !8079, line: 475, type: !8094, align: 1)
!9671 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9672 = !DILocalVariable(name: "val", scope: !9673, file: !8079, line: 475, type: !7, align: 1)
!9673 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9674 = !DILocalVariable(name: "residual", scope: !9675, file: !8079, line: 478, type: !8094, align: 1)
!9675 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9676 = !DILocalVariable(name: "val", scope: !9677, file: !8079, line: 478, type: !7, align: 1)
!9677 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9678 = !DILocalVariable(name: "residual", scope: !9679, file: !8079, line: 475, type: !8094, align: 1)
!9679 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9680 = !DILocalVariable(name: "val", scope: !9681, file: !8079, line: 475, type: !7, align: 1)
!9681 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9682 = !DILocalVariable(name: "residual", scope: !9683, file: !8079, line: 478, type: !8094, align: 1)
!9683 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9684 = !DILocalVariable(name: "val", scope: !9685, file: !8079, line: 478, type: !7, align: 1)
!9685 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9686 = !DILocalVariable(name: "residual", scope: !9687, file: !8079, line: 475, type: !8094, align: 1)
!9687 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9688 = !DILocalVariable(name: "val", scope: !9689, file: !8079, line: 475, type: !7, align: 1)
!9689 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9690 = !DILocalVariable(name: "residual", scope: !9691, file: !8079, line: 478, type: !8094, align: 1)
!9691 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9692 = !DILocalVariable(name: "val", scope: !9693, file: !8079, line: 478, type: !7, align: 1)
!9693 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9694 = !DILocalVariable(name: "residual", scope: !9695, file: !8079, line: 475, type: !8094, align: 1)
!9695 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9696 = !DILocalVariable(name: "val", scope: !9697, file: !8079, line: 475, type: !7, align: 1)
!9697 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9698 = !DILocalVariable(name: "residual", scope: !9699, file: !8079, line: 478, type: !8094, align: 1)
!9699 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9700 = !DILocalVariable(name: "val", scope: !9701, file: !8079, line: 478, type: !7, align: 1)
!9701 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9702 = !DILocalVariable(name: "residual", scope: !9703, file: !8079, line: 475, type: !8094, align: 1)
!9703 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9704 = !DILocalVariable(name: "val", scope: !9705, file: !8079, line: 475, type: !7, align: 1)
!9705 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9706 = !DILocalVariable(name: "residual", scope: !9707, file: !8079, line: 478, type: !8094, align: 1)
!9707 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9708 = !DILocalVariable(name: "val", scope: !9709, file: !8079, line: 478, type: !7, align: 1)
!9709 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9710 = !DILocalVariable(name: "residual", scope: !9711, file: !8079, line: 475, type: !8094, align: 1)
!9711 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 47)
!9712 = !DILocalVariable(name: "val", scope: !9713, file: !8079, line: 475, type: !7, align: 1)
!9713 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 475, column: 29)
!9714 = !DILocalVariable(name: "residual", scope: !9715, file: !8079, line: 478, type: !8094, align: 1)
!9715 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 70)
!9716 = !DILocalVariable(name: "val", scope: !9717, file: !8079, line: 478, type: !7, align: 1)
!9717 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 478, column: 25)
!9718 = !DILocalVariable(name: "extra_bits", scope: !9719, file: !8079, line: 481, type: !18, align: 8)
!9719 = distinct !DILexicalBlock(scope: !9621, file: !8079, line: 481, column: 17)
!9720 = !DILocalVariable(name: "residual", scope: !9721, file: !8079, line: 484, type: !8094, align: 1)
!9721 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 484, column: 43)
!9722 = !DILocalVariable(name: "val", scope: !9723, file: !8079, line: 484, type: !7, align: 1)
!9723 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 484, column: 25)
!9724 = !DILocalVariable(name: "residual", scope: !9725, file: !8079, line: 487, type: !8094, align: 1)
!9725 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 487, column: 38)
!9726 = !DILocalVariable(name: "val", scope: !9727, file: !8079, line: 487, type: !7, align: 1)
!9727 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 487, column: 21)
!9728 = !DILocalVariable(name: "residual", scope: !9729, file: !8079, line: 488, type: !8094, align: 1)
!9729 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 488, column: 70)
!9730 = !DILocalVariable(name: "val", scope: !9731, file: !8079, line: 488, type: !7, align: 1)
!9731 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 488, column: 21)
!9732 = !DILocalVariable(name: "residual", scope: !9733, file: !8079, line: 491, type: !8094, align: 1)
!9733 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 491, column: 43)
!9734 = !DILocalVariable(name: "val", scope: !9735, file: !8079, line: 491, type: !7, align: 1)
!9735 = distinct !DILexicalBlock(scope: !9719, file: !8079, line: 491, column: 21)
!9736 = !DILocation(line: 475, column: 47, scope: !9623)
!9737 = !DILocation(line: 475, column: 29, scope: !9625)
!9738 = !DILocation(line: 478, column: 70, scope: !9627)
!9739 = !DILocation(line: 478, column: 25, scope: !9629)
!9740 = !DILocation(line: 475, column: 47, scope: !9631)
!9741 = !DILocation(line: 475, column: 29, scope: !9633)
!9742 = !DILocation(line: 478, column: 70, scope: !9635)
!9743 = !DILocation(line: 478, column: 25, scope: !9637)
!9744 = !DILocation(line: 475, column: 47, scope: !9639)
!9745 = !DILocation(line: 475, column: 29, scope: !9641)
!9746 = !DILocation(line: 478, column: 70, scope: !9643)
!9747 = !DILocation(line: 478, column: 25, scope: !9645)
!9748 = !DILocation(line: 475, column: 47, scope: !9647)
!9749 = !DILocation(line: 475, column: 29, scope: !9649)
!9750 = !DILocation(line: 478, column: 70, scope: !9651)
!9751 = !DILocation(line: 478, column: 25, scope: !9653)
!9752 = !DILocation(line: 475, column: 47, scope: !9655)
!9753 = !DILocation(line: 475, column: 29, scope: !9657)
!9754 = !DILocation(line: 478, column: 70, scope: !9659)
!9755 = !DILocation(line: 478, column: 25, scope: !9661)
!9756 = !DILocation(line: 475, column: 47, scope: !9663)
!9757 = !DILocation(line: 475, column: 29, scope: !9665)
!9758 = !DILocation(line: 478, column: 70, scope: !9667)
!9759 = !DILocation(line: 478, column: 25, scope: !9669)
!9760 = !DILocation(line: 475, column: 47, scope: !9671)
!9761 = !DILocation(line: 475, column: 29, scope: !9673)
!9762 = !DILocation(line: 478, column: 70, scope: !9675)
!9763 = !DILocation(line: 478, column: 25, scope: !9677)
!9764 = !DILocation(line: 475, column: 47, scope: !9679)
!9765 = !DILocation(line: 475, column: 29, scope: !9681)
!9766 = !DILocation(line: 478, column: 70, scope: !9683)
!9767 = !DILocation(line: 478, column: 25, scope: !9685)
!9768 = !DILocation(line: 475, column: 47, scope: !9687)
!9769 = !DILocation(line: 475, column: 29, scope: !9689)
!9770 = !DILocation(line: 478, column: 70, scope: !9691)
!9771 = !DILocation(line: 478, column: 25, scope: !9693)
!9772 = !DILocation(line: 475, column: 47, scope: !9695)
!9773 = !DILocation(line: 475, column: 29, scope: !9697)
!9774 = !DILocation(line: 478, column: 70, scope: !9699)
!9775 = !DILocation(line: 478, column: 25, scope: !9701)
!9776 = !DILocation(line: 475, column: 47, scope: !9703)
!9777 = !DILocation(line: 475, column: 29, scope: !9705)
!9778 = !DILocation(line: 478, column: 70, scope: !9707)
!9779 = !DILocation(line: 478, column: 25, scope: !9709)
!9780 = !DILocation(line: 475, column: 47, scope: !9711)
!9781 = !DILocation(line: 475, column: 29, scope: !9713)
!9782 = !DILocation(line: 478, column: 70, scope: !9715)
!9783 = !DILocation(line: 478, column: 25, scope: !9717)
!9784 = !DILocation(line: 484, column: 43, scope: !9721)
!9785 = !DILocation(line: 484, column: 25, scope: !9723)
!9786 = !DILocation(line: 487, column: 38, scope: !9725)
!9787 = !DILocation(line: 487, column: 21, scope: !9727)
!9788 = !DILocation(line: 488, column: 70, scope: !9729)
!9789 = !DILocation(line: 488, column: 21, scope: !9731)
!9790 = !DILocation(line: 491, column: 43, scope: !9733)
!9791 = !DILocation(line: 491, column: 21, scope: !9735)
!9792 = !DILocation(line: 434, column: 20, scope: !9612)
!9793 = !DILocation(line: 434, column: 27, scope: !9612)
!9794 = !DILocation(line: 471, column: 21, scope: !9621)
!9795 = !DILocation(line: 481, column: 21, scope: !9719)
!9796 = !DILocation(line: 471, column: 33, scope: !9612)
!9797 = !DILocation(line: 473, column: 46, scope: !9621)
!9798 = !DILocation(line: 474, column: 29, scope: !9621)
!9799 = !DILocation(line: 474, column: 28, scope: !9621)
!9800 = !DILocation(line: 477, column: 25, scope: !9621)
!9801 = !DILocation(line: 478, column: 25, scope: !9621)
!9802 = !DILocation(line: 475, column: 29, scope: !9621)
!9803 = !DILocation(line: 475, column: 29, scope: !9623)
!9804 = !DILocation(line: 494, column: 14, scope: !9612)
!9805 = !DILocation(line: 478, column: 25, scope: !9627)
!9806 = !DILocation(line: 475, column: 29, scope: !9631)
!9807 = !DILocation(line: 478, column: 25, scope: !9635)
!9808 = !DILocation(line: 475, column: 29, scope: !9639)
!9809 = !DILocation(line: 478, column: 25, scope: !9643)
!9810 = !DILocation(line: 475, column: 29, scope: !9647)
!9811 = !DILocation(line: 478, column: 25, scope: !9651)
!9812 = !DILocation(line: 475, column: 29, scope: !9655)
!9813 = !DILocation(line: 478, column: 25, scope: !9659)
!9814 = !DILocation(line: 475, column: 29, scope: !9663)
!9815 = !DILocation(line: 478, column: 25, scope: !9667)
!9816 = !DILocation(line: 475, column: 29, scope: !9671)
!9817 = !DILocation(line: 478, column: 25, scope: !9675)
!9818 = !DILocation(line: 475, column: 29, scope: !9679)
!9819 = !DILocation(line: 478, column: 25, scope: !9683)
!9820 = !DILocation(line: 475, column: 29, scope: !9687)
!9821 = !DILocation(line: 478, column: 25, scope: !9691)
!9822 = !DILocation(line: 475, column: 29, scope: !9695)
!9823 = !DILocation(line: 478, column: 25, scope: !9699)
!9824 = !DILocation(line: 475, column: 29, scope: !9703)
!9825 = !DILocation(line: 478, column: 25, scope: !9707)
!9826 = !DILocation(line: 481, column: 34, scope: !9621)
!9827 = !DILocation(line: 481, column: 47, scope: !9621)
!9828 = !DILocation(line: 481, column: 46, scope: !9621)
!9829 = !DILocation(line: 482, column: 20, scope: !9719)
!9830 = !DILocation(line: 475, column: 29, scope: !9711)
!9831 = !DILocation(line: 478, column: 25, scope: !9715)
!9832 = !DILocation(line: 490, column: 20, scope: !9719)
!9833 = !DILocation(line: 483, column: 25, scope: !9719)
!9834 = !DILocation(line: 483, column: 24, scope: !9719)
!9835 = !DILocation(line: 486, column: 21, scope: !9719)
!9836 = !DILocation(line: 487, column: 21, scope: !9719)
!9837 = !DILocation(line: 484, column: 25, scope: !9719)
!9838 = !DILocation(line: 484, column: 25, scope: !9721)
!9839 = !DILocation(line: 488, column: 21, scope: !9719)
!9840 = !DILocation(line: 487, column: 21, scope: !9725)
!9841 = !DILocation(line: 488, column: 21, scope: !9729)
!9842 = !DILocation(line: 493, column: 17, scope: !9719)
!9843 = !DILocation(line: 491, column: 21, scope: !9719)
!9844 = !DILocation(line: 491, column: 21, scope: !9733)
!9845 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h53f3d4e30af79a3aE", scope: !9846, file: !8079, line: 497, type: !9614, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9847)
!9846 = !DINamespace(name: "{impl#59}", scope: !782)
!9847 = !{!9848, !9849}
!9848 = !DILocalVariable(name: "self", arg: 1, scope: !9845, file: !8079, line: 497, type: !9616)
!9849 = !DILocalVariable(name: "f", arg: 2, scope: !9845, file: !8079, line: 497, type: !210)
!9850 = !DILocation(line: 497, column: 20, scope: !9845)
!9851 = !DILocation(line: 497, column: 27, scope: !9845)
!9852 = !DILocation(line: 498, column: 17, scope: !9845)
!9853 = !DILocation(line: 499, column: 14, scope: !9845)
!9854 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h8ef4550243a0ff7cE", scope: !9855, file: !8079, line: 502, type: !9614, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9856)
!9855 = !DINamespace(name: "{impl#60}", scope: !782)
!9856 = !{!9857, !9858}
!9857 = !DILocalVariable(name: "self", arg: 1, scope: !9854, file: !8079, line: 502, type: !9616)
!9858 = !DILocalVariable(name: "f", arg: 2, scope: !9854, file: !8079, line: 502, type: !210)
!9859 = !DILocation(line: 502, column: 20, scope: !9854)
!9860 = !DILocation(line: 502, column: 27, scope: !9854)
!9861 = !DILocation(line: 503, column: 17, scope: !9854)
!9862 = !DILocation(line: 504, column: 14, scope: !9854)
!9863 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hff4e100a68305f89E", scope: !9864, file: !8079, line: 507, type: !9614, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9865)
!9864 = !DINamespace(name: "{impl#61}", scope: !782)
!9865 = !{!9866, !9867}
!9866 = !DILocalVariable(name: "self", arg: 1, scope: !9863, file: !8079, line: 507, type: !9616)
!9867 = !DILocalVariable(name: "f", arg: 2, scope: !9863, file: !8079, line: 507, type: !210)
!9868 = !DILocation(line: 507, column: 20, scope: !9863)
!9869 = !DILocation(line: 507, column: 27, scope: !9863)
!9870 = !DILocation(line: 508, column: 17, scope: !9863)
!9871 = !DILocation(line: 509, column: 14, scope: !9863)
!9872 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfa9913b77d0c4346E", scope: !9873, file: !8079, line: 512, type: !9614, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9874)
!9873 = !DINamespace(name: "{impl#62}", scope: !782)
!9874 = !{!9875, !9876}
!9875 = !DILocalVariable(name: "self", arg: 1, scope: !9872, file: !8079, line: 512, type: !9616)
!9876 = !DILocalVariable(name: "f", arg: 2, scope: !9872, file: !8079, line: 512, type: !210)
!9877 = !DILocation(line: 512, column: 20, scope: !9872)
!9878 = !DILocation(line: 512, column: 27, scope: !9872)
!9879 = !DILocation(line: 513, column: 17, scope: !9872)
!9880 = !DILocation(line: 514, column: 14, scope: !9872)
!9881 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h4dbc28424c6e8b36E", scope: !5173, file: !8079, line: 532, type: !9882, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!9882 = !DISubroutineType(types: !9883)
!9883 = !{!5173}
!9884 = !DILocation(line: 533, column: 17, scope: !9881)
!9885 = !DILocation(line: 541, column: 14, scope: !9881)
!9886 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17hb077b2a3b1156818E", scope: !5173, file: !8079, line: 545, type: !9887, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9889)
!9887 = !DISubroutineType(types: !9888)
!9888 = !{!18, !9616}
!9889 = !{!9890}
!9890 = !DILocalVariable(name: "self", arg: 1, scope: !9886, file: !8079, line: 545, type: !9616)
!9891 = !DILocation(line: 545, column: 31, scope: !9886)
!9892 = !DILocation(line: 546, column: 17, scope: !9886)
!9893 = !DILocation(line: 547, column: 14, scope: !9886)
!9894 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17h60d3d222ba581568E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9899)
!9895 = !DINamespace(name: "{impl#0}", scope: !9896)
!9896 = !DINamespace(name: "fmt", scope: !9613)
!9897 = !DISubroutineType(types: !9898)
!9898 = !{!310, !9616}
!9899 = !{!9900}
!9900 = !DILocalVariable(name: "self", arg: 1, scope: !9901, file: !5109, line: 163, type: !9616)
!9901 = !DILexicalBlockFile(scope: !9894, file: !5109, discriminator: 0)
!9902 = !DILocation(line: 163, column: 1, scope: !9901)
!9903 = !DILocation(line: 875, column: 11, scope: !9894)
!9904 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h950c9da019102277E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9905)
!9905 = !{!9906}
!9906 = !DILocalVariable(name: "self", arg: 1, scope: !9907, file: !5109, line: 163, type: !9616)
!9907 = !DILexicalBlockFile(scope: !9904, file: !5109, discriminator: 0)
!9908 = !DILocation(line: 163, column: 1, scope: !9907)
!9909 = !DILocation(line: 875, column: 11, scope: !9904)
!9910 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17hdc722cb9fbee576dE", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9911)
!9911 = !{!9912}
!9912 = !DILocalVariable(name: "self", arg: 1, scope: !9913, file: !5109, line: 163, type: !9616)
!9913 = !DILexicalBlockFile(scope: !9910, file: !5109, discriminator: 0)
!9914 = !DILocation(line: 163, column: 1, scope: !9913)
!9915 = !DILocation(line: 875, column: 11, scope: !9910)
!9916 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h7beea89a42e3c19aE", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9917)
!9917 = !{!9918}
!9918 = !DILocalVariable(name: "self", arg: 1, scope: !9919, file: !5109, line: 163, type: !9616)
!9919 = !DILexicalBlockFile(scope: !9916, file: !5109, discriminator: 0)
!9920 = !DILocation(line: 163, column: 1, scope: !9919)
!9921 = !DILocation(line: 875, column: 11, scope: !9916)
!9922 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17haa560b03fa3e6ce6E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9923)
!9923 = !{!9924}
!9924 = !DILocalVariable(name: "self", arg: 1, scope: !9925, file: !5109, line: 163, type: !9616)
!9925 = !DILexicalBlockFile(scope: !9922, file: !5109, discriminator: 0)
!9926 = !DILocation(line: 163, column: 1, scope: !9925)
!9927 = !DILocation(line: 875, column: 11, scope: !9922)
!9928 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h2f49fa1cddddb794E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9929)
!9929 = !{!9930}
!9930 = !DILocalVariable(name: "self", arg: 1, scope: !9931, file: !5109, line: 163, type: !9616)
!9931 = !DILexicalBlockFile(scope: !9928, file: !5109, discriminator: 0)
!9932 = !DILocation(line: 163, column: 1, scope: !9931)
!9933 = !DILocation(line: 875, column: 11, scope: !9928)
!9934 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hd6929b9fc8da4dcfE", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9935)
!9935 = !{!9936}
!9936 = !DILocalVariable(name: "self", arg: 1, scope: !9937, file: !5109, line: 163, type: !9616)
!9937 = !DILexicalBlockFile(scope: !9934, file: !5109, discriminator: 0)
!9938 = !DILocation(line: 163, column: 1, scope: !9937)
!9939 = !DILocation(line: 875, column: 11, scope: !9934)
!9940 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h80bd8c9e6a703420E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9941)
!9941 = !{!9942}
!9942 = !DILocalVariable(name: "self", arg: 1, scope: !9943, file: !5109, line: 163, type: !9616)
!9943 = !DILexicalBlockFile(scope: !9940, file: !5109, discriminator: 0)
!9944 = !DILocation(line: 163, column: 1, scope: !9943)
!9945 = !DILocation(line: 875, column: 11, scope: !9940)
!9946 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h1bc51fe4a8bad151E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9947)
!9947 = !{!9948}
!9948 = !DILocalVariable(name: "self", arg: 1, scope: !9949, file: !5109, line: 163, type: !9616)
!9949 = !DILexicalBlockFile(scope: !9946, file: !5109, discriminator: 0)
!9950 = !DILocation(line: 163, column: 1, scope: !9949)
!9951 = !DILocation(line: 875, column: 11, scope: !9946)
!9952 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hb742e549206ccd32E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9953)
!9953 = !{!9954}
!9954 = !DILocalVariable(name: "self", arg: 1, scope: !9955, file: !5109, line: 163, type: !9616)
!9955 = !DILexicalBlockFile(scope: !9952, file: !5109, discriminator: 0)
!9956 = !DILocation(line: 163, column: 1, scope: !9955)
!9957 = !DILocation(line: 875, column: 11, scope: !9952)
!9958 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h5fa2a13a4195446bE", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9959)
!9959 = !{!9960}
!9960 = !DILocalVariable(name: "self", arg: 1, scope: !9961, file: !5109, line: 163, type: !9616)
!9961 = !DILexicalBlockFile(scope: !9958, file: !5109, discriminator: 0)
!9962 = !DILocation(line: 163, column: 1, scope: !9961)
!9963 = !DILocation(line: 875, column: 11, scope: !9958)
!9964 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17heec7108ce3e03041E", scope: !9895, file: !8079, line: 460, type: !9897, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9965)
!9965 = !{!9966}
!9966 = !DILocalVariable(name: "self", arg: 1, scope: !9967, file: !5109, line: 163, type: !9616)
!9967 = !DILexicalBlockFile(scope: !9964, file: !5109, discriminator: 0)
!9968 = !DILocation(line: 163, column: 1, scope: !9967)
!9969 = !DILocation(line: 875, column: 11, scope: !9964)
!9970 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h6090e2f7bdb02363E", scope: !9971, file: !5109, line: 236, type: !9972, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9975)
!9971 = !DINamespace(name: "{impl#77}", scope: !782)
!9972 = !DISubroutineType(types: !9973)
!9973 = !{!192, !9974, !210}
!9974 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !789, size: 64, align: 64, dwarfAddressSpace: 0)
!9975 = !{!9976, !9977}
!9976 = !DILocalVariable(name: "self", arg: 1, scope: !9970, file: !5109, line: 236, type: !9974)
!9977 = !DILocalVariable(name: "f", arg: 2, scope: !9970, file: !5109, line: 236, type: !210)
!9978 = !DILocation(line: 236, column: 23, scope: !9970)
!9979 = !DILocation(line: 236, column: 27, scope: !9970)
!9980 = !DILocation(line: 236, column: 28, scope: !9970)
!9981 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17haa85c2b050fcc4a1E", scope: !9982, file: !5109, line: 271, type: !9983, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9986)
!9982 = !DINamespace(name: "{impl#84}", scope: !782)
!9983 = !DISubroutineType(types: !9984)
!9984 = !{!192, !9985, !210}
!9985 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !781, size: 64, align: 64, dwarfAddressSpace: 0)
!9986 = !{!9987, !9988}
!9987 = !DILocalVariable(name: "self", arg: 1, scope: !9981, file: !5109, line: 271, type: !9985)
!9988 = !DILocalVariable(name: "f", arg: 2, scope: !9981, file: !5109, line: 271, type: !210)
!9989 = !DILocation(line: 271, column: 23, scope: !9981)
!9990 = !DILocation(line: 271, column: 27, scope: !9981)
!9991 = !DILocation(line: 271, column: 28, scope: !9981)
!9992 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4a8b19bfa400eb7E", scope: !9993, file: !5109, line: 319, type: !9994, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !9996)
!9993 = !DINamespace(name: "{impl#91}", scope: !782)
!9994 = !DISubroutineType(types: !9995)
!9995 = !{!192, !5330, !210}
!9996 = !{!9997, !9998}
!9997 = !DILocalVariable(name: "self", arg: 1, scope: !9992, file: !5109, line: 319, type: !5330)
!9998 = !DILocalVariable(name: "f", arg: 2, scope: !9992, file: !5109, line: 319, type: !210)
!9999 = !DILocation(line: 319, column: 23, scope: !9992)
!10000 = !DILocation(line: 322, column: 5, scope: !9992)
!10001 = !DILocation(line: 319, column: 28, scope: !9992)
!10002 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h3984c768adf2fb36E", scope: !10003, file: !5109, line: 434, type: !10004, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10008)
!10003 = !DINamespace(name: "{impl#96}", scope: !782)
!10004 = !DISubroutineType(types: !10005)
!10005 = !{!192, !10006, !210}
!10006 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !10007, size: 64, align: 64, dwarfAddressSpace: 0)
!10007 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !782, file: !2, align: 8, elements: !19, identifier: "537273b156793ac8fa45120ccbb99dcb")
!10008 = !{!10009, !10010}
!10009 = !DILocalVariable(name: "self", arg: 1, scope: !10002, file: !5109, line: 434, type: !10006)
!10010 = !DILocalVariable(name: "f", arg: 2, scope: !10002, file: !5109, line: 434, type: !210)
!10011 = !DILocation(line: 434, column: 10, scope: !10002)
!10012 = !DILocation(line: 434, column: 15, scope: !10002)
!10013 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17hdeebe03692dd968eE", scope: !10015, file: !10014, line: 9, type: !10017, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10023)
!10014 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!10015 = !DINamespace(name: "{impl#10}", scope: !10016)
!10016 = !DINamespace(name: "model_specific", scope: !783)
!10017 = !DISubroutineType(types: !10018)
!10018 = !{!192, !10019, !210}
!10019 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !10020, size: 64, align: 64, dwarfAddressSpace: 0)
!10020 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !10016, file: !2, size: 32, align: 32, elements: !10021, templateParams: !19, identifier: "2e7193e69eee128c155e2b6f928c642f")
!10021 = !{!10022}
!10022 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !10020, file: !2, baseType: !42, size: 32, align: 32)
!10023 = !{!10024, !10025}
!10024 = !DILocalVariable(name: "self", arg: 1, scope: !10013, file: !10014, line: 9, type: !10019)
!10025 = !DILocalVariable(name: "f", arg: 2, scope: !10013, file: !10014, line: 9, type: !210)
!10026 = !DILocation(line: 9, column: 10, scope: !10013)
!10027 = !DILocation(line: 10, column: 16, scope: !10013)
!10028 = !DILocation(line: 9, column: 15, scope: !10013)
!10029 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h8cc2d32dc3198e92E", scope: !10030, file: !10014, line: 21, type: !10031, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10035)
!10030 = !DINamespace(name: "{impl#11}", scope: !10016)
!10031 = !DISubroutineType(types: !10032)
!10032 = !{!192, !10033, !210}
!10033 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10034, size: 64, align: 64, dwarfAddressSpace: 0)
!10034 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !10016, file: !2, align: 8, elements: !19, identifier: "25848692e63d595b5ab61a067516b0d2")
!10035 = !{!10036, !10037}
!10036 = !DILocalVariable(name: "self", arg: 1, scope: !10029, file: !10014, line: 21, type: !10033)
!10037 = !DILocalVariable(name: "f", arg: 2, scope: !10029, file: !10014, line: 21, type: !210)
!10038 = !DILocation(line: 21, column: 10, scope: !10029)
!10039 = !DILocation(line: 21, column: 15, scope: !10029)
!10040 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hb91fd437ff6a980bE", scope: !10041, file: !10014, line: 25, type: !10042, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10046)
!10041 = !DINamespace(name: "{impl#12}", scope: !10016)
!10042 = !DISubroutineType(types: !10043)
!10043 = !{!192, !10044, !210}
!10044 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10045, size: 64, align: 64, dwarfAddressSpace: 0)
!10045 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !10016, file: !2, align: 8, elements: !19, identifier: "d947fd46933bff884c2ae6acb75f651a")
!10046 = !{!10047, !10048}
!10047 = !DILocalVariable(name: "self", arg: 1, scope: !10040, file: !10014, line: 25, type: !10044)
!10048 = !DILocalVariable(name: "f", arg: 2, scope: !10040, file: !10014, line: 25, type: !210)
!10049 = !DILocation(line: 25, column: 10, scope: !10040)
!10050 = !DILocation(line: 25, column: 15, scope: !10040)
!10051 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h14d70ca71e9bc580E", scope: !10052, file: !10014, line: 34, type: !10053, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10057)
!10052 = !DINamespace(name: "{impl#13}", scope: !10016)
!10053 = !DISubroutineType(types: !10054)
!10054 = !{!192, !10055, !210}
!10055 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10056, size: 64, align: 64, dwarfAddressSpace: 0)
!10056 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !10016, file: !2, align: 8, elements: !19, identifier: "883271d0bbddb97f9380a30d86a3547d")
!10057 = !{!10058, !10059}
!10058 = !DILocalVariable(name: "self", arg: 1, scope: !10051, file: !10014, line: 34, type: !10055)
!10059 = !DILocalVariable(name: "f", arg: 2, scope: !10051, file: !10014, line: 34, type: !210)
!10060 = !DILocation(line: 34, column: 10, scope: !10051)
!10061 = !DILocation(line: 34, column: 15, scope: !10051)
!10062 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17he711739f77072ac3E", scope: !10063, file: !10014, line: 43, type: !10064, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10068)
!10063 = !DINamespace(name: "{impl#14}", scope: !10016)
!10064 = !DISubroutineType(types: !10065)
!10065 = !{!192, !10066, !210}
!10066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10067, size: 64, align: 64, dwarfAddressSpace: 0)
!10067 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !10016, file: !2, align: 8, elements: !19, identifier: "b893ab8b36b5b7b251658803a9311584")
!10068 = !{!10069, !10070}
!10069 = !DILocalVariable(name: "self", arg: 1, scope: !10062, file: !10014, line: 43, type: !10066)
!10070 = !DILocalVariable(name: "f", arg: 2, scope: !10062, file: !10014, line: 43, type: !210)
!10071 = !DILocation(line: 43, column: 10, scope: !10062)
!10072 = !DILocation(line: 43, column: 15, scope: !10062)
!10073 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e77b536c9df9538E", scope: !10074, file: !10014, line: 47, type: !10075, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10079)
!10074 = !DINamespace(name: "{impl#15}", scope: !10016)
!10075 = !DISubroutineType(types: !10076)
!10076 = !{!192, !10077, !210}
!10077 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10078, size: 64, align: 64, dwarfAddressSpace: 0)
!10078 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !10016, file: !2, align: 8, elements: !19, identifier: "8776229e60c8a997d905416ffa31a9a3")
!10079 = !{!10080, !10081}
!10080 = !DILocalVariable(name: "self", arg: 1, scope: !10073, file: !10014, line: 47, type: !10077)
!10081 = !DILocalVariable(name: "f", arg: 2, scope: !10073, file: !10014, line: 47, type: !210)
!10082 = !DILocation(line: 47, column: 10, scope: !10073)
!10083 = !DILocation(line: 47, column: 15, scope: !10073)
!10084 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17he4dfb19fff01d59eE", scope: !10085, file: !10014, line: 51, type: !10086, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10090)
!10085 = !DINamespace(name: "{impl#16}", scope: !10016)
!10086 = !DISubroutineType(types: !10087)
!10087 = !{!192, !10088, !210}
!10088 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10089, size: 64, align: 64, dwarfAddressSpace: 0)
!10089 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !10016, file: !2, align: 8, elements: !19, identifier: "d1dd1ab3a42235053c62cc659f4e5fa")
!10090 = !{!10091, !10092}
!10091 = !DILocalVariable(name: "self", arg: 1, scope: !10084, file: !10014, line: 51, type: !10088)
!10092 = !DILocalVariable(name: "f", arg: 2, scope: !10084, file: !10014, line: 51, type: !210)
!10093 = !DILocation(line: 51, column: 10, scope: !10084)
!10094 = !DILocation(line: 51, column: 15, scope: !10084)
!10095 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h83295308d27b467dE", scope: !10096, file: !10014, line: 55, type: !10097, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10101)
!10096 = !DINamespace(name: "{impl#17}", scope: !10016)
!10097 = !DISubroutineType(types: !10098)
!10098 = !{!192, !10099, !210}
!10099 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10100, size: 64, align: 64, dwarfAddressSpace: 0)
!10100 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !10016, file: !2, align: 8, elements: !19, identifier: "38c2a8e9eb377966fe26d8e7e82b2898")
!10101 = !{!10102, !10103}
!10102 = !DILocalVariable(name: "self", arg: 1, scope: !10095, file: !10014, line: 55, type: !10099)
!10103 = !DILocalVariable(name: "f", arg: 2, scope: !10095, file: !10014, line: 55, type: !210)
!10104 = !DILocation(line: 55, column: 10, scope: !10095)
!10105 = !DILocation(line: 55, column: 15, scope: !10095)
!10106 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h1be355efc9b9fad1E", scope: !10107, file: !10014, line: 59, type: !10108, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10112)
!10107 = !DINamespace(name: "{impl#18}", scope: !10016)
!10108 = !DISubroutineType(types: !10109)
!10109 = !{!192, !10110, !210}
!10110 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10111, size: 64, align: 64, dwarfAddressSpace: 0)
!10111 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !10016, file: !2, align: 8, elements: !19, identifier: "2a1aed86e10cea4ca09980203d16d53e")
!10112 = !{!10113, !10114}
!10113 = !DILocalVariable(name: "self", arg: 1, scope: !10106, file: !10014, line: 59, type: !10110)
!10114 = !DILocalVariable(name: "f", arg: 2, scope: !10106, file: !10014, line: 59, type: !210)
!10115 = !DILocation(line: 59, column: 10, scope: !10106)
!10116 = !DILocation(line: 59, column: 15, scope: !10106)
!10117 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h51dc046d7d7c5d1fE", scope: !10118, file: !10014, line: 63, type: !10119, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10123)
!10118 = !DINamespace(name: "{impl#19}", scope: !10016)
!10119 = !DISubroutineType(types: !10120)
!10120 = !{!192, !10121, !210}
!10121 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10122, size: 64, align: 64, dwarfAddressSpace: 0)
!10122 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !10016, file: !2, align: 8, elements: !19, identifier: "6698860aca39286c9d2f8eab6b048546")
!10123 = !{!10124, !10125}
!10124 = !DILocalVariable(name: "self", arg: 1, scope: !10117, file: !10014, line: 63, type: !10121)
!10125 = !DILocalVariable(name: "f", arg: 2, scope: !10117, file: !10014, line: 63, type: !210)
!10126 = !DILocation(line: 63, column: 10, scope: !10117)
!10127 = !DILocation(line: 63, column: 15, scope: !10117)
!10128 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha019796f17bace07E", scope: !10129, file: !8079, line: 434, type: !10130, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10136)
!10129 = !DINamespace(name: "{impl#29}", scope: !10016)
!10130 = !DISubroutineType(types: !10131)
!10131 = !{!192, !10132, !210}
!10132 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10133, size: 64, align: 64, dwarfAddressSpace: 0)
!10133 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !10016, file: !2, size: 64, align: 64, elements: !10134, templateParams: !19, identifier: "3b560a90239f039d5be354434cbc8193")
!10134 = !{!10135}
!10135 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10133, file: !2, baseType: !18, size: 64, align: 64)
!10136 = !{!10137, !10138, !10139, !10141, !10143, !10145, !10147, !10149, !10151, !10153, !10155, !10157, !10159, !10161, !10163, !10165, !10167, !10169, !10171, !10173, !10175, !10177, !10179, !10181, !10183, !10185, !10187, !10189, !10191, !10193, !10195, !10197, !10199, !10201, !10203, !10205, !10207, !10209, !10211, !10213, !10215, !10217, !10219, !10221}
!10137 = !DILocalVariable(name: "self", arg: 1, scope: !10128, file: !8079, line: 434, type: !10132)
!10138 = !DILocalVariable(name: "f", arg: 2, scope: !10128, file: !8079, line: 434, type: !210)
!10139 = !DILocalVariable(name: "first", scope: !10140, file: !8079, line: 471, type: !310, align: 1)
!10140 = distinct !DILexicalBlock(scope: !10128, file: !8079, line: 471, column: 17)
!10141 = !DILocalVariable(name: "residual", scope: !10142, file: !8079, line: 475, type: !8094, align: 1)
!10142 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10143 = !DILocalVariable(name: "val", scope: !10144, file: !8079, line: 475, type: !7, align: 1)
!10144 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10145 = !DILocalVariable(name: "residual", scope: !10146, file: !8079, line: 478, type: !8094, align: 1)
!10146 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10147 = !DILocalVariable(name: "val", scope: !10148, file: !8079, line: 478, type: !7, align: 1)
!10148 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10149 = !DILocalVariable(name: "residual", scope: !10150, file: !8079, line: 475, type: !8094, align: 1)
!10150 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10151 = !DILocalVariable(name: "val", scope: !10152, file: !8079, line: 475, type: !7, align: 1)
!10152 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10153 = !DILocalVariable(name: "residual", scope: !10154, file: !8079, line: 478, type: !8094, align: 1)
!10154 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10155 = !DILocalVariable(name: "val", scope: !10156, file: !8079, line: 478, type: !7, align: 1)
!10156 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10157 = !DILocalVariable(name: "residual", scope: !10158, file: !8079, line: 475, type: !8094, align: 1)
!10158 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10159 = !DILocalVariable(name: "val", scope: !10160, file: !8079, line: 475, type: !7, align: 1)
!10160 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10161 = !DILocalVariable(name: "residual", scope: !10162, file: !8079, line: 478, type: !8094, align: 1)
!10162 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10163 = !DILocalVariable(name: "val", scope: !10164, file: !8079, line: 478, type: !7, align: 1)
!10164 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10165 = !DILocalVariable(name: "residual", scope: !10166, file: !8079, line: 475, type: !8094, align: 1)
!10166 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10167 = !DILocalVariable(name: "val", scope: !10168, file: !8079, line: 475, type: !7, align: 1)
!10168 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10169 = !DILocalVariable(name: "residual", scope: !10170, file: !8079, line: 478, type: !8094, align: 1)
!10170 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10171 = !DILocalVariable(name: "val", scope: !10172, file: !8079, line: 478, type: !7, align: 1)
!10172 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10173 = !DILocalVariable(name: "residual", scope: !10174, file: !8079, line: 475, type: !8094, align: 1)
!10174 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10175 = !DILocalVariable(name: "val", scope: !10176, file: !8079, line: 475, type: !7, align: 1)
!10176 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10177 = !DILocalVariable(name: "residual", scope: !10178, file: !8079, line: 478, type: !8094, align: 1)
!10178 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10179 = !DILocalVariable(name: "val", scope: !10180, file: !8079, line: 478, type: !7, align: 1)
!10180 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10181 = !DILocalVariable(name: "residual", scope: !10182, file: !8079, line: 475, type: !8094, align: 1)
!10182 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10183 = !DILocalVariable(name: "val", scope: !10184, file: !8079, line: 475, type: !7, align: 1)
!10184 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10185 = !DILocalVariable(name: "residual", scope: !10186, file: !8079, line: 478, type: !8094, align: 1)
!10186 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10187 = !DILocalVariable(name: "val", scope: !10188, file: !8079, line: 478, type: !7, align: 1)
!10188 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10189 = !DILocalVariable(name: "residual", scope: !10190, file: !8079, line: 475, type: !8094, align: 1)
!10190 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10191 = !DILocalVariable(name: "val", scope: !10192, file: !8079, line: 475, type: !7, align: 1)
!10192 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10193 = !DILocalVariable(name: "residual", scope: !10194, file: !8079, line: 478, type: !8094, align: 1)
!10194 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10195 = !DILocalVariable(name: "val", scope: !10196, file: !8079, line: 478, type: !7, align: 1)
!10196 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10197 = !DILocalVariable(name: "residual", scope: !10198, file: !8079, line: 475, type: !8094, align: 1)
!10198 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 47)
!10199 = !DILocalVariable(name: "val", scope: !10200, file: !8079, line: 475, type: !7, align: 1)
!10200 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 475, column: 29)
!10201 = !DILocalVariable(name: "residual", scope: !10202, file: !8079, line: 478, type: !8094, align: 1)
!10202 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 70)
!10203 = !DILocalVariable(name: "val", scope: !10204, file: !8079, line: 478, type: !7, align: 1)
!10204 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 478, column: 25)
!10205 = !DILocalVariable(name: "extra_bits", scope: !10206, file: !8079, line: 481, type: !18, align: 8)
!10206 = distinct !DILexicalBlock(scope: !10140, file: !8079, line: 481, column: 17)
!10207 = !DILocalVariable(name: "residual", scope: !10208, file: !8079, line: 484, type: !8094, align: 1)
!10208 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 484, column: 43)
!10209 = !DILocalVariable(name: "val", scope: !10210, file: !8079, line: 484, type: !7, align: 1)
!10210 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 484, column: 25)
!10211 = !DILocalVariable(name: "residual", scope: !10212, file: !8079, line: 487, type: !8094, align: 1)
!10212 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 487, column: 38)
!10213 = !DILocalVariable(name: "val", scope: !10214, file: !8079, line: 487, type: !7, align: 1)
!10214 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 487, column: 21)
!10215 = !DILocalVariable(name: "residual", scope: !10216, file: !8079, line: 488, type: !8094, align: 1)
!10216 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 488, column: 70)
!10217 = !DILocalVariable(name: "val", scope: !10218, file: !8079, line: 488, type: !7, align: 1)
!10218 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 488, column: 21)
!10219 = !DILocalVariable(name: "residual", scope: !10220, file: !8079, line: 491, type: !8094, align: 1)
!10220 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 491, column: 43)
!10221 = !DILocalVariable(name: "val", scope: !10222, file: !8079, line: 491, type: !7, align: 1)
!10222 = distinct !DILexicalBlock(scope: !10206, file: !8079, line: 491, column: 21)
!10223 = !DILocation(line: 475, column: 47, scope: !10142)
!10224 = !DILocation(line: 475, column: 29, scope: !10144)
!10225 = !DILocation(line: 478, column: 70, scope: !10146)
!10226 = !DILocation(line: 478, column: 25, scope: !10148)
!10227 = !DILocation(line: 475, column: 47, scope: !10150)
!10228 = !DILocation(line: 475, column: 29, scope: !10152)
!10229 = !DILocation(line: 478, column: 70, scope: !10154)
!10230 = !DILocation(line: 478, column: 25, scope: !10156)
!10231 = !DILocation(line: 475, column: 47, scope: !10158)
!10232 = !DILocation(line: 475, column: 29, scope: !10160)
!10233 = !DILocation(line: 478, column: 70, scope: !10162)
!10234 = !DILocation(line: 478, column: 25, scope: !10164)
!10235 = !DILocation(line: 475, column: 47, scope: !10166)
!10236 = !DILocation(line: 475, column: 29, scope: !10168)
!10237 = !DILocation(line: 478, column: 70, scope: !10170)
!10238 = !DILocation(line: 478, column: 25, scope: !10172)
!10239 = !DILocation(line: 475, column: 47, scope: !10174)
!10240 = !DILocation(line: 475, column: 29, scope: !10176)
!10241 = !DILocation(line: 478, column: 70, scope: !10178)
!10242 = !DILocation(line: 478, column: 25, scope: !10180)
!10243 = !DILocation(line: 475, column: 47, scope: !10182)
!10244 = !DILocation(line: 475, column: 29, scope: !10184)
!10245 = !DILocation(line: 478, column: 70, scope: !10186)
!10246 = !DILocation(line: 478, column: 25, scope: !10188)
!10247 = !DILocation(line: 475, column: 47, scope: !10190)
!10248 = !DILocation(line: 475, column: 29, scope: !10192)
!10249 = !DILocation(line: 478, column: 70, scope: !10194)
!10250 = !DILocation(line: 478, column: 25, scope: !10196)
!10251 = !DILocation(line: 475, column: 47, scope: !10198)
!10252 = !DILocation(line: 475, column: 29, scope: !10200)
!10253 = !DILocation(line: 478, column: 70, scope: !10202)
!10254 = !DILocation(line: 478, column: 25, scope: !10204)
!10255 = !DILocation(line: 484, column: 43, scope: !10208)
!10256 = !DILocation(line: 484, column: 25, scope: !10210)
!10257 = !DILocation(line: 487, column: 38, scope: !10212)
!10258 = !DILocation(line: 487, column: 21, scope: !10214)
!10259 = !DILocation(line: 488, column: 70, scope: !10216)
!10260 = !DILocation(line: 488, column: 21, scope: !10218)
!10261 = !DILocation(line: 491, column: 43, scope: !10220)
!10262 = !DILocation(line: 491, column: 21, scope: !10222)
!10263 = !DILocation(line: 434, column: 20, scope: !10128)
!10264 = !DILocation(line: 434, column: 27, scope: !10128)
!10265 = !DILocation(line: 471, column: 21, scope: !10140)
!10266 = !DILocation(line: 481, column: 21, scope: !10206)
!10267 = !DILocation(line: 471, column: 33, scope: !10128)
!10268 = !DILocation(line: 473, column: 46, scope: !10140)
!10269 = !DILocation(line: 474, column: 29, scope: !10140)
!10270 = !DILocation(line: 474, column: 28, scope: !10140)
!10271 = !DILocation(line: 477, column: 25, scope: !10140)
!10272 = !DILocation(line: 478, column: 25, scope: !10140)
!10273 = !DILocation(line: 475, column: 29, scope: !10140)
!10274 = !DILocation(line: 475, column: 29, scope: !10142)
!10275 = !DILocation(line: 494, column: 14, scope: !10128)
!10276 = !DILocation(line: 478, column: 25, scope: !10146)
!10277 = !DILocation(line: 475, column: 29, scope: !10150)
!10278 = !DILocation(line: 478, column: 25, scope: !10154)
!10279 = !DILocation(line: 475, column: 29, scope: !10158)
!10280 = !DILocation(line: 478, column: 25, scope: !10162)
!10281 = !DILocation(line: 475, column: 29, scope: !10166)
!10282 = !DILocation(line: 478, column: 25, scope: !10170)
!10283 = !DILocation(line: 475, column: 29, scope: !10174)
!10284 = !DILocation(line: 478, column: 25, scope: !10178)
!10285 = !DILocation(line: 475, column: 29, scope: !10182)
!10286 = !DILocation(line: 478, column: 25, scope: !10186)
!10287 = !DILocation(line: 475, column: 29, scope: !10190)
!10288 = !DILocation(line: 478, column: 25, scope: !10194)
!10289 = !DILocation(line: 481, column: 34, scope: !10140)
!10290 = !DILocation(line: 481, column: 47, scope: !10140)
!10291 = !DILocation(line: 481, column: 46, scope: !10140)
!10292 = !DILocation(line: 482, column: 20, scope: !10206)
!10293 = !DILocation(line: 475, column: 29, scope: !10198)
!10294 = !DILocation(line: 478, column: 25, scope: !10202)
!10295 = !DILocation(line: 490, column: 20, scope: !10206)
!10296 = !DILocation(line: 483, column: 25, scope: !10206)
!10297 = !DILocation(line: 483, column: 24, scope: !10206)
!10298 = !DILocation(line: 486, column: 21, scope: !10206)
!10299 = !DILocation(line: 487, column: 21, scope: !10206)
!10300 = !DILocation(line: 484, column: 25, scope: !10206)
!10301 = !DILocation(line: 484, column: 25, scope: !10208)
!10302 = !DILocation(line: 488, column: 21, scope: !10206)
!10303 = !DILocation(line: 487, column: 21, scope: !10212)
!10304 = !DILocation(line: 488, column: 21, scope: !10216)
!10305 = !DILocation(line: 493, column: 17, scope: !10206)
!10306 = !DILocation(line: 491, column: 21, scope: !10206)
!10307 = !DILocation(line: 491, column: 21, scope: !10220)
!10308 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hae2dff281ca16f0bE", scope: !10309, file: !8079, line: 497, type: !10130, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10310)
!10309 = !DINamespace(name: "{impl#30}", scope: !10016)
!10310 = !{!10311, !10312}
!10311 = !DILocalVariable(name: "self", arg: 1, scope: !10308, file: !8079, line: 497, type: !10132)
!10312 = !DILocalVariable(name: "f", arg: 2, scope: !10308, file: !8079, line: 497, type: !210)
!10313 = !DILocation(line: 497, column: 20, scope: !10308)
!10314 = !DILocation(line: 497, column: 27, scope: !10308)
!10315 = !DILocation(line: 498, column: 17, scope: !10308)
!10316 = !DILocation(line: 499, column: 14, scope: !10308)
!10317 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hab0b9906ab23ab07E", scope: !10318, file: !8079, line: 502, type: !10130, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10319)
!10318 = !DINamespace(name: "{impl#31}", scope: !10016)
!10319 = !{!10320, !10321}
!10320 = !DILocalVariable(name: "self", arg: 1, scope: !10317, file: !8079, line: 502, type: !10132)
!10321 = !DILocalVariable(name: "f", arg: 2, scope: !10317, file: !8079, line: 502, type: !210)
!10322 = !DILocation(line: 502, column: 20, scope: !10317)
!10323 = !DILocation(line: 502, column: 27, scope: !10317)
!10324 = !DILocation(line: 503, column: 17, scope: !10317)
!10325 = !DILocation(line: 504, column: 14, scope: !10317)
!10326 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h01392b4c236ed8d7E", scope: !10327, file: !8079, line: 507, type: !10130, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10328)
!10327 = !DINamespace(name: "{impl#32}", scope: !10016)
!10328 = !{!10329, !10330}
!10329 = !DILocalVariable(name: "self", arg: 1, scope: !10326, file: !8079, line: 507, type: !10132)
!10330 = !DILocalVariable(name: "f", arg: 2, scope: !10326, file: !8079, line: 507, type: !210)
!10331 = !DILocation(line: 507, column: 20, scope: !10326)
!10332 = !DILocation(line: 507, column: 27, scope: !10326)
!10333 = !DILocation(line: 508, column: 17, scope: !10326)
!10334 = !DILocation(line: 509, column: 14, scope: !10326)
!10335 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc5c7dbf25d26c232E", scope: !10336, file: !8079, line: 512, type: !10130, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10337)
!10336 = !DINamespace(name: "{impl#33}", scope: !10016)
!10337 = !{!10338, !10339}
!10338 = !DILocalVariable(name: "self", arg: 1, scope: !10335, file: !8079, line: 512, type: !10132)
!10339 = !DILocalVariable(name: "f", arg: 2, scope: !10335, file: !8079, line: 512, type: !210)
!10340 = !DILocation(line: 512, column: 20, scope: !10335)
!10341 = !DILocation(line: 512, column: 27, scope: !10335)
!10342 = !DILocation(line: 513, column: 17, scope: !10335)
!10343 = !DILocation(line: 514, column: 14, scope: !10335)
!10344 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h631814f66123096fE", scope: !10133, file: !8079, line: 532, type: !10345, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!10345 = !DISubroutineType(types: !10346)
!10346 = !{!10133}
!10347 = !DILocation(line: 533, column: 17, scope: !10344)
!10348 = !DILocation(line: 541, column: 14, scope: !10344)
!10349 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h737c2725cc840b0bE", scope: !10133, file: !8079, line: 545, type: !10350, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10352)
!10350 = !DISubroutineType(types: !10351)
!10351 = !{!18, !10132}
!10352 = !{!10353}
!10353 = !DILocalVariable(name: "self", arg: 1, scope: !10349, file: !8079, line: 545, type: !10132)
!10354 = !DILocation(line: 545, column: 31, scope: !10349)
!10355 = !DILocation(line: 546, column: 17, scope: !10349)
!10356 = !DILocation(line: 547, column: 14, scope: !10349)
!10357 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h3a043577cbbf71c9E", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10362)
!10358 = !DINamespace(name: "{impl#0}", scope: !10359)
!10359 = !DINamespace(name: "fmt", scope: !10129)
!10360 = !DISubroutineType(types: !10361)
!10361 = !{!310, !10132}
!10362 = !{!10363}
!10363 = !DILocalVariable(name: "self", arg: 1, scope: !10364, file: !10014, line: 111, type: !10132)
!10364 = !DILexicalBlockFile(scope: !10357, file: !10014, discriminator: 0)
!10365 = !DILocation(line: 111, column: 1, scope: !10364)
!10366 = !DILocation(line: 875, column: 11, scope: !10357)
!10367 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h1c298843edfffad5E", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10368)
!10368 = !{!10369}
!10369 = !DILocalVariable(name: "self", arg: 1, scope: !10370, file: !10014, line: 111, type: !10132)
!10370 = !DILexicalBlockFile(scope: !10367, file: !10014, discriminator: 0)
!10371 = !DILocation(line: 111, column: 1, scope: !10370)
!10372 = !DILocation(line: 875, column: 11, scope: !10367)
!10373 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h0a0d71bc62594d13E", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10374)
!10374 = !{!10375}
!10375 = !DILocalVariable(name: "self", arg: 1, scope: !10376, file: !10014, line: 111, type: !10132)
!10376 = !DILexicalBlockFile(scope: !10373, file: !10014, discriminator: 0)
!10377 = !DILocation(line: 111, column: 1, scope: !10376)
!10378 = !DILocation(line: 875, column: 11, scope: !10373)
!10379 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hb7b9a2d8e8b53fd6E", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10380)
!10380 = !{!10381}
!10381 = !DILocalVariable(name: "self", arg: 1, scope: !10382, file: !10014, line: 111, type: !10132)
!10382 = !DILexicalBlockFile(scope: !10379, file: !10014, discriminator: 0)
!10383 = !DILocation(line: 111, column: 1, scope: !10382)
!10384 = !DILocation(line: 875, column: 11, scope: !10379)
!10385 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17h2efd7fe1e6fa38b3E", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10386)
!10386 = !{!10387}
!10387 = !DILocalVariable(name: "self", arg: 1, scope: !10388, file: !10014, line: 111, type: !10132)
!10388 = !DILexicalBlockFile(scope: !10385, file: !10014, discriminator: 0)
!10389 = !DILocation(line: 111, column: 1, scope: !10388)
!10390 = !DILocation(line: 875, column: 11, scope: !10385)
!10391 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h69fc6d790b720abeE", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10392)
!10392 = !{!10393}
!10393 = !DILocalVariable(name: "self", arg: 1, scope: !10394, file: !10014, line: 111, type: !10132)
!10394 = !DILexicalBlockFile(scope: !10391, file: !10014, discriminator: 0)
!10395 = !DILocation(line: 111, column: 1, scope: !10394)
!10396 = !DILocation(line: 875, column: 11, scope: !10391)
!10397 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h21c8f7bc8beee067E", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10398)
!10398 = !{!10399}
!10399 = !DILocalVariable(name: "self", arg: 1, scope: !10400, file: !10014, line: 111, type: !10132)
!10400 = !DILexicalBlockFile(scope: !10397, file: !10014, discriminator: 0)
!10401 = !DILocation(line: 111, column: 1, scope: !10400)
!10402 = !DILocation(line: 875, column: 11, scope: !10397)
!10403 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h03ea8f3ca016852bE", scope: !10358, file: !8079, line: 460, type: !10360, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10404)
!10404 = !{!10405}
!10405 = !DILocalVariable(name: "self", arg: 1, scope: !10406, file: !10014, line: 111, type: !10132)
!10406 = !DILexicalBlockFile(scope: !10403, file: !10014, discriminator: 0)
!10407 = !DILocation(line: 111, column: 1, scope: !10406)
!10408 = !DILocation(line: 875, column: 11, scope: !10403)
!10409 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc27885d5a1ecd772E", scope: !10410, file: !8079, line: 434, type: !10411, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10417)
!10410 = !DINamespace(name: "{impl#55}", scope: !10016)
!10411 = !DISubroutineType(types: !10412)
!10412 = !{!192, !10413, !210}
!10413 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10414, size: 64, align: 64, dwarfAddressSpace: 0)
!10414 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !10016, file: !2, size: 64, align: 64, elements: !10415, templateParams: !19, identifier: "6bec13e73fa1b63bf09cc86265965334")
!10415 = !{!10416}
!10416 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10414, file: !2, baseType: !18, size: 64, align: 64)
!10417 = !{!10418, !10419, !10420, !10422, !10424, !10426, !10428, !10430, !10432, !10434, !10436, !10438, !10440, !10442, !10444, !10446, !10448, !10450, !10452, !10454, !10456, !10458, !10460, !10462, !10464, !10466, !10468, !10470, !10472, !10474, !10476, !10478, !10480, !10482, !10484, !10486, !10488, !10490, !10492, !10494, !10496, !10498, !10500, !10502}
!10418 = !DILocalVariable(name: "self", arg: 1, scope: !10409, file: !8079, line: 434, type: !10413)
!10419 = !DILocalVariable(name: "f", arg: 2, scope: !10409, file: !8079, line: 434, type: !210)
!10420 = !DILocalVariable(name: "first", scope: !10421, file: !8079, line: 471, type: !310, align: 1)
!10421 = distinct !DILexicalBlock(scope: !10409, file: !8079, line: 471, column: 17)
!10422 = !DILocalVariable(name: "residual", scope: !10423, file: !8079, line: 475, type: !8094, align: 1)
!10423 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10424 = !DILocalVariable(name: "val", scope: !10425, file: !8079, line: 475, type: !7, align: 1)
!10425 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10426 = !DILocalVariable(name: "residual", scope: !10427, file: !8079, line: 478, type: !8094, align: 1)
!10427 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10428 = !DILocalVariable(name: "val", scope: !10429, file: !8079, line: 478, type: !7, align: 1)
!10429 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10430 = !DILocalVariable(name: "residual", scope: !10431, file: !8079, line: 475, type: !8094, align: 1)
!10431 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10432 = !DILocalVariable(name: "val", scope: !10433, file: !8079, line: 475, type: !7, align: 1)
!10433 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10434 = !DILocalVariable(name: "residual", scope: !10435, file: !8079, line: 478, type: !8094, align: 1)
!10435 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10436 = !DILocalVariable(name: "val", scope: !10437, file: !8079, line: 478, type: !7, align: 1)
!10437 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10438 = !DILocalVariable(name: "residual", scope: !10439, file: !8079, line: 475, type: !8094, align: 1)
!10439 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10440 = !DILocalVariable(name: "val", scope: !10441, file: !8079, line: 475, type: !7, align: 1)
!10441 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10442 = !DILocalVariable(name: "residual", scope: !10443, file: !8079, line: 478, type: !8094, align: 1)
!10443 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10444 = !DILocalVariable(name: "val", scope: !10445, file: !8079, line: 478, type: !7, align: 1)
!10445 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10446 = !DILocalVariable(name: "residual", scope: !10447, file: !8079, line: 475, type: !8094, align: 1)
!10447 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10448 = !DILocalVariable(name: "val", scope: !10449, file: !8079, line: 475, type: !7, align: 1)
!10449 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10450 = !DILocalVariable(name: "residual", scope: !10451, file: !8079, line: 478, type: !8094, align: 1)
!10451 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10452 = !DILocalVariable(name: "val", scope: !10453, file: !8079, line: 478, type: !7, align: 1)
!10453 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10454 = !DILocalVariable(name: "residual", scope: !10455, file: !8079, line: 475, type: !8094, align: 1)
!10455 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10456 = !DILocalVariable(name: "val", scope: !10457, file: !8079, line: 475, type: !7, align: 1)
!10457 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10458 = !DILocalVariable(name: "residual", scope: !10459, file: !8079, line: 478, type: !8094, align: 1)
!10459 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10460 = !DILocalVariable(name: "val", scope: !10461, file: !8079, line: 478, type: !7, align: 1)
!10461 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10462 = !DILocalVariable(name: "residual", scope: !10463, file: !8079, line: 475, type: !8094, align: 1)
!10463 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10464 = !DILocalVariable(name: "val", scope: !10465, file: !8079, line: 475, type: !7, align: 1)
!10465 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10466 = !DILocalVariable(name: "residual", scope: !10467, file: !8079, line: 478, type: !8094, align: 1)
!10467 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10468 = !DILocalVariable(name: "val", scope: !10469, file: !8079, line: 478, type: !7, align: 1)
!10469 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10470 = !DILocalVariable(name: "residual", scope: !10471, file: !8079, line: 475, type: !8094, align: 1)
!10471 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10472 = !DILocalVariable(name: "val", scope: !10473, file: !8079, line: 475, type: !7, align: 1)
!10473 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10474 = !DILocalVariable(name: "residual", scope: !10475, file: !8079, line: 478, type: !8094, align: 1)
!10475 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10476 = !DILocalVariable(name: "val", scope: !10477, file: !8079, line: 478, type: !7, align: 1)
!10477 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10478 = !DILocalVariable(name: "residual", scope: !10479, file: !8079, line: 475, type: !8094, align: 1)
!10479 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 47)
!10480 = !DILocalVariable(name: "val", scope: !10481, file: !8079, line: 475, type: !7, align: 1)
!10481 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 475, column: 29)
!10482 = !DILocalVariable(name: "residual", scope: !10483, file: !8079, line: 478, type: !8094, align: 1)
!10483 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 70)
!10484 = !DILocalVariable(name: "val", scope: !10485, file: !8079, line: 478, type: !7, align: 1)
!10485 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 478, column: 25)
!10486 = !DILocalVariable(name: "extra_bits", scope: !10487, file: !8079, line: 481, type: !18, align: 8)
!10487 = distinct !DILexicalBlock(scope: !10421, file: !8079, line: 481, column: 17)
!10488 = !DILocalVariable(name: "residual", scope: !10489, file: !8079, line: 484, type: !8094, align: 1)
!10489 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 484, column: 43)
!10490 = !DILocalVariable(name: "val", scope: !10491, file: !8079, line: 484, type: !7, align: 1)
!10491 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 484, column: 25)
!10492 = !DILocalVariable(name: "residual", scope: !10493, file: !8079, line: 487, type: !8094, align: 1)
!10493 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 487, column: 38)
!10494 = !DILocalVariable(name: "val", scope: !10495, file: !8079, line: 487, type: !7, align: 1)
!10495 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 487, column: 21)
!10496 = !DILocalVariable(name: "residual", scope: !10497, file: !8079, line: 488, type: !8094, align: 1)
!10497 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 488, column: 70)
!10498 = !DILocalVariable(name: "val", scope: !10499, file: !8079, line: 488, type: !7, align: 1)
!10499 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 488, column: 21)
!10500 = !DILocalVariable(name: "residual", scope: !10501, file: !8079, line: 491, type: !8094, align: 1)
!10501 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 491, column: 43)
!10502 = !DILocalVariable(name: "val", scope: !10503, file: !8079, line: 491, type: !7, align: 1)
!10503 = distinct !DILexicalBlock(scope: !10487, file: !8079, line: 491, column: 21)
!10504 = !DILocation(line: 475, column: 47, scope: !10423)
!10505 = !DILocation(line: 475, column: 29, scope: !10425)
!10506 = !DILocation(line: 478, column: 70, scope: !10427)
!10507 = !DILocation(line: 478, column: 25, scope: !10429)
!10508 = !DILocation(line: 475, column: 47, scope: !10431)
!10509 = !DILocation(line: 475, column: 29, scope: !10433)
!10510 = !DILocation(line: 478, column: 70, scope: !10435)
!10511 = !DILocation(line: 478, column: 25, scope: !10437)
!10512 = !DILocation(line: 475, column: 47, scope: !10439)
!10513 = !DILocation(line: 475, column: 29, scope: !10441)
!10514 = !DILocation(line: 478, column: 70, scope: !10443)
!10515 = !DILocation(line: 478, column: 25, scope: !10445)
!10516 = !DILocation(line: 475, column: 47, scope: !10447)
!10517 = !DILocation(line: 475, column: 29, scope: !10449)
!10518 = !DILocation(line: 478, column: 70, scope: !10451)
!10519 = !DILocation(line: 478, column: 25, scope: !10453)
!10520 = !DILocation(line: 475, column: 47, scope: !10455)
!10521 = !DILocation(line: 475, column: 29, scope: !10457)
!10522 = !DILocation(line: 478, column: 70, scope: !10459)
!10523 = !DILocation(line: 478, column: 25, scope: !10461)
!10524 = !DILocation(line: 475, column: 47, scope: !10463)
!10525 = !DILocation(line: 475, column: 29, scope: !10465)
!10526 = !DILocation(line: 478, column: 70, scope: !10467)
!10527 = !DILocation(line: 478, column: 25, scope: !10469)
!10528 = !DILocation(line: 475, column: 47, scope: !10471)
!10529 = !DILocation(line: 475, column: 29, scope: !10473)
!10530 = !DILocation(line: 478, column: 70, scope: !10475)
!10531 = !DILocation(line: 478, column: 25, scope: !10477)
!10532 = !DILocation(line: 475, column: 47, scope: !10479)
!10533 = !DILocation(line: 475, column: 29, scope: !10481)
!10534 = !DILocation(line: 478, column: 70, scope: !10483)
!10535 = !DILocation(line: 478, column: 25, scope: !10485)
!10536 = !DILocation(line: 484, column: 43, scope: !10489)
!10537 = !DILocation(line: 484, column: 25, scope: !10491)
!10538 = !DILocation(line: 487, column: 38, scope: !10493)
!10539 = !DILocation(line: 487, column: 21, scope: !10495)
!10540 = !DILocation(line: 488, column: 70, scope: !10497)
!10541 = !DILocation(line: 488, column: 21, scope: !10499)
!10542 = !DILocation(line: 491, column: 43, scope: !10501)
!10543 = !DILocation(line: 491, column: 21, scope: !10503)
!10544 = !DILocation(line: 434, column: 20, scope: !10409)
!10545 = !DILocation(line: 434, column: 27, scope: !10409)
!10546 = !DILocation(line: 471, column: 21, scope: !10421)
!10547 = !DILocation(line: 481, column: 21, scope: !10487)
!10548 = !DILocation(line: 471, column: 33, scope: !10409)
!10549 = !DILocation(line: 473, column: 46, scope: !10421)
!10550 = !DILocation(line: 474, column: 29, scope: !10421)
!10551 = !DILocation(line: 474, column: 28, scope: !10421)
!10552 = !DILocation(line: 477, column: 25, scope: !10421)
!10553 = !DILocation(line: 478, column: 25, scope: !10421)
!10554 = !DILocation(line: 475, column: 29, scope: !10421)
!10555 = !DILocation(line: 475, column: 29, scope: !10423)
!10556 = !DILocation(line: 494, column: 14, scope: !10409)
!10557 = !DILocation(line: 478, column: 25, scope: !10427)
!10558 = !DILocation(line: 475, column: 29, scope: !10431)
!10559 = !DILocation(line: 478, column: 25, scope: !10435)
!10560 = !DILocation(line: 475, column: 29, scope: !10439)
!10561 = !DILocation(line: 478, column: 25, scope: !10443)
!10562 = !DILocation(line: 475, column: 29, scope: !10447)
!10563 = !DILocation(line: 478, column: 25, scope: !10451)
!10564 = !DILocation(line: 475, column: 29, scope: !10455)
!10565 = !DILocation(line: 478, column: 25, scope: !10459)
!10566 = !DILocation(line: 475, column: 29, scope: !10463)
!10567 = !DILocation(line: 478, column: 25, scope: !10467)
!10568 = !DILocation(line: 475, column: 29, scope: !10471)
!10569 = !DILocation(line: 478, column: 25, scope: !10475)
!10570 = !DILocation(line: 481, column: 34, scope: !10421)
!10571 = !DILocation(line: 481, column: 47, scope: !10421)
!10572 = !DILocation(line: 481, column: 46, scope: !10421)
!10573 = !DILocation(line: 482, column: 20, scope: !10487)
!10574 = !DILocation(line: 475, column: 29, scope: !10479)
!10575 = !DILocation(line: 478, column: 25, scope: !10483)
!10576 = !DILocation(line: 490, column: 20, scope: !10487)
!10577 = !DILocation(line: 483, column: 25, scope: !10487)
!10578 = !DILocation(line: 483, column: 24, scope: !10487)
!10579 = !DILocation(line: 486, column: 21, scope: !10487)
!10580 = !DILocation(line: 487, column: 21, scope: !10487)
!10581 = !DILocation(line: 484, column: 25, scope: !10487)
!10582 = !DILocation(line: 484, column: 25, scope: !10489)
!10583 = !DILocation(line: 488, column: 21, scope: !10487)
!10584 = !DILocation(line: 487, column: 21, scope: !10493)
!10585 = !DILocation(line: 488, column: 21, scope: !10497)
!10586 = !DILocation(line: 493, column: 17, scope: !10487)
!10587 = !DILocation(line: 491, column: 21, scope: !10487)
!10588 = !DILocation(line: 491, column: 21, scope: !10501)
!10589 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdcf9b4aa351616baE", scope: !10590, file: !8079, line: 497, type: !10411, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10591)
!10590 = !DINamespace(name: "{impl#56}", scope: !10016)
!10591 = !{!10592, !10593}
!10592 = !DILocalVariable(name: "self", arg: 1, scope: !10589, file: !8079, line: 497, type: !10413)
!10593 = !DILocalVariable(name: "f", arg: 2, scope: !10589, file: !8079, line: 497, type: !210)
!10594 = !DILocation(line: 497, column: 20, scope: !10589)
!10595 = !DILocation(line: 497, column: 27, scope: !10589)
!10596 = !DILocation(line: 498, column: 17, scope: !10589)
!10597 = !DILocation(line: 499, column: 14, scope: !10589)
!10598 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd3f2223cb43e9186E", scope: !10599, file: !8079, line: 502, type: !10411, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10600)
!10599 = !DINamespace(name: "{impl#57}", scope: !10016)
!10600 = !{!10601, !10602}
!10601 = !DILocalVariable(name: "self", arg: 1, scope: !10598, file: !8079, line: 502, type: !10413)
!10602 = !DILocalVariable(name: "f", arg: 2, scope: !10598, file: !8079, line: 502, type: !210)
!10603 = !DILocation(line: 502, column: 20, scope: !10598)
!10604 = !DILocation(line: 502, column: 27, scope: !10598)
!10605 = !DILocation(line: 503, column: 17, scope: !10598)
!10606 = !DILocation(line: 504, column: 14, scope: !10598)
!10607 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h62d43fe89c329578E", scope: !10608, file: !8079, line: 507, type: !10411, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10609)
!10608 = !DINamespace(name: "{impl#58}", scope: !10016)
!10609 = !{!10610, !10611}
!10610 = !DILocalVariable(name: "self", arg: 1, scope: !10607, file: !8079, line: 507, type: !10413)
!10611 = !DILocalVariable(name: "f", arg: 2, scope: !10607, file: !8079, line: 507, type: !210)
!10612 = !DILocation(line: 507, column: 20, scope: !10607)
!10613 = !DILocation(line: 507, column: 27, scope: !10607)
!10614 = !DILocation(line: 508, column: 17, scope: !10607)
!10615 = !DILocation(line: 509, column: 14, scope: !10607)
!10616 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h9685947b8c52d2efE", scope: !10617, file: !8079, line: 512, type: !10411, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10618)
!10617 = !DINamespace(name: "{impl#59}", scope: !10016)
!10618 = !{!10619, !10620}
!10619 = !DILocalVariable(name: "self", arg: 1, scope: !10616, file: !8079, line: 512, type: !10413)
!10620 = !DILocalVariable(name: "f", arg: 2, scope: !10616, file: !8079, line: 512, type: !210)
!10621 = !DILocation(line: 512, column: 20, scope: !10616)
!10622 = !DILocation(line: 512, column: 27, scope: !10616)
!10623 = !DILocation(line: 513, column: 17, scope: !10616)
!10624 = !DILocation(line: 514, column: 14, scope: !10616)
!10625 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17hcf955be99b54c469E", scope: !10414, file: !8079, line: 532, type: !10626, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!10626 = !DISubroutineType(types: !10627)
!10627 = !{!10414}
!10628 = !DILocation(line: 533, column: 17, scope: !10625)
!10629 = !DILocation(line: 541, column: 14, scope: !10625)
!10630 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h1ea84165332d0b1eE", scope: !10414, file: !8079, line: 545, type: !10631, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10633)
!10631 = !DISubroutineType(types: !10632)
!10632 = !{!18, !10413}
!10633 = !{!10634}
!10634 = !DILocalVariable(name: "self", arg: 1, scope: !10630, file: !8079, line: 545, type: !10413)
!10635 = !DILocation(line: 545, column: 31, scope: !10630)
!10636 = !DILocation(line: 546, column: 17, scope: !10630)
!10637 = !DILocation(line: 547, column: 14, scope: !10630)
!10638 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h07a326dd4efbf96cE", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10643)
!10639 = !DINamespace(name: "{impl#0}", scope: !10640)
!10640 = !DINamespace(name: "fmt", scope: !10410)
!10641 = !DISubroutineType(types: !10642)
!10642 = !{!310, !10413}
!10643 = !{!10644}
!10644 = !DILocalVariable(name: "self", arg: 1, scope: !10645, file: !10014, line: 133, type: !10413)
!10645 = !DILexicalBlockFile(scope: !10638, file: !10014, discriminator: 0)
!10646 = !DILocation(line: 133, column: 1, scope: !10645)
!10647 = !DILocation(line: 875, column: 11, scope: !10638)
!10648 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h7c67dc5ae38736e6E", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10649)
!10649 = !{!10650}
!10650 = !DILocalVariable(name: "self", arg: 1, scope: !10651, file: !10014, line: 133, type: !10413)
!10651 = !DILexicalBlockFile(scope: !10648, file: !10014, discriminator: 0)
!10652 = !DILocation(line: 133, column: 1, scope: !10651)
!10653 = !DILocation(line: 875, column: 11, scope: !10648)
!10654 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h95f2a30042720005E", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10655)
!10655 = !{!10656}
!10656 = !DILocalVariable(name: "self", arg: 1, scope: !10657, file: !10014, line: 133, type: !10413)
!10657 = !DILexicalBlockFile(scope: !10654, file: !10014, discriminator: 0)
!10658 = !DILocation(line: 133, column: 1, scope: !10657)
!10659 = !DILocation(line: 875, column: 11, scope: !10654)
!10660 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h710481505cc1a82bE", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10661)
!10661 = !{!10662}
!10662 = !DILocalVariable(name: "self", arg: 1, scope: !10663, file: !10014, line: 133, type: !10413)
!10663 = !DILexicalBlockFile(scope: !10660, file: !10014, discriminator: 0)
!10664 = !DILocation(line: 133, column: 1, scope: !10663)
!10665 = !DILocation(line: 875, column: 11, scope: !10660)
!10666 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17hd094fcc192cf4349E", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10667)
!10667 = !{!10668}
!10668 = !DILocalVariable(name: "self", arg: 1, scope: !10669, file: !10014, line: 133, type: !10413)
!10669 = !DILexicalBlockFile(scope: !10666, file: !10014, discriminator: 0)
!10670 = !DILocation(line: 133, column: 1, scope: !10669)
!10671 = !DILocation(line: 875, column: 11, scope: !10666)
!10672 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h40653c48630e666bE", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10673)
!10673 = !{!10674}
!10674 = !DILocalVariable(name: "self", arg: 1, scope: !10675, file: !10014, line: 133, type: !10413)
!10675 = !DILexicalBlockFile(scope: !10672, file: !10014, discriminator: 0)
!10676 = !DILocation(line: 133, column: 1, scope: !10675)
!10677 = !DILocation(line: 875, column: 11, scope: !10672)
!10678 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h51b36450c200a7ffE", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10679)
!10679 = !{!10680}
!10680 = !DILocalVariable(name: "self", arg: 1, scope: !10681, file: !10014, line: 133, type: !10413)
!10681 = !DILexicalBlockFile(scope: !10678, file: !10014, discriminator: 0)
!10682 = !DILocation(line: 133, column: 1, scope: !10681)
!10683 = !DILocation(line: 875, column: 11, scope: !10678)
!10684 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h76b7afc2002443d1E", scope: !10639, file: !8079, line: 460, type: !10641, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10685)
!10685 = !{!10686}
!10686 = !DILocalVariable(name: "self", arg: 1, scope: !10687, file: !10014, line: 133, type: !10413)
!10687 = !DILexicalBlockFile(scope: !10684, file: !10014, discriminator: 0)
!10688 = !DILocation(line: 133, column: 1, scope: !10687)
!10689 = !DILocation(line: 875, column: 11, scope: !10684)
!10690 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hf9b43fe2d0fafa9cE", scope: !10691, file: !8079, line: 434, type: !10693, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10699)
!10691 = !DINamespace(name: "{impl#10}", scope: !10692)
!10692 = !DINamespace(name: "mxcsr", scope: !783)
!10693 = !DISubroutineType(types: !10694)
!10694 = !{!192, !10695, !210}
!10695 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10696, size: 64, align: 64, dwarfAddressSpace: 0)
!10696 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10692, file: !2, size: 32, align: 32, elements: !10697, templateParams: !19, identifier: "5c4fdcdce7e99ba3dea4729353ba656a")
!10697 = !{!10698}
!10698 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10696, file: !2, baseType: !42, size: 32, align: 32)
!10699 = !{!10700, !10701, !10702, !10704, !10706, !10708, !10710, !10712, !10714, !10716, !10718, !10720, !10722, !10724, !10726, !10728, !10730, !10732, !10734, !10736, !10738, !10740, !10742, !10744, !10746, !10748, !10750, !10752, !10754, !10756, !10758, !10760, !10762, !10764, !10766, !10768, !10770, !10772, !10774, !10776, !10778, !10780, !10782, !10784, !10786, !10788, !10790, !10792, !10794, !10796, !10798, !10800, !10802, !10804, !10806, !10808, !10810, !10812, !10814, !10816, !10818, !10820, !10822, !10824, !10826, !10828, !10830, !10832, !10834, !10836, !10838, !10840, !10842, !10844, !10846, !10848, !10850, !10852, !10854, !10856}
!10700 = !DILocalVariable(name: "self", arg: 1, scope: !10690, file: !8079, line: 434, type: !10695)
!10701 = !DILocalVariable(name: "f", arg: 2, scope: !10690, file: !8079, line: 434, type: !210)
!10702 = !DILocalVariable(name: "first", scope: !10703, file: !8079, line: 471, type: !310, align: 1)
!10703 = distinct !DILexicalBlock(scope: !10690, file: !8079, line: 471, column: 17)
!10704 = !DILocalVariable(name: "residual", scope: !10705, file: !8079, line: 475, type: !8094, align: 1)
!10705 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10706 = !DILocalVariable(name: "val", scope: !10707, file: !8079, line: 475, type: !7, align: 1)
!10707 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10708 = !DILocalVariable(name: "residual", scope: !10709, file: !8079, line: 478, type: !8094, align: 1)
!10709 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10710 = !DILocalVariable(name: "val", scope: !10711, file: !8079, line: 478, type: !7, align: 1)
!10711 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10712 = !DILocalVariable(name: "residual", scope: !10713, file: !8079, line: 475, type: !8094, align: 1)
!10713 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10714 = !DILocalVariable(name: "val", scope: !10715, file: !8079, line: 475, type: !7, align: 1)
!10715 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10716 = !DILocalVariable(name: "residual", scope: !10717, file: !8079, line: 478, type: !8094, align: 1)
!10717 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10718 = !DILocalVariable(name: "val", scope: !10719, file: !8079, line: 478, type: !7, align: 1)
!10719 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10720 = !DILocalVariable(name: "residual", scope: !10721, file: !8079, line: 475, type: !8094, align: 1)
!10721 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10722 = !DILocalVariable(name: "val", scope: !10723, file: !8079, line: 475, type: !7, align: 1)
!10723 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10724 = !DILocalVariable(name: "residual", scope: !10725, file: !8079, line: 478, type: !8094, align: 1)
!10725 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10726 = !DILocalVariable(name: "val", scope: !10727, file: !8079, line: 478, type: !7, align: 1)
!10727 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10728 = !DILocalVariable(name: "residual", scope: !10729, file: !8079, line: 475, type: !8094, align: 1)
!10729 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10730 = !DILocalVariable(name: "val", scope: !10731, file: !8079, line: 475, type: !7, align: 1)
!10731 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10732 = !DILocalVariable(name: "residual", scope: !10733, file: !8079, line: 478, type: !8094, align: 1)
!10733 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10734 = !DILocalVariable(name: "val", scope: !10735, file: !8079, line: 478, type: !7, align: 1)
!10735 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10736 = !DILocalVariable(name: "residual", scope: !10737, file: !8079, line: 475, type: !8094, align: 1)
!10737 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10738 = !DILocalVariable(name: "val", scope: !10739, file: !8079, line: 475, type: !7, align: 1)
!10739 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10740 = !DILocalVariable(name: "residual", scope: !10741, file: !8079, line: 478, type: !8094, align: 1)
!10741 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10742 = !DILocalVariable(name: "val", scope: !10743, file: !8079, line: 478, type: !7, align: 1)
!10743 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10744 = !DILocalVariable(name: "residual", scope: !10745, file: !8079, line: 475, type: !8094, align: 1)
!10745 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10746 = !DILocalVariable(name: "val", scope: !10747, file: !8079, line: 475, type: !7, align: 1)
!10747 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10748 = !DILocalVariable(name: "residual", scope: !10749, file: !8079, line: 478, type: !8094, align: 1)
!10749 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10750 = !DILocalVariable(name: "val", scope: !10751, file: !8079, line: 478, type: !7, align: 1)
!10751 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10752 = !DILocalVariable(name: "residual", scope: !10753, file: !8079, line: 475, type: !8094, align: 1)
!10753 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10754 = !DILocalVariable(name: "val", scope: !10755, file: !8079, line: 475, type: !7, align: 1)
!10755 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10756 = !DILocalVariable(name: "residual", scope: !10757, file: !8079, line: 478, type: !8094, align: 1)
!10757 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10758 = !DILocalVariable(name: "val", scope: !10759, file: !8079, line: 478, type: !7, align: 1)
!10759 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10760 = !DILocalVariable(name: "residual", scope: !10761, file: !8079, line: 475, type: !8094, align: 1)
!10761 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10762 = !DILocalVariable(name: "val", scope: !10763, file: !8079, line: 475, type: !7, align: 1)
!10763 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10764 = !DILocalVariable(name: "residual", scope: !10765, file: !8079, line: 478, type: !8094, align: 1)
!10765 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10766 = !DILocalVariable(name: "val", scope: !10767, file: !8079, line: 478, type: !7, align: 1)
!10767 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10768 = !DILocalVariable(name: "residual", scope: !10769, file: !8079, line: 475, type: !8094, align: 1)
!10769 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10770 = !DILocalVariable(name: "val", scope: !10771, file: !8079, line: 475, type: !7, align: 1)
!10771 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10772 = !DILocalVariable(name: "residual", scope: !10773, file: !8079, line: 478, type: !8094, align: 1)
!10773 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10774 = !DILocalVariable(name: "val", scope: !10775, file: !8079, line: 478, type: !7, align: 1)
!10775 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10776 = !DILocalVariable(name: "residual", scope: !10777, file: !8079, line: 475, type: !8094, align: 1)
!10777 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10778 = !DILocalVariable(name: "val", scope: !10779, file: !8079, line: 475, type: !7, align: 1)
!10779 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10780 = !DILocalVariable(name: "residual", scope: !10781, file: !8079, line: 478, type: !8094, align: 1)
!10781 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10782 = !DILocalVariable(name: "val", scope: !10783, file: !8079, line: 478, type: !7, align: 1)
!10783 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10784 = !DILocalVariable(name: "residual", scope: !10785, file: !8079, line: 475, type: !8094, align: 1)
!10785 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10786 = !DILocalVariable(name: "val", scope: !10787, file: !8079, line: 475, type: !7, align: 1)
!10787 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10788 = !DILocalVariable(name: "residual", scope: !10789, file: !8079, line: 478, type: !8094, align: 1)
!10789 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10790 = !DILocalVariable(name: "val", scope: !10791, file: !8079, line: 478, type: !7, align: 1)
!10791 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10792 = !DILocalVariable(name: "residual", scope: !10793, file: !8079, line: 475, type: !8094, align: 1)
!10793 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10794 = !DILocalVariable(name: "val", scope: !10795, file: !8079, line: 475, type: !7, align: 1)
!10795 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10796 = !DILocalVariable(name: "residual", scope: !10797, file: !8079, line: 478, type: !8094, align: 1)
!10797 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10798 = !DILocalVariable(name: "val", scope: !10799, file: !8079, line: 478, type: !7, align: 1)
!10799 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10800 = !DILocalVariable(name: "residual", scope: !10801, file: !8079, line: 475, type: !8094, align: 1)
!10801 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10802 = !DILocalVariable(name: "val", scope: !10803, file: !8079, line: 475, type: !7, align: 1)
!10803 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10804 = !DILocalVariable(name: "residual", scope: !10805, file: !8079, line: 478, type: !8094, align: 1)
!10805 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10806 = !DILocalVariable(name: "val", scope: !10807, file: !8079, line: 478, type: !7, align: 1)
!10807 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10808 = !DILocalVariable(name: "residual", scope: !10809, file: !8079, line: 475, type: !8094, align: 1)
!10809 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10810 = !DILocalVariable(name: "val", scope: !10811, file: !8079, line: 475, type: !7, align: 1)
!10811 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10812 = !DILocalVariable(name: "residual", scope: !10813, file: !8079, line: 478, type: !8094, align: 1)
!10813 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10814 = !DILocalVariable(name: "val", scope: !10815, file: !8079, line: 478, type: !7, align: 1)
!10815 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10816 = !DILocalVariable(name: "residual", scope: !10817, file: !8079, line: 475, type: !8094, align: 1)
!10817 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10818 = !DILocalVariable(name: "val", scope: !10819, file: !8079, line: 475, type: !7, align: 1)
!10819 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10820 = !DILocalVariable(name: "residual", scope: !10821, file: !8079, line: 478, type: !8094, align: 1)
!10821 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10822 = !DILocalVariable(name: "val", scope: !10823, file: !8079, line: 478, type: !7, align: 1)
!10823 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10824 = !DILocalVariable(name: "residual", scope: !10825, file: !8079, line: 475, type: !8094, align: 1)
!10825 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10826 = !DILocalVariable(name: "val", scope: !10827, file: !8079, line: 475, type: !7, align: 1)
!10827 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10828 = !DILocalVariable(name: "residual", scope: !10829, file: !8079, line: 478, type: !8094, align: 1)
!10829 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10830 = !DILocalVariable(name: "val", scope: !10831, file: !8079, line: 478, type: !7, align: 1)
!10831 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10832 = !DILocalVariable(name: "residual", scope: !10833, file: !8079, line: 475, type: !8094, align: 1)
!10833 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 47)
!10834 = !DILocalVariable(name: "val", scope: !10835, file: !8079, line: 475, type: !7, align: 1)
!10835 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 475, column: 29)
!10836 = !DILocalVariable(name: "residual", scope: !10837, file: !8079, line: 478, type: !8094, align: 1)
!10837 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 70)
!10838 = !DILocalVariable(name: "val", scope: !10839, file: !8079, line: 478, type: !7, align: 1)
!10839 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 478, column: 25)
!10840 = !DILocalVariable(name: "extra_bits", scope: !10841, file: !8079, line: 481, type: !42, align: 4)
!10841 = distinct !DILexicalBlock(scope: !10703, file: !8079, line: 481, column: 17)
!10842 = !DILocalVariable(name: "residual", scope: !10843, file: !8079, line: 484, type: !8094, align: 1)
!10843 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 484, column: 43)
!10844 = !DILocalVariable(name: "val", scope: !10845, file: !8079, line: 484, type: !7, align: 1)
!10845 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 484, column: 25)
!10846 = !DILocalVariable(name: "residual", scope: !10847, file: !8079, line: 487, type: !8094, align: 1)
!10847 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 487, column: 38)
!10848 = !DILocalVariable(name: "val", scope: !10849, file: !8079, line: 487, type: !7, align: 1)
!10849 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 487, column: 21)
!10850 = !DILocalVariable(name: "residual", scope: !10851, file: !8079, line: 488, type: !8094, align: 1)
!10851 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 488, column: 70)
!10852 = !DILocalVariable(name: "val", scope: !10853, file: !8079, line: 488, type: !7, align: 1)
!10853 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 488, column: 21)
!10854 = !DILocalVariable(name: "residual", scope: !10855, file: !8079, line: 491, type: !8094, align: 1)
!10855 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 491, column: 43)
!10856 = !DILocalVariable(name: "val", scope: !10857, file: !8079, line: 491, type: !7, align: 1)
!10857 = distinct !DILexicalBlock(scope: !10841, file: !8079, line: 491, column: 21)
!10858 = !DILocation(line: 475, column: 47, scope: !10705)
!10859 = !DILocation(line: 475, column: 29, scope: !10707)
!10860 = !DILocation(line: 478, column: 70, scope: !10709)
!10861 = !DILocation(line: 478, column: 25, scope: !10711)
!10862 = !DILocation(line: 475, column: 47, scope: !10713)
!10863 = !DILocation(line: 475, column: 29, scope: !10715)
!10864 = !DILocation(line: 478, column: 70, scope: !10717)
!10865 = !DILocation(line: 478, column: 25, scope: !10719)
!10866 = !DILocation(line: 475, column: 47, scope: !10721)
!10867 = !DILocation(line: 475, column: 29, scope: !10723)
!10868 = !DILocation(line: 478, column: 70, scope: !10725)
!10869 = !DILocation(line: 478, column: 25, scope: !10727)
!10870 = !DILocation(line: 475, column: 47, scope: !10729)
!10871 = !DILocation(line: 475, column: 29, scope: !10731)
!10872 = !DILocation(line: 478, column: 70, scope: !10733)
!10873 = !DILocation(line: 478, column: 25, scope: !10735)
!10874 = !DILocation(line: 475, column: 47, scope: !10737)
!10875 = !DILocation(line: 475, column: 29, scope: !10739)
!10876 = !DILocation(line: 478, column: 70, scope: !10741)
!10877 = !DILocation(line: 478, column: 25, scope: !10743)
!10878 = !DILocation(line: 475, column: 47, scope: !10745)
!10879 = !DILocation(line: 475, column: 29, scope: !10747)
!10880 = !DILocation(line: 478, column: 70, scope: !10749)
!10881 = !DILocation(line: 478, column: 25, scope: !10751)
!10882 = !DILocation(line: 475, column: 47, scope: !10753)
!10883 = !DILocation(line: 475, column: 29, scope: !10755)
!10884 = !DILocation(line: 478, column: 70, scope: !10757)
!10885 = !DILocation(line: 478, column: 25, scope: !10759)
!10886 = !DILocation(line: 475, column: 47, scope: !10761)
!10887 = !DILocation(line: 475, column: 29, scope: !10763)
!10888 = !DILocation(line: 478, column: 70, scope: !10765)
!10889 = !DILocation(line: 478, column: 25, scope: !10767)
!10890 = !DILocation(line: 475, column: 47, scope: !10769)
!10891 = !DILocation(line: 475, column: 29, scope: !10771)
!10892 = !DILocation(line: 478, column: 70, scope: !10773)
!10893 = !DILocation(line: 478, column: 25, scope: !10775)
!10894 = !DILocation(line: 475, column: 47, scope: !10777)
!10895 = !DILocation(line: 475, column: 29, scope: !10779)
!10896 = !DILocation(line: 478, column: 70, scope: !10781)
!10897 = !DILocation(line: 478, column: 25, scope: !10783)
!10898 = !DILocation(line: 475, column: 47, scope: !10785)
!10899 = !DILocation(line: 475, column: 29, scope: !10787)
!10900 = !DILocation(line: 478, column: 70, scope: !10789)
!10901 = !DILocation(line: 478, column: 25, scope: !10791)
!10902 = !DILocation(line: 475, column: 47, scope: !10793)
!10903 = !DILocation(line: 475, column: 29, scope: !10795)
!10904 = !DILocation(line: 478, column: 70, scope: !10797)
!10905 = !DILocation(line: 478, column: 25, scope: !10799)
!10906 = !DILocation(line: 475, column: 47, scope: !10801)
!10907 = !DILocation(line: 475, column: 29, scope: !10803)
!10908 = !DILocation(line: 478, column: 70, scope: !10805)
!10909 = !DILocation(line: 478, column: 25, scope: !10807)
!10910 = !DILocation(line: 475, column: 47, scope: !10809)
!10911 = !DILocation(line: 475, column: 29, scope: !10811)
!10912 = !DILocation(line: 478, column: 70, scope: !10813)
!10913 = !DILocation(line: 478, column: 25, scope: !10815)
!10914 = !DILocation(line: 475, column: 47, scope: !10817)
!10915 = !DILocation(line: 475, column: 29, scope: !10819)
!10916 = !DILocation(line: 478, column: 70, scope: !10821)
!10917 = !DILocation(line: 478, column: 25, scope: !10823)
!10918 = !DILocation(line: 475, column: 47, scope: !10825)
!10919 = !DILocation(line: 475, column: 29, scope: !10827)
!10920 = !DILocation(line: 478, column: 70, scope: !10829)
!10921 = !DILocation(line: 478, column: 25, scope: !10831)
!10922 = !DILocation(line: 475, column: 47, scope: !10833)
!10923 = !DILocation(line: 475, column: 29, scope: !10835)
!10924 = !DILocation(line: 478, column: 70, scope: !10837)
!10925 = !DILocation(line: 478, column: 25, scope: !10839)
!10926 = !DILocation(line: 484, column: 43, scope: !10843)
!10927 = !DILocation(line: 484, column: 25, scope: !10845)
!10928 = !DILocation(line: 487, column: 38, scope: !10847)
!10929 = !DILocation(line: 487, column: 21, scope: !10849)
!10930 = !DILocation(line: 488, column: 70, scope: !10851)
!10931 = !DILocation(line: 488, column: 21, scope: !10853)
!10932 = !DILocation(line: 491, column: 43, scope: !10855)
!10933 = !DILocation(line: 491, column: 21, scope: !10857)
!10934 = !DILocation(line: 434, column: 20, scope: !10690)
!10935 = !DILocation(line: 434, column: 27, scope: !10690)
!10936 = !DILocation(line: 471, column: 21, scope: !10703)
!10937 = !DILocation(line: 481, column: 21, scope: !10841)
!10938 = !DILocation(line: 471, column: 33, scope: !10690)
!10939 = !DILocation(line: 473, column: 46, scope: !10703)
!10940 = !DILocation(line: 474, column: 29, scope: !10703)
!10941 = !DILocation(line: 474, column: 28, scope: !10703)
!10942 = !DILocation(line: 477, column: 25, scope: !10703)
!10943 = !DILocation(line: 478, column: 25, scope: !10703)
!10944 = !DILocation(line: 475, column: 29, scope: !10703)
!10945 = !DILocation(line: 475, column: 29, scope: !10705)
!10946 = !DILocation(line: 494, column: 14, scope: !10690)
!10947 = !DILocation(line: 478, column: 25, scope: !10709)
!10948 = !DILocation(line: 475, column: 29, scope: !10713)
!10949 = !DILocation(line: 478, column: 25, scope: !10717)
!10950 = !DILocation(line: 475, column: 29, scope: !10721)
!10951 = !DILocation(line: 478, column: 25, scope: !10725)
!10952 = !DILocation(line: 475, column: 29, scope: !10729)
!10953 = !DILocation(line: 478, column: 25, scope: !10733)
!10954 = !DILocation(line: 475, column: 29, scope: !10737)
!10955 = !DILocation(line: 478, column: 25, scope: !10741)
!10956 = !DILocation(line: 475, column: 29, scope: !10745)
!10957 = !DILocation(line: 478, column: 25, scope: !10749)
!10958 = !DILocation(line: 475, column: 29, scope: !10753)
!10959 = !DILocation(line: 478, column: 25, scope: !10757)
!10960 = !DILocation(line: 475, column: 29, scope: !10761)
!10961 = !DILocation(line: 478, column: 25, scope: !10765)
!10962 = !DILocation(line: 475, column: 29, scope: !10769)
!10963 = !DILocation(line: 478, column: 25, scope: !10773)
!10964 = !DILocation(line: 475, column: 29, scope: !10777)
!10965 = !DILocation(line: 478, column: 25, scope: !10781)
!10966 = !DILocation(line: 475, column: 29, scope: !10785)
!10967 = !DILocation(line: 478, column: 25, scope: !10789)
!10968 = !DILocation(line: 475, column: 29, scope: !10793)
!10969 = !DILocation(line: 478, column: 25, scope: !10797)
!10970 = !DILocation(line: 475, column: 29, scope: !10801)
!10971 = !DILocation(line: 478, column: 25, scope: !10805)
!10972 = !DILocation(line: 475, column: 29, scope: !10809)
!10973 = !DILocation(line: 478, column: 25, scope: !10813)
!10974 = !DILocation(line: 475, column: 29, scope: !10817)
!10975 = !DILocation(line: 478, column: 25, scope: !10821)
!10976 = !DILocation(line: 475, column: 29, scope: !10825)
!10977 = !DILocation(line: 478, column: 25, scope: !10829)
!10978 = !DILocation(line: 481, column: 34, scope: !10703)
!10979 = !DILocation(line: 481, column: 47, scope: !10703)
!10980 = !DILocation(line: 481, column: 46, scope: !10703)
!10981 = !DILocation(line: 482, column: 20, scope: !10841)
!10982 = !DILocation(line: 475, column: 29, scope: !10833)
!10983 = !DILocation(line: 478, column: 25, scope: !10837)
!10984 = !DILocation(line: 490, column: 20, scope: !10841)
!10985 = !DILocation(line: 483, column: 25, scope: !10841)
!10986 = !DILocation(line: 483, column: 24, scope: !10841)
!10987 = !DILocation(line: 486, column: 21, scope: !10841)
!10988 = !DILocation(line: 487, column: 21, scope: !10841)
!10989 = !DILocation(line: 484, column: 25, scope: !10841)
!10990 = !DILocation(line: 484, column: 25, scope: !10843)
!10991 = !DILocation(line: 488, column: 21, scope: !10841)
!10992 = !DILocation(line: 487, column: 21, scope: !10847)
!10993 = !DILocation(line: 488, column: 21, scope: !10851)
!10994 = !DILocation(line: 493, column: 17, scope: !10841)
!10995 = !DILocation(line: 491, column: 21, scope: !10841)
!10996 = !DILocation(line: 491, column: 21, scope: !10855)
!10997 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h24f0544f2ceff842E", scope: !10998, file: !8079, line: 497, type: !10693, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !10999)
!10998 = !DINamespace(name: "{impl#11}", scope: !10692)
!10999 = !{!11000, !11001}
!11000 = !DILocalVariable(name: "self", arg: 1, scope: !10997, file: !8079, line: 497, type: !10695)
!11001 = !DILocalVariable(name: "f", arg: 2, scope: !10997, file: !8079, line: 497, type: !210)
!11002 = !DILocation(line: 497, column: 20, scope: !10997)
!11003 = !DILocation(line: 497, column: 27, scope: !10997)
!11004 = !DILocation(line: 498, column: 17, scope: !10997)
!11005 = !DILocation(line: 499, column: 14, scope: !10997)
!11006 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h0c10ce6c0efde479E", scope: !11007, file: !8079, line: 502, type: !10693, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11008)
!11007 = !DINamespace(name: "{impl#12}", scope: !10692)
!11008 = !{!11009, !11010}
!11009 = !DILocalVariable(name: "self", arg: 1, scope: !11006, file: !8079, line: 502, type: !10695)
!11010 = !DILocalVariable(name: "f", arg: 2, scope: !11006, file: !8079, line: 502, type: !210)
!11011 = !DILocation(line: 502, column: 20, scope: !11006)
!11012 = !DILocation(line: 502, column: 27, scope: !11006)
!11013 = !DILocation(line: 503, column: 17, scope: !11006)
!11014 = !DILocation(line: 504, column: 14, scope: !11006)
!11015 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8261a506db71415fE", scope: !11016, file: !8079, line: 507, type: !10693, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11017)
!11016 = !DINamespace(name: "{impl#13}", scope: !10692)
!11017 = !{!11018, !11019}
!11018 = !DILocalVariable(name: "self", arg: 1, scope: !11015, file: !8079, line: 507, type: !10695)
!11019 = !DILocalVariable(name: "f", arg: 2, scope: !11015, file: !8079, line: 507, type: !210)
!11020 = !DILocation(line: 507, column: 20, scope: !11015)
!11021 = !DILocation(line: 507, column: 27, scope: !11015)
!11022 = !DILocation(line: 508, column: 17, scope: !11015)
!11023 = !DILocation(line: 509, column: 14, scope: !11015)
!11024 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h20d3e9940f68f299E", scope: !11025, file: !8079, line: 512, type: !10693, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11026)
!11025 = !DINamespace(name: "{impl#14}", scope: !10692)
!11026 = !{!11027, !11028}
!11027 = !DILocalVariable(name: "self", arg: 1, scope: !11024, file: !8079, line: 512, type: !10695)
!11028 = !DILocalVariable(name: "f", arg: 2, scope: !11024, file: !8079, line: 512, type: !210)
!11029 = !DILocation(line: 512, column: 20, scope: !11024)
!11030 = !DILocation(line: 512, column: 27, scope: !11024)
!11031 = !DILocation(line: 513, column: 17, scope: !11024)
!11032 = !DILocation(line: 514, column: 14, scope: !11024)
!11033 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h96d4a078a3e2f1b3E", scope: !10696, file: !8079, line: 532, type: !11034, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!11034 = !DISubroutineType(types: !11035)
!11035 = !{!10696}
!11036 = !DILocation(line: 533, column: 17, scope: !11033)
!11037 = !DILocation(line: 541, column: 14, scope: !11033)
!11038 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17h779334a61ca1439cE", scope: !10696, file: !8079, line: 545, type: !11039, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11041)
!11039 = !DISubroutineType(types: !11040)
!11040 = !{!42, !10695}
!11041 = !{!11042}
!11042 = !DILocalVariable(name: "self", arg: 1, scope: !11038, file: !8079, line: 545, type: !10695)
!11043 = !DILocation(line: 545, column: 31, scope: !11038)
!11044 = !DILocation(line: 546, column: 17, scope: !11038)
!11045 = !DILocation(line: 547, column: 14, scope: !11038)
!11046 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h49fc5c562550f9acE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11051)
!11047 = !DINamespace(name: "{impl#0}", scope: !11048)
!11048 = !DINamespace(name: "fmt", scope: !10691)
!11049 = !DISubroutineType(types: !11050)
!11050 = !{!310, !10695}
!11051 = !{!11052}
!11052 = !DILocalVariable(name: "self", arg: 1, scope: !11053, file: !11054, line: 8, type: !10695)
!11053 = !DILexicalBlockFile(scope: !11046, file: !11054, discriminator: 0)
!11054 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11055 = !DILocation(line: 8, column: 1, scope: !11053)
!11056 = !DILocation(line: 875, column: 11, scope: !11046)
!11057 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hddd2d86319a9b83aE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11058)
!11058 = !{!11059}
!11059 = !DILocalVariable(name: "self", arg: 1, scope: !11060, file: !11054, line: 8, type: !10695)
!11060 = !DILexicalBlockFile(scope: !11057, file: !11054, discriminator: 0)
!11061 = !DILocation(line: 8, column: 1, scope: !11060)
!11062 = !DILocation(line: 875, column: 11, scope: !11057)
!11063 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h2bb152ac9c7505dfE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11064)
!11064 = !{!11065}
!11065 = !DILocalVariable(name: "self", arg: 1, scope: !11066, file: !11054, line: 8, type: !10695)
!11066 = !DILexicalBlockFile(scope: !11063, file: !11054, discriminator: 0)
!11067 = !DILocation(line: 8, column: 1, scope: !11066)
!11068 = !DILocation(line: 875, column: 11, scope: !11063)
!11069 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17hdf9a85431a4621daE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11070)
!11070 = !{!11071}
!11071 = !DILocalVariable(name: "self", arg: 1, scope: !11072, file: !11054, line: 8, type: !10695)
!11072 = !DILexicalBlockFile(scope: !11069, file: !11054, discriminator: 0)
!11073 = !DILocation(line: 8, column: 1, scope: !11072)
!11074 = !DILocation(line: 875, column: 11, scope: !11069)
!11075 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h07da7af11d8a352eE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11076)
!11076 = !{!11077}
!11077 = !DILocalVariable(name: "self", arg: 1, scope: !11078, file: !11054, line: 8, type: !10695)
!11078 = !DILexicalBlockFile(scope: !11075, file: !11054, discriminator: 0)
!11079 = !DILocation(line: 8, column: 1, scope: !11078)
!11080 = !DILocation(line: 875, column: 11, scope: !11075)
!11081 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hb1cde294f90d831aE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11082)
!11082 = !{!11083}
!11083 = !DILocalVariable(name: "self", arg: 1, scope: !11084, file: !11054, line: 8, type: !10695)
!11084 = !DILexicalBlockFile(scope: !11081, file: !11054, discriminator: 0)
!11085 = !DILocation(line: 8, column: 1, scope: !11084)
!11086 = !DILocation(line: 875, column: 11, scope: !11081)
!11087 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17ha63b234456f3778aE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11088)
!11088 = !{!11089}
!11089 = !DILocalVariable(name: "self", arg: 1, scope: !11090, file: !11054, line: 8, type: !10695)
!11090 = !DILexicalBlockFile(scope: !11087, file: !11054, discriminator: 0)
!11091 = !DILocation(line: 8, column: 1, scope: !11090)
!11092 = !DILocation(line: 875, column: 11, scope: !11087)
!11093 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hd531e0acbf1b37beE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11094)
!11094 = !{!11095}
!11095 = !DILocalVariable(name: "self", arg: 1, scope: !11096, file: !11054, line: 8, type: !10695)
!11096 = !DILexicalBlockFile(scope: !11093, file: !11054, discriminator: 0)
!11097 = !DILocation(line: 8, column: 1, scope: !11096)
!11098 = !DILocation(line: 875, column: 11, scope: !11093)
!11099 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17h2d2ebe7e93c44242E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11100)
!11100 = !{!11101}
!11101 = !DILocalVariable(name: "self", arg: 1, scope: !11102, file: !11054, line: 8, type: !10695)
!11102 = !DILexicalBlockFile(scope: !11099, file: !11054, discriminator: 0)
!11103 = !DILocation(line: 8, column: 1, scope: !11102)
!11104 = !DILocation(line: 875, column: 11, scope: !11099)
!11105 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h5eab5e3546c4c210E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11106)
!11106 = !{!11107}
!11107 = !DILocalVariable(name: "self", arg: 1, scope: !11108, file: !11054, line: 8, type: !10695)
!11108 = !DILexicalBlockFile(scope: !11105, file: !11054, discriminator: 0)
!11109 = !DILocation(line: 8, column: 1, scope: !11108)
!11110 = !DILocation(line: 875, column: 11, scope: !11105)
!11111 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h2085840bae61f18dE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11112)
!11112 = !{!11113}
!11113 = !DILocalVariable(name: "self", arg: 1, scope: !11114, file: !11054, line: 8, type: !10695)
!11114 = !DILexicalBlockFile(scope: !11111, file: !11054, discriminator: 0)
!11115 = !DILocation(line: 8, column: 1, scope: !11114)
!11116 = !DILocation(line: 875, column: 11, scope: !11111)
!11117 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h91d670e9d57ce729E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11118)
!11118 = !{!11119}
!11119 = !DILocalVariable(name: "self", arg: 1, scope: !11120, file: !11054, line: 8, type: !10695)
!11120 = !DILexicalBlockFile(scope: !11117, file: !11054, discriminator: 0)
!11121 = !DILocation(line: 8, column: 1, scope: !11120)
!11122 = !DILocation(line: 875, column: 11, scope: !11117)
!11123 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h00d6243899add5f6E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11124)
!11124 = !{!11125}
!11125 = !DILocalVariable(name: "self", arg: 1, scope: !11126, file: !11054, line: 8, type: !10695)
!11126 = !DILexicalBlockFile(scope: !11123, file: !11054, discriminator: 0)
!11127 = !DILocation(line: 8, column: 1, scope: !11126)
!11128 = !DILocation(line: 875, column: 11, scope: !11123)
!11129 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h7ae7d7d3bfed44b7E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11130)
!11130 = !{!11131}
!11131 = !DILocalVariable(name: "self", arg: 1, scope: !11132, file: !11054, line: 8, type: !10695)
!11132 = !DILexicalBlockFile(scope: !11129, file: !11054, discriminator: 0)
!11133 = !DILocation(line: 8, column: 1, scope: !11132)
!11134 = !DILocation(line: 875, column: 11, scope: !11129)
!11135 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h13b8373dbfd4ea1eE", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11136)
!11136 = !{!11137}
!11137 = !DILocalVariable(name: "self", arg: 1, scope: !11138, file: !11054, line: 8, type: !10695)
!11138 = !DILexicalBlockFile(scope: !11135, file: !11054, discriminator: 0)
!11139 = !DILocation(line: 8, column: 1, scope: !11138)
!11140 = !DILocation(line: 875, column: 11, scope: !11135)
!11141 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hc8cf371902a78098E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11142)
!11142 = !{!11143}
!11143 = !DILocalVariable(name: "self", arg: 1, scope: !11144, file: !11054, line: 8, type: !10695)
!11144 = !DILexicalBlockFile(scope: !11141, file: !11054, discriminator: 0)
!11145 = !DILocation(line: 8, column: 1, scope: !11144)
!11146 = !DILocation(line: 875, column: 11, scope: !11141)
!11147 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h26ff146ab0b680d3E", scope: !11047, file: !8079, line: 460, type: !11049, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11148)
!11148 = !{!11149}
!11149 = !DILocalVariable(name: "self", arg: 1, scope: !11150, file: !11054, line: 8, type: !10695)
!11150 = !DILexicalBlockFile(scope: !11147, file: !11054, discriminator: 0)
!11151 = !DILocation(line: 8, column: 1, scope: !11150)
!11152 = !DILocation(line: 875, column: 11, scope: !11147)
!11153 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h7454327d2914be68E", scope: !11154, file: !8079, line: 434, type: !11156, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11162)
!11154 = !DINamespace(name: "{impl#9}", scope: !11155)
!11155 = !DINamespace(name: "rflags", scope: !783)
!11156 = !DISubroutineType(types: !11157)
!11157 = !{!192, !11158, !210}
!11158 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11159, size: 64, align: 64, dwarfAddressSpace: 0)
!11159 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11155, file: !2, size: 64, align: 64, elements: !11160, templateParams: !19, identifier: "442c575dc014c4ea284f21da2127ee7a")
!11160 = !{!11161}
!11161 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11159, file: !2, baseType: !18, size: 64, align: 64)
!11162 = !{!11163, !11164, !11165, !11167, !11169, !11171, !11173, !11175, !11177, !11179, !11181, !11183, !11185, !11187, !11189, !11191, !11193, !11195, !11197, !11199, !11201, !11203, !11205, !11207, !11209, !11211, !11213, !11215, !11217, !11219, !11221, !11223, !11225, !11227, !11229, !11231, !11233, !11235, !11237, !11239, !11241, !11243, !11245, !11247, !11249, !11251, !11253, !11255, !11257, !11259, !11261, !11263, !11265, !11267, !11269, !11271, !11273, !11275, !11277, !11279, !11281, !11283, !11285, !11287, !11289, !11291, !11293, !11295, !11297, !11299, !11301, !11303, !11305, !11307, !11309, !11311, !11313, !11315, !11317, !11319, !11321, !11323, !11325, !11327}
!11163 = !DILocalVariable(name: "self", arg: 1, scope: !11153, file: !8079, line: 434, type: !11158)
!11164 = !DILocalVariable(name: "f", arg: 2, scope: !11153, file: !8079, line: 434, type: !210)
!11165 = !DILocalVariable(name: "first", scope: !11166, file: !8079, line: 471, type: !310, align: 1)
!11166 = distinct !DILexicalBlock(scope: !11153, file: !8079, line: 471, column: 17)
!11167 = !DILocalVariable(name: "residual", scope: !11168, file: !8079, line: 475, type: !8094, align: 1)
!11168 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11169 = !DILocalVariable(name: "val", scope: !11170, file: !8079, line: 475, type: !7, align: 1)
!11170 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11171 = !DILocalVariable(name: "residual", scope: !11172, file: !8079, line: 478, type: !8094, align: 1)
!11172 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11173 = !DILocalVariable(name: "val", scope: !11174, file: !8079, line: 478, type: !7, align: 1)
!11174 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11175 = !DILocalVariable(name: "residual", scope: !11176, file: !8079, line: 475, type: !8094, align: 1)
!11176 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11177 = !DILocalVariable(name: "val", scope: !11178, file: !8079, line: 475, type: !7, align: 1)
!11178 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11179 = !DILocalVariable(name: "residual", scope: !11180, file: !8079, line: 478, type: !8094, align: 1)
!11180 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11181 = !DILocalVariable(name: "val", scope: !11182, file: !8079, line: 478, type: !7, align: 1)
!11182 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11183 = !DILocalVariable(name: "residual", scope: !11184, file: !8079, line: 475, type: !8094, align: 1)
!11184 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11185 = !DILocalVariable(name: "val", scope: !11186, file: !8079, line: 475, type: !7, align: 1)
!11186 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11187 = !DILocalVariable(name: "residual", scope: !11188, file: !8079, line: 478, type: !8094, align: 1)
!11188 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11189 = !DILocalVariable(name: "val", scope: !11190, file: !8079, line: 478, type: !7, align: 1)
!11190 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11191 = !DILocalVariable(name: "residual", scope: !11192, file: !8079, line: 475, type: !8094, align: 1)
!11192 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11193 = !DILocalVariable(name: "val", scope: !11194, file: !8079, line: 475, type: !7, align: 1)
!11194 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11195 = !DILocalVariable(name: "residual", scope: !11196, file: !8079, line: 478, type: !8094, align: 1)
!11196 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11197 = !DILocalVariable(name: "val", scope: !11198, file: !8079, line: 478, type: !7, align: 1)
!11198 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11199 = !DILocalVariable(name: "residual", scope: !11200, file: !8079, line: 475, type: !8094, align: 1)
!11200 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11201 = !DILocalVariable(name: "val", scope: !11202, file: !8079, line: 475, type: !7, align: 1)
!11202 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11203 = !DILocalVariable(name: "residual", scope: !11204, file: !8079, line: 478, type: !8094, align: 1)
!11204 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11205 = !DILocalVariable(name: "val", scope: !11206, file: !8079, line: 478, type: !7, align: 1)
!11206 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11207 = !DILocalVariable(name: "residual", scope: !11208, file: !8079, line: 475, type: !8094, align: 1)
!11208 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11209 = !DILocalVariable(name: "val", scope: !11210, file: !8079, line: 475, type: !7, align: 1)
!11210 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11211 = !DILocalVariable(name: "residual", scope: !11212, file: !8079, line: 478, type: !8094, align: 1)
!11212 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11213 = !DILocalVariable(name: "val", scope: !11214, file: !8079, line: 478, type: !7, align: 1)
!11214 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11215 = !DILocalVariable(name: "residual", scope: !11216, file: !8079, line: 475, type: !8094, align: 1)
!11216 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11217 = !DILocalVariable(name: "val", scope: !11218, file: !8079, line: 475, type: !7, align: 1)
!11218 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11219 = !DILocalVariable(name: "residual", scope: !11220, file: !8079, line: 478, type: !8094, align: 1)
!11220 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11221 = !DILocalVariable(name: "val", scope: !11222, file: !8079, line: 478, type: !7, align: 1)
!11222 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11223 = !DILocalVariable(name: "residual", scope: !11224, file: !8079, line: 475, type: !8094, align: 1)
!11224 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11225 = !DILocalVariable(name: "val", scope: !11226, file: !8079, line: 475, type: !7, align: 1)
!11226 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11227 = !DILocalVariable(name: "residual", scope: !11228, file: !8079, line: 478, type: !8094, align: 1)
!11228 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11229 = !DILocalVariable(name: "val", scope: !11230, file: !8079, line: 478, type: !7, align: 1)
!11230 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11231 = !DILocalVariable(name: "residual", scope: !11232, file: !8079, line: 475, type: !8094, align: 1)
!11232 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11233 = !DILocalVariable(name: "val", scope: !11234, file: !8079, line: 475, type: !7, align: 1)
!11234 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11235 = !DILocalVariable(name: "residual", scope: !11236, file: !8079, line: 478, type: !8094, align: 1)
!11236 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11237 = !DILocalVariable(name: "val", scope: !11238, file: !8079, line: 478, type: !7, align: 1)
!11238 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11239 = !DILocalVariable(name: "residual", scope: !11240, file: !8079, line: 475, type: !8094, align: 1)
!11240 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11241 = !DILocalVariable(name: "val", scope: !11242, file: !8079, line: 475, type: !7, align: 1)
!11242 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11243 = !DILocalVariable(name: "residual", scope: !11244, file: !8079, line: 478, type: !8094, align: 1)
!11244 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11245 = !DILocalVariable(name: "val", scope: !11246, file: !8079, line: 478, type: !7, align: 1)
!11246 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11247 = !DILocalVariable(name: "residual", scope: !11248, file: !8079, line: 475, type: !8094, align: 1)
!11248 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11249 = !DILocalVariable(name: "val", scope: !11250, file: !8079, line: 475, type: !7, align: 1)
!11250 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11251 = !DILocalVariable(name: "residual", scope: !11252, file: !8079, line: 478, type: !8094, align: 1)
!11252 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11253 = !DILocalVariable(name: "val", scope: !11254, file: !8079, line: 478, type: !7, align: 1)
!11254 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11255 = !DILocalVariable(name: "residual", scope: !11256, file: !8079, line: 475, type: !8094, align: 1)
!11256 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11257 = !DILocalVariable(name: "val", scope: !11258, file: !8079, line: 475, type: !7, align: 1)
!11258 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11259 = !DILocalVariable(name: "residual", scope: !11260, file: !8079, line: 478, type: !8094, align: 1)
!11260 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11261 = !DILocalVariable(name: "val", scope: !11262, file: !8079, line: 478, type: !7, align: 1)
!11262 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11263 = !DILocalVariable(name: "residual", scope: !11264, file: !8079, line: 475, type: !8094, align: 1)
!11264 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11265 = !DILocalVariable(name: "val", scope: !11266, file: !8079, line: 475, type: !7, align: 1)
!11266 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11267 = !DILocalVariable(name: "residual", scope: !11268, file: !8079, line: 478, type: !8094, align: 1)
!11268 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11269 = !DILocalVariable(name: "val", scope: !11270, file: !8079, line: 478, type: !7, align: 1)
!11270 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11271 = !DILocalVariable(name: "residual", scope: !11272, file: !8079, line: 475, type: !8094, align: 1)
!11272 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11273 = !DILocalVariable(name: "val", scope: !11274, file: !8079, line: 475, type: !7, align: 1)
!11274 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11275 = !DILocalVariable(name: "residual", scope: !11276, file: !8079, line: 478, type: !8094, align: 1)
!11276 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11277 = !DILocalVariable(name: "val", scope: !11278, file: !8079, line: 478, type: !7, align: 1)
!11278 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11279 = !DILocalVariable(name: "residual", scope: !11280, file: !8079, line: 475, type: !8094, align: 1)
!11280 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11281 = !DILocalVariable(name: "val", scope: !11282, file: !8079, line: 475, type: !7, align: 1)
!11282 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11283 = !DILocalVariable(name: "residual", scope: !11284, file: !8079, line: 478, type: !8094, align: 1)
!11284 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11285 = !DILocalVariable(name: "val", scope: !11286, file: !8079, line: 478, type: !7, align: 1)
!11286 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11287 = !DILocalVariable(name: "residual", scope: !11288, file: !8079, line: 475, type: !8094, align: 1)
!11288 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11289 = !DILocalVariable(name: "val", scope: !11290, file: !8079, line: 475, type: !7, align: 1)
!11290 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11291 = !DILocalVariable(name: "residual", scope: !11292, file: !8079, line: 478, type: !8094, align: 1)
!11292 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11293 = !DILocalVariable(name: "val", scope: !11294, file: !8079, line: 478, type: !7, align: 1)
!11294 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11295 = !DILocalVariable(name: "residual", scope: !11296, file: !8079, line: 475, type: !8094, align: 1)
!11296 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11297 = !DILocalVariable(name: "val", scope: !11298, file: !8079, line: 475, type: !7, align: 1)
!11298 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11299 = !DILocalVariable(name: "residual", scope: !11300, file: !8079, line: 478, type: !8094, align: 1)
!11300 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11301 = !DILocalVariable(name: "val", scope: !11302, file: !8079, line: 478, type: !7, align: 1)
!11302 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11303 = !DILocalVariable(name: "residual", scope: !11304, file: !8079, line: 475, type: !8094, align: 1)
!11304 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 47)
!11305 = !DILocalVariable(name: "val", scope: !11306, file: !8079, line: 475, type: !7, align: 1)
!11306 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 475, column: 29)
!11307 = !DILocalVariable(name: "residual", scope: !11308, file: !8079, line: 478, type: !8094, align: 1)
!11308 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 70)
!11309 = !DILocalVariable(name: "val", scope: !11310, file: !8079, line: 478, type: !7, align: 1)
!11310 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 478, column: 25)
!11311 = !DILocalVariable(name: "extra_bits", scope: !11312, file: !8079, line: 481, type: !18, align: 8)
!11312 = distinct !DILexicalBlock(scope: !11166, file: !8079, line: 481, column: 17)
!11313 = !DILocalVariable(name: "residual", scope: !11314, file: !8079, line: 484, type: !8094, align: 1)
!11314 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 484, column: 43)
!11315 = !DILocalVariable(name: "val", scope: !11316, file: !8079, line: 484, type: !7, align: 1)
!11316 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 484, column: 25)
!11317 = !DILocalVariable(name: "residual", scope: !11318, file: !8079, line: 487, type: !8094, align: 1)
!11318 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 487, column: 38)
!11319 = !DILocalVariable(name: "val", scope: !11320, file: !8079, line: 487, type: !7, align: 1)
!11320 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 487, column: 21)
!11321 = !DILocalVariable(name: "residual", scope: !11322, file: !8079, line: 488, type: !8094, align: 1)
!11322 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 488, column: 70)
!11323 = !DILocalVariable(name: "val", scope: !11324, file: !8079, line: 488, type: !7, align: 1)
!11324 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 488, column: 21)
!11325 = !DILocalVariable(name: "residual", scope: !11326, file: !8079, line: 491, type: !8094, align: 1)
!11326 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 491, column: 43)
!11327 = !DILocalVariable(name: "val", scope: !11328, file: !8079, line: 491, type: !7, align: 1)
!11328 = distinct !DILexicalBlock(scope: !11312, file: !8079, line: 491, column: 21)
!11329 = !DILocation(line: 475, column: 47, scope: !11168)
!11330 = !DILocation(line: 475, column: 29, scope: !11170)
!11331 = !DILocation(line: 478, column: 70, scope: !11172)
!11332 = !DILocation(line: 478, column: 25, scope: !11174)
!11333 = !DILocation(line: 475, column: 47, scope: !11176)
!11334 = !DILocation(line: 475, column: 29, scope: !11178)
!11335 = !DILocation(line: 478, column: 70, scope: !11180)
!11336 = !DILocation(line: 478, column: 25, scope: !11182)
!11337 = !DILocation(line: 475, column: 47, scope: !11184)
!11338 = !DILocation(line: 475, column: 29, scope: !11186)
!11339 = !DILocation(line: 478, column: 70, scope: !11188)
!11340 = !DILocation(line: 478, column: 25, scope: !11190)
!11341 = !DILocation(line: 475, column: 47, scope: !11192)
!11342 = !DILocation(line: 475, column: 29, scope: !11194)
!11343 = !DILocation(line: 478, column: 70, scope: !11196)
!11344 = !DILocation(line: 478, column: 25, scope: !11198)
!11345 = !DILocation(line: 475, column: 47, scope: !11200)
!11346 = !DILocation(line: 475, column: 29, scope: !11202)
!11347 = !DILocation(line: 478, column: 70, scope: !11204)
!11348 = !DILocation(line: 478, column: 25, scope: !11206)
!11349 = !DILocation(line: 475, column: 47, scope: !11208)
!11350 = !DILocation(line: 475, column: 29, scope: !11210)
!11351 = !DILocation(line: 478, column: 70, scope: !11212)
!11352 = !DILocation(line: 478, column: 25, scope: !11214)
!11353 = !DILocation(line: 475, column: 47, scope: !11216)
!11354 = !DILocation(line: 475, column: 29, scope: !11218)
!11355 = !DILocation(line: 478, column: 70, scope: !11220)
!11356 = !DILocation(line: 478, column: 25, scope: !11222)
!11357 = !DILocation(line: 475, column: 47, scope: !11224)
!11358 = !DILocation(line: 475, column: 29, scope: !11226)
!11359 = !DILocation(line: 478, column: 70, scope: !11228)
!11360 = !DILocation(line: 478, column: 25, scope: !11230)
!11361 = !DILocation(line: 475, column: 47, scope: !11232)
!11362 = !DILocation(line: 475, column: 29, scope: !11234)
!11363 = !DILocation(line: 478, column: 70, scope: !11236)
!11364 = !DILocation(line: 478, column: 25, scope: !11238)
!11365 = !DILocation(line: 475, column: 47, scope: !11240)
!11366 = !DILocation(line: 475, column: 29, scope: !11242)
!11367 = !DILocation(line: 478, column: 70, scope: !11244)
!11368 = !DILocation(line: 478, column: 25, scope: !11246)
!11369 = !DILocation(line: 475, column: 47, scope: !11248)
!11370 = !DILocation(line: 475, column: 29, scope: !11250)
!11371 = !DILocation(line: 478, column: 70, scope: !11252)
!11372 = !DILocation(line: 478, column: 25, scope: !11254)
!11373 = !DILocation(line: 475, column: 47, scope: !11256)
!11374 = !DILocation(line: 475, column: 29, scope: !11258)
!11375 = !DILocation(line: 478, column: 70, scope: !11260)
!11376 = !DILocation(line: 478, column: 25, scope: !11262)
!11377 = !DILocation(line: 475, column: 47, scope: !11264)
!11378 = !DILocation(line: 475, column: 29, scope: !11266)
!11379 = !DILocation(line: 478, column: 70, scope: !11268)
!11380 = !DILocation(line: 478, column: 25, scope: !11270)
!11381 = !DILocation(line: 475, column: 47, scope: !11272)
!11382 = !DILocation(line: 475, column: 29, scope: !11274)
!11383 = !DILocation(line: 478, column: 70, scope: !11276)
!11384 = !DILocation(line: 478, column: 25, scope: !11278)
!11385 = !DILocation(line: 475, column: 47, scope: !11280)
!11386 = !DILocation(line: 475, column: 29, scope: !11282)
!11387 = !DILocation(line: 478, column: 70, scope: !11284)
!11388 = !DILocation(line: 478, column: 25, scope: !11286)
!11389 = !DILocation(line: 475, column: 47, scope: !11288)
!11390 = !DILocation(line: 475, column: 29, scope: !11290)
!11391 = !DILocation(line: 478, column: 70, scope: !11292)
!11392 = !DILocation(line: 478, column: 25, scope: !11294)
!11393 = !DILocation(line: 475, column: 47, scope: !11296)
!11394 = !DILocation(line: 475, column: 29, scope: !11298)
!11395 = !DILocation(line: 478, column: 70, scope: !11300)
!11396 = !DILocation(line: 478, column: 25, scope: !11302)
!11397 = !DILocation(line: 475, column: 47, scope: !11304)
!11398 = !DILocation(line: 475, column: 29, scope: !11306)
!11399 = !DILocation(line: 478, column: 70, scope: !11308)
!11400 = !DILocation(line: 478, column: 25, scope: !11310)
!11401 = !DILocation(line: 484, column: 43, scope: !11314)
!11402 = !DILocation(line: 484, column: 25, scope: !11316)
!11403 = !DILocation(line: 487, column: 38, scope: !11318)
!11404 = !DILocation(line: 487, column: 21, scope: !11320)
!11405 = !DILocation(line: 488, column: 70, scope: !11322)
!11406 = !DILocation(line: 488, column: 21, scope: !11324)
!11407 = !DILocation(line: 491, column: 43, scope: !11326)
!11408 = !DILocation(line: 491, column: 21, scope: !11328)
!11409 = !DILocation(line: 434, column: 20, scope: !11153)
!11410 = !DILocation(line: 434, column: 27, scope: !11153)
!11411 = !DILocation(line: 471, column: 21, scope: !11166)
!11412 = !DILocation(line: 481, column: 21, scope: !11312)
!11413 = !DILocation(line: 471, column: 33, scope: !11153)
!11414 = !DILocation(line: 473, column: 46, scope: !11166)
!11415 = !DILocation(line: 474, column: 29, scope: !11166)
!11416 = !DILocation(line: 474, column: 28, scope: !11166)
!11417 = !DILocation(line: 477, column: 25, scope: !11166)
!11418 = !DILocation(line: 478, column: 25, scope: !11166)
!11419 = !DILocation(line: 475, column: 29, scope: !11166)
!11420 = !DILocation(line: 475, column: 29, scope: !11168)
!11421 = !DILocation(line: 494, column: 14, scope: !11153)
!11422 = !DILocation(line: 478, column: 25, scope: !11172)
!11423 = !DILocation(line: 475, column: 29, scope: !11176)
!11424 = !DILocation(line: 478, column: 25, scope: !11180)
!11425 = !DILocation(line: 475, column: 29, scope: !11184)
!11426 = !DILocation(line: 478, column: 25, scope: !11188)
!11427 = !DILocation(line: 475, column: 29, scope: !11192)
!11428 = !DILocation(line: 478, column: 25, scope: !11196)
!11429 = !DILocation(line: 475, column: 29, scope: !11200)
!11430 = !DILocation(line: 478, column: 25, scope: !11204)
!11431 = !DILocation(line: 475, column: 29, scope: !11208)
!11432 = !DILocation(line: 478, column: 25, scope: !11212)
!11433 = !DILocation(line: 475, column: 29, scope: !11216)
!11434 = !DILocation(line: 478, column: 25, scope: !11220)
!11435 = !DILocation(line: 475, column: 29, scope: !11224)
!11436 = !DILocation(line: 478, column: 25, scope: !11228)
!11437 = !DILocation(line: 475, column: 29, scope: !11232)
!11438 = !DILocation(line: 478, column: 25, scope: !11236)
!11439 = !DILocation(line: 475, column: 29, scope: !11240)
!11440 = !DILocation(line: 478, column: 25, scope: !11244)
!11441 = !DILocation(line: 475, column: 29, scope: !11248)
!11442 = !DILocation(line: 478, column: 25, scope: !11252)
!11443 = !DILocation(line: 475, column: 29, scope: !11256)
!11444 = !DILocation(line: 478, column: 25, scope: !11260)
!11445 = !DILocation(line: 475, column: 29, scope: !11264)
!11446 = !DILocation(line: 478, column: 25, scope: !11268)
!11447 = !DILocation(line: 475, column: 29, scope: !11272)
!11448 = !DILocation(line: 478, column: 25, scope: !11276)
!11449 = !DILocation(line: 475, column: 29, scope: !11280)
!11450 = !DILocation(line: 478, column: 25, scope: !11284)
!11451 = !DILocation(line: 475, column: 29, scope: !11288)
!11452 = !DILocation(line: 478, column: 25, scope: !11292)
!11453 = !DILocation(line: 475, column: 29, scope: !11296)
!11454 = !DILocation(line: 478, column: 25, scope: !11300)
!11455 = !DILocation(line: 481, column: 34, scope: !11166)
!11456 = !DILocation(line: 481, column: 47, scope: !11166)
!11457 = !DILocation(line: 481, column: 46, scope: !11166)
!11458 = !DILocation(line: 482, column: 20, scope: !11312)
!11459 = !DILocation(line: 475, column: 29, scope: !11304)
!11460 = !DILocation(line: 478, column: 25, scope: !11308)
!11461 = !DILocation(line: 490, column: 20, scope: !11312)
!11462 = !DILocation(line: 483, column: 25, scope: !11312)
!11463 = !DILocation(line: 483, column: 24, scope: !11312)
!11464 = !DILocation(line: 486, column: 21, scope: !11312)
!11465 = !DILocation(line: 487, column: 21, scope: !11312)
!11466 = !DILocation(line: 484, column: 25, scope: !11312)
!11467 = !DILocation(line: 484, column: 25, scope: !11314)
!11468 = !DILocation(line: 488, column: 21, scope: !11312)
!11469 = !DILocation(line: 487, column: 21, scope: !11318)
!11470 = !DILocation(line: 488, column: 21, scope: !11322)
!11471 = !DILocation(line: 493, column: 17, scope: !11312)
!11472 = !DILocation(line: 491, column: 21, scope: !11312)
!11473 = !DILocation(line: 491, column: 21, scope: !11326)
!11474 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hdeab92f659ae39f5E", scope: !11475, file: !8079, line: 497, type: !11156, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11476)
!11475 = !DINamespace(name: "{impl#10}", scope: !11155)
!11476 = !{!11477, !11478}
!11477 = !DILocalVariable(name: "self", arg: 1, scope: !11474, file: !8079, line: 497, type: !11158)
!11478 = !DILocalVariable(name: "f", arg: 2, scope: !11474, file: !8079, line: 497, type: !210)
!11479 = !DILocation(line: 497, column: 20, scope: !11474)
!11480 = !DILocation(line: 497, column: 27, scope: !11474)
!11481 = !DILocation(line: 498, column: 17, scope: !11474)
!11482 = !DILocation(line: 499, column: 14, scope: !11474)
!11483 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h42f5f79a66bdacbcE", scope: !11484, file: !8079, line: 502, type: !11156, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11485)
!11484 = !DINamespace(name: "{impl#11}", scope: !11155)
!11485 = !{!11486, !11487}
!11486 = !DILocalVariable(name: "self", arg: 1, scope: !11483, file: !8079, line: 502, type: !11158)
!11487 = !DILocalVariable(name: "f", arg: 2, scope: !11483, file: !8079, line: 502, type: !210)
!11488 = !DILocation(line: 502, column: 20, scope: !11483)
!11489 = !DILocation(line: 502, column: 27, scope: !11483)
!11490 = !DILocation(line: 503, column: 17, scope: !11483)
!11491 = !DILocation(line: 504, column: 14, scope: !11483)
!11492 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h10e29e21a9828e72E", scope: !11493, file: !8079, line: 507, type: !11156, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11494)
!11493 = !DINamespace(name: "{impl#12}", scope: !11155)
!11494 = !{!11495, !11496}
!11495 = !DILocalVariable(name: "self", arg: 1, scope: !11492, file: !8079, line: 507, type: !11158)
!11496 = !DILocalVariable(name: "f", arg: 2, scope: !11492, file: !8079, line: 507, type: !210)
!11497 = !DILocation(line: 507, column: 20, scope: !11492)
!11498 = !DILocation(line: 507, column: 27, scope: !11492)
!11499 = !DILocation(line: 508, column: 17, scope: !11492)
!11500 = !DILocation(line: 509, column: 14, scope: !11492)
!11501 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf3a1f514fcf6b78bE", scope: !11502, file: !8079, line: 512, type: !11156, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11503)
!11502 = !DINamespace(name: "{impl#13}", scope: !11155)
!11503 = !{!11504, !11505}
!11504 = !DILocalVariable(name: "self", arg: 1, scope: !11501, file: !8079, line: 512, type: !11158)
!11505 = !DILocalVariable(name: "f", arg: 2, scope: !11501, file: !8079, line: 512, type: !210)
!11506 = !DILocation(line: 512, column: 20, scope: !11501)
!11507 = !DILocation(line: 512, column: 27, scope: !11501)
!11508 = !DILocation(line: 513, column: 17, scope: !11501)
!11509 = !DILocation(line: 514, column: 14, scope: !11501)
!11510 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17ha6c4e10e97b1bb82E", scope: !11159, file: !8079, line: 532, type: !11511, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!11511 = !DISubroutineType(types: !11512)
!11512 = !{!11159}
!11513 = !DILocation(line: 533, column: 17, scope: !11510)
!11514 = !DILocation(line: 541, column: 14, scope: !11510)
!11515 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17h670e05d7b2fafaf7E", scope: !11159, file: !8079, line: 545, type: !11516, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11518)
!11516 = !DISubroutineType(types: !11517)
!11517 = !{!18, !11158}
!11518 = !{!11519}
!11519 = !DILocalVariable(name: "self", arg: 1, scope: !11515, file: !8079, line: 545, type: !11158)
!11520 = !DILocation(line: 545, column: 31, scope: !11515)
!11521 = !DILocation(line: 546, column: 17, scope: !11515)
!11522 = !DILocation(line: 547, column: 14, scope: !11515)
!11523 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h39b91e6ee3c235f6E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11528)
!11524 = !DINamespace(name: "{impl#0}", scope: !11525)
!11525 = !DINamespace(name: "fmt", scope: !11154)
!11526 = !DISubroutineType(types: !11527)
!11527 = !{!310, !11158}
!11528 = !{!11529}
!11529 = !DILocalVariable(name: "self", arg: 1, scope: !11530, file: !11531, line: 8, type: !11158)
!11530 = !DILexicalBlockFile(scope: !11523, file: !11531, discriminator: 0)
!11531 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11532 = !DILocation(line: 8, column: 1, scope: !11530)
!11533 = !DILocation(line: 875, column: 11, scope: !11523)
!11534 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h86722e2aace55ed8E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11535)
!11535 = !{!11536}
!11536 = !DILocalVariable(name: "self", arg: 1, scope: !11537, file: !11531, line: 8, type: !11158)
!11537 = !DILexicalBlockFile(scope: !11534, file: !11531, discriminator: 0)
!11538 = !DILocation(line: 8, column: 1, scope: !11537)
!11539 = !DILocation(line: 875, column: 11, scope: !11534)
!11540 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h19c78a58481f6bf1E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11541)
!11541 = !{!11542}
!11542 = !DILocalVariable(name: "self", arg: 1, scope: !11543, file: !11531, line: 8, type: !11158)
!11543 = !DILexicalBlockFile(scope: !11540, file: !11531, discriminator: 0)
!11544 = !DILocation(line: 8, column: 1, scope: !11543)
!11545 = !DILocation(line: 875, column: 11, scope: !11540)
!11546 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hfe9479efc59f1db6E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11547)
!11547 = !{!11548}
!11548 = !DILocalVariable(name: "self", arg: 1, scope: !11549, file: !11531, line: 8, type: !11158)
!11549 = !DILexicalBlockFile(scope: !11546, file: !11531, discriminator: 0)
!11550 = !DILocation(line: 8, column: 1, scope: !11549)
!11551 = !DILocation(line: 875, column: 11, scope: !11546)
!11552 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h8adc55fc22acdfdaE", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11553)
!11553 = !{!11554}
!11554 = !DILocalVariable(name: "self", arg: 1, scope: !11555, file: !11531, line: 8, type: !11158)
!11555 = !DILexicalBlockFile(scope: !11552, file: !11531, discriminator: 0)
!11556 = !DILocation(line: 8, column: 1, scope: !11555)
!11557 = !DILocation(line: 875, column: 11, scope: !11552)
!11558 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hed22637400989a88E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11559)
!11559 = !{!11560}
!11560 = !DILocalVariable(name: "self", arg: 1, scope: !11561, file: !11531, line: 8, type: !11158)
!11561 = !DILexicalBlockFile(scope: !11558, file: !11531, discriminator: 0)
!11562 = !DILocation(line: 8, column: 1, scope: !11561)
!11563 = !DILocation(line: 875, column: 11, scope: !11558)
!11564 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h3c40e68d8f59e0faE", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11565)
!11565 = !{!11566}
!11566 = !DILocalVariable(name: "self", arg: 1, scope: !11567, file: !11531, line: 8, type: !11158)
!11567 = !DILexicalBlockFile(scope: !11564, file: !11531, discriminator: 0)
!11568 = !DILocation(line: 8, column: 1, scope: !11567)
!11569 = !DILocation(line: 875, column: 11, scope: !11564)
!11570 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h6a9aac0c9d7925fbE", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11571)
!11571 = !{!11572}
!11572 = !DILocalVariable(name: "self", arg: 1, scope: !11573, file: !11531, line: 8, type: !11158)
!11573 = !DILexicalBlockFile(scope: !11570, file: !11531, discriminator: 0)
!11574 = !DILocation(line: 8, column: 1, scope: !11573)
!11575 = !DILocation(line: 875, column: 11, scope: !11570)
!11576 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17hf178a1c611311a12E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11577)
!11577 = !{!11578}
!11578 = !DILocalVariable(name: "self", arg: 1, scope: !11579, file: !11531, line: 8, type: !11158)
!11579 = !DILexicalBlockFile(scope: !11576, file: !11531, discriminator: 0)
!11580 = !DILocation(line: 8, column: 1, scope: !11579)
!11581 = !DILocation(line: 875, column: 11, scope: !11576)
!11582 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hb19a79e43cdac857E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11583)
!11583 = !{!11584}
!11584 = !DILocalVariable(name: "self", arg: 1, scope: !11585, file: !11531, line: 8, type: !11158)
!11585 = !DILexicalBlockFile(scope: !11582, file: !11531, discriminator: 0)
!11586 = !DILocation(line: 8, column: 1, scope: !11585)
!11587 = !DILocation(line: 875, column: 11, scope: !11582)
!11588 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hec56aa2c0481538fE", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11589)
!11589 = !{!11590}
!11590 = !DILocalVariable(name: "self", arg: 1, scope: !11591, file: !11531, line: 8, type: !11158)
!11591 = !DILexicalBlockFile(scope: !11588, file: !11531, discriminator: 0)
!11592 = !DILocation(line: 8, column: 1, scope: !11591)
!11593 = !DILocation(line: 875, column: 11, scope: !11588)
!11594 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h6596caa0c43ef7b6E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11595)
!11595 = !{!11596}
!11596 = !DILocalVariable(name: "self", arg: 1, scope: !11597, file: !11531, line: 8, type: !11158)
!11597 = !DILexicalBlockFile(scope: !11594, file: !11531, discriminator: 0)
!11598 = !DILocation(line: 8, column: 1, scope: !11597)
!11599 = !DILocation(line: 875, column: 11, scope: !11594)
!11600 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17haed2e4f94255152bE", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11601)
!11601 = !{!11602}
!11602 = !DILocalVariable(name: "self", arg: 1, scope: !11603, file: !11531, line: 8, type: !11158)
!11603 = !DILexicalBlockFile(scope: !11600, file: !11531, discriminator: 0)
!11604 = !DILocation(line: 8, column: 1, scope: !11603)
!11605 = !DILocation(line: 875, column: 11, scope: !11600)
!11606 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hbf6a81aff7572b6bE", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11607)
!11607 = !{!11608}
!11608 = !DILocalVariable(name: "self", arg: 1, scope: !11609, file: !11531, line: 8, type: !11158)
!11609 = !DILexicalBlockFile(scope: !11606, file: !11531, discriminator: 0)
!11610 = !DILocation(line: 8, column: 1, scope: !11609)
!11611 = !DILocation(line: 875, column: 11, scope: !11606)
!11612 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hd20b0e5e72ab4885E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11613)
!11613 = !{!11614}
!11614 = !DILocalVariable(name: "self", arg: 1, scope: !11615, file: !11531, line: 8, type: !11158)
!11615 = !DILexicalBlockFile(scope: !11612, file: !11531, discriminator: 0)
!11616 = !DILocation(line: 8, column: 1, scope: !11615)
!11617 = !DILocation(line: 875, column: 11, scope: !11612)
!11618 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hd0e2f812a6ba1ed6E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11619)
!11619 = !{!11620}
!11620 = !DILocalVariable(name: "self", arg: 1, scope: !11621, file: !11531, line: 8, type: !11158)
!11621 = !DILexicalBlockFile(scope: !11618, file: !11531, discriminator: 0)
!11622 = !DILocation(line: 8, column: 1, scope: !11621)
!11623 = !DILocation(line: 875, column: 11, scope: !11618)
!11624 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h2b409ba8a9949e92E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11625)
!11625 = !{!11626}
!11626 = !DILocalVariable(name: "self", arg: 1, scope: !11627, file: !11531, line: 8, type: !11158)
!11627 = !DILexicalBlockFile(scope: !11624, file: !11531, discriminator: 0)
!11628 = !DILocation(line: 8, column: 1, scope: !11627)
!11629 = !DILocation(line: 875, column: 11, scope: !11624)
!11630 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h45c5c44beab89b70E", scope: !11524, file: !8079, line: 460, type: !11526, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11631)
!11631 = !{!11632}
!11632 = !DILocalVariable(name: "self", arg: 1, scope: !11633, file: !11531, line: 8, type: !11158)
!11633 = !DILexicalBlockFile(scope: !11630, file: !11531, discriminator: 0)
!11634 = !DILocation(line: 8, column: 1, scope: !11633)
!11635 = !DILocation(line: 875, column: 11, scope: !11630)
!11636 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h36c1b22842a23be8E", scope: !11637, file: !5388, line: 129, type: !11638, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11642)
!11637 = !DINamespace(name: "{impl#11}", scope: !5047)
!11638 = !DISubroutineType(types: !11639)
!11639 = !{!192, !11640, !210}
!11640 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11641, size: 64, align: 64, dwarfAddressSpace: 0)
!11641 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !5047, file: !2, align: 8, elements: !19, identifier: "5995d0777a56229a85314953982b077")
!11642 = !{!11643, !11644}
!11643 = !DILocalVariable(name: "self", arg: 1, scope: !11636, file: !5388, line: 129, type: !11640)
!11644 = !DILocalVariable(name: "f", arg: 2, scope: !11636, file: !5388, line: 129, type: !210)
!11645 = !DILocation(line: 129, column: 10, scope: !11636)
!11646 = !DILocation(line: 129, column: 15, scope: !11636)
!11647 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h0bfb8f761ec96208E", scope: !11648, file: !5388, line: 143, type: !11649, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11653)
!11648 = !DINamespace(name: "{impl#12}", scope: !5047)
!11649 = !DISubroutineType(types: !11650)
!11650 = !{!192, !11651, !210}
!11651 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11652, size: 64, align: 64, dwarfAddressSpace: 0)
!11652 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !5047, file: !2, align: 8, elements: !19, identifier: "d1f9b51c830625d840705bff7c52a177")
!11653 = !{!11654, !11655}
!11654 = !DILocalVariable(name: "self", arg: 1, scope: !11647, file: !5388, line: 143, type: !11651)
!11655 = !DILocalVariable(name: "f", arg: 2, scope: !11647, file: !5388, line: 143, type: !210)
!11656 = !DILocation(line: 143, column: 10, scope: !11647)
!11657 = !DILocation(line: 143, column: 15, scope: !11647)
!11658 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ce5334726a71f9aE", scope: !11659, file: !5388, line: 149, type: !11660, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11664)
!11659 = !DINamespace(name: "{impl#13}", scope: !5047)
!11660 = !DISubroutineType(types: !11661)
!11661 = !{!192, !11662, !210}
!11662 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11663, size: 64, align: 64, dwarfAddressSpace: 0)
!11663 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !5047, file: !2, align: 8, elements: !19, identifier: "5e498bd38959560d226f49e18102f7d2")
!11664 = !{!11665, !11666}
!11665 = !DILocalVariable(name: "self", arg: 1, scope: !11658, file: !5388, line: 149, type: !11662)
!11666 = !DILocalVariable(name: "f", arg: 2, scope: !11658, file: !5388, line: 149, type: !210)
!11667 = !DILocation(line: 149, column: 10, scope: !11658)
!11668 = !DILocation(line: 149, column: 15, scope: !11658)
!11669 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17h5ab2a47cc9c53c0bE", scope: !11670, file: !5388, line: 155, type: !11671, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11675)
!11670 = !DINamespace(name: "{impl#14}", scope: !5047)
!11671 = !DISubroutineType(types: !11672)
!11672 = !{!192, !11673, !210}
!11673 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11674, size: 64, align: 64, dwarfAddressSpace: 0)
!11674 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !5047, file: !2, align: 8, elements: !19, identifier: "a3035c720f2a112a4a58a768d194bf01")
!11675 = !{!11676, !11677}
!11676 = !DILocalVariable(name: "self", arg: 1, scope: !11669, file: !5388, line: 155, type: !11673)
!11677 = !DILocalVariable(name: "f", arg: 2, scope: !11669, file: !5388, line: 155, type: !210)
!11678 = !DILocation(line: 155, column: 10, scope: !11669)
!11679 = !DILocation(line: 155, column: 15, scope: !11669)
!11680 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hea291c2c045ea906E", scope: !11681, file: !5388, line: 162, type: !11682, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11686)
!11681 = !DINamespace(name: "{impl#15}", scope: !5047)
!11682 = !DISubroutineType(types: !11683)
!11683 = !{!192, !11684, !210}
!11684 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11685, size: 64, align: 64, dwarfAddressSpace: 0)
!11685 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !5047, file: !2, align: 8, elements: !19, identifier: "3ecd03a9efebf8134e18c41b960e4af2")
!11686 = !{!11687, !11688}
!11687 = !DILocalVariable(name: "self", arg: 1, scope: !11680, file: !5388, line: 162, type: !11684)
!11688 = !DILocalVariable(name: "f", arg: 2, scope: !11680, file: !5388, line: 162, type: !210)
!11689 = !DILocation(line: 162, column: 10, scope: !11680)
!11690 = !DILocation(line: 162, column: 15, scope: !11680)
!11691 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha96a6a4ee152b300E", scope: !11692, file: !5388, line: 169, type: !11693, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11696)
!11692 = !DINamespace(name: "{impl#16}", scope: !5047)
!11693 = !DISubroutineType(types: !11694)
!11694 = !{!192, !11695, !210}
!11695 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5066, size: 64, align: 64, dwarfAddressSpace: 0)
!11696 = !{!11697, !11698}
!11697 = !DILocalVariable(name: "self", arg: 1, scope: !11691, file: !5388, line: 169, type: !11695)
!11698 = !DILocalVariable(name: "f", arg: 2, scope: !11691, file: !5388, line: 169, type: !210)
!11699 = !DILocation(line: 169, column: 10, scope: !11691)
!11700 = !DILocation(line: 169, column: 15, scope: !11691)
!11701 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hdecbcd053f9af38eE", scope: !11703, file: !11702, line: 5, type: !11705, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11709)
!11702 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11703 = !DINamespace(name: "{impl#0}", scope: !11704)
!11704 = !DINamespace(name: "xcontrol", scope: !783)
!11705 = !DISubroutineType(types: !11706)
!11706 = !{!192, !11707, !210}
!11707 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11708, size: 64, align: 64, dwarfAddressSpace: 0)
!11708 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11704, file: !2, align: 8, elements: !19, identifier: "794bd231e3fc8692a1954fe6d64ea67")
!11709 = !{!11710, !11711}
!11710 = !DILocalVariable(name: "self", arg: 1, scope: !11701, file: !11702, line: 5, type: !11707)
!11711 = !DILocalVariable(name: "f", arg: 2, scope: !11701, file: !11702, line: 5, type: !210)
!11712 = !DILocation(line: 5, column: 10, scope: !11701)
!11713 = !DILocation(line: 5, column: 15, scope: !11701)
!11714 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb4134c4bbb55473E", scope: !11715, file: !8079, line: 434, type: !11716, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11722)
!11715 = !DINamespace(name: "{impl#10}", scope: !11704)
!11716 = !DISubroutineType(types: !11717)
!11717 = !{!192, !11718, !210}
!11718 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11719, size: 64, align: 64, dwarfAddressSpace: 0)
!11719 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11704, file: !2, size: 64, align: 64, elements: !11720, templateParams: !19, identifier: "ff08b78f103ee068f0804022f960dd1f")
!11720 = !{!11721}
!11721 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11719, file: !2, baseType: !18, size: 64, align: 64)
!11722 = !{!11723, !11724, !11725, !11727, !11729, !11731, !11733, !11735, !11737, !11739, !11741, !11743, !11745, !11747, !11749, !11751, !11753, !11755, !11757, !11759, !11761, !11763, !11765, !11767, !11769, !11771, !11773, !11775, !11777, !11779, !11781, !11783, !11785, !11787, !11789, !11791, !11793, !11795, !11797, !11799, !11801, !11803, !11805, !11807, !11809, !11811, !11813, !11815, !11817, !11819, !11821, !11823, !11825, !11827, !11829, !11831}
!11723 = !DILocalVariable(name: "self", arg: 1, scope: !11714, file: !8079, line: 434, type: !11718)
!11724 = !DILocalVariable(name: "f", arg: 2, scope: !11714, file: !8079, line: 434, type: !210)
!11725 = !DILocalVariable(name: "first", scope: !11726, file: !8079, line: 471, type: !310, align: 1)
!11726 = distinct !DILexicalBlock(scope: !11714, file: !8079, line: 471, column: 17)
!11727 = !DILocalVariable(name: "residual", scope: !11728, file: !8079, line: 475, type: !8094, align: 1)
!11728 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11729 = !DILocalVariable(name: "val", scope: !11730, file: !8079, line: 475, type: !7, align: 1)
!11730 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11731 = !DILocalVariable(name: "residual", scope: !11732, file: !8079, line: 478, type: !8094, align: 1)
!11732 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11733 = !DILocalVariable(name: "val", scope: !11734, file: !8079, line: 478, type: !7, align: 1)
!11734 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11735 = !DILocalVariable(name: "residual", scope: !11736, file: !8079, line: 475, type: !8094, align: 1)
!11736 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11737 = !DILocalVariable(name: "val", scope: !11738, file: !8079, line: 475, type: !7, align: 1)
!11738 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11739 = !DILocalVariable(name: "residual", scope: !11740, file: !8079, line: 478, type: !8094, align: 1)
!11740 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11741 = !DILocalVariable(name: "val", scope: !11742, file: !8079, line: 478, type: !7, align: 1)
!11742 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11743 = !DILocalVariable(name: "residual", scope: !11744, file: !8079, line: 475, type: !8094, align: 1)
!11744 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11745 = !DILocalVariable(name: "val", scope: !11746, file: !8079, line: 475, type: !7, align: 1)
!11746 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11747 = !DILocalVariable(name: "residual", scope: !11748, file: !8079, line: 478, type: !8094, align: 1)
!11748 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11749 = !DILocalVariable(name: "val", scope: !11750, file: !8079, line: 478, type: !7, align: 1)
!11750 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11751 = !DILocalVariable(name: "residual", scope: !11752, file: !8079, line: 475, type: !8094, align: 1)
!11752 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11753 = !DILocalVariable(name: "val", scope: !11754, file: !8079, line: 475, type: !7, align: 1)
!11754 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11755 = !DILocalVariable(name: "residual", scope: !11756, file: !8079, line: 478, type: !8094, align: 1)
!11756 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11757 = !DILocalVariable(name: "val", scope: !11758, file: !8079, line: 478, type: !7, align: 1)
!11758 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11759 = !DILocalVariable(name: "residual", scope: !11760, file: !8079, line: 475, type: !8094, align: 1)
!11760 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11761 = !DILocalVariable(name: "val", scope: !11762, file: !8079, line: 475, type: !7, align: 1)
!11762 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11763 = !DILocalVariable(name: "residual", scope: !11764, file: !8079, line: 478, type: !8094, align: 1)
!11764 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11765 = !DILocalVariable(name: "val", scope: !11766, file: !8079, line: 478, type: !7, align: 1)
!11766 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11767 = !DILocalVariable(name: "residual", scope: !11768, file: !8079, line: 475, type: !8094, align: 1)
!11768 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11769 = !DILocalVariable(name: "val", scope: !11770, file: !8079, line: 475, type: !7, align: 1)
!11770 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11771 = !DILocalVariable(name: "residual", scope: !11772, file: !8079, line: 478, type: !8094, align: 1)
!11772 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11773 = !DILocalVariable(name: "val", scope: !11774, file: !8079, line: 478, type: !7, align: 1)
!11774 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11775 = !DILocalVariable(name: "residual", scope: !11776, file: !8079, line: 475, type: !8094, align: 1)
!11776 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11777 = !DILocalVariable(name: "val", scope: !11778, file: !8079, line: 475, type: !7, align: 1)
!11778 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11779 = !DILocalVariable(name: "residual", scope: !11780, file: !8079, line: 478, type: !8094, align: 1)
!11780 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11781 = !DILocalVariable(name: "val", scope: !11782, file: !8079, line: 478, type: !7, align: 1)
!11782 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11783 = !DILocalVariable(name: "residual", scope: !11784, file: !8079, line: 475, type: !8094, align: 1)
!11784 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11785 = !DILocalVariable(name: "val", scope: !11786, file: !8079, line: 475, type: !7, align: 1)
!11786 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11787 = !DILocalVariable(name: "residual", scope: !11788, file: !8079, line: 478, type: !8094, align: 1)
!11788 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11789 = !DILocalVariable(name: "val", scope: !11790, file: !8079, line: 478, type: !7, align: 1)
!11790 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11791 = !DILocalVariable(name: "residual", scope: !11792, file: !8079, line: 475, type: !8094, align: 1)
!11792 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11793 = !DILocalVariable(name: "val", scope: !11794, file: !8079, line: 475, type: !7, align: 1)
!11794 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11795 = !DILocalVariable(name: "residual", scope: !11796, file: !8079, line: 478, type: !8094, align: 1)
!11796 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11797 = !DILocalVariable(name: "val", scope: !11798, file: !8079, line: 478, type: !7, align: 1)
!11798 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11799 = !DILocalVariable(name: "residual", scope: !11800, file: !8079, line: 475, type: !8094, align: 1)
!11800 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11801 = !DILocalVariable(name: "val", scope: !11802, file: !8079, line: 475, type: !7, align: 1)
!11802 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11803 = !DILocalVariable(name: "residual", scope: !11804, file: !8079, line: 478, type: !8094, align: 1)
!11804 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11805 = !DILocalVariable(name: "val", scope: !11806, file: !8079, line: 478, type: !7, align: 1)
!11806 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11807 = !DILocalVariable(name: "residual", scope: !11808, file: !8079, line: 475, type: !8094, align: 1)
!11808 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 47)
!11809 = !DILocalVariable(name: "val", scope: !11810, file: !8079, line: 475, type: !7, align: 1)
!11810 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 475, column: 29)
!11811 = !DILocalVariable(name: "residual", scope: !11812, file: !8079, line: 478, type: !8094, align: 1)
!11812 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 70)
!11813 = !DILocalVariable(name: "val", scope: !11814, file: !8079, line: 478, type: !7, align: 1)
!11814 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 478, column: 25)
!11815 = !DILocalVariable(name: "extra_bits", scope: !11816, file: !8079, line: 481, type: !18, align: 8)
!11816 = distinct !DILexicalBlock(scope: !11726, file: !8079, line: 481, column: 17)
!11817 = !DILocalVariable(name: "residual", scope: !11818, file: !8079, line: 484, type: !8094, align: 1)
!11818 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 484, column: 43)
!11819 = !DILocalVariable(name: "val", scope: !11820, file: !8079, line: 484, type: !7, align: 1)
!11820 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 484, column: 25)
!11821 = !DILocalVariable(name: "residual", scope: !11822, file: !8079, line: 487, type: !8094, align: 1)
!11822 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 487, column: 38)
!11823 = !DILocalVariable(name: "val", scope: !11824, file: !8079, line: 487, type: !7, align: 1)
!11824 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 487, column: 21)
!11825 = !DILocalVariable(name: "residual", scope: !11826, file: !8079, line: 488, type: !8094, align: 1)
!11826 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 488, column: 70)
!11827 = !DILocalVariable(name: "val", scope: !11828, file: !8079, line: 488, type: !7, align: 1)
!11828 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 488, column: 21)
!11829 = !DILocalVariable(name: "residual", scope: !11830, file: !8079, line: 491, type: !8094, align: 1)
!11830 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 491, column: 43)
!11831 = !DILocalVariable(name: "val", scope: !11832, file: !8079, line: 491, type: !7, align: 1)
!11832 = distinct !DILexicalBlock(scope: !11816, file: !8079, line: 491, column: 21)
!11833 = !DILocation(line: 475, column: 47, scope: !11728)
!11834 = !DILocation(line: 475, column: 29, scope: !11730)
!11835 = !DILocation(line: 478, column: 70, scope: !11732)
!11836 = !DILocation(line: 478, column: 25, scope: !11734)
!11837 = !DILocation(line: 475, column: 47, scope: !11736)
!11838 = !DILocation(line: 475, column: 29, scope: !11738)
!11839 = !DILocation(line: 478, column: 70, scope: !11740)
!11840 = !DILocation(line: 478, column: 25, scope: !11742)
!11841 = !DILocation(line: 475, column: 47, scope: !11744)
!11842 = !DILocation(line: 475, column: 29, scope: !11746)
!11843 = !DILocation(line: 478, column: 70, scope: !11748)
!11844 = !DILocation(line: 478, column: 25, scope: !11750)
!11845 = !DILocation(line: 475, column: 47, scope: !11752)
!11846 = !DILocation(line: 475, column: 29, scope: !11754)
!11847 = !DILocation(line: 478, column: 70, scope: !11756)
!11848 = !DILocation(line: 478, column: 25, scope: !11758)
!11849 = !DILocation(line: 475, column: 47, scope: !11760)
!11850 = !DILocation(line: 475, column: 29, scope: !11762)
!11851 = !DILocation(line: 478, column: 70, scope: !11764)
!11852 = !DILocation(line: 478, column: 25, scope: !11766)
!11853 = !DILocation(line: 475, column: 47, scope: !11768)
!11854 = !DILocation(line: 475, column: 29, scope: !11770)
!11855 = !DILocation(line: 478, column: 70, scope: !11772)
!11856 = !DILocation(line: 478, column: 25, scope: !11774)
!11857 = !DILocation(line: 475, column: 47, scope: !11776)
!11858 = !DILocation(line: 475, column: 29, scope: !11778)
!11859 = !DILocation(line: 478, column: 70, scope: !11780)
!11860 = !DILocation(line: 478, column: 25, scope: !11782)
!11861 = !DILocation(line: 475, column: 47, scope: !11784)
!11862 = !DILocation(line: 475, column: 29, scope: !11786)
!11863 = !DILocation(line: 478, column: 70, scope: !11788)
!11864 = !DILocation(line: 478, column: 25, scope: !11790)
!11865 = !DILocation(line: 475, column: 47, scope: !11792)
!11866 = !DILocation(line: 475, column: 29, scope: !11794)
!11867 = !DILocation(line: 478, column: 70, scope: !11796)
!11868 = !DILocation(line: 478, column: 25, scope: !11798)
!11869 = !DILocation(line: 475, column: 47, scope: !11800)
!11870 = !DILocation(line: 475, column: 29, scope: !11802)
!11871 = !DILocation(line: 478, column: 70, scope: !11804)
!11872 = !DILocation(line: 478, column: 25, scope: !11806)
!11873 = !DILocation(line: 475, column: 47, scope: !11808)
!11874 = !DILocation(line: 475, column: 29, scope: !11810)
!11875 = !DILocation(line: 478, column: 70, scope: !11812)
!11876 = !DILocation(line: 478, column: 25, scope: !11814)
!11877 = !DILocation(line: 484, column: 43, scope: !11818)
!11878 = !DILocation(line: 484, column: 25, scope: !11820)
!11879 = !DILocation(line: 487, column: 38, scope: !11822)
!11880 = !DILocation(line: 487, column: 21, scope: !11824)
!11881 = !DILocation(line: 488, column: 70, scope: !11826)
!11882 = !DILocation(line: 488, column: 21, scope: !11828)
!11883 = !DILocation(line: 491, column: 43, scope: !11830)
!11884 = !DILocation(line: 491, column: 21, scope: !11832)
!11885 = !DILocation(line: 434, column: 20, scope: !11714)
!11886 = !DILocation(line: 434, column: 27, scope: !11714)
!11887 = !DILocation(line: 471, column: 21, scope: !11726)
!11888 = !DILocation(line: 481, column: 21, scope: !11816)
!11889 = !DILocation(line: 471, column: 33, scope: !11714)
!11890 = !DILocation(line: 473, column: 46, scope: !11726)
!11891 = !DILocation(line: 474, column: 29, scope: !11726)
!11892 = !DILocation(line: 474, column: 28, scope: !11726)
!11893 = !DILocation(line: 477, column: 25, scope: !11726)
!11894 = !DILocation(line: 478, column: 25, scope: !11726)
!11895 = !DILocation(line: 475, column: 29, scope: !11726)
!11896 = !DILocation(line: 475, column: 29, scope: !11728)
!11897 = !DILocation(line: 494, column: 14, scope: !11714)
!11898 = !DILocation(line: 478, column: 25, scope: !11732)
!11899 = !DILocation(line: 475, column: 29, scope: !11736)
!11900 = !DILocation(line: 478, column: 25, scope: !11740)
!11901 = !DILocation(line: 475, column: 29, scope: !11744)
!11902 = !DILocation(line: 478, column: 25, scope: !11748)
!11903 = !DILocation(line: 475, column: 29, scope: !11752)
!11904 = !DILocation(line: 478, column: 25, scope: !11756)
!11905 = !DILocation(line: 475, column: 29, scope: !11760)
!11906 = !DILocation(line: 478, column: 25, scope: !11764)
!11907 = !DILocation(line: 475, column: 29, scope: !11768)
!11908 = !DILocation(line: 478, column: 25, scope: !11772)
!11909 = !DILocation(line: 475, column: 29, scope: !11776)
!11910 = !DILocation(line: 478, column: 25, scope: !11780)
!11911 = !DILocation(line: 475, column: 29, scope: !11784)
!11912 = !DILocation(line: 478, column: 25, scope: !11788)
!11913 = !DILocation(line: 475, column: 29, scope: !11792)
!11914 = !DILocation(line: 478, column: 25, scope: !11796)
!11915 = !DILocation(line: 475, column: 29, scope: !11800)
!11916 = !DILocation(line: 478, column: 25, scope: !11804)
!11917 = !DILocation(line: 481, column: 34, scope: !11726)
!11918 = !DILocation(line: 481, column: 47, scope: !11726)
!11919 = !DILocation(line: 481, column: 46, scope: !11726)
!11920 = !DILocation(line: 482, column: 20, scope: !11816)
!11921 = !DILocation(line: 475, column: 29, scope: !11808)
!11922 = !DILocation(line: 478, column: 25, scope: !11812)
!11923 = !DILocation(line: 490, column: 20, scope: !11816)
!11924 = !DILocation(line: 483, column: 25, scope: !11816)
!11925 = !DILocation(line: 483, column: 24, scope: !11816)
!11926 = !DILocation(line: 486, column: 21, scope: !11816)
!11927 = !DILocation(line: 487, column: 21, scope: !11816)
!11928 = !DILocation(line: 484, column: 25, scope: !11816)
!11929 = !DILocation(line: 484, column: 25, scope: !11818)
!11930 = !DILocation(line: 488, column: 21, scope: !11816)
!11931 = !DILocation(line: 487, column: 21, scope: !11822)
!11932 = !DILocation(line: 488, column: 21, scope: !11826)
!11933 = !DILocation(line: 493, column: 17, scope: !11816)
!11934 = !DILocation(line: 491, column: 21, scope: !11816)
!11935 = !DILocation(line: 491, column: 21, scope: !11830)
!11936 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17ha2e5fd4b16e24032E", scope: !11937, file: !8079, line: 497, type: !11716, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11938)
!11937 = !DINamespace(name: "{impl#11}", scope: !11704)
!11938 = !{!11939, !11940}
!11939 = !DILocalVariable(name: "self", arg: 1, scope: !11936, file: !8079, line: 497, type: !11718)
!11940 = !DILocalVariable(name: "f", arg: 2, scope: !11936, file: !8079, line: 497, type: !210)
!11941 = !DILocation(line: 497, column: 20, scope: !11936)
!11942 = !DILocation(line: 497, column: 27, scope: !11936)
!11943 = !DILocation(line: 498, column: 17, scope: !11936)
!11944 = !DILocation(line: 499, column: 14, scope: !11936)
!11945 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0342546e6cf5ec92E", scope: !11946, file: !8079, line: 502, type: !11716, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11947)
!11946 = !DINamespace(name: "{impl#12}", scope: !11704)
!11947 = !{!11948, !11949}
!11948 = !DILocalVariable(name: "self", arg: 1, scope: !11945, file: !8079, line: 502, type: !11718)
!11949 = !DILocalVariable(name: "f", arg: 2, scope: !11945, file: !8079, line: 502, type: !210)
!11950 = !DILocation(line: 502, column: 20, scope: !11945)
!11951 = !DILocation(line: 502, column: 27, scope: !11945)
!11952 = !DILocation(line: 503, column: 17, scope: !11945)
!11953 = !DILocation(line: 504, column: 14, scope: !11945)
!11954 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h6f31337309e5de80E", scope: !11955, file: !8079, line: 507, type: !11716, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11956)
!11955 = !DINamespace(name: "{impl#13}", scope: !11704)
!11956 = !{!11957, !11958}
!11957 = !DILocalVariable(name: "self", arg: 1, scope: !11954, file: !8079, line: 507, type: !11718)
!11958 = !DILocalVariable(name: "f", arg: 2, scope: !11954, file: !8079, line: 507, type: !210)
!11959 = !DILocation(line: 507, column: 20, scope: !11954)
!11960 = !DILocation(line: 507, column: 27, scope: !11954)
!11961 = !DILocation(line: 508, column: 17, scope: !11954)
!11962 = !DILocation(line: 509, column: 14, scope: !11954)
!11963 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hced653ba0d1d3dbeE", scope: !11964, file: !8079, line: 512, type: !11716, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11965)
!11964 = !DINamespace(name: "{impl#14}", scope: !11704)
!11965 = !{!11966, !11967}
!11966 = !DILocalVariable(name: "self", arg: 1, scope: !11963, file: !8079, line: 512, type: !11718)
!11967 = !DILocalVariable(name: "f", arg: 2, scope: !11963, file: !8079, line: 512, type: !210)
!11968 = !DILocation(line: 512, column: 20, scope: !11963)
!11969 = !DILocation(line: 512, column: 27, scope: !11963)
!11970 = !DILocation(line: 513, column: 17, scope: !11963)
!11971 = !DILocation(line: 514, column: 14, scope: !11963)
!11972 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17h19b6b9cfd6ff4b1aE", scope: !11719, file: !8079, line: 532, type: !11973, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!11973 = !DISubroutineType(types: !11974)
!11974 = !{!11719}
!11975 = !DILocation(line: 533, column: 17, scope: !11972)
!11976 = !DILocation(line: 541, column: 14, scope: !11972)
!11977 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h87658a8969dd9135E", scope: !11719, file: !8079, line: 545, type: !11978, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11980)
!11978 = !DISubroutineType(types: !11979)
!11979 = !{!18, !11718}
!11980 = !{!11981}
!11981 = !DILocalVariable(name: "self", arg: 1, scope: !11977, file: !8079, line: 545, type: !11718)
!11982 = !DILocation(line: 545, column: 31, scope: !11977)
!11983 = !DILocation(line: 546, column: 17, scope: !11977)
!11984 = !DILocation(line: 547, column: 14, scope: !11977)
!11985 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h5ab34a4218c646dfE", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11990)
!11986 = !DINamespace(name: "{impl#0}", scope: !11987)
!11987 = !DINamespace(name: "fmt", scope: !11715)
!11988 = !DISubroutineType(types: !11989)
!11989 = !{!310, !11718}
!11990 = !{!11991}
!11991 = !DILocalVariable(name: "self", arg: 1, scope: !11992, file: !11702, line: 8, type: !11718)
!11992 = !DILexicalBlockFile(scope: !11985, file: !11702, discriminator: 0)
!11993 = !DILocation(line: 8, column: 1, scope: !11992)
!11994 = !DILocation(line: 875, column: 11, scope: !11985)
!11995 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17hfd0414939651bebdE", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !11996)
!11996 = !{!11997}
!11997 = !DILocalVariable(name: "self", arg: 1, scope: !11998, file: !11702, line: 8, type: !11718)
!11998 = !DILexicalBlockFile(scope: !11995, file: !11702, discriminator: 0)
!11999 = !DILocation(line: 8, column: 1, scope: !11998)
!12000 = !DILocation(line: 875, column: 11, scope: !11995)
!12001 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h70b3f1daf58d0732E", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12002)
!12002 = !{!12003}
!12003 = !DILocalVariable(name: "self", arg: 1, scope: !12004, file: !11702, line: 8, type: !11718)
!12004 = !DILexicalBlockFile(scope: !12001, file: !11702, discriminator: 0)
!12005 = !DILocation(line: 8, column: 1, scope: !12004)
!12006 = !DILocation(line: 875, column: 11, scope: !12001)
!12007 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h2ef30f21f11ec834E", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12008)
!12008 = !{!12009}
!12009 = !DILocalVariable(name: "self", arg: 1, scope: !12010, file: !11702, line: 8, type: !11718)
!12010 = !DILexicalBlockFile(scope: !12007, file: !11702, discriminator: 0)
!12011 = !DILocation(line: 8, column: 1, scope: !12010)
!12012 = !DILocation(line: 875, column: 11, scope: !12007)
!12013 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17hffc22fbcaaaaa3bdE", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12014)
!12014 = !{!12015}
!12015 = !DILocalVariable(name: "self", arg: 1, scope: !12016, file: !11702, line: 8, type: !11718)
!12016 = !DILexicalBlockFile(scope: !12013, file: !11702, discriminator: 0)
!12017 = !DILocation(line: 8, column: 1, scope: !12016)
!12018 = !DILocation(line: 875, column: 11, scope: !12013)
!12019 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h166ca66b85d4d862E", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12020)
!12020 = !{!12021}
!12021 = !DILocalVariable(name: "self", arg: 1, scope: !12022, file: !11702, line: 8, type: !11718)
!12022 = !DILexicalBlockFile(scope: !12019, file: !11702, discriminator: 0)
!12023 = !DILocation(line: 8, column: 1, scope: !12022)
!12024 = !DILocation(line: 875, column: 11, scope: !12019)
!12025 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17ha049f874178e26e9E", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12026)
!12026 = !{!12027}
!12027 = !DILocalVariable(name: "self", arg: 1, scope: !12028, file: !11702, line: 8, type: !11718)
!12028 = !DILexicalBlockFile(scope: !12025, file: !11702, discriminator: 0)
!12029 = !DILocation(line: 8, column: 1, scope: !12028)
!12030 = !DILocation(line: 875, column: 11, scope: !12025)
!12031 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h529b55e5d131d0caE", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12032)
!12032 = !{!12033}
!12033 = !DILocalVariable(name: "self", arg: 1, scope: !12034, file: !11702, line: 8, type: !11718)
!12034 = !DILexicalBlockFile(scope: !12031, file: !11702, discriminator: 0)
!12035 = !DILocation(line: 8, column: 1, scope: !12034)
!12036 = !DILocation(line: 875, column: 11, scope: !12031)
!12037 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h2db505f645099512E", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12038)
!12038 = !{!12039}
!12039 = !DILocalVariable(name: "self", arg: 1, scope: !12040, file: !11702, line: 8, type: !11718)
!12040 = !DILexicalBlockFile(scope: !12037, file: !11702, discriminator: 0)
!12041 = !DILocation(line: 8, column: 1, scope: !12040)
!12042 = !DILocation(line: 875, column: 11, scope: !12037)
!12043 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17hce976aa45a7fb863E", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12044)
!12044 = !{!12045}
!12045 = !DILocalVariable(name: "self", arg: 1, scope: !12046, file: !11702, line: 8, type: !11718)
!12046 = !DILexicalBlockFile(scope: !12043, file: !11702, discriminator: 0)
!12047 = !DILocation(line: 8, column: 1, scope: !12046)
!12048 = !DILocation(line: 875, column: 11, scope: !12043)
!12049 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h53ca00c6b20a213eE", scope: !11986, file: !8079, line: 460, type: !11988, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12050)
!12050 = !{!12051}
!12051 = !DILocalVariable(name: "self", arg: 1, scope: !12052, file: !11702, line: 8, type: !11718)
!12052 = !DILexicalBlockFile(scope: !12049, file: !11702, discriminator: 0)
!12053 = !DILocation(line: 8, column: 1, scope: !12052)
!12054 = !DILocation(line: 875, column: 11, scope: !12049)
!12055 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc8cb5c01aaec3fe5E", scope: !12056, file: !5432, line: 47, type: !12057, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12059)
!12056 = !DINamespace(name: "{impl#3}", scope: !5434)
!12057 = !DISubroutineType(types: !12058)
!12058 = !{!192, !5444, !210}
!12059 = !{!12060, !12061}
!12060 = !DILocalVariable(name: "self", arg: 1, scope: !12055, file: !5432, line: 47, type: !5444)
!12061 = !DILocalVariable(name: "f", arg: 2, scope: !12055, file: !5432, line: 47, type: !210)
!12062 = !DILocation(line: 47, column: 10, scope: !12055)
!12063 = !DILocation(line: 50, column: 5, scope: !12055)
!12064 = !DILocation(line: 47, column: 15, scope: !12055)
!12065 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h341f8ac4665ee97aE", scope: !12066, file: !5432, line: 190, type: !12067, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12084)
!12066 = !DINamespace(name: "{impl#5}", scope: !5434)
!12067 = !DISubroutineType(types: !12068)
!12068 = !{!192, !12069, !210}
!12069 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12070, size: 64, align: 64, dwarfAddressSpace: 0)
!12070 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5434, file: !2, size: 192, align: 64, elements: !12071, templateParams: !19, identifier: "47667176e7d6fa1c3e615cf7fe4bf297")
!12071 = !{!12072}
!12072 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12070, file: !2, size: 192, align: 64, elements: !12073, templateParams: !19, identifier: "fdeea76d511e5205d65b905ea570cc1b", discriminator: !12083)
!12073 = !{!12074, !12078}
!12074 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12072, file: !2, baseType: !12075, size: 192, align: 64, extraData: i64 0)
!12075 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12070, file: !2, size: 192, align: 64, elements: !12076, templateParams: !19, identifier: "e9445e2f7d8ec4d98e47d841969460e5")
!12076 = !{!12077}
!12077 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12075, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!12078 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12072, file: !2, baseType: !12079, size: 192, align: 64, extraData: i64 1)
!12079 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12070, file: !2, size: 192, align: 64, elements: !12080, templateParams: !19, identifier: "84b399c6a9b44aa741b700aea39ac93a")
!12080 = !{!12081, !12082}
!12081 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12079, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!12082 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12079, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!12083 = !DIDerivedType(tag: DW_TAG_member, scope: !12070, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!12084 = !{!12085, !12086, !12087, !12089, !12091}
!12085 = !DILocalVariable(name: "self", arg: 1, scope: !12065, file: !5432, line: 190, type: !12069)
!12086 = !DILocalVariable(name: "f", arg: 2, scope: !12065, file: !5432, line: 190, type: !210)
!12087 = !DILocalVariable(name: "__self_0", scope: !12088, file: !5432, line: 196, type: !73, align: 8)
!12088 = distinct !DILexicalBlock(scope: !12065, file: !5432, line: 190, column: 10)
!12089 = !DILocalVariable(name: "__self_0", scope: !12090, file: !5432, line: 198, type: !73, align: 8)
!12090 = distinct !DILexicalBlock(scope: !12065, file: !5432, line: 190, column: 10)
!12091 = !DILocalVariable(name: "__self_1", scope: !12090, file: !5432, line: 198, type: !73, align: 8)
!12092 = !DILocation(line: 190, column: 10, scope: !12065)
!12093 = !DILocation(line: 196, column: 17, scope: !12088)
!12094 = !DILocation(line: 198, column: 24, scope: !12090)
!12095 = !DILocation(line: 196, column: 17, scope: !12065)
!12096 = !DILocation(line: 190, column: 10, scope: !12088)
!12097 = !DILocation(line: 198, column: 19, scope: !12065)
!12098 = !DILocation(line: 198, column: 19, scope: !12090)
!12099 = !DILocation(line: 198, column: 24, scope: !12065)
!12100 = !DILocation(line: 190, column: 10, scope: !12090)
!12101 = !DILocation(line: 190, column: 15, scope: !12065)
!12102 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hba17de3dbc216441E", scope: !12103, file: !8079, line: 434, type: !12104, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12110)
!12103 = !DINamespace(name: "{impl#16}", scope: !5434)
!12104 = !DISubroutineType(types: !12105)
!12105 = !{!192, !12106, !210}
!12106 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12107, size: 64, align: 64, dwarfAddressSpace: 0)
!12107 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5434, file: !2, size: 64, align: 64, elements: !12108, templateParams: !19, identifier: "beec9cac59ea5e999c107cc1dd79aab1")
!12108 = !{!12109}
!12109 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12107, file: !2, baseType: !18, size: 64, align: 64)
!12110 = !{!12111, !12112, !12113, !12115, !12117, !12119, !12121, !12123, !12125, !12127, !12129, !12131, !12133, !12135, !12137, !12139, !12141, !12143, !12145, !12147, !12149, !12151, !12153, !12155, !12157, !12159, !12161, !12163, !12165, !12167, !12169, !12171, !12173, !12175, !12177, !12179, !12181, !12183, !12185, !12187, !12189, !12191, !12193, !12195, !12197, !12199, !12201, !12203, !12205, !12207, !12209, !12211, !12213, !12215, !12217, !12219, !12221, !12223, !12225, !12227, !12229, !12231, !12233, !12235, !12237, !12239, !12241, !12243, !12245, !12247, !12249, !12251}
!12111 = !DILocalVariable(name: "self", arg: 1, scope: !12102, file: !8079, line: 434, type: !12106)
!12112 = !DILocalVariable(name: "f", arg: 2, scope: !12102, file: !8079, line: 434, type: !210)
!12113 = !DILocalVariable(name: "first", scope: !12114, file: !8079, line: 471, type: !310, align: 1)
!12114 = distinct !DILexicalBlock(scope: !12102, file: !8079, line: 471, column: 17)
!12115 = !DILocalVariable(name: "residual", scope: !12116, file: !8079, line: 475, type: !8094, align: 1)
!12116 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12117 = !DILocalVariable(name: "val", scope: !12118, file: !8079, line: 475, type: !7, align: 1)
!12118 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12119 = !DILocalVariable(name: "residual", scope: !12120, file: !8079, line: 478, type: !8094, align: 1)
!12120 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12121 = !DILocalVariable(name: "val", scope: !12122, file: !8079, line: 478, type: !7, align: 1)
!12122 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12123 = !DILocalVariable(name: "residual", scope: !12124, file: !8079, line: 475, type: !8094, align: 1)
!12124 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12125 = !DILocalVariable(name: "val", scope: !12126, file: !8079, line: 475, type: !7, align: 1)
!12126 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12127 = !DILocalVariable(name: "residual", scope: !12128, file: !8079, line: 478, type: !8094, align: 1)
!12128 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12129 = !DILocalVariable(name: "val", scope: !12130, file: !8079, line: 478, type: !7, align: 1)
!12130 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12131 = !DILocalVariable(name: "residual", scope: !12132, file: !8079, line: 475, type: !8094, align: 1)
!12132 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12133 = !DILocalVariable(name: "val", scope: !12134, file: !8079, line: 475, type: !7, align: 1)
!12134 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12135 = !DILocalVariable(name: "residual", scope: !12136, file: !8079, line: 478, type: !8094, align: 1)
!12136 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12137 = !DILocalVariable(name: "val", scope: !12138, file: !8079, line: 478, type: !7, align: 1)
!12138 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12139 = !DILocalVariable(name: "residual", scope: !12140, file: !8079, line: 475, type: !8094, align: 1)
!12140 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12141 = !DILocalVariable(name: "val", scope: !12142, file: !8079, line: 475, type: !7, align: 1)
!12142 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12143 = !DILocalVariable(name: "residual", scope: !12144, file: !8079, line: 478, type: !8094, align: 1)
!12144 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12145 = !DILocalVariable(name: "val", scope: !12146, file: !8079, line: 478, type: !7, align: 1)
!12146 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12147 = !DILocalVariable(name: "residual", scope: !12148, file: !8079, line: 475, type: !8094, align: 1)
!12148 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12149 = !DILocalVariable(name: "val", scope: !12150, file: !8079, line: 475, type: !7, align: 1)
!12150 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12151 = !DILocalVariable(name: "residual", scope: !12152, file: !8079, line: 478, type: !8094, align: 1)
!12152 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12153 = !DILocalVariable(name: "val", scope: !12154, file: !8079, line: 478, type: !7, align: 1)
!12154 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12155 = !DILocalVariable(name: "residual", scope: !12156, file: !8079, line: 475, type: !8094, align: 1)
!12156 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12157 = !DILocalVariable(name: "val", scope: !12158, file: !8079, line: 475, type: !7, align: 1)
!12158 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12159 = !DILocalVariable(name: "residual", scope: !12160, file: !8079, line: 478, type: !8094, align: 1)
!12160 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12161 = !DILocalVariable(name: "val", scope: !12162, file: !8079, line: 478, type: !7, align: 1)
!12162 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12163 = !DILocalVariable(name: "residual", scope: !12164, file: !8079, line: 475, type: !8094, align: 1)
!12164 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12165 = !DILocalVariable(name: "val", scope: !12166, file: !8079, line: 475, type: !7, align: 1)
!12166 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12167 = !DILocalVariable(name: "residual", scope: !12168, file: !8079, line: 478, type: !8094, align: 1)
!12168 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12169 = !DILocalVariable(name: "val", scope: !12170, file: !8079, line: 478, type: !7, align: 1)
!12170 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12171 = !DILocalVariable(name: "residual", scope: !12172, file: !8079, line: 475, type: !8094, align: 1)
!12172 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12173 = !DILocalVariable(name: "val", scope: !12174, file: !8079, line: 475, type: !7, align: 1)
!12174 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12175 = !DILocalVariable(name: "residual", scope: !12176, file: !8079, line: 478, type: !8094, align: 1)
!12176 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12177 = !DILocalVariable(name: "val", scope: !12178, file: !8079, line: 478, type: !7, align: 1)
!12178 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12179 = !DILocalVariable(name: "residual", scope: !12180, file: !8079, line: 475, type: !8094, align: 1)
!12180 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12181 = !DILocalVariable(name: "val", scope: !12182, file: !8079, line: 475, type: !7, align: 1)
!12182 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12183 = !DILocalVariable(name: "residual", scope: !12184, file: !8079, line: 478, type: !8094, align: 1)
!12184 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12185 = !DILocalVariable(name: "val", scope: !12186, file: !8079, line: 478, type: !7, align: 1)
!12186 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12187 = !DILocalVariable(name: "residual", scope: !12188, file: !8079, line: 475, type: !8094, align: 1)
!12188 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12189 = !DILocalVariable(name: "val", scope: !12190, file: !8079, line: 475, type: !7, align: 1)
!12190 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12191 = !DILocalVariable(name: "residual", scope: !12192, file: !8079, line: 478, type: !8094, align: 1)
!12192 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12193 = !DILocalVariable(name: "val", scope: !12194, file: !8079, line: 478, type: !7, align: 1)
!12194 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12195 = !DILocalVariable(name: "residual", scope: !12196, file: !8079, line: 475, type: !8094, align: 1)
!12196 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12197 = !DILocalVariable(name: "val", scope: !12198, file: !8079, line: 475, type: !7, align: 1)
!12198 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12199 = !DILocalVariable(name: "residual", scope: !12200, file: !8079, line: 478, type: !8094, align: 1)
!12200 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12201 = !DILocalVariable(name: "val", scope: !12202, file: !8079, line: 478, type: !7, align: 1)
!12202 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12203 = !DILocalVariable(name: "residual", scope: !12204, file: !8079, line: 475, type: !8094, align: 1)
!12204 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12205 = !DILocalVariable(name: "val", scope: !12206, file: !8079, line: 475, type: !7, align: 1)
!12206 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12207 = !DILocalVariable(name: "residual", scope: !12208, file: !8079, line: 478, type: !8094, align: 1)
!12208 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12209 = !DILocalVariable(name: "val", scope: !12210, file: !8079, line: 478, type: !7, align: 1)
!12210 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12211 = !DILocalVariable(name: "residual", scope: !12212, file: !8079, line: 475, type: !8094, align: 1)
!12212 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12213 = !DILocalVariable(name: "val", scope: !12214, file: !8079, line: 475, type: !7, align: 1)
!12214 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12215 = !DILocalVariable(name: "residual", scope: !12216, file: !8079, line: 478, type: !8094, align: 1)
!12216 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12217 = !DILocalVariable(name: "val", scope: !12218, file: !8079, line: 478, type: !7, align: 1)
!12218 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12219 = !DILocalVariable(name: "residual", scope: !12220, file: !8079, line: 475, type: !8094, align: 1)
!12220 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12221 = !DILocalVariable(name: "val", scope: !12222, file: !8079, line: 475, type: !7, align: 1)
!12222 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12223 = !DILocalVariable(name: "residual", scope: !12224, file: !8079, line: 478, type: !8094, align: 1)
!12224 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12225 = !DILocalVariable(name: "val", scope: !12226, file: !8079, line: 478, type: !7, align: 1)
!12226 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12227 = !DILocalVariable(name: "residual", scope: !12228, file: !8079, line: 475, type: !8094, align: 1)
!12228 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 47)
!12229 = !DILocalVariable(name: "val", scope: !12230, file: !8079, line: 475, type: !7, align: 1)
!12230 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 475, column: 29)
!12231 = !DILocalVariable(name: "residual", scope: !12232, file: !8079, line: 478, type: !8094, align: 1)
!12232 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 70)
!12233 = !DILocalVariable(name: "val", scope: !12234, file: !8079, line: 478, type: !7, align: 1)
!12234 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 478, column: 25)
!12235 = !DILocalVariable(name: "extra_bits", scope: !12236, file: !8079, line: 481, type: !18, align: 8)
!12236 = distinct !DILexicalBlock(scope: !12114, file: !8079, line: 481, column: 17)
!12237 = !DILocalVariable(name: "residual", scope: !12238, file: !8079, line: 484, type: !8094, align: 1)
!12238 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 484, column: 43)
!12239 = !DILocalVariable(name: "val", scope: !12240, file: !8079, line: 484, type: !7, align: 1)
!12240 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 484, column: 25)
!12241 = !DILocalVariable(name: "residual", scope: !12242, file: !8079, line: 487, type: !8094, align: 1)
!12242 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 487, column: 38)
!12243 = !DILocalVariable(name: "val", scope: !12244, file: !8079, line: 487, type: !7, align: 1)
!12244 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 487, column: 21)
!12245 = !DILocalVariable(name: "residual", scope: !12246, file: !8079, line: 488, type: !8094, align: 1)
!12246 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 488, column: 70)
!12247 = !DILocalVariable(name: "val", scope: !12248, file: !8079, line: 488, type: !7, align: 1)
!12248 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 488, column: 21)
!12249 = !DILocalVariable(name: "residual", scope: !12250, file: !8079, line: 491, type: !8094, align: 1)
!12250 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 491, column: 43)
!12251 = !DILocalVariable(name: "val", scope: !12252, file: !8079, line: 491, type: !7, align: 1)
!12252 = distinct !DILexicalBlock(scope: !12236, file: !8079, line: 491, column: 21)
!12253 = !DILocation(line: 475, column: 47, scope: !12116)
!12254 = !DILocation(line: 475, column: 29, scope: !12118)
!12255 = !DILocation(line: 478, column: 70, scope: !12120)
!12256 = !DILocation(line: 478, column: 25, scope: !12122)
!12257 = !DILocation(line: 475, column: 47, scope: !12124)
!12258 = !DILocation(line: 475, column: 29, scope: !12126)
!12259 = !DILocation(line: 478, column: 70, scope: !12128)
!12260 = !DILocation(line: 478, column: 25, scope: !12130)
!12261 = !DILocation(line: 475, column: 47, scope: !12132)
!12262 = !DILocation(line: 475, column: 29, scope: !12134)
!12263 = !DILocation(line: 478, column: 70, scope: !12136)
!12264 = !DILocation(line: 478, column: 25, scope: !12138)
!12265 = !DILocation(line: 475, column: 47, scope: !12140)
!12266 = !DILocation(line: 475, column: 29, scope: !12142)
!12267 = !DILocation(line: 478, column: 70, scope: !12144)
!12268 = !DILocation(line: 478, column: 25, scope: !12146)
!12269 = !DILocation(line: 475, column: 47, scope: !12148)
!12270 = !DILocation(line: 475, column: 29, scope: !12150)
!12271 = !DILocation(line: 478, column: 70, scope: !12152)
!12272 = !DILocation(line: 478, column: 25, scope: !12154)
!12273 = !DILocation(line: 475, column: 47, scope: !12156)
!12274 = !DILocation(line: 475, column: 29, scope: !12158)
!12275 = !DILocation(line: 478, column: 70, scope: !12160)
!12276 = !DILocation(line: 478, column: 25, scope: !12162)
!12277 = !DILocation(line: 475, column: 47, scope: !12164)
!12278 = !DILocation(line: 475, column: 29, scope: !12166)
!12279 = !DILocation(line: 478, column: 70, scope: !12168)
!12280 = !DILocation(line: 478, column: 25, scope: !12170)
!12281 = !DILocation(line: 475, column: 47, scope: !12172)
!12282 = !DILocation(line: 475, column: 29, scope: !12174)
!12283 = !DILocation(line: 478, column: 70, scope: !12176)
!12284 = !DILocation(line: 478, column: 25, scope: !12178)
!12285 = !DILocation(line: 475, column: 47, scope: !12180)
!12286 = !DILocation(line: 475, column: 29, scope: !12182)
!12287 = !DILocation(line: 478, column: 70, scope: !12184)
!12288 = !DILocation(line: 478, column: 25, scope: !12186)
!12289 = !DILocation(line: 475, column: 47, scope: !12188)
!12290 = !DILocation(line: 475, column: 29, scope: !12190)
!12291 = !DILocation(line: 478, column: 70, scope: !12192)
!12292 = !DILocation(line: 478, column: 25, scope: !12194)
!12293 = !DILocation(line: 475, column: 47, scope: !12196)
!12294 = !DILocation(line: 475, column: 29, scope: !12198)
!12295 = !DILocation(line: 478, column: 70, scope: !12200)
!12296 = !DILocation(line: 478, column: 25, scope: !12202)
!12297 = !DILocation(line: 475, column: 47, scope: !12204)
!12298 = !DILocation(line: 475, column: 29, scope: !12206)
!12299 = !DILocation(line: 478, column: 70, scope: !12208)
!12300 = !DILocation(line: 478, column: 25, scope: !12210)
!12301 = !DILocation(line: 475, column: 47, scope: !12212)
!12302 = !DILocation(line: 475, column: 29, scope: !12214)
!12303 = !DILocation(line: 478, column: 70, scope: !12216)
!12304 = !DILocation(line: 478, column: 25, scope: !12218)
!12305 = !DILocation(line: 475, column: 47, scope: !12220)
!12306 = !DILocation(line: 475, column: 29, scope: !12222)
!12307 = !DILocation(line: 478, column: 70, scope: !12224)
!12308 = !DILocation(line: 478, column: 25, scope: !12226)
!12309 = !DILocation(line: 475, column: 47, scope: !12228)
!12310 = !DILocation(line: 475, column: 29, scope: !12230)
!12311 = !DILocation(line: 478, column: 70, scope: !12232)
!12312 = !DILocation(line: 478, column: 25, scope: !12234)
!12313 = !DILocation(line: 484, column: 43, scope: !12238)
!12314 = !DILocation(line: 484, column: 25, scope: !12240)
!12315 = !DILocation(line: 487, column: 38, scope: !12242)
!12316 = !DILocation(line: 487, column: 21, scope: !12244)
!12317 = !DILocation(line: 488, column: 70, scope: !12246)
!12318 = !DILocation(line: 488, column: 21, scope: !12248)
!12319 = !DILocation(line: 491, column: 43, scope: !12250)
!12320 = !DILocation(line: 491, column: 21, scope: !12252)
!12321 = !DILocation(line: 434, column: 20, scope: !12102)
!12322 = !DILocation(line: 434, column: 27, scope: !12102)
!12323 = !DILocation(line: 471, column: 21, scope: !12114)
!12324 = !DILocation(line: 481, column: 21, scope: !12236)
!12325 = !DILocation(line: 471, column: 33, scope: !12102)
!12326 = !DILocation(line: 473, column: 46, scope: !12114)
!12327 = !DILocation(line: 474, column: 29, scope: !12114)
!12328 = !DILocation(line: 474, column: 28, scope: !12114)
!12329 = !DILocation(line: 477, column: 25, scope: !12114)
!12330 = !DILocation(line: 478, column: 25, scope: !12114)
!12331 = !DILocation(line: 475, column: 29, scope: !12114)
!12332 = !DILocation(line: 475, column: 29, scope: !12116)
!12333 = !DILocation(line: 494, column: 14, scope: !12102)
!12334 = !DILocation(line: 478, column: 25, scope: !12120)
!12335 = !DILocation(line: 475, column: 29, scope: !12124)
!12336 = !DILocation(line: 478, column: 25, scope: !12128)
!12337 = !DILocation(line: 475, column: 29, scope: !12132)
!12338 = !DILocation(line: 478, column: 25, scope: !12136)
!12339 = !DILocation(line: 475, column: 29, scope: !12140)
!12340 = !DILocation(line: 478, column: 25, scope: !12144)
!12341 = !DILocation(line: 475, column: 29, scope: !12148)
!12342 = !DILocation(line: 478, column: 25, scope: !12152)
!12343 = !DILocation(line: 475, column: 29, scope: !12156)
!12344 = !DILocation(line: 478, column: 25, scope: !12160)
!12345 = !DILocation(line: 475, column: 29, scope: !12164)
!12346 = !DILocation(line: 478, column: 25, scope: !12168)
!12347 = !DILocation(line: 475, column: 29, scope: !12172)
!12348 = !DILocation(line: 478, column: 25, scope: !12176)
!12349 = !DILocation(line: 475, column: 29, scope: !12180)
!12350 = !DILocation(line: 478, column: 25, scope: !12184)
!12351 = !DILocation(line: 475, column: 29, scope: !12188)
!12352 = !DILocation(line: 478, column: 25, scope: !12192)
!12353 = !DILocation(line: 475, column: 29, scope: !12196)
!12354 = !DILocation(line: 478, column: 25, scope: !12200)
!12355 = !DILocation(line: 475, column: 29, scope: !12204)
!12356 = !DILocation(line: 478, column: 25, scope: !12208)
!12357 = !DILocation(line: 475, column: 29, scope: !12212)
!12358 = !DILocation(line: 478, column: 25, scope: !12216)
!12359 = !DILocation(line: 475, column: 29, scope: !12220)
!12360 = !DILocation(line: 478, column: 25, scope: !12224)
!12361 = !DILocation(line: 481, column: 34, scope: !12114)
!12362 = !DILocation(line: 481, column: 47, scope: !12114)
!12363 = !DILocation(line: 481, column: 46, scope: !12114)
!12364 = !DILocation(line: 482, column: 20, scope: !12236)
!12365 = !DILocation(line: 475, column: 29, scope: !12228)
!12366 = !DILocation(line: 478, column: 25, scope: !12232)
!12367 = !DILocation(line: 490, column: 20, scope: !12236)
!12368 = !DILocation(line: 483, column: 25, scope: !12236)
!12369 = !DILocation(line: 483, column: 24, scope: !12236)
!12370 = !DILocation(line: 486, column: 21, scope: !12236)
!12371 = !DILocation(line: 487, column: 21, scope: !12236)
!12372 = !DILocation(line: 484, column: 25, scope: !12236)
!12373 = !DILocation(line: 484, column: 25, scope: !12238)
!12374 = !DILocation(line: 488, column: 21, scope: !12236)
!12375 = !DILocation(line: 487, column: 21, scope: !12242)
!12376 = !DILocation(line: 488, column: 21, scope: !12246)
!12377 = !DILocation(line: 493, column: 17, scope: !12236)
!12378 = !DILocation(line: 491, column: 21, scope: !12236)
!12379 = !DILocation(line: 491, column: 21, scope: !12250)
!12380 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfb01fcf522424f1eE", scope: !12381, file: !8079, line: 497, type: !12104, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12382)
!12381 = !DINamespace(name: "{impl#17}", scope: !5434)
!12382 = !{!12383, !12384}
!12383 = !DILocalVariable(name: "self", arg: 1, scope: !12380, file: !8079, line: 497, type: !12106)
!12384 = !DILocalVariable(name: "f", arg: 2, scope: !12380, file: !8079, line: 497, type: !210)
!12385 = !DILocation(line: 497, column: 20, scope: !12380)
!12386 = !DILocation(line: 497, column: 27, scope: !12380)
!12387 = !DILocation(line: 498, column: 17, scope: !12380)
!12388 = !DILocation(line: 499, column: 14, scope: !12380)
!12389 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hafbcd34d9bd6235dE", scope: !12390, file: !8079, line: 502, type: !12104, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12391)
!12390 = !DINamespace(name: "{impl#18}", scope: !5434)
!12391 = !{!12392, !12393}
!12392 = !DILocalVariable(name: "self", arg: 1, scope: !12389, file: !8079, line: 502, type: !12106)
!12393 = !DILocalVariable(name: "f", arg: 2, scope: !12389, file: !8079, line: 502, type: !210)
!12394 = !DILocation(line: 502, column: 20, scope: !12389)
!12395 = !DILocation(line: 502, column: 27, scope: !12389)
!12396 = !DILocation(line: 503, column: 17, scope: !12389)
!12397 = !DILocation(line: 504, column: 14, scope: !12389)
!12398 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd472488f5ec17c54E", scope: !12399, file: !8079, line: 507, type: !12104, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12400)
!12399 = !DINamespace(name: "{impl#19}", scope: !5434)
!12400 = !{!12401, !12402}
!12401 = !DILocalVariable(name: "self", arg: 1, scope: !12398, file: !8079, line: 507, type: !12106)
!12402 = !DILocalVariable(name: "f", arg: 2, scope: !12398, file: !8079, line: 507, type: !210)
!12403 = !DILocation(line: 507, column: 20, scope: !12398)
!12404 = !DILocation(line: 507, column: 27, scope: !12398)
!12405 = !DILocation(line: 508, column: 17, scope: !12398)
!12406 = !DILocation(line: 509, column: 14, scope: !12398)
!12407 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc537d5f63047a061E", scope: !12408, file: !8079, line: 512, type: !12104, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12409)
!12408 = !DINamespace(name: "{impl#20}", scope: !5434)
!12409 = !{!12410, !12411}
!12410 = !DILocalVariable(name: "self", arg: 1, scope: !12407, file: !8079, line: 512, type: !12106)
!12411 = !DILocalVariable(name: "f", arg: 2, scope: !12407, file: !8079, line: 512, type: !210)
!12412 = !DILocation(line: 512, column: 20, scope: !12407)
!12413 = !DILocation(line: 512, column: 27, scope: !12407)
!12414 = !DILocation(line: 513, column: 17, scope: !12407)
!12415 = !DILocation(line: 514, column: 14, scope: !12407)
!12416 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17hc2cc792e2f38ca0aE", scope: !12107, file: !8079, line: 532, type: !12417, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!12417 = !DISubroutineType(types: !12418)
!12418 = !{!12107}
!12419 = !DILocation(line: 533, column: 17, scope: !12416)
!12420 = !DILocation(line: 541, column: 14, scope: !12416)
!12421 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h5e5905fe5fa18911E", scope: !12107, file: !8079, line: 545, type: !12422, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12424)
!12422 = !DISubroutineType(types: !12423)
!12423 = !{!18, !12106}
!12424 = !{!12425}
!12425 = !DILocalVariable(name: "self", arg: 1, scope: !12421, file: !8079, line: 545, type: !12106)
!12426 = !DILocation(line: 545, column: 31, scope: !12421)
!12427 = !DILocation(line: 546, column: 17, scope: !12421)
!12428 = !DILocation(line: 547, column: 14, scope: !12421)
!12429 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h856ec937dba79ea6E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12434)
!12430 = !DINamespace(name: "{impl#0}", scope: !12431)
!12431 = !DINamespace(name: "fmt", scope: !12103)
!12432 = !DISubroutineType(types: !12433)
!12433 = !{!310, !12106}
!12434 = !{!12435}
!12435 = !DILocalVariable(name: "self", arg: 1, scope: !12436, file: !5432, line: 201, type: !12106)
!12436 = !DILexicalBlockFile(scope: !12429, file: !5432, discriminator: 0)
!12437 = !DILocation(line: 201, column: 1, scope: !12436)
!12438 = !DILocation(line: 875, column: 11, scope: !12429)
!12439 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hd51d0c663b31bf04E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12440)
!12440 = !{!12441}
!12441 = !DILocalVariable(name: "self", arg: 1, scope: !12442, file: !5432, line: 201, type: !12106)
!12442 = !DILexicalBlockFile(scope: !12439, file: !5432, discriminator: 0)
!12443 = !DILocation(line: 201, column: 1, scope: !12442)
!12444 = !DILocation(line: 875, column: 11, scope: !12439)
!12445 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hb3d7b28468e5f0deE", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12446)
!12446 = !{!12447}
!12447 = !DILocalVariable(name: "self", arg: 1, scope: !12448, file: !5432, line: 201, type: !12106)
!12448 = !DILexicalBlockFile(scope: !12445, file: !5432, discriminator: 0)
!12449 = !DILocation(line: 201, column: 1, scope: !12448)
!12450 = !DILocation(line: 875, column: 11, scope: !12445)
!12451 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h3f6cd97f9fb6dbf3E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12452)
!12452 = !{!12453}
!12453 = !DILocalVariable(name: "self", arg: 1, scope: !12454, file: !5432, line: 201, type: !12106)
!12454 = !DILexicalBlockFile(scope: !12451, file: !5432, discriminator: 0)
!12455 = !DILocation(line: 201, column: 1, scope: !12454)
!12456 = !DILocation(line: 875, column: 11, scope: !12451)
!12457 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h90c6566bd3b0b961E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12458)
!12458 = !{!12459}
!12459 = !DILocalVariable(name: "self", arg: 1, scope: !12460, file: !5432, line: 201, type: !12106)
!12460 = !DILexicalBlockFile(scope: !12457, file: !5432, discriminator: 0)
!12461 = !DILocation(line: 201, column: 1, scope: !12460)
!12462 = !DILocation(line: 875, column: 11, scope: !12457)
!12463 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h635f685650b872d3E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12464)
!12464 = !{!12465}
!12465 = !DILocalVariable(name: "self", arg: 1, scope: !12466, file: !5432, line: 201, type: !12106)
!12466 = !DILexicalBlockFile(scope: !12463, file: !5432, discriminator: 0)
!12467 = !DILocation(line: 201, column: 1, scope: !12466)
!12468 = !DILocation(line: 875, column: 11, scope: !12463)
!12469 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h5dc9750c2468a7cfE", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12470)
!12470 = !{!12471}
!12471 = !DILocalVariable(name: "self", arg: 1, scope: !12472, file: !5432, line: 201, type: !12106)
!12472 = !DILexicalBlockFile(scope: !12469, file: !5432, discriminator: 0)
!12473 = !DILocation(line: 201, column: 1, scope: !12472)
!12474 = !DILocation(line: 875, column: 11, scope: !12469)
!12475 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h48249654ebceaa5cE", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12476)
!12476 = !{!12477}
!12477 = !DILocalVariable(name: "self", arg: 1, scope: !12478, file: !5432, line: 201, type: !12106)
!12478 = !DILexicalBlockFile(scope: !12475, file: !5432, discriminator: 0)
!12479 = !DILocation(line: 201, column: 1, scope: !12478)
!12480 = !DILocation(line: 875, column: 11, scope: !12475)
!12481 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h4fd857ab520727c9E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12482)
!12482 = !{!12483}
!12483 = !DILocalVariable(name: "self", arg: 1, scope: !12484, file: !5432, line: 201, type: !12106)
!12484 = !DILexicalBlockFile(scope: !12481, file: !5432, discriminator: 0)
!12485 = !DILocation(line: 201, column: 1, scope: !12484)
!12486 = !DILocation(line: 875, column: 11, scope: !12481)
!12487 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h7e4d0689d25834e2E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12488)
!12488 = !{!12489}
!12489 = !DILocalVariable(name: "self", arg: 1, scope: !12490, file: !5432, line: 201, type: !12106)
!12490 = !DILexicalBlockFile(scope: !12487, file: !5432, discriminator: 0)
!12491 = !DILocation(line: 201, column: 1, scope: !12490)
!12492 = !DILocation(line: 875, column: 11, scope: !12487)
!12493 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h49fa3f497e008549E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12494)
!12494 = !{!12495}
!12495 = !DILocalVariable(name: "self", arg: 1, scope: !12496, file: !5432, line: 201, type: !12106)
!12496 = !DILexicalBlockFile(scope: !12493, file: !5432, discriminator: 0)
!12497 = !DILocation(line: 201, column: 1, scope: !12496)
!12498 = !DILocation(line: 875, column: 11, scope: !12493)
!12499 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hb3d5b2b6451f1dfcE", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12500)
!12500 = !{!12501}
!12501 = !DILocalVariable(name: "self", arg: 1, scope: !12502, file: !5432, line: 201, type: !12106)
!12502 = !DILexicalBlockFile(scope: !12499, file: !5432, discriminator: 0)
!12503 = !DILocation(line: 201, column: 1, scope: !12502)
!12504 = !DILocation(line: 875, column: 11, scope: !12499)
!12505 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917h435ba97e5dd94f7cE", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12506)
!12506 = !{!12507}
!12507 = !DILocalVariable(name: "self", arg: 1, scope: !12508, file: !5432, line: 201, type: !12106)
!12508 = !DILexicalBlockFile(scope: !12505, file: !5432, discriminator: 0)
!12509 = !DILocation(line: 201, column: 1, scope: !12508)
!12510 = !DILocation(line: 875, column: 11, scope: !12505)
!12511 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h13881a60d99fd44fE", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12512)
!12512 = !{!12513}
!12513 = !DILocalVariable(name: "self", arg: 1, scope: !12514, file: !5432, line: 201, type: !12106)
!12514 = !DILexicalBlockFile(scope: !12511, file: !5432, discriminator: 0)
!12515 = !DILocation(line: 201, column: 1, scope: !12514)
!12516 = !DILocation(line: 875, column: 11, scope: !12511)
!12517 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h4db79e260333c0f4E", scope: !12430, file: !8079, line: 460, type: !12432, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12518)
!12518 = !{!12519}
!12519 = !DILocalVariable(name: "self", arg: 1, scope: !12520, file: !5432, line: 201, type: !12106)
!12520 = !DILexicalBlockFile(scope: !12517, file: !5432, discriminator: 0)
!12521 = !DILocation(line: 201, column: 1, scope: !12520)
!12522 = !DILocation(line: 875, column: 11, scope: !12517)
!12523 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h89d028bff20cb1b4E", scope: !12524, file: !5457, line: 47, type: !12525, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12527)
!12524 = !DINamespace(name: "{impl#15}", scope: !30)
!12525 = !DISubroutineType(types: !12526)
!12526 = !{!192, !5488, !210}
!12527 = !{!12528, !12529, !12530, !12536}
!12528 = !DILocalVariable(name: "self", arg: 1, scope: !12523, file: !5457, line: 47, type: !5488)
!12529 = !DILocalVariable(name: "f", arg: 2, scope: !12523, file: !5457, line: 47, type: !210)
!12530 = !DILocalVariable(name: "names", scope: !12531, file: !5457, line: 47, type: !12532, align: 8)
!12531 = distinct !DILexicalBlock(scope: !12523, file: !5457, line: 47, column: 17)
!12532 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12533, size: 64, align: 64, dwarfAddressSpace: 0)
!12533 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12534)
!12534 = !{!12535}
!12535 = !DISubrange(count: 26, lowerBound: 0)
!12536 = !DILocalVariable(name: "values", scope: !12537, file: !5457, line: 47, type: !12538, align: 8)
!12537 = distinct !DILexicalBlock(scope: !12531, file: !5457, line: 47, column: 17)
!12538 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12539, templateParams: !19, identifier: "a9480e38ea026a3df40a60706f508e8e")
!12539 = !{!12540, !12548}
!12540 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12538, file: !2, baseType: !12541, size: 64, align: 64)
!12541 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12542, size: 64, align: 64, dwarfAddressSpace: 0)
!12542 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12543, templateParams: !19, identifier: "26f2dd477473bee2899d460db5252851")
!12543 = !{!12544, !12547}
!12544 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12542, file: !2, baseType: !12545, size: 64, align: 64)
!12545 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12546, size: 64, align: 64, dwarfAddressSpace: 0)
!12546 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !19, identifier: "d2f55b2cb76fba83e50da1b2dec1735a")
!12547 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12542, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!12548 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12538, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12549 = !DILocation(line: 47, column: 17, scope: !12523)
!12550 = !DILocation(line: 47, column: 17, scope: !12531)
!12551 = !DILocation(line: 90, column: 5, scope: !12531)
!12552 = !DILocation(line: 100, column: 5, scope: !12531)
!12553 = !DILocation(line: 108, column: 5, scope: !12531)
!12554 = !DILocation(line: 117, column: 5, scope: !12531)
!12555 = !DILocation(line: 127, column: 5, scope: !12531)
!12556 = !DILocation(line: 161, column: 5, scope: !12531)
!12557 = !DILocation(line: 178, column: 5, scope: !12531)
!12558 = !DILocation(line: 212, column: 5, scope: !12531)
!12559 = !DILocation(line: 219, column: 5, scope: !12531)
!12560 = !DILocation(line: 229, column: 5, scope: !12531)
!12561 = !DILocation(line: 239, column: 5, scope: !12531)
!12562 = !DILocation(line: 256, column: 5, scope: !12531)
!12563 = !DILocation(line: 272, column: 5, scope: !12531)
!12564 = !DILocation(line: 293, column: 5, scope: !12531)
!12565 = !DILocation(line: 296, column: 5, scope: !12531)
!12566 = !DILocation(line: 304, column: 5, scope: !12531)
!12567 = !DILocation(line: 313, column: 5, scope: !12531)
!12568 = !DILocation(line: 322, column: 5, scope: !12531)
!12569 = !DILocation(line: 338, column: 5, scope: !12531)
!12570 = !DILocation(line: 341, column: 5, scope: !12531)
!12571 = !DILocation(line: 344, column: 5, scope: !12531)
!12572 = !DILocation(line: 373, column: 5, scope: !12531)
!12573 = !DILocation(line: 384, column: 5, scope: !12531)
!12574 = !DILocation(line: 387, column: 5, scope: !12531)
!12575 = !DILocation(line: 409, column: 5, scope: !12531)
!12576 = !DILocation(line: 47, column: 17, scope: !12537)
!12577 = !DILocation(line: 47, column: 22, scope: !12523)
!12578 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h9eeef02cc8090ef4E", scope: !12579, file: !8079, line: 434, type: !12580, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12583)
!12579 = !DINamespace(name: "{impl#38}", scope: !30)
!12580 = !DISubroutineType(types: !12581)
!12581 = !{!192, !12582, !210}
!12582 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !512, size: 64, align: 64, dwarfAddressSpace: 0)
!12583 = !{!12584, !12585, !12586, !12588, !12590, !12592, !12594, !12596, !12598, !12600, !12602, !12604, !12606, !12608, !12610, !12612, !12614, !12616, !12618, !12620, !12622, !12624, !12626, !12628, !12630, !12632, !12634, !12636, !12638, !12640, !12642, !12644, !12646, !12648, !12650, !12652, !12654, !12656, !12658, !12660, !12662, !12664, !12666, !12668, !12670, !12672, !12674, !12676}
!12584 = !DILocalVariable(name: "self", arg: 1, scope: !12578, file: !8079, line: 434, type: !12582)
!12585 = !DILocalVariable(name: "f", arg: 2, scope: !12578, file: !8079, line: 434, type: !210)
!12586 = !DILocalVariable(name: "first", scope: !12587, file: !8079, line: 471, type: !310, align: 1)
!12587 = distinct !DILexicalBlock(scope: !12578, file: !8079, line: 471, column: 17)
!12588 = !DILocalVariable(name: "residual", scope: !12589, file: !8079, line: 475, type: !8094, align: 1)
!12589 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12590 = !DILocalVariable(name: "val", scope: !12591, file: !8079, line: 475, type: !7, align: 1)
!12591 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12592 = !DILocalVariable(name: "residual", scope: !12593, file: !8079, line: 478, type: !8094, align: 1)
!12593 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12594 = !DILocalVariable(name: "val", scope: !12595, file: !8079, line: 478, type: !7, align: 1)
!12595 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12596 = !DILocalVariable(name: "residual", scope: !12597, file: !8079, line: 475, type: !8094, align: 1)
!12597 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12598 = !DILocalVariable(name: "val", scope: !12599, file: !8079, line: 475, type: !7, align: 1)
!12599 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12600 = !DILocalVariable(name: "residual", scope: !12601, file: !8079, line: 478, type: !8094, align: 1)
!12601 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12602 = !DILocalVariable(name: "val", scope: !12603, file: !8079, line: 478, type: !7, align: 1)
!12603 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12604 = !DILocalVariable(name: "residual", scope: !12605, file: !8079, line: 475, type: !8094, align: 1)
!12605 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12606 = !DILocalVariable(name: "val", scope: !12607, file: !8079, line: 475, type: !7, align: 1)
!12607 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12608 = !DILocalVariable(name: "residual", scope: !12609, file: !8079, line: 478, type: !8094, align: 1)
!12609 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12610 = !DILocalVariable(name: "val", scope: !12611, file: !8079, line: 478, type: !7, align: 1)
!12611 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12612 = !DILocalVariable(name: "residual", scope: !12613, file: !8079, line: 475, type: !8094, align: 1)
!12613 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12614 = !DILocalVariable(name: "val", scope: !12615, file: !8079, line: 475, type: !7, align: 1)
!12615 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12616 = !DILocalVariable(name: "residual", scope: !12617, file: !8079, line: 478, type: !8094, align: 1)
!12617 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12618 = !DILocalVariable(name: "val", scope: !12619, file: !8079, line: 478, type: !7, align: 1)
!12619 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12620 = !DILocalVariable(name: "residual", scope: !12621, file: !8079, line: 475, type: !8094, align: 1)
!12621 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12622 = !DILocalVariable(name: "val", scope: !12623, file: !8079, line: 475, type: !7, align: 1)
!12623 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12624 = !DILocalVariable(name: "residual", scope: !12625, file: !8079, line: 478, type: !8094, align: 1)
!12625 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12626 = !DILocalVariable(name: "val", scope: !12627, file: !8079, line: 478, type: !7, align: 1)
!12627 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12628 = !DILocalVariable(name: "residual", scope: !12629, file: !8079, line: 475, type: !8094, align: 1)
!12629 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12630 = !DILocalVariable(name: "val", scope: !12631, file: !8079, line: 475, type: !7, align: 1)
!12631 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12632 = !DILocalVariable(name: "residual", scope: !12633, file: !8079, line: 478, type: !8094, align: 1)
!12633 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12634 = !DILocalVariable(name: "val", scope: !12635, file: !8079, line: 478, type: !7, align: 1)
!12635 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12636 = !DILocalVariable(name: "residual", scope: !12637, file: !8079, line: 475, type: !8094, align: 1)
!12637 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12638 = !DILocalVariable(name: "val", scope: !12639, file: !8079, line: 475, type: !7, align: 1)
!12639 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12640 = !DILocalVariable(name: "residual", scope: !12641, file: !8079, line: 478, type: !8094, align: 1)
!12641 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12642 = !DILocalVariable(name: "val", scope: !12643, file: !8079, line: 478, type: !7, align: 1)
!12643 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12644 = !DILocalVariable(name: "residual", scope: !12645, file: !8079, line: 475, type: !8094, align: 1)
!12645 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12646 = !DILocalVariable(name: "val", scope: !12647, file: !8079, line: 475, type: !7, align: 1)
!12647 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12648 = !DILocalVariable(name: "residual", scope: !12649, file: !8079, line: 478, type: !8094, align: 1)
!12649 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12650 = !DILocalVariable(name: "val", scope: !12651, file: !8079, line: 478, type: !7, align: 1)
!12651 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12652 = !DILocalVariable(name: "residual", scope: !12653, file: !8079, line: 475, type: !8094, align: 1)
!12653 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 47)
!12654 = !DILocalVariable(name: "val", scope: !12655, file: !8079, line: 475, type: !7, align: 1)
!12655 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 475, column: 29)
!12656 = !DILocalVariable(name: "residual", scope: !12657, file: !8079, line: 478, type: !8094, align: 1)
!12657 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 70)
!12658 = !DILocalVariable(name: "val", scope: !12659, file: !8079, line: 478, type: !7, align: 1)
!12659 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 478, column: 25)
!12660 = !DILocalVariable(name: "extra_bits", scope: !12661, file: !8079, line: 481, type: !18, align: 8)
!12661 = distinct !DILexicalBlock(scope: !12587, file: !8079, line: 481, column: 17)
!12662 = !DILocalVariable(name: "residual", scope: !12663, file: !8079, line: 484, type: !8094, align: 1)
!12663 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 484, column: 43)
!12664 = !DILocalVariable(name: "val", scope: !12665, file: !8079, line: 484, type: !7, align: 1)
!12665 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 484, column: 25)
!12666 = !DILocalVariable(name: "residual", scope: !12667, file: !8079, line: 487, type: !8094, align: 1)
!12667 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 487, column: 38)
!12668 = !DILocalVariable(name: "val", scope: !12669, file: !8079, line: 487, type: !7, align: 1)
!12669 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 487, column: 21)
!12670 = !DILocalVariable(name: "residual", scope: !12671, file: !8079, line: 488, type: !8094, align: 1)
!12671 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 488, column: 70)
!12672 = !DILocalVariable(name: "val", scope: !12673, file: !8079, line: 488, type: !7, align: 1)
!12673 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 488, column: 21)
!12674 = !DILocalVariable(name: "residual", scope: !12675, file: !8079, line: 491, type: !8094, align: 1)
!12675 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 491, column: 43)
!12676 = !DILocalVariable(name: "val", scope: !12677, file: !8079, line: 491, type: !7, align: 1)
!12677 = distinct !DILexicalBlock(scope: !12661, file: !8079, line: 491, column: 21)
!12678 = !DILocation(line: 475, column: 47, scope: !12589)
!12679 = !DILocation(line: 475, column: 29, scope: !12591)
!12680 = !DILocation(line: 478, column: 70, scope: !12593)
!12681 = !DILocation(line: 478, column: 25, scope: !12595)
!12682 = !DILocation(line: 475, column: 47, scope: !12597)
!12683 = !DILocation(line: 475, column: 29, scope: !12599)
!12684 = !DILocation(line: 478, column: 70, scope: !12601)
!12685 = !DILocation(line: 478, column: 25, scope: !12603)
!12686 = !DILocation(line: 475, column: 47, scope: !12605)
!12687 = !DILocation(line: 475, column: 29, scope: !12607)
!12688 = !DILocation(line: 478, column: 70, scope: !12609)
!12689 = !DILocation(line: 478, column: 25, scope: !12611)
!12690 = !DILocation(line: 475, column: 47, scope: !12613)
!12691 = !DILocation(line: 475, column: 29, scope: !12615)
!12692 = !DILocation(line: 478, column: 70, scope: !12617)
!12693 = !DILocation(line: 478, column: 25, scope: !12619)
!12694 = !DILocation(line: 475, column: 47, scope: !12621)
!12695 = !DILocation(line: 475, column: 29, scope: !12623)
!12696 = !DILocation(line: 478, column: 70, scope: !12625)
!12697 = !DILocation(line: 478, column: 25, scope: !12627)
!12698 = !DILocation(line: 475, column: 47, scope: !12629)
!12699 = !DILocation(line: 475, column: 29, scope: !12631)
!12700 = !DILocation(line: 478, column: 70, scope: !12633)
!12701 = !DILocation(line: 478, column: 25, scope: !12635)
!12702 = !DILocation(line: 475, column: 47, scope: !12637)
!12703 = !DILocation(line: 475, column: 29, scope: !12639)
!12704 = !DILocation(line: 478, column: 70, scope: !12641)
!12705 = !DILocation(line: 478, column: 25, scope: !12643)
!12706 = !DILocation(line: 475, column: 47, scope: !12645)
!12707 = !DILocation(line: 475, column: 29, scope: !12647)
!12708 = !DILocation(line: 478, column: 70, scope: !12649)
!12709 = !DILocation(line: 478, column: 25, scope: !12651)
!12710 = !DILocation(line: 475, column: 47, scope: !12653)
!12711 = !DILocation(line: 475, column: 29, scope: !12655)
!12712 = !DILocation(line: 478, column: 70, scope: !12657)
!12713 = !DILocation(line: 478, column: 25, scope: !12659)
!12714 = !DILocation(line: 484, column: 43, scope: !12663)
!12715 = !DILocation(line: 484, column: 25, scope: !12665)
!12716 = !DILocation(line: 487, column: 38, scope: !12667)
!12717 = !DILocation(line: 487, column: 21, scope: !12669)
!12718 = !DILocation(line: 488, column: 70, scope: !12671)
!12719 = !DILocation(line: 488, column: 21, scope: !12673)
!12720 = !DILocation(line: 491, column: 43, scope: !12675)
!12721 = !DILocation(line: 491, column: 21, scope: !12677)
!12722 = !DILocation(line: 434, column: 20, scope: !12578)
!12723 = !DILocation(line: 434, column: 27, scope: !12578)
!12724 = !DILocation(line: 471, column: 21, scope: !12587)
!12725 = !DILocation(line: 481, column: 21, scope: !12661)
!12726 = !DILocation(line: 471, column: 33, scope: !12578)
!12727 = !DILocation(line: 473, column: 46, scope: !12587)
!12728 = !DILocation(line: 474, column: 29, scope: !12587)
!12729 = !DILocation(line: 474, column: 28, scope: !12587)
!12730 = !DILocation(line: 477, column: 25, scope: !12587)
!12731 = !DILocation(line: 478, column: 25, scope: !12587)
!12732 = !DILocation(line: 475, column: 29, scope: !12587)
!12733 = !DILocation(line: 475, column: 29, scope: !12589)
!12734 = !DILocation(line: 494, column: 14, scope: !12578)
!12735 = !DILocation(line: 478, column: 25, scope: !12593)
!12736 = !DILocation(line: 475, column: 29, scope: !12597)
!12737 = !DILocation(line: 478, column: 25, scope: !12601)
!12738 = !DILocation(line: 475, column: 29, scope: !12605)
!12739 = !DILocation(line: 478, column: 25, scope: !12609)
!12740 = !DILocation(line: 475, column: 29, scope: !12613)
!12741 = !DILocation(line: 478, column: 25, scope: !12617)
!12742 = !DILocation(line: 475, column: 29, scope: !12621)
!12743 = !DILocation(line: 478, column: 25, scope: !12625)
!12744 = !DILocation(line: 475, column: 29, scope: !12629)
!12745 = !DILocation(line: 478, column: 25, scope: !12633)
!12746 = !DILocation(line: 475, column: 29, scope: !12637)
!12747 = !DILocation(line: 478, column: 25, scope: !12641)
!12748 = !DILocation(line: 475, column: 29, scope: !12645)
!12749 = !DILocation(line: 478, column: 25, scope: !12649)
!12750 = !DILocation(line: 481, column: 34, scope: !12587)
!12751 = !DILocation(line: 481, column: 47, scope: !12587)
!12752 = !DILocation(line: 481, column: 46, scope: !12587)
!12753 = !DILocation(line: 482, column: 20, scope: !12661)
!12754 = !DILocation(line: 475, column: 29, scope: !12653)
!12755 = !DILocation(line: 478, column: 25, scope: !12657)
!12756 = !DILocation(line: 490, column: 20, scope: !12661)
!12757 = !DILocation(line: 483, column: 25, scope: !12661)
!12758 = !DILocation(line: 483, column: 24, scope: !12661)
!12759 = !DILocation(line: 486, column: 21, scope: !12661)
!12760 = !DILocation(line: 487, column: 21, scope: !12661)
!12761 = !DILocation(line: 484, column: 25, scope: !12661)
!12762 = !DILocation(line: 484, column: 25, scope: !12663)
!12763 = !DILocation(line: 488, column: 21, scope: !12661)
!12764 = !DILocation(line: 487, column: 21, scope: !12667)
!12765 = !DILocation(line: 488, column: 21, scope: !12671)
!12766 = !DILocation(line: 493, column: 17, scope: !12661)
!12767 = !DILocation(line: 491, column: 21, scope: !12661)
!12768 = !DILocation(line: 491, column: 21, scope: !12675)
!12769 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h08c6baa57d2bd58aE", scope: !12770, file: !8079, line: 497, type: !12580, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12771)
!12770 = !DINamespace(name: "{impl#39}", scope: !30)
!12771 = !{!12772, !12773}
!12772 = !DILocalVariable(name: "self", arg: 1, scope: !12769, file: !8079, line: 497, type: !12582)
!12773 = !DILocalVariable(name: "f", arg: 2, scope: !12769, file: !8079, line: 497, type: !210)
!12774 = !DILocation(line: 497, column: 20, scope: !12769)
!12775 = !DILocation(line: 497, column: 27, scope: !12769)
!12776 = !DILocation(line: 498, column: 17, scope: !12769)
!12777 = !DILocation(line: 499, column: 14, scope: !12769)
!12778 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h7dc4a61e10dfd0e2E", scope: !12779, file: !8079, line: 502, type: !12580, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12780)
!12779 = !DINamespace(name: "{impl#40}", scope: !30)
!12780 = !{!12781, !12782}
!12781 = !DILocalVariable(name: "self", arg: 1, scope: !12778, file: !8079, line: 502, type: !12582)
!12782 = !DILocalVariable(name: "f", arg: 2, scope: !12778, file: !8079, line: 502, type: !210)
!12783 = !DILocation(line: 502, column: 20, scope: !12778)
!12784 = !DILocation(line: 502, column: 27, scope: !12778)
!12785 = !DILocation(line: 503, column: 17, scope: !12778)
!12786 = !DILocation(line: 504, column: 14, scope: !12778)
!12787 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hfa6fa1a59f793deeE", scope: !12788, file: !8079, line: 507, type: !12580, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12789)
!12788 = !DINamespace(name: "{impl#41}", scope: !30)
!12789 = !{!12790, !12791}
!12790 = !DILocalVariable(name: "self", arg: 1, scope: !12787, file: !8079, line: 507, type: !12582)
!12791 = !DILocalVariable(name: "f", arg: 2, scope: !12787, file: !8079, line: 507, type: !210)
!12792 = !DILocation(line: 507, column: 20, scope: !12787)
!12793 = !DILocation(line: 507, column: 27, scope: !12787)
!12794 = !DILocation(line: 508, column: 17, scope: !12787)
!12795 = !DILocation(line: 509, column: 14, scope: !12787)
!12796 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he2524c943dc20cc3E", scope: !12797, file: !8079, line: 512, type: !12580, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12798)
!12797 = !DINamespace(name: "{impl#42}", scope: !30)
!12798 = !{!12799, !12800}
!12799 = !DILocalVariable(name: "self", arg: 1, scope: !12796, file: !8079, line: 512, type: !12582)
!12800 = !DILocalVariable(name: "f", arg: 2, scope: !12796, file: !8079, line: 512, type: !210)
!12801 = !DILocation(line: 512, column: 20, scope: !12796)
!12802 = !DILocation(line: 512, column: 27, scope: !12796)
!12803 = !DILocation(line: 513, column: 17, scope: !12796)
!12804 = !DILocation(line: 514, column: 14, scope: !12796)
!12805 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h744143890319075eE", scope: !512, file: !8079, line: 532, type: !12806, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!12806 = !DISubroutineType(types: !12807)
!12807 = !{!512}
!12808 = !DILocation(line: 533, column: 17, scope: !12805)
!12809 = !DILocation(line: 541, column: 14, scope: !12805)
!12810 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hbaeb9e7698ff1e5aE", scope: !512, file: !8079, line: 545, type: !12811, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12813)
!12811 = !DISubroutineType(types: !12812)
!12812 = !{!18, !12582}
!12813 = !{!12814}
!12814 = !DILocalVariable(name: "self", arg: 1, scope: !12810, file: !8079, line: 545, type: !12582)
!12815 = !DILocation(line: 545, column: 31, scope: !12810)
!12816 = !DILocation(line: 546, column: 17, scope: !12810)
!12817 = !DILocation(line: 547, column: 14, scope: !12810)
!12818 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h0b696297b62e813eE", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12823)
!12819 = !DINamespace(name: "{impl#0}", scope: !12820)
!12820 = !DINamespace(name: "fmt", scope: !12579)
!12821 = !DISubroutineType(types: !12822)
!12822 = !{!310, !12582}
!12823 = !{!12824}
!12824 = !DILocalVariable(name: "self", arg: 1, scope: !12825, file: !5457, line: 930, type: !12582)
!12825 = !DILexicalBlockFile(scope: !12818, file: !5457, discriminator: 0)
!12826 = !DILocation(line: 930, column: 1, scope: !12825)
!12827 = !DILocation(line: 875, column: 11, scope: !12818)
!12828 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hdd9b45c4870238c4E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12829)
!12829 = !{!12830}
!12830 = !DILocalVariable(name: "self", arg: 1, scope: !12831, file: !5457, line: 930, type: !12582)
!12831 = !DILexicalBlockFile(scope: !12828, file: !5457, discriminator: 0)
!12832 = !DILocation(line: 930, column: 1, scope: !12831)
!12833 = !DILocation(line: 875, column: 11, scope: !12828)
!12834 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h3977622f0cc11f09E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12835)
!12835 = !{!12836}
!12836 = !DILocalVariable(name: "self", arg: 1, scope: !12837, file: !5457, line: 930, type: !12582)
!12837 = !DILexicalBlockFile(scope: !12834, file: !5457, discriminator: 0)
!12838 = !DILocation(line: 930, column: 1, scope: !12837)
!12839 = !DILocation(line: 875, column: 11, scope: !12834)
!12840 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h085da96a08df4ff9E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12841)
!12841 = !{!12842}
!12842 = !DILocalVariable(name: "self", arg: 1, scope: !12843, file: !5457, line: 930, type: !12582)
!12843 = !DILexicalBlockFile(scope: !12840, file: !5457, discriminator: 0)
!12844 = !DILocation(line: 930, column: 1, scope: !12843)
!12845 = !DILocation(line: 875, column: 11, scope: !12840)
!12846 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h394e531e54907a06E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12847)
!12847 = !{!12848}
!12848 = !DILocalVariable(name: "self", arg: 1, scope: !12849, file: !5457, line: 930, type: !12582)
!12849 = !DILexicalBlockFile(scope: !12846, file: !5457, discriminator: 0)
!12850 = !DILocation(line: 930, column: 1, scope: !12849)
!12851 = !DILocation(line: 875, column: 11, scope: !12846)
!12852 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hdc8f0c352f5d4d58E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12853)
!12853 = !{!12854}
!12854 = !DILocalVariable(name: "self", arg: 1, scope: !12855, file: !5457, line: 930, type: !12582)
!12855 = !DILexicalBlockFile(scope: !12852, file: !5457, discriminator: 0)
!12856 = !DILocation(line: 930, column: 1, scope: !12855)
!12857 = !DILocation(line: 875, column: 11, scope: !12852)
!12858 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hc88ab094a7f6ea75E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12859)
!12859 = !{!12860}
!12860 = !DILocalVariable(name: "self", arg: 1, scope: !12861, file: !5457, line: 930, type: !12582)
!12861 = !DILexicalBlockFile(scope: !12858, file: !5457, discriminator: 0)
!12862 = !DILocation(line: 930, column: 1, scope: !12861)
!12863 = !DILocation(line: 875, column: 11, scope: !12858)
!12864 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hd76d71fef93356adE", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12865)
!12865 = !{!12866}
!12866 = !DILocalVariable(name: "self", arg: 1, scope: !12867, file: !5457, line: 930, type: !12582)
!12867 = !DILexicalBlockFile(scope: !12864, file: !5457, discriminator: 0)
!12868 = !DILocation(line: 930, column: 1, scope: !12867)
!12869 = !DILocation(line: 875, column: 11, scope: !12864)
!12870 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h7dc10365e32f6bf8E", scope: !12819, file: !8079, line: 460, type: !12821, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12871)
!12871 = !{!12872}
!12872 = !DILocalVariable(name: "self", arg: 1, scope: !12873, file: !5457, line: 930, type: !12582)
!12873 = !DILexicalBlockFile(scope: !12870, file: !5457, discriminator: 0)
!12874 = !DILocation(line: 930, column: 1, scope: !12873)
!12875 = !DILocation(line: 875, column: 11, scope: !12870)
!12876 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h08eb04f76d6f284bE", scope: !12877, file: !5457, line: 1042, type: !12878, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12881)
!12877 = !DINamespace(name: "{impl#62}", scope: !30)
!12878 = !DISubroutineType(types: !12879)
!12879 = !{!192, !12880, !210}
!12880 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!12881 = !{!12882, !12883}
!12882 = !DILocalVariable(name: "self", arg: 1, scope: !12876, file: !5457, line: 1042, type: !12880)
!12883 = !DILocalVariable(name: "f", arg: 2, scope: !12876, file: !5457, line: 1042, type: !210)
!12884 = !DILocation(line: 1042, column: 10, scope: !12876)
!12885 = !DILocation(line: 1042, column: 14, scope: !12876)
!12886 = !DILocation(line: 1042, column: 15, scope: !12876)
!12887 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h7afdc814b176daf0E", scope: !12888, file: !5457, line: 1059, type: !12889, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12892)
!12888 = !DINamespace(name: "{impl#72}", scope: !30)
!12889 = !DISubroutineType(types: !12890)
!12890 = !{!192, !12891, !210}
!12891 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !820, size: 64, align: 64, dwarfAddressSpace: 0)
!12892 = !{!12893, !12894}
!12893 = !DILocalVariable(name: "self", arg: 1, scope: !12887, file: !5457, line: 1059, type: !12891)
!12894 = !DILocalVariable(name: "f", arg: 2, scope: !12887, file: !5457, line: 1059, type: !210)
!12895 = !DILocation(line: 1059, column: 23, scope: !12887)
!12896 = !{i8 0, i8 31}
!12897 = !DILocation(line: 1059, column: 27, scope: !12887)
!12898 = !DILocation(line: 1059, column: 28, scope: !12887)
!12899 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h505fa3cb2529da55E", scope: !698, file: !5864, line: 40, type: !5901, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12900)
!12900 = !{!12901}
!12901 = !DILocalVariable(name: "start_address", arg: 1, scope: !12899, file: !5864, line: 40, type: !355)
!12902 = !DILocation(line: 40, column: 48, scope: !12899)
!12903 = !DILocation(line: 41, column: 9, scope: !12899)
!12904 = !DILocation(line: 45, column: 6, scope: !12899)
!12905 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hafd44324c698685dE", scope: !664, file: !5864, line: 40, type: !5919, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12906)
!12906 = !{!12907}
!12907 = !DILocalVariable(name: "start_address", arg: 1, scope: !12905, file: !5864, line: 40, type: !355)
!12908 = !DILocation(line: 40, column: 48, scope: !12905)
!12909 = !DILocation(line: 41, column: 9, scope: !12905)
!12910 = !DILocation(line: 45, column: 6, scope: !12905)
!12911 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17he6580352f3f6ef1cE", scope: !682, file: !5864, line: 40, type: !5910, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12912)
!12912 = !{!12913}
!12913 = !DILocalVariable(name: "start_address", arg: 1, scope: !12911, file: !5864, line: 40, type: !355)
!12914 = !DILocation(line: 40, column: 48, scope: !12911)
!12915 = !DILocation(line: 41, column: 9, scope: !12911)
!12916 = !DILocation(line: 45, column: 6, scope: !12911)
!12917 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4705662313d11010E", scope: !664, file: !5864, line: 59, type: !12918, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12920)
!12918 = !DISubroutineType(types: !12919)
!12919 = !{!355, !664}
!12920 = !{!12921}
!12921 = !DILocalVariable(name: "self", arg: 1, scope: !12917, file: !5864, line: 59, type: !664)
!12922 = !DILocation(line: 59, column: 26, scope: !12917)
!12923 = !DILocation(line: 60, column: 9, scope: !12917)
!12924 = !DILocation(line: 61, column: 6, scope: !12917)
!12925 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h4d59f8618312c3ccE", scope: !698, file: !5864, line: 59, type: !12926, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12928)
!12926 = !DISubroutineType(types: !12927)
!12927 = !{!355, !698}
!12928 = !{!12929}
!12929 = !DILocalVariable(name: "self", arg: 1, scope: !12925, file: !5864, line: 59, type: !698)
!12930 = !DILocation(line: 59, column: 26, scope: !12925)
!12931 = !DILocation(line: 60, column: 9, scope: !12925)
!12932 = !DILocation(line: 61, column: 6, scope: !12925)
!12933 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h711f3c7c8989e9bdE", scope: !682, file: !5864, line: 59, type: !12934, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12936)
!12934 = !DISubroutineType(types: !12935)
!12935 = !{!355, !682}
!12936 = !{!12937}
!12937 = !DILocalVariable(name: "self", arg: 1, scope: !12933, file: !5864, line: 59, type: !682)
!12938 = !DILocation(line: 59, column: 26, scope: !12933)
!12939 = !DILocation(line: 60, column: 9, scope: !12933)
!12940 = !DILocation(line: 61, column: 6, scope: !12933)
!12941 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd37f63d61f31db19E", scope: !12942, file: !6019, line: 16, type: !12943, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12945)
!12942 = !DINamespace(name: "{impl#14}", scope: !572)
!12943 = !DISubroutineType(types: !12944)
!12944 = !{!192, !614, !210}
!12945 = !{!12946, !12947}
!12946 = !DILocalVariable(name: "self", arg: 1, scope: !12941, file: !6019, line: 16, type: !614)
!12947 = !DILocalVariable(name: "f", arg: 2, scope: !12941, file: !6019, line: 16, type: !210)
!12948 = !DILocation(line: 16, column: 10, scope: !12941)
!12949 = !DILocation(line: 19, column: 5, scope: !12941)
!12950 = !DILocation(line: 16, column: 15, scope: !12941)
!12951 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5db7c9b0900f0b00E", scope: !12952, file: !6019, line: 682, type: !12953, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12956)
!12952 = !DINamespace(name: "{impl#15}", scope: !572)
!12953 = !DISubroutineType(types: !12954)
!12954 = !{!192, !12955, !210}
!12955 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!12956 = !{!12957, !12958}
!12957 = !DILocalVariable(name: "self", arg: 1, scope: !12951, file: !6019, line: 682, type: !12955)
!12958 = !DILocalVariable(name: "f", arg: 2, scope: !12951, file: !6019, line: 682, type: !210)
!12959 = !DILocation(line: 682, column: 10, scope: !12951)
!12960 = !DILocation(line: 684, column: 5, scope: !12951)
!12961 = !DILocation(line: 682, column: 15, scope: !12951)
!12962 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17hc4bd06a5d59441b8E", scope: !12963, file: !6019, line: 780, type: !12964, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12967)
!12963 = !DINamespace(name: "{impl#16}", scope: !572)
!12964 = !DISubroutineType(types: !12965)
!12965 = !{!192, !12966, !210}
!12966 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!12967 = !{!12968, !12969}
!12968 = !DILocalVariable(name: "self", arg: 1, scope: !12962, file: !6019, line: 780, type: !12966)
!12969 = !DILocalVariable(name: "f", arg: 2, scope: !12962, file: !6019, line: 780, type: !210)
!12970 = !DILocation(line: 780, column: 10, scope: !12962)
!12971 = !DILocation(line: 780, column: 14, scope: !12962)
!12972 = !DILocation(line: 780, column: 15, scope: !12962)
!12973 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h5ad909d9af0418caE", scope: !12974, file: !6019, line: 786, type: !12975, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12978)
!12974 = !DINamespace(name: "{impl#17}", scope: !572)
!12975 = !DISubroutineType(types: !12976)
!12976 = !{!192, !12977, !210}
!12977 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !849, size: 64, align: 64, dwarfAddressSpace: 0)
!12978 = !{!12979, !12980}
!12979 = !DILocalVariable(name: "self", arg: 1, scope: !12973, file: !6019, line: 786, type: !12977)
!12980 = !DILocalVariable(name: "f", arg: 2, scope: !12973, file: !6019, line: 786, type: !210)
!12981 = !DILocation(line: 786, column: 10, scope: !12973)
!12982 = !DILocation(line: 786, column: 14, scope: !12973)
!12983 = !DILocation(line: 786, column: 15, scope: !12973)
!12984 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h896c8dab8c2e63f9E", scope: !12985, file: !6036, line: 10, type: !12986, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12988)
!12985 = !DINamespace(name: "{impl#7}", scope: !576)
!12986 = !DISubroutineType(types: !12987)
!12987 = !{!192, !6051, !210}
!12988 = !{!12989, !12990}
!12989 = !DILocalVariable(name: "self", arg: 1, scope: !12984, file: !6036, line: 10, type: !6051)
!12990 = !DILocalVariable(name: "f", arg: 2, scope: !12984, file: !6036, line: 10, type: !210)
!12991 = !DILocation(line: 10, column: 10, scope: !12984)
!12992 = !DILocation(line: 12, column: 5, scope: !12984)
!12993 = !DILocation(line: 10, column: 15, scope: !12984)
!12994 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h963429a667752b13E", scope: !12995, file: !6036, line: 52, type: !12996, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !12998)
!12995 = !DINamespace(name: "{impl#8}", scope: !576)
!12996 = !DISubroutineType(types: !12997)
!12997 = !{!192, !605, !210}
!12998 = !{!12999, !13000}
!12999 = !DILocalVariable(name: "self", arg: 1, scope: !12994, file: !6036, line: 52, type: !605)
!13000 = !DILocalVariable(name: "f", arg: 2, scope: !12994, file: !6036, line: 52, type: !210)
!13001 = !DILocation(line: 52, column: 10, scope: !12994)
!13002 = !DILocation(line: 54, column: 5, scope: !12994)
!13003 = !DILocation(line: 52, column: 15, scope: !12994)
!13004 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ba259e39d104585E", scope: !13005, file: !6074, line: 32, type: !13006, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13008)
!13005 = !DINamespace(name: "{impl#7}", scope: !810)
!13006 = !DISubroutineType(types: !13007)
!13007 = !{!192, !6306, !210}
!13008 = !{!13009, !13010}
!13009 = !DILocalVariable(name: "self", arg: 1, scope: !13004, file: !6074, line: 32, type: !6306)
!13010 = !DILocalVariable(name: "f", arg: 2, scope: !13004, file: !6074, line: 32, type: !210)
!13011 = !DILocation(line: 32, column: 10, scope: !13004)
!13012 = !DILocation(line: 35, column: 5, scope: !13004)
!13013 = !DILocation(line: 32, column: 15, scope: !13004)
!13014 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h19f3cf8baea8aad0E", scope: !13015, file: !6074, line: 920, type: !7277, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13016)
!13015 = !DINamespace(name: "{impl#8}", scope: !810)
!13016 = !{!13017, !13018}
!13017 = !DILocalVariable(name: "self", arg: 1, scope: !13014, file: !6074, line: 920, type: !7279)
!13018 = !DILocalVariable(name: "f", arg: 2, scope: !13014, file: !6074, line: 920, type: !210)
!13019 = !DILocation(line: 920, column: 10, scope: !13014)
!13020 = !DILocation(line: 920, column: 14, scope: !13014)
!13021 = !DILocation(line: 920, column: 15, scope: !13014)
!13022 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h2150ab24ad5c4b25E", scope: !13023, file: !327, line: 57, type: !13024, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13027)
!13023 = !DINamespace(name: "{impl#4}", scope: !326)
!13024 = !DISubroutineType(types: !13025)
!13025 = !{!192, !13026, !210}
!13026 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7109, size: 64, align: 64, dwarfAddressSpace: 0)
!13027 = !{!13028, !13029, !13030, !13032, !13033, !13034}
!13028 = !DILocalVariable(name: "self", arg: 1, scope: !13022, file: !327, line: 57, type: !13026)
!13029 = !DILocalVariable(name: "f", arg: 2, scope: !13022, file: !327, line: 57, type: !210)
!13030 = !DILocalVariable(name: "__self_0", scope: !13031, file: !327, line: 62, type: !7411, align: 8)
!13031 = distinct !DILexicalBlock(scope: !13022, file: !327, line: 57, column: 10)
!13032 = !DILocalVariable(name: "__self_1", scope: !13031, file: !327, line: 64, type: !73, align: 8)
!13033 = !DILocalVariable(name: "__self_2", scope: !13031, file: !327, line: 70, type: !719, align: 8)
!13034 = !DILocalVariable(name: "__self_0", scope: !13035, file: !327, line: 75, type: !647, align: 8)
!13035 = distinct !DILexicalBlock(scope: !13022, file: !327, line: 57, column: 10)
!13036 = !DILocation(line: 57, column: 10, scope: !13022)
!13037 = !DILocation(line: 70, column: 9, scope: !13031)
!13038 = !DILocation(line: 75, column: 25, scope: !13035)
!13039 = !{i64 0, i64 5}
!13040 = !DILocation(line: 62, column: 9, scope: !13022)
!13041 = !DILocation(line: 62, column: 9, scope: !13031)
!13042 = !DILocation(line: 64, column: 9, scope: !13022)
!13043 = !DILocation(line: 64, column: 9, scope: !13031)
!13044 = !DILocation(line: 70, column: 9, scope: !13022)
!13045 = !DILocation(line: 57, column: 10, scope: !13031)
!13046 = !DILocation(line: 75, column: 25, scope: !13022)
!13047 = !DILocation(line: 57, column: 10, scope: !13035)
!13048 = !DILocation(line: 57, column: 15, scope: !13022)
!13049 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h89d942288a86255bE", scope: !13050, file: !327, line: 79, type: !13051, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13053)
!13050 = !DINamespace(name: "{impl#5}", scope: !326)
!13051 = !DISubroutineType(types: !13052)
!13052 = !{!192, !7411, !210}
!13053 = !{!13054, !13055, !13056, !13058, !13060}
!13054 = !DILocalVariable(name: "self", arg: 1, scope: !13049, file: !327, line: 79, type: !7411)
!13055 = !DILocalVariable(name: "f", arg: 2, scope: !13049, file: !327, line: 79, type: !210)
!13056 = !DILocalVariable(name: "__self_0", scope: !13057, file: !327, line: 82, type: !746, align: 8)
!13057 = distinct !DILexicalBlock(scope: !13049, file: !327, line: 79, column: 10)
!13058 = !DILocalVariable(name: "__self_0", scope: !13059, file: !327, line: 84, type: !737, align: 8)
!13059 = distinct !DILexicalBlock(scope: !13049, file: !327, line: 79, column: 10)
!13060 = !DILocalVariable(name: "__self_0", scope: !13061, file: !327, line: 86, type: !728, align: 8)
!13061 = distinct !DILexicalBlock(scope: !13049, file: !327, line: 79, column: 10)
!13062 = !DILocation(line: 79, column: 10, scope: !13049)
!13063 = !DILocation(line: 82, column: 14, scope: !13057)
!13064 = !DILocation(line: 84, column: 14, scope: !13059)
!13065 = !DILocation(line: 86, column: 14, scope: !13061)
!13066 = !DILocation(line: 82, column: 14, scope: !13049)
!13067 = !DILocation(line: 79, column: 10, scope: !13057)
!13068 = !DILocation(line: 84, column: 14, scope: !13049)
!13069 = !DILocation(line: 79, column: 10, scope: !13059)
!13070 = !DILocation(line: 86, column: 14, scope: !13049)
!13071 = !DILocation(line: 79, column: 10, scope: !13061)
!13072 = !DILocation(line: 79, column: 15, scope: !13049)
!13073 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h99665ca98d573130E", scope: !13074, file: !327, line: 413, type: !13075, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13078)
!13074 = !DINamespace(name: "{impl#7}", scope: !326)
!13075 = !DISubroutineType(types: !13076)
!13076 = !{!192, !13077, !210}
!13077 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6247, size: 64, align: 64, dwarfAddressSpace: 0)
!13078 = !{!13079, !13080}
!13079 = !DILocalVariable(name: "self", arg: 1, scope: !13073, file: !327, line: 413, type: !13077)
!13080 = !DILocalVariable(name: "f", arg: 2, scope: !13073, file: !327, line: 413, type: !210)
!13081 = !DILocation(line: 413, column: 10, scope: !13073)
!13082 = !DILocation(line: 415, column: 27, scope: !13073)
!13083 = !DILocation(line: 413, column: 15, scope: !13073)
!13084 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hec166db24a4e9ad3E", scope: !13085, file: !327, line: 453, type: !13086, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13089)
!13085 = !DINamespace(name: "{impl#10}", scope: !326)
!13086 = !DISubroutineType(types: !13087)
!13087 = !{!192, !13088, !210}
!13088 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !881, size: 64, align: 64, dwarfAddressSpace: 0)
!13089 = !{!13090, !13091, !13092}
!13090 = !DILocalVariable(name: "self", arg: 1, scope: !13084, file: !327, line: 453, type: !13088)
!13091 = !DILocalVariable(name: "f", arg: 2, scope: !13084, file: !327, line: 453, type: !210)
!13092 = !DILocalVariable(name: "__self_0", scope: !13093, file: !327, line: 461, type: !647, align: 8)
!13093 = distinct !DILexicalBlock(scope: !13084, file: !327, line: 453, column: 10)
!13094 = !DILocation(line: 453, column: 10, scope: !13084)
!13095 = !DILocation(line: 461, column: 25, scope: !13093)
!13096 = !DILocation(line: 461, column: 25, scope: !13084)
!13097 = !DILocation(line: 453, column: 10, scope: !13093)
!13098 = !DILocation(line: 453, column: 15, scope: !13084)
!13099 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17hef84f5876e81dbaeE", scope: !13100, file: !327, line: 465, type: !13101, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13104)
!13100 = !DINamespace(name: "{impl#11}", scope: !326)
!13101 = !DISubroutineType(types: !13102)
!13102 = !{!192, !13103, !210}
!13103 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!13104 = !{!13105, !13106}
!13105 = !DILocalVariable(name: "self", arg: 1, scope: !13099, file: !327, line: 465, type: !13103)
!13106 = !DILocalVariable(name: "f", arg: 2, scope: !13099, file: !327, line: 465, type: !210)
!13107 = !DILocation(line: 465, column: 10, scope: !13099)
!13108 = !DILocation(line: 465, column: 14, scope: !13099)
!13109 = !DILocation(line: 465, column: 15, scope: !13099)
!13110 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h236f6bcad3580d59E", scope: !13111, file: !327, line: 475, type: !13112, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13115)
!13111 = !DINamespace(name: "{impl#12}", scope: !326)
!13112 = !DISubroutineType(types: !13113)
!13113 = !{!192, !13114, !210}
!13114 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3329, size: 64, align: 64, dwarfAddressSpace: 0)
!13115 = !{!13116, !13117, !13118}
!13116 = !DILocalVariable(name: "self", arg: 1, scope: !13110, file: !327, line: 475, type: !13114)
!13117 = !DILocalVariable(name: "f", arg: 2, scope: !13110, file: !327, line: 475, type: !210)
!13118 = !DILocalVariable(name: "__self_0", scope: !13119, file: !327, line: 483, type: !647, align: 8)
!13119 = distinct !DILexicalBlock(scope: !13110, file: !327, line: 475, column: 10)
!13120 = !DILocation(line: 475, column: 10, scope: !13110)
!13121 = !DILocation(line: 483, column: 25, scope: !13119)
!13122 = !DILocation(line: 483, column: 25, scope: !13110)
!13123 = !DILocation(line: 475, column: 10, scope: !13119)
!13124 = !DILocation(line: 475, column: 15, scope: !13110)
!13125 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h4df961d102d7c263E", scope: !13126, file: !7475, line: 25, type: !13127, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13130)
!13126 = !DINamespace(name: "{impl#25}", scope: !673)
!13127 = !DISubroutineType(types: !13128)
!13128 = !{!192, !13129, !210}
!13129 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !672, size: 64, align: 64, dwarfAddressSpace: 0)
!13130 = !{!13131, !13132}
!13131 = !DILocalVariable(name: "self", arg: 1, scope: !13125, file: !7475, line: 25, type: !13129)
!13132 = !DILocalVariable(name: "f", arg: 2, scope: !13125, file: !7475, line: 25, type: !210)
!13133 = !DILocation(line: 25, column: 10, scope: !13125)
!13134 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b5375593742c6f2E", scope: !13135, file: !7475, line: 29, type: !13136, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13139)
!13135 = !DINamespace(name: "{impl#34}", scope: !673)
!13136 = !DISubroutineType(types: !13137)
!13137 = !{!192, !13138, !210}
!13138 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !689, size: 64, align: 64, dwarfAddressSpace: 0)
!13139 = !{!13140, !13141}
!13140 = !DILocalVariable(name: "self", arg: 1, scope: !13134, file: !7475, line: 29, type: !13138)
!13141 = !DILocalVariable(name: "f", arg: 2, scope: !13134, file: !7475, line: 29, type: !210)
!13142 = !DILocation(line: 29, column: 10, scope: !13134)
!13143 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h1b465a54bfba88b8E", scope: !13144, file: !7475, line: 35, type: !13145, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13148)
!13144 = !DINamespace(name: "{impl#43}", scope: !673)
!13145 = !DISubroutineType(types: !13146)
!13146 = !{!192, !13147, !210}
!13147 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !705, size: 64, align: 64, dwarfAddressSpace: 0)
!13148 = !{!13149, !13150}
!13149 = !DILocalVariable(name: "self", arg: 1, scope: !13143, file: !7475, line: 35, type: !13147)
!13150 = !DILocalVariable(name: "f", arg: 2, scope: !13143, file: !7475, line: 35, type: !210)
!13151 = !DILocation(line: 35, column: 10, scope: !13143)
!13152 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h310f718fad13c183E", scope: !968, file: !7475, line: 106, type: !13153, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13155)
!13153 = !DISubroutineType(types: !13154)
!13154 = !{!13, !968}
!13155 = !{!13156}
!13156 = !DILocalVariable(name: "self", arg: 1, scope: !13152, file: !7475, line: 106, type: !968)
!13157 = !DILocation(line: 106, column: 26, scope: !13152)
!13158 = !DILocation(line: 107, column: 9, scope: !13152)
!13159 = !DILocation(line: 108, column: 6, scope: !13152)
!13160 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h36a6fa33938d2e96E", scope: !1011, file: !7475, line: 106, type: !13161, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13163)
!13161 = !DISubroutineType(types: !13162)
!13162 = !{!13, !1011}
!13163 = !{!13164}
!13164 = !DILocalVariable(name: "self", arg: 1, scope: !13160, file: !7475, line: 106, type: !1011)
!13165 = !DILocation(line: 106, column: 26, scope: !13160)
!13166 = !DILocation(line: 107, column: 9, scope: !13160)
!13167 = !DILocation(line: 108, column: 6, scope: !13160)
!13168 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h915d77356d818a96E", scope: !874, file: !7475, line: 106, type: !13169, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13171)
!13169 = !DISubroutineType(types: !13170)
!13170 = !{!13, !874}
!13171 = !{!13172}
!13172 = !DILocalVariable(name: "self", arg: 1, scope: !13168, file: !7475, line: 106, type: !874)
!13173 = !DILocation(line: 106, column: 26, scope: !13168)
!13174 = !DILocation(line: 107, column: 9, scope: !13168)
!13175 = !DILocation(line: 108, column: 6, scope: !13168)
!13176 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h3680b1e1c901fc94E", scope: !1011, file: !7475, line: 120, type: !13177, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13179)
!13177 = !DISubroutineType(types: !13178)
!13178 = !{!636, !1011}
!13179 = !{!13180}
!13180 = !DILocalVariable(name: "self", arg: 1, scope: !13176, file: !7475, line: 120, type: !1011)
!13181 = !DILocation(line: 120, column: 21, scope: !13176)
!13182 = !DILocation(line: 121, column: 9, scope: !13176)
!13183 = !DILocation(line: 122, column: 6, scope: !13176)
!13184 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h972f65ac81e5768fE", scope: !968, file: !7475, line: 120, type: !13185, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13187)
!13185 = !DISubroutineType(types: !13186)
!13186 = !{!636, !968}
!13187 = !{!13188}
!13188 = !DILocalVariable(name: "self", arg: 1, scope: !13184, file: !7475, line: 120, type: !968)
!13189 = !DILocation(line: 120, column: 21, scope: !13184)
!13190 = !DILocation(line: 121, column: 9, scope: !13184)
!13191 = !DILocation(line: 122, column: 6, scope: !13184)
!13192 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb587a2e1b35fa08aE", scope: !874, file: !7475, line: 120, type: !7517, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13193)
!13193 = !{!13194}
!13194 = !DILocalVariable(name: "self", arg: 1, scope: !13192, file: !7475, line: 120, type: !874)
!13195 = !DILocation(line: 120, column: 21, scope: !13192)
!13196 = !DILocation(line: 121, column: 9, scope: !13192)
!13197 = !DILocation(line: 122, column: 6, scope: !13192)
!13198 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h67cb3355a68aef18E", scope: !1011, file: !7475, line: 127, type: !13177, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13199)
!13199 = !{!13200}
!13200 = !DILocalVariable(name: "self", arg: 1, scope: !13198, file: !7475, line: 127, type: !1011)
!13201 = !DILocation(line: 127, column: 21, scope: !13198)
!13202 = !DILocation(line: 128, column: 9, scope: !13198)
!13203 = !DILocation(line: 129, column: 6, scope: !13198)
!13204 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17ha9468cfc9030423fE", scope: !968, file: !7475, line: 127, type: !13185, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13205)
!13205 = !{!13206}
!13206 = !DILocalVariable(name: "self", arg: 1, scope: !13204, file: !7475, line: 127, type: !968)
!13207 = !DILocation(line: 127, column: 21, scope: !13204)
!13208 = !DILocation(line: 128, column: 9, scope: !13204)
!13209 = !DILocation(line: 129, column: 6, scope: !13204)
!13210 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hc3a5d6930ae4d15aE", scope: !874, file: !7475, line: 127, type: !7517, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13211)
!13211 = !{!13212}
!13212 = !DILocalVariable(name: "self", arg: 1, scope: !13210, file: !7475, line: 127, type: !874)
!13213 = !DILocation(line: 127, column: 21, scope: !13210)
!13214 = !DILocation(line: 128, column: 9, scope: !13210)
!13215 = !DILocation(line: 129, column: 6, scope: !13210)
!13216 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hb1b90953ab0891f4E", scope: !874, file: !7475, line: 157, type: !7517, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13217)
!13217 = !{!13218}
!13218 = !DILocalVariable(name: "self", arg: 1, scope: !13216, file: !7475, line: 157, type: !874)
!13219 = !DILocation(line: 157, column: 21, scope: !13216)
!13220 = !DILocation(line: 158, column: 9, scope: !13216)
!13221 = !DILocation(line: 159, column: 6, scope: !13216)
!13222 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hec552256a57aa858E", scope: !1011, file: !7475, line: 157, type: !13177, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13223)
!13223 = !{!13224}
!13224 = !DILocalVariable(name: "self", arg: 1, scope: !13222, file: !7475, line: 157, type: !1011)
!13225 = !DILocation(line: 157, column: 21, scope: !13222)
!13226 = !DILocation(line: 158, column: 9, scope: !13222)
!13227 = !DILocation(line: 159, column: 6, scope: !13222)
!13228 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h4bb9c799cbe71ec8E", scope: !13229, file: !7475, line: 401, type: !7526, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13230)
!13229 = !DINamespace(name: "{impl#75}", scope: !673)
!13230 = !{!13231, !13232}
!13231 = !DILocalVariable(name: "self", arg: 1, scope: !13228, file: !7475, line: 401, type: !7528)
!13232 = !DILocalVariable(name: "f", arg: 2, scope: !13228, file: !7475, line: 401, type: !210)
!13233 = !DILocation(line: 401, column: 10, scope: !13228)
!13234 = !DILocation(line: 401, column: 15, scope: !13228)
!13235 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h613fa090e82c5438E", scope: !13236, file: !7537, line: 12, type: !13237, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13240)
!13236 = !DINamespace(name: "{impl#20}", scope: !84)
!13237 = !DISubroutineType(types: !13238)
!13238 = !{!192, !13239, !210}
!13239 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!13240 = !{!13241, !13242}
!13241 = !DILocalVariable(name: "self", arg: 1, scope: !13235, file: !7537, line: 12, type: !13239)
!13242 = !DILocalVariable(name: "f", arg: 2, scope: !13235, file: !7537, line: 12, type: !210)
!13243 = !DILocation(line: 12, column: 10, scope: !13235)
!13244 = !DILocation(line: 12, column: 14, scope: !13235)
!13245 = !DILocation(line: 12, column: 15, scope: !13235)
!13246 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hd2eea6c608a52887E", scope: !13247, file: !8079, line: 434, type: !13248, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13250)
!13247 = !DINamespace(name: "{impl#35}", scope: !84)
!13248 = !DISubroutineType(types: !13249)
!13249 = !{!192, !719, !210}
!13250 = !{!13251, !13252, !13253, !13255, !13257, !13259, !13261, !13263, !13265, !13267, !13269, !13271, !13273, !13275, !13277, !13279, !13281, !13283, !13285, !13287, !13289, !13291, !13293, !13295, !13297, !13299, !13301, !13303, !13305, !13307, !13309, !13311, !13313, !13315, !13317, !13319, !13321, !13323, !13325, !13327, !13329, !13331, !13333, !13335, !13337, !13339, !13341, !13343, !13345, !13347, !13349, !13351, !13353, !13355, !13357, !13359, !13361, !13363, !13365, !13367, !13369, !13371, !13373, !13375, !13377, !13379, !13381, !13383, !13385, !13387, !13389, !13391, !13393, !13395, !13397, !13399, !13401, !13403, !13405, !13407, !13409, !13411, !13413, !13415, !13417, !13419, !13421, !13423, !13425, !13427, !13429, !13431, !13433, !13435, !13437, !13439, !13441, !13443, !13445, !13447, !13449, !13451, !13453, !13455, !13457, !13459, !13461, !13463}
!13251 = !DILocalVariable(name: "self", arg: 1, scope: !13246, file: !8079, line: 434, type: !719)
!13252 = !DILocalVariable(name: "f", arg: 2, scope: !13246, file: !8079, line: 434, type: !210)
!13253 = !DILocalVariable(name: "first", scope: !13254, file: !8079, line: 471, type: !310, align: 1)
!13254 = distinct !DILexicalBlock(scope: !13246, file: !8079, line: 471, column: 17)
!13255 = !DILocalVariable(name: "residual", scope: !13256, file: !8079, line: 475, type: !8094, align: 1)
!13256 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13257 = !DILocalVariable(name: "val", scope: !13258, file: !8079, line: 475, type: !7, align: 1)
!13258 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13259 = !DILocalVariable(name: "residual", scope: !13260, file: !8079, line: 478, type: !8094, align: 1)
!13260 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13261 = !DILocalVariable(name: "val", scope: !13262, file: !8079, line: 478, type: !7, align: 1)
!13262 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13263 = !DILocalVariable(name: "residual", scope: !13264, file: !8079, line: 475, type: !8094, align: 1)
!13264 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13265 = !DILocalVariable(name: "val", scope: !13266, file: !8079, line: 475, type: !7, align: 1)
!13266 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13267 = !DILocalVariable(name: "residual", scope: !13268, file: !8079, line: 478, type: !8094, align: 1)
!13268 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13269 = !DILocalVariable(name: "val", scope: !13270, file: !8079, line: 478, type: !7, align: 1)
!13270 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13271 = !DILocalVariable(name: "residual", scope: !13272, file: !8079, line: 475, type: !8094, align: 1)
!13272 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13273 = !DILocalVariable(name: "val", scope: !13274, file: !8079, line: 475, type: !7, align: 1)
!13274 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13275 = !DILocalVariable(name: "residual", scope: !13276, file: !8079, line: 478, type: !8094, align: 1)
!13276 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13277 = !DILocalVariable(name: "val", scope: !13278, file: !8079, line: 478, type: !7, align: 1)
!13278 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13279 = !DILocalVariable(name: "residual", scope: !13280, file: !8079, line: 475, type: !8094, align: 1)
!13280 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13281 = !DILocalVariable(name: "val", scope: !13282, file: !8079, line: 475, type: !7, align: 1)
!13282 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13283 = !DILocalVariable(name: "residual", scope: !13284, file: !8079, line: 478, type: !8094, align: 1)
!13284 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13285 = !DILocalVariable(name: "val", scope: !13286, file: !8079, line: 478, type: !7, align: 1)
!13286 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13287 = !DILocalVariable(name: "residual", scope: !13288, file: !8079, line: 475, type: !8094, align: 1)
!13288 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13289 = !DILocalVariable(name: "val", scope: !13290, file: !8079, line: 475, type: !7, align: 1)
!13290 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13291 = !DILocalVariable(name: "residual", scope: !13292, file: !8079, line: 478, type: !8094, align: 1)
!13292 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13293 = !DILocalVariable(name: "val", scope: !13294, file: !8079, line: 478, type: !7, align: 1)
!13294 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13295 = !DILocalVariable(name: "residual", scope: !13296, file: !8079, line: 475, type: !8094, align: 1)
!13296 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13297 = !DILocalVariable(name: "val", scope: !13298, file: !8079, line: 475, type: !7, align: 1)
!13298 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13299 = !DILocalVariable(name: "residual", scope: !13300, file: !8079, line: 478, type: !8094, align: 1)
!13300 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13301 = !DILocalVariable(name: "val", scope: !13302, file: !8079, line: 478, type: !7, align: 1)
!13302 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13303 = !DILocalVariable(name: "residual", scope: !13304, file: !8079, line: 475, type: !8094, align: 1)
!13304 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13305 = !DILocalVariable(name: "val", scope: !13306, file: !8079, line: 475, type: !7, align: 1)
!13306 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13307 = !DILocalVariable(name: "residual", scope: !13308, file: !8079, line: 478, type: !8094, align: 1)
!13308 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13309 = !DILocalVariable(name: "val", scope: !13310, file: !8079, line: 478, type: !7, align: 1)
!13310 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13311 = !DILocalVariable(name: "residual", scope: !13312, file: !8079, line: 475, type: !8094, align: 1)
!13312 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13313 = !DILocalVariable(name: "val", scope: !13314, file: !8079, line: 475, type: !7, align: 1)
!13314 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13315 = !DILocalVariable(name: "residual", scope: !13316, file: !8079, line: 478, type: !8094, align: 1)
!13316 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13317 = !DILocalVariable(name: "val", scope: !13318, file: !8079, line: 478, type: !7, align: 1)
!13318 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13319 = !DILocalVariable(name: "residual", scope: !13320, file: !8079, line: 475, type: !8094, align: 1)
!13320 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13321 = !DILocalVariable(name: "val", scope: !13322, file: !8079, line: 475, type: !7, align: 1)
!13322 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13323 = !DILocalVariable(name: "residual", scope: !13324, file: !8079, line: 478, type: !8094, align: 1)
!13324 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13325 = !DILocalVariable(name: "val", scope: !13326, file: !8079, line: 478, type: !7, align: 1)
!13326 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13327 = !DILocalVariable(name: "residual", scope: !13328, file: !8079, line: 475, type: !8094, align: 1)
!13328 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13329 = !DILocalVariable(name: "val", scope: !13330, file: !8079, line: 475, type: !7, align: 1)
!13330 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13331 = !DILocalVariable(name: "residual", scope: !13332, file: !8079, line: 478, type: !8094, align: 1)
!13332 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13333 = !DILocalVariable(name: "val", scope: !13334, file: !8079, line: 478, type: !7, align: 1)
!13334 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13335 = !DILocalVariable(name: "residual", scope: !13336, file: !8079, line: 475, type: !8094, align: 1)
!13336 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13337 = !DILocalVariable(name: "val", scope: !13338, file: !8079, line: 475, type: !7, align: 1)
!13338 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13339 = !DILocalVariable(name: "residual", scope: !13340, file: !8079, line: 478, type: !8094, align: 1)
!13340 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13341 = !DILocalVariable(name: "val", scope: !13342, file: !8079, line: 478, type: !7, align: 1)
!13342 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13343 = !DILocalVariable(name: "residual", scope: !13344, file: !8079, line: 475, type: !8094, align: 1)
!13344 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13345 = !DILocalVariable(name: "val", scope: !13346, file: !8079, line: 475, type: !7, align: 1)
!13346 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13347 = !DILocalVariable(name: "residual", scope: !13348, file: !8079, line: 478, type: !8094, align: 1)
!13348 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13349 = !DILocalVariable(name: "val", scope: !13350, file: !8079, line: 478, type: !7, align: 1)
!13350 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13351 = !DILocalVariable(name: "residual", scope: !13352, file: !8079, line: 475, type: !8094, align: 1)
!13352 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13353 = !DILocalVariable(name: "val", scope: !13354, file: !8079, line: 475, type: !7, align: 1)
!13354 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13355 = !DILocalVariable(name: "residual", scope: !13356, file: !8079, line: 478, type: !8094, align: 1)
!13356 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13357 = !DILocalVariable(name: "val", scope: !13358, file: !8079, line: 478, type: !7, align: 1)
!13358 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13359 = !DILocalVariable(name: "residual", scope: !13360, file: !8079, line: 475, type: !8094, align: 1)
!13360 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13361 = !DILocalVariable(name: "val", scope: !13362, file: !8079, line: 475, type: !7, align: 1)
!13362 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13363 = !DILocalVariable(name: "residual", scope: !13364, file: !8079, line: 478, type: !8094, align: 1)
!13364 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13365 = !DILocalVariable(name: "val", scope: !13366, file: !8079, line: 478, type: !7, align: 1)
!13366 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13367 = !DILocalVariable(name: "residual", scope: !13368, file: !8079, line: 475, type: !8094, align: 1)
!13368 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13369 = !DILocalVariable(name: "val", scope: !13370, file: !8079, line: 475, type: !7, align: 1)
!13370 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13371 = !DILocalVariable(name: "residual", scope: !13372, file: !8079, line: 478, type: !8094, align: 1)
!13372 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13373 = !DILocalVariable(name: "val", scope: !13374, file: !8079, line: 478, type: !7, align: 1)
!13374 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13375 = !DILocalVariable(name: "residual", scope: !13376, file: !8079, line: 475, type: !8094, align: 1)
!13376 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13377 = !DILocalVariable(name: "val", scope: !13378, file: !8079, line: 475, type: !7, align: 1)
!13378 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13379 = !DILocalVariable(name: "residual", scope: !13380, file: !8079, line: 478, type: !8094, align: 1)
!13380 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13381 = !DILocalVariable(name: "val", scope: !13382, file: !8079, line: 478, type: !7, align: 1)
!13382 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13383 = !DILocalVariable(name: "residual", scope: !13384, file: !8079, line: 475, type: !8094, align: 1)
!13384 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13385 = !DILocalVariable(name: "val", scope: !13386, file: !8079, line: 475, type: !7, align: 1)
!13386 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13387 = !DILocalVariable(name: "residual", scope: !13388, file: !8079, line: 478, type: !8094, align: 1)
!13388 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13389 = !DILocalVariable(name: "val", scope: !13390, file: !8079, line: 478, type: !7, align: 1)
!13390 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13391 = !DILocalVariable(name: "residual", scope: !13392, file: !8079, line: 475, type: !8094, align: 1)
!13392 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13393 = !DILocalVariable(name: "val", scope: !13394, file: !8079, line: 475, type: !7, align: 1)
!13394 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13395 = !DILocalVariable(name: "residual", scope: !13396, file: !8079, line: 478, type: !8094, align: 1)
!13396 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13397 = !DILocalVariable(name: "val", scope: !13398, file: !8079, line: 478, type: !7, align: 1)
!13398 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13399 = !DILocalVariable(name: "residual", scope: !13400, file: !8079, line: 475, type: !8094, align: 1)
!13400 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13401 = !DILocalVariable(name: "val", scope: !13402, file: !8079, line: 475, type: !7, align: 1)
!13402 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13403 = !DILocalVariable(name: "residual", scope: !13404, file: !8079, line: 478, type: !8094, align: 1)
!13404 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13405 = !DILocalVariable(name: "val", scope: !13406, file: !8079, line: 478, type: !7, align: 1)
!13406 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13407 = !DILocalVariable(name: "residual", scope: !13408, file: !8079, line: 475, type: !8094, align: 1)
!13408 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13409 = !DILocalVariable(name: "val", scope: !13410, file: !8079, line: 475, type: !7, align: 1)
!13410 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13411 = !DILocalVariable(name: "residual", scope: !13412, file: !8079, line: 478, type: !8094, align: 1)
!13412 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13413 = !DILocalVariable(name: "val", scope: !13414, file: !8079, line: 478, type: !7, align: 1)
!13414 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13415 = !DILocalVariable(name: "residual", scope: !13416, file: !8079, line: 475, type: !8094, align: 1)
!13416 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13417 = !DILocalVariable(name: "val", scope: !13418, file: !8079, line: 475, type: !7, align: 1)
!13418 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13419 = !DILocalVariable(name: "residual", scope: !13420, file: !8079, line: 478, type: !8094, align: 1)
!13420 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13421 = !DILocalVariable(name: "val", scope: !13422, file: !8079, line: 478, type: !7, align: 1)
!13422 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13423 = !DILocalVariable(name: "residual", scope: !13424, file: !8079, line: 475, type: !8094, align: 1)
!13424 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13425 = !DILocalVariable(name: "val", scope: !13426, file: !8079, line: 475, type: !7, align: 1)
!13426 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13427 = !DILocalVariable(name: "residual", scope: !13428, file: !8079, line: 478, type: !8094, align: 1)
!13428 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13429 = !DILocalVariable(name: "val", scope: !13430, file: !8079, line: 478, type: !7, align: 1)
!13430 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13431 = !DILocalVariable(name: "residual", scope: !13432, file: !8079, line: 475, type: !8094, align: 1)
!13432 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13433 = !DILocalVariable(name: "val", scope: !13434, file: !8079, line: 475, type: !7, align: 1)
!13434 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13435 = !DILocalVariable(name: "residual", scope: !13436, file: !8079, line: 478, type: !8094, align: 1)
!13436 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13437 = !DILocalVariable(name: "val", scope: !13438, file: !8079, line: 478, type: !7, align: 1)
!13438 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13439 = !DILocalVariable(name: "residual", scope: !13440, file: !8079, line: 475, type: !8094, align: 1)
!13440 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 47)
!13441 = !DILocalVariable(name: "val", scope: !13442, file: !8079, line: 475, type: !7, align: 1)
!13442 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 475, column: 29)
!13443 = !DILocalVariable(name: "residual", scope: !13444, file: !8079, line: 478, type: !8094, align: 1)
!13444 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 70)
!13445 = !DILocalVariable(name: "val", scope: !13446, file: !8079, line: 478, type: !7, align: 1)
!13446 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 478, column: 25)
!13447 = !DILocalVariable(name: "extra_bits", scope: !13448, file: !8079, line: 481, type: !18, align: 8)
!13448 = distinct !DILexicalBlock(scope: !13254, file: !8079, line: 481, column: 17)
!13449 = !DILocalVariable(name: "residual", scope: !13450, file: !8079, line: 484, type: !8094, align: 1)
!13450 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 484, column: 43)
!13451 = !DILocalVariable(name: "val", scope: !13452, file: !8079, line: 484, type: !7, align: 1)
!13452 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 484, column: 25)
!13453 = !DILocalVariable(name: "residual", scope: !13454, file: !8079, line: 487, type: !8094, align: 1)
!13454 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 487, column: 38)
!13455 = !DILocalVariable(name: "val", scope: !13456, file: !8079, line: 487, type: !7, align: 1)
!13456 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 487, column: 21)
!13457 = !DILocalVariable(name: "residual", scope: !13458, file: !8079, line: 488, type: !8094, align: 1)
!13458 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 488, column: 70)
!13459 = !DILocalVariable(name: "val", scope: !13460, file: !8079, line: 488, type: !7, align: 1)
!13460 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 488, column: 21)
!13461 = !DILocalVariable(name: "residual", scope: !13462, file: !8079, line: 491, type: !8094, align: 1)
!13462 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 491, column: 43)
!13463 = !DILocalVariable(name: "val", scope: !13464, file: !8079, line: 491, type: !7, align: 1)
!13464 = distinct !DILexicalBlock(scope: !13448, file: !8079, line: 491, column: 21)
!13465 = !DILocation(line: 475, column: 47, scope: !13256)
!13466 = !DILocation(line: 475, column: 29, scope: !13258)
!13467 = !DILocation(line: 478, column: 70, scope: !13260)
!13468 = !DILocation(line: 478, column: 25, scope: !13262)
!13469 = !DILocation(line: 475, column: 47, scope: !13264)
!13470 = !DILocation(line: 475, column: 29, scope: !13266)
!13471 = !DILocation(line: 478, column: 70, scope: !13268)
!13472 = !DILocation(line: 478, column: 25, scope: !13270)
!13473 = !DILocation(line: 475, column: 47, scope: !13272)
!13474 = !DILocation(line: 475, column: 29, scope: !13274)
!13475 = !DILocation(line: 478, column: 70, scope: !13276)
!13476 = !DILocation(line: 478, column: 25, scope: !13278)
!13477 = !DILocation(line: 475, column: 47, scope: !13280)
!13478 = !DILocation(line: 475, column: 29, scope: !13282)
!13479 = !DILocation(line: 478, column: 70, scope: !13284)
!13480 = !DILocation(line: 478, column: 25, scope: !13286)
!13481 = !DILocation(line: 475, column: 47, scope: !13288)
!13482 = !DILocation(line: 475, column: 29, scope: !13290)
!13483 = !DILocation(line: 478, column: 70, scope: !13292)
!13484 = !DILocation(line: 478, column: 25, scope: !13294)
!13485 = !DILocation(line: 475, column: 47, scope: !13296)
!13486 = !DILocation(line: 475, column: 29, scope: !13298)
!13487 = !DILocation(line: 478, column: 70, scope: !13300)
!13488 = !DILocation(line: 478, column: 25, scope: !13302)
!13489 = !DILocation(line: 475, column: 47, scope: !13304)
!13490 = !DILocation(line: 475, column: 29, scope: !13306)
!13491 = !DILocation(line: 478, column: 70, scope: !13308)
!13492 = !DILocation(line: 478, column: 25, scope: !13310)
!13493 = !DILocation(line: 475, column: 47, scope: !13312)
!13494 = !DILocation(line: 475, column: 29, scope: !13314)
!13495 = !DILocation(line: 478, column: 70, scope: !13316)
!13496 = !DILocation(line: 478, column: 25, scope: !13318)
!13497 = !DILocation(line: 475, column: 47, scope: !13320)
!13498 = !DILocation(line: 475, column: 29, scope: !13322)
!13499 = !DILocation(line: 478, column: 70, scope: !13324)
!13500 = !DILocation(line: 478, column: 25, scope: !13326)
!13501 = !DILocation(line: 475, column: 47, scope: !13328)
!13502 = !DILocation(line: 475, column: 29, scope: !13330)
!13503 = !DILocation(line: 478, column: 70, scope: !13332)
!13504 = !DILocation(line: 478, column: 25, scope: !13334)
!13505 = !DILocation(line: 475, column: 47, scope: !13336)
!13506 = !DILocation(line: 475, column: 29, scope: !13338)
!13507 = !DILocation(line: 478, column: 70, scope: !13340)
!13508 = !DILocation(line: 478, column: 25, scope: !13342)
!13509 = !DILocation(line: 475, column: 47, scope: !13344)
!13510 = !DILocation(line: 475, column: 29, scope: !13346)
!13511 = !DILocation(line: 478, column: 70, scope: !13348)
!13512 = !DILocation(line: 478, column: 25, scope: !13350)
!13513 = !DILocation(line: 475, column: 47, scope: !13352)
!13514 = !DILocation(line: 475, column: 29, scope: !13354)
!13515 = !DILocation(line: 478, column: 70, scope: !13356)
!13516 = !DILocation(line: 478, column: 25, scope: !13358)
!13517 = !DILocation(line: 475, column: 47, scope: !13360)
!13518 = !DILocation(line: 475, column: 29, scope: !13362)
!13519 = !DILocation(line: 478, column: 70, scope: !13364)
!13520 = !DILocation(line: 478, column: 25, scope: !13366)
!13521 = !DILocation(line: 475, column: 47, scope: !13368)
!13522 = !DILocation(line: 475, column: 29, scope: !13370)
!13523 = !DILocation(line: 478, column: 70, scope: !13372)
!13524 = !DILocation(line: 478, column: 25, scope: !13374)
!13525 = !DILocation(line: 475, column: 47, scope: !13376)
!13526 = !DILocation(line: 475, column: 29, scope: !13378)
!13527 = !DILocation(line: 478, column: 70, scope: !13380)
!13528 = !DILocation(line: 478, column: 25, scope: !13382)
!13529 = !DILocation(line: 475, column: 47, scope: !13384)
!13530 = !DILocation(line: 475, column: 29, scope: !13386)
!13531 = !DILocation(line: 478, column: 70, scope: !13388)
!13532 = !DILocation(line: 478, column: 25, scope: !13390)
!13533 = !DILocation(line: 475, column: 47, scope: !13392)
!13534 = !DILocation(line: 475, column: 29, scope: !13394)
!13535 = !DILocation(line: 478, column: 70, scope: !13396)
!13536 = !DILocation(line: 478, column: 25, scope: !13398)
!13537 = !DILocation(line: 475, column: 47, scope: !13400)
!13538 = !DILocation(line: 475, column: 29, scope: !13402)
!13539 = !DILocation(line: 478, column: 70, scope: !13404)
!13540 = !DILocation(line: 478, column: 25, scope: !13406)
!13541 = !DILocation(line: 475, column: 47, scope: !13408)
!13542 = !DILocation(line: 475, column: 29, scope: !13410)
!13543 = !DILocation(line: 478, column: 70, scope: !13412)
!13544 = !DILocation(line: 478, column: 25, scope: !13414)
!13545 = !DILocation(line: 475, column: 47, scope: !13416)
!13546 = !DILocation(line: 475, column: 29, scope: !13418)
!13547 = !DILocation(line: 478, column: 70, scope: !13420)
!13548 = !DILocation(line: 478, column: 25, scope: !13422)
!13549 = !DILocation(line: 475, column: 47, scope: !13424)
!13550 = !DILocation(line: 475, column: 29, scope: !13426)
!13551 = !DILocation(line: 478, column: 70, scope: !13428)
!13552 = !DILocation(line: 478, column: 25, scope: !13430)
!13553 = !DILocation(line: 475, column: 47, scope: !13432)
!13554 = !DILocation(line: 475, column: 29, scope: !13434)
!13555 = !DILocation(line: 478, column: 70, scope: !13436)
!13556 = !DILocation(line: 478, column: 25, scope: !13438)
!13557 = !DILocation(line: 475, column: 47, scope: !13440)
!13558 = !DILocation(line: 475, column: 29, scope: !13442)
!13559 = !DILocation(line: 478, column: 70, scope: !13444)
!13560 = !DILocation(line: 478, column: 25, scope: !13446)
!13561 = !DILocation(line: 484, column: 43, scope: !13450)
!13562 = !DILocation(line: 484, column: 25, scope: !13452)
!13563 = !DILocation(line: 487, column: 38, scope: !13454)
!13564 = !DILocation(line: 487, column: 21, scope: !13456)
!13565 = !DILocation(line: 488, column: 70, scope: !13458)
!13566 = !DILocation(line: 488, column: 21, scope: !13460)
!13567 = !DILocation(line: 491, column: 43, scope: !13462)
!13568 = !DILocation(line: 491, column: 21, scope: !13464)
!13569 = !DILocation(line: 434, column: 20, scope: !13246)
!13570 = !DILocation(line: 434, column: 27, scope: !13246)
!13571 = !DILocation(line: 471, column: 21, scope: !13254)
!13572 = !DILocation(line: 481, column: 21, scope: !13448)
!13573 = !DILocation(line: 471, column: 33, scope: !13246)
!13574 = !DILocation(line: 473, column: 46, scope: !13254)
!13575 = !DILocation(line: 474, column: 29, scope: !13254)
!13576 = !DILocation(line: 474, column: 28, scope: !13254)
!13577 = !DILocation(line: 477, column: 25, scope: !13254)
!13578 = !DILocation(line: 478, column: 25, scope: !13254)
!13579 = !DILocation(line: 475, column: 29, scope: !13254)
!13580 = !DILocation(line: 475, column: 29, scope: !13256)
!13581 = !DILocation(line: 494, column: 14, scope: !13246)
!13582 = !DILocation(line: 478, column: 25, scope: !13260)
!13583 = !DILocation(line: 475, column: 29, scope: !13264)
!13584 = !DILocation(line: 478, column: 25, scope: !13268)
!13585 = !DILocation(line: 475, column: 29, scope: !13272)
!13586 = !DILocation(line: 478, column: 25, scope: !13276)
!13587 = !DILocation(line: 475, column: 29, scope: !13280)
!13588 = !DILocation(line: 478, column: 25, scope: !13284)
!13589 = !DILocation(line: 475, column: 29, scope: !13288)
!13590 = !DILocation(line: 478, column: 25, scope: !13292)
!13591 = !DILocation(line: 475, column: 29, scope: !13296)
!13592 = !DILocation(line: 478, column: 25, scope: !13300)
!13593 = !DILocation(line: 475, column: 29, scope: !13304)
!13594 = !DILocation(line: 478, column: 25, scope: !13308)
!13595 = !DILocation(line: 475, column: 29, scope: !13312)
!13596 = !DILocation(line: 478, column: 25, scope: !13316)
!13597 = !DILocation(line: 475, column: 29, scope: !13320)
!13598 = !DILocation(line: 478, column: 25, scope: !13324)
!13599 = !DILocation(line: 475, column: 29, scope: !13328)
!13600 = !DILocation(line: 478, column: 25, scope: !13332)
!13601 = !DILocation(line: 475, column: 29, scope: !13336)
!13602 = !DILocation(line: 478, column: 25, scope: !13340)
!13603 = !DILocation(line: 475, column: 29, scope: !13344)
!13604 = !DILocation(line: 478, column: 25, scope: !13348)
!13605 = !DILocation(line: 475, column: 29, scope: !13352)
!13606 = !DILocation(line: 478, column: 25, scope: !13356)
!13607 = !DILocation(line: 475, column: 29, scope: !13360)
!13608 = !DILocation(line: 478, column: 25, scope: !13364)
!13609 = !DILocation(line: 475, column: 29, scope: !13368)
!13610 = !DILocation(line: 478, column: 25, scope: !13372)
!13611 = !DILocation(line: 475, column: 29, scope: !13376)
!13612 = !DILocation(line: 478, column: 25, scope: !13380)
!13613 = !DILocation(line: 475, column: 29, scope: !13384)
!13614 = !DILocation(line: 478, column: 25, scope: !13388)
!13615 = !DILocation(line: 475, column: 29, scope: !13392)
!13616 = !DILocation(line: 478, column: 25, scope: !13396)
!13617 = !DILocation(line: 475, column: 29, scope: !13400)
!13618 = !DILocation(line: 478, column: 25, scope: !13404)
!13619 = !DILocation(line: 475, column: 29, scope: !13408)
!13620 = !DILocation(line: 478, column: 25, scope: !13412)
!13621 = !DILocation(line: 475, column: 29, scope: !13416)
!13622 = !DILocation(line: 478, column: 25, scope: !13420)
!13623 = !DILocation(line: 475, column: 29, scope: !13424)
!13624 = !DILocation(line: 478, column: 25, scope: !13428)
!13625 = !DILocation(line: 475, column: 29, scope: !13432)
!13626 = !DILocation(line: 478, column: 25, scope: !13436)
!13627 = !DILocation(line: 481, column: 34, scope: !13254)
!13628 = !DILocation(line: 481, column: 47, scope: !13254)
!13629 = !DILocation(line: 481, column: 46, scope: !13254)
!13630 = !DILocation(line: 482, column: 20, scope: !13448)
!13631 = !DILocation(line: 475, column: 29, scope: !13440)
!13632 = !DILocation(line: 478, column: 25, scope: !13444)
!13633 = !DILocation(line: 490, column: 20, scope: !13448)
!13634 = !DILocation(line: 483, column: 25, scope: !13448)
!13635 = !DILocation(line: 483, column: 24, scope: !13448)
!13636 = !DILocation(line: 486, column: 21, scope: !13448)
!13637 = !DILocation(line: 487, column: 21, scope: !13448)
!13638 = !DILocation(line: 484, column: 25, scope: !13448)
!13639 = !DILocation(line: 484, column: 25, scope: !13450)
!13640 = !DILocation(line: 488, column: 21, scope: !13448)
!13641 = !DILocation(line: 487, column: 21, scope: !13454)
!13642 = !DILocation(line: 488, column: 21, scope: !13458)
!13643 = !DILocation(line: 493, column: 17, scope: !13448)
!13644 = !DILocation(line: 491, column: 21, scope: !13448)
!13645 = !DILocation(line: 491, column: 21, scope: !13462)
!13646 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3cbcbd5279c46051E", scope: !13647, file: !8079, line: 497, type: !13248, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13648)
!13647 = !DINamespace(name: "{impl#36}", scope: !84)
!13648 = !{!13649, !13650}
!13649 = !DILocalVariable(name: "self", arg: 1, scope: !13646, file: !8079, line: 497, type: !719)
!13650 = !DILocalVariable(name: "f", arg: 2, scope: !13646, file: !8079, line: 497, type: !210)
!13651 = !DILocation(line: 497, column: 20, scope: !13646)
!13652 = !DILocation(line: 497, column: 27, scope: !13646)
!13653 = !DILocation(line: 498, column: 17, scope: !13646)
!13654 = !DILocation(line: 499, column: 14, scope: !13646)
!13655 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h385ca4ccfbd0f84eE", scope: !13656, file: !8079, line: 502, type: !13248, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13657)
!13656 = !DINamespace(name: "{impl#37}", scope: !84)
!13657 = !{!13658, !13659}
!13658 = !DILocalVariable(name: "self", arg: 1, scope: !13655, file: !8079, line: 502, type: !719)
!13659 = !DILocalVariable(name: "f", arg: 2, scope: !13655, file: !8079, line: 502, type: !210)
!13660 = !DILocation(line: 502, column: 20, scope: !13655)
!13661 = !DILocation(line: 502, column: 27, scope: !13655)
!13662 = !DILocation(line: 503, column: 17, scope: !13655)
!13663 = !DILocation(line: 504, column: 14, scope: !13655)
!13664 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h101506af43901914E", scope: !13665, file: !8079, line: 507, type: !13248, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13666)
!13665 = !DINamespace(name: "{impl#38}", scope: !84)
!13666 = !{!13667, !13668}
!13667 = !DILocalVariable(name: "self", arg: 1, scope: !13664, file: !8079, line: 507, type: !719)
!13668 = !DILocalVariable(name: "f", arg: 2, scope: !13664, file: !8079, line: 507, type: !210)
!13669 = !DILocation(line: 507, column: 20, scope: !13664)
!13670 = !DILocation(line: 507, column: 27, scope: !13664)
!13671 = !DILocation(line: 508, column: 17, scope: !13664)
!13672 = !DILocation(line: 509, column: 14, scope: !13664)
!13673 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hddbd27d853e2bfc1E", scope: !13674, file: !8079, line: 512, type: !13248, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13675)
!13674 = !DINamespace(name: "{impl#39}", scope: !84)
!13675 = !{!13676, !13677}
!13676 = !DILocalVariable(name: "self", arg: 1, scope: !13673, file: !8079, line: 512, type: !719)
!13677 = !DILocalVariable(name: "f", arg: 2, scope: !13673, file: !8079, line: 512, type: !210)
!13678 = !DILocation(line: 512, column: 20, scope: !13673)
!13679 = !DILocation(line: 512, column: 27, scope: !13673)
!13680 = !DILocation(line: 513, column: 17, scope: !13673)
!13681 = !DILocation(line: 514, column: 14, scope: !13673)
!13682 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3851e0a690244605E", scope: !366, file: !8079, line: 532, type: !13683, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !19)
!13683 = !DISubroutineType(types: !13684)
!13684 = !{!366}
!13685 = !DILocation(line: 533, column: 17, scope: !13682)
!13686 = !DILocation(line: 541, column: 14, scope: !13682)
!13687 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hdf829235e9fed8ccE", scope: !366, file: !8079, line: 545, type: !13688, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13690)
!13688 = !DISubroutineType(types: !13689)
!13689 = !{!18, !719}
!13690 = !{!13691}
!13691 = !DILocalVariable(name: "self", arg: 1, scope: !13687, file: !8079, line: 545, type: !719)
!13692 = !DILocation(line: 545, column: 31, scope: !13687)
!13693 = !DILocation(line: 546, column: 17, scope: !13687)
!13694 = !DILocation(line: 547, column: 14, scope: !13687)
!13695 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h21fa40d96fd30d61E", scope: !366, file: !8079, line: 563, type: !13696, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13698)
!13696 = !DISubroutineType(types: !13697)
!13697 = !{!366, !18}
!13698 = !{!13699}
!13699 = !DILocalVariable(name: "bits", arg: 1, scope: !13695, file: !8079, line: 563, type: !18)
!13700 = !DILocation(line: 563, column: 45, scope: !13695)
!13701 = !DILocation(line: 564, column: 37, scope: !13695)
!13702 = !DILocation(line: 564, column: 30, scope: !13695)
!13703 = !DILocation(line: 564, column: 17, scope: !13695)
!13704 = !DILocation(line: 565, column: 14, scope: !13695)
!13705 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h67bfb19cf090ba7eE", scope: !366, file: !8079, line: 603, type: !13706, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13708)
!13706 = !DISubroutineType(types: !13707)
!13707 = !{!310, !719, !366}
!13708 = !{!13709, !13710}
!13709 = !DILocalVariable(name: "self", arg: 1, scope: !13705, file: !8079, line: 603, type: !719)
!13710 = !DILocalVariable(name: "other", arg: 2, scope: !13705, file: !8079, line: 603, type: !366)
!13711 = !DILocation(line: 603, column: 35, scope: !13705)
!13712 = !DILocation(line: 603, column: 42, scope: !13705)
!13713 = !DILocation(line: 604, column: 18, scope: !13705)
!13714 = !DILocation(line: 604, column: 17, scope: !13705)
!13715 = !DILocation(line: 605, column: 14, scope: !13705)
!13716 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h4e55b42624b2d86dE", scope: !13717, file: !8079, line: 731, type: !13718, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13720)
!13717 = !DINamespace(name: "{impl#41}", scope: !84)
!13718 = !DISubroutineType(types: !13719)
!13719 = !{!366, !366, !366}
!13720 = !{!13721, !13722}
!13721 = !DILocalVariable(name: "self", arg: 1, scope: !13716, file: !8079, line: 731, type: !366)
!13722 = !DILocalVariable(name: "other", arg: 2, scope: !13716, file: !8079, line: 731, type: !366)
!13723 = !DILocation(line: 731, column: 22, scope: !13716)
!13724 = !DILocation(line: 731, column: 28, scope: !13716)
!13725 = !DILocation(line: 732, column: 30, scope: !13716)
!13726 = !DILocation(line: 732, column: 17, scope: !13716)
!13727 = !DILocation(line: 733, column: 14, scope: !13716)
!13728 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h19b1fbfc3b57de0bE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13733)
!13729 = !DINamespace(name: "{impl#0}", scope: !13730)
!13730 = !DINamespace(name: "fmt", scope: !13247)
!13731 = !DISubroutineType(types: !13732)
!13732 = !{!310, !719}
!13733 = !{!13734}
!13734 = !DILocalVariable(name: "self", arg: 1, scope: !13735, file: !7537, line: 107, type: !719)
!13735 = !DILexicalBlockFile(scope: !13728, file: !7537, discriminator: 0)
!13736 = !DILocation(line: 107, column: 1, scope: !13735)
!13737 = !DILocation(line: 875, column: 11, scope: !13728)
!13738 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17heed0e48860c1bf4bE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13739)
!13739 = !{!13740}
!13740 = !DILocalVariable(name: "self", arg: 1, scope: !13741, file: !7537, line: 107, type: !719)
!13741 = !DILexicalBlockFile(scope: !13738, file: !7537, discriminator: 0)
!13742 = !DILocation(line: 107, column: 1, scope: !13741)
!13743 = !DILocation(line: 875, column: 11, scope: !13738)
!13744 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hd898a03dfb3f734fE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13745)
!13745 = !{!13746}
!13746 = !DILocalVariable(name: "self", arg: 1, scope: !13747, file: !7537, line: 107, type: !719)
!13747 = !DILexicalBlockFile(scope: !13744, file: !7537, discriminator: 0)
!13748 = !DILocation(line: 107, column: 1, scope: !13747)
!13749 = !DILocation(line: 875, column: 11, scope: !13744)
!13750 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h5c4f03bd532c6fa2E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13751)
!13751 = !{!13752}
!13752 = !DILocalVariable(name: "self", arg: 1, scope: !13753, file: !7537, line: 107, type: !719)
!13753 = !DILexicalBlockFile(scope: !13750, file: !7537, discriminator: 0)
!13754 = !DILocation(line: 107, column: 1, scope: !13753)
!13755 = !DILocation(line: 875, column: 11, scope: !13750)
!13756 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h60298d1b479fdcc0E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13757)
!13757 = !{!13758}
!13758 = !DILocalVariable(name: "self", arg: 1, scope: !13759, file: !7537, line: 107, type: !719)
!13759 = !DILexicalBlockFile(scope: !13756, file: !7537, discriminator: 0)
!13760 = !DILocation(line: 107, column: 1, scope: !13759)
!13761 = !DILocation(line: 875, column: 11, scope: !13756)
!13762 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17ha53957ca257edd98E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13763)
!13763 = !{!13764}
!13764 = !DILocalVariable(name: "self", arg: 1, scope: !13765, file: !7537, line: 107, type: !719)
!13765 = !DILexicalBlockFile(scope: !13762, file: !7537, discriminator: 0)
!13766 = !DILocation(line: 107, column: 1, scope: !13765)
!13767 = !DILocation(line: 875, column: 11, scope: !13762)
!13768 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h77ab9319e31421c0E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13769)
!13769 = !{!13770}
!13770 = !DILocalVariable(name: "self", arg: 1, scope: !13771, file: !7537, line: 107, type: !719)
!13771 = !DILexicalBlockFile(scope: !13768, file: !7537, discriminator: 0)
!13772 = !DILocation(line: 107, column: 1, scope: !13771)
!13773 = !DILocation(line: 875, column: 11, scope: !13768)
!13774 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hf5240df017a70ef3E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13775)
!13775 = !{!13776}
!13776 = !DILocalVariable(name: "self", arg: 1, scope: !13777, file: !7537, line: 107, type: !719)
!13777 = !DILexicalBlockFile(scope: !13774, file: !7537, discriminator: 0)
!13778 = !DILocation(line: 107, column: 1, scope: !13777)
!13779 = !DILocation(line: 875, column: 11, scope: !13774)
!13780 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17heb3c0c1a7f2e9cadE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13781)
!13781 = !{!13782}
!13782 = !DILocalVariable(name: "self", arg: 1, scope: !13783, file: !7537, line: 107, type: !719)
!13783 = !DILexicalBlockFile(scope: !13780, file: !7537, discriminator: 0)
!13784 = !DILocation(line: 107, column: 1, scope: !13783)
!13785 = !DILocation(line: 875, column: 11, scope: !13780)
!13786 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h12661cfff675d5cbE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13787)
!13787 = !{!13788}
!13788 = !DILocalVariable(name: "self", arg: 1, scope: !13789, file: !7537, line: 107, type: !719)
!13789 = !DILexicalBlockFile(scope: !13786, file: !7537, discriminator: 0)
!13790 = !DILocation(line: 107, column: 1, scope: !13789)
!13791 = !DILocation(line: 875, column: 11, scope: !13786)
!13792 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h917f5a823d7084a9E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13793)
!13793 = !{!13794}
!13794 = !DILocalVariable(name: "self", arg: 1, scope: !13795, file: !7537, line: 107, type: !719)
!13795 = !DILexicalBlockFile(scope: !13792, file: !7537, discriminator: 0)
!13796 = !DILocation(line: 107, column: 1, scope: !13795)
!13797 = !DILocation(line: 875, column: 11, scope: !13792)
!13798 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h53dab91b337a762aE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13799)
!13799 = !{!13800}
!13800 = !DILocalVariable(name: "self", arg: 1, scope: !13801, file: !7537, line: 107, type: !719)
!13801 = !DILexicalBlockFile(scope: !13798, file: !7537, discriminator: 0)
!13802 = !DILocation(line: 107, column: 1, scope: !13801)
!13803 = !DILocation(line: 875, column: 11, scope: !13798)
!13804 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h279c2165d7a1228eE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13805)
!13805 = !{!13806}
!13806 = !DILocalVariable(name: "self", arg: 1, scope: !13807, file: !7537, line: 107, type: !719)
!13807 = !DILexicalBlockFile(scope: !13804, file: !7537, discriminator: 0)
!13808 = !DILocation(line: 107, column: 1, scope: !13807)
!13809 = !DILocation(line: 875, column: 11, scope: !13804)
!13810 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317hf4e635b0964631acE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13811)
!13811 = !{!13812}
!13812 = !DILocalVariable(name: "self", arg: 1, scope: !13813, file: !7537, line: 107, type: !719)
!13813 = !DILexicalBlockFile(scope: !13810, file: !7537, discriminator: 0)
!13814 = !DILocation(line: 107, column: 1, scope: !13813)
!13815 = !DILocation(line: 875, column: 11, scope: !13810)
!13816 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hfb5f6f7dfa6ca0f2E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13817)
!13817 = !{!13818}
!13818 = !DILocalVariable(name: "self", arg: 1, scope: !13819, file: !7537, line: 107, type: !719)
!13819 = !DILexicalBlockFile(scope: !13816, file: !7537, discriminator: 0)
!13820 = !DILocation(line: 107, column: 1, scope: !13819)
!13821 = !DILocation(line: 875, column: 11, scope: !13816)
!13822 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h57a1885c5a74f8d5E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13823)
!13823 = !{!13824}
!13824 = !DILocalVariable(name: "self", arg: 1, scope: !13825, file: !7537, line: 107, type: !719)
!13825 = !DILexicalBlockFile(scope: !13822, file: !7537, discriminator: 0)
!13826 = !DILocation(line: 107, column: 1, scope: !13825)
!13827 = !DILocation(line: 875, column: 11, scope: !13822)
!13828 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h4a9f49df492806b4E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13829)
!13829 = !{!13830}
!13830 = !DILocalVariable(name: "self", arg: 1, scope: !13831, file: !7537, line: 107, type: !719)
!13831 = !DILexicalBlockFile(scope: !13828, file: !7537, discriminator: 0)
!13832 = !DILocation(line: 107, column: 1, scope: !13831)
!13833 = !DILocation(line: 875, column: 11, scope: !13828)
!13834 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h6f6a58d600154ff5E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13835)
!13835 = !{!13836}
!13836 = !DILocalVariable(name: "self", arg: 1, scope: !13837, file: !7537, line: 107, type: !719)
!13837 = !DILexicalBlockFile(scope: !13834, file: !7537, discriminator: 0)
!13838 = !DILocation(line: 107, column: 1, scope: !13837)
!13839 = !DILocation(line: 875, column: 11, scope: !13834)
!13840 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817ha8b7ad4ec7b18131E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13841)
!13841 = !{!13842}
!13842 = !DILocalVariable(name: "self", arg: 1, scope: !13843, file: !7537, line: 107, type: !719)
!13843 = !DILexicalBlockFile(scope: !13840, file: !7537, discriminator: 0)
!13844 = !DILocation(line: 107, column: 1, scope: !13843)
!13845 = !DILocation(line: 875, column: 11, scope: !13840)
!13846 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h0fcfa6ac97ba8c9cE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13847)
!13847 = !{!13848}
!13848 = !DILocalVariable(name: "self", arg: 1, scope: !13849, file: !7537, line: 107, type: !719)
!13849 = !DILexicalBlockFile(scope: !13846, file: !7537, discriminator: 0)
!13850 = !DILocation(line: 107, column: 1, scope: !13849)
!13851 = !DILocation(line: 875, column: 11, scope: !13846)
!13852 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h1eba1b0287a5a06fE", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13853)
!13853 = !{!13854}
!13854 = !DILocalVariable(name: "self", arg: 1, scope: !13855, file: !7537, line: 107, type: !719)
!13855 = !DILexicalBlockFile(scope: !13852, file: !7537, discriminator: 0)
!13856 = !DILocation(line: 107, column: 1, scope: !13855)
!13857 = !DILocation(line: 875, column: 11, scope: !13852)
!13858 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h85f784d622dedc24E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13859)
!13859 = !{!13860}
!13860 = !DILocalVariable(name: "self", arg: 1, scope: !13861, file: !7537, line: 107, type: !719)
!13861 = !DILexicalBlockFile(scope: !13858, file: !7537, discriminator: 0)
!13862 = !DILocation(line: 107, column: 1, scope: !13861)
!13863 = !DILocation(line: 875, column: 11, scope: !13858)
!13864 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h5325c90eb828c029E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13865)
!13865 = !{!13866}
!13866 = !DILocalVariable(name: "self", arg: 1, scope: !13867, file: !7537, line: 107, type: !719)
!13867 = !DILexicalBlockFile(scope: !13864, file: !7537, discriminator: 0)
!13868 = !DILocation(line: 107, column: 1, scope: !13867)
!13869 = !DILocation(line: 875, column: 11, scope: !13864)
!13870 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h17bc3289e07d2308E", scope: !13729, file: !8079, line: 460, type: !13731, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13871)
!13871 = !{!13872}
!13872 = !DILocalVariable(name: "self", arg: 1, scope: !13873, file: !7537, line: 107, type: !719)
!13873 = !DILexicalBlockFile(scope: !13870, file: !7537, discriminator: 0)
!13874 = !DILocation(line: 107, column: 1, scope: !13873)
!13875 = !DILocation(line: 875, column: 11, scope: !13870)
!13876 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h61fe92f991abe948E", scope: !13877, file: !7537, line: 271, type: !13878, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13880)
!13877 = !DINamespace(name: "{impl#53}", scope: !84)
!13878 = !DISubroutineType(types: !13879)
!13879 = !{!192, !635, !210}
!13880 = !{!13881, !13882}
!13881 = !DILocalVariable(name: "self", arg: 1, scope: !13876, file: !7537, line: 271, type: !635)
!13882 = !DILocalVariable(name: "f", arg: 2, scope: !13876, file: !7537, line: 271, type: !210)
!13883 = !DILocation(line: 271, column: 10, scope: !13876)
!13884 = !DILocation(line: 272, column: 27, scope: !13876)
!13885 = !DILocation(line: 271, column: 15, scope: !13876)
!13886 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h92ac07e9c9ee96c4E", scope: !13887, file: !7537, line: 322, type: !13888, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13891)
!13887 = !DINamespace(name: "{impl#63}", scope: !84)
!13888 = !DISubroutineType(types: !13889)
!13889 = !{!192, !13890, !210}
!13890 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4683, size: 64, align: 64, dwarfAddressSpace: 0)
!13891 = !{!13892, !13893}
!13892 = !DILocalVariable(name: "self", arg: 1, scope: !13886, file: !7537, line: 322, type: !13890)
!13893 = !DILocalVariable(name: "f", arg: 2, scope: !13886, file: !7537, line: 322, type: !210)
!13894 = !DILocation(line: 322, column: 10, scope: !13886)
!13895 = !DILocation(line: 323, column: 23, scope: !13886)
!13896 = !DILocation(line: 322, column: 15, scope: !13886)
!13897 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h4003de7f6e431a09E", scope: !13898, file: !7537, line: 368, type: !13899, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13902)
!13898 = !DINamespace(name: "{impl#73}", scope: !84)
!13899 = !DISubroutineType(types: !13900)
!13900 = !{!192, !13901, !210}
!13901 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !814, size: 64, align: 64, dwarfAddressSpace: 0)
!13902 = !{!13903, !13904}
!13903 = !DILocalVariable(name: "self", arg: 1, scope: !13897, file: !7537, line: 368, type: !13901)
!13904 = !DILocalVariable(name: "f", arg: 2, scope: !13897, file: !7537, line: 368, type: !210)
!13905 = !DILocation(line: 368, column: 10, scope: !13897)
!13906 = !DILocation(line: 368, column: 14, scope: !13897)
!13907 = !DILocation(line: 368, column: 15, scope: !13897)
!13908 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h8258560c74c813ebE", scope: !13910, file: !13909, line: 10, type: !13912, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13924)
!13909 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13910 = !DINamespace(name: "{impl#1}", scope: !13911)
!13911 = !DINamespace(name: "tss", scope: !31)
!13912 = !DISubroutineType(types: !13913)
!13913 = !{!192, !13914, !210}
!13914 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13915, size: 64, align: 64, dwarfAddressSpace: 0)
!13915 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13911, file: !2, size: 832, align: 32, elements: !13916, templateParams: !19, identifier: "fa4ba1eb4cf1a298f87f92a425558695")
!13916 = !{!13917, !13918, !13919, !13920, !13921, !13922, !13923}
!13917 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13915, file: !2, baseType: !42, size: 32, align: 32)
!13918 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13915, file: !2, baseType: !763, size: 192, align: 64, offset: 32)
!13919 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13915, file: !2, baseType: !18, size: 64, align: 64, offset: 224)
!13920 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13915, file: !2, baseType: !772, size: 448, align: 64, offset: 288)
!13921 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13915, file: !2, baseType: !18, size: 64, align: 64, offset: 736)
!13922 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13915, file: !2, baseType: !34, size: 16, align: 16, offset: 800)
!13923 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13915, file: !2, baseType: !34, size: 16, align: 16, offset: 816)
!13924 = !{!13925, !13926, !13927, !13931}
!13925 = !DILocalVariable(name: "self", arg: 1, scope: !13908, file: !13909, line: 10, type: !13914)
!13926 = !DILocalVariable(name: "f", arg: 2, scope: !13908, file: !13909, line: 10, type: !210)
!13927 = !DILocalVariable(name: "names", scope: !13928, file: !13909, line: 10, type: !13929, align: 8)
!13928 = distinct !DILexicalBlock(scope: !13908, file: !13909, line: 10, column: 10)
!13929 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !13930, size: 64, align: 64, dwarfAddressSpace: 0)
!13930 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !773)
!13931 = !DILocalVariable(name: "values", scope: !13932, file: !13909, line: 10, type: !12538, align: 8)
!13932 = distinct !DILexicalBlock(scope: !13928, file: !13909, line: 10, column: 10)
!13933 = !DILocation(line: 10, column: 10, scope: !13908)
!13934 = !DILocation(line: 10, column: 10, scope: !13928)
!13935 = !DILocation(line: 13, column: 5, scope: !13928)
!13936 = !DILocation(line: 15, column: 5, scope: !13928)
!13937 = !DILocation(line: 16, column: 5, scope: !13928)
!13938 = !DILocation(line: 18, column: 5, scope: !13928)
!13939 = !DILocation(line: 19, column: 5, scope: !13928)
!13940 = !DILocation(line: 20, column: 5, scope: !13928)
!13941 = !DILocation(line: 22, column: 5, scope: !13928)
!13942 = !DILocation(line: 10, column: 10, scope: !13932)
!13943 = !DILocation(line: 10, column: 15, scope: !13908)
!13944 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hee3dcd7888befd27E", scope: !13946, file: !13945, line: 15, type: !13947, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13950)
!13945 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!13946 = !DINamespace(name: "{impl#0}", scope: !31)
!13947 = !DISubroutineType(types: !13948)
!13948 = !{!192, !13949, !210}
!13949 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5440, size: 64, align: 64, dwarfAddressSpace: 0)
!13950 = !{!13951, !13952}
!13951 = !DILocalVariable(name: "self", arg: 1, scope: !13944, file: !13945, line: 15, type: !13949)
!13952 = !DILocalVariable(name: "f", arg: 2, scope: !13944, file: !13945, line: 15, type: !210)
!13953 = !DILocation(line: 15, column: 10, scope: !13944)
!13954 = !DILocation(line: 19, column: 5, scope: !13944)
!13955 = !DILocation(line: 21, column: 5, scope: !13944)
!13956 = !DILocation(line: 15, column: 15, scope: !13944)
!13957 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h0444cfb99c240845E", scope: !13958, file: !4826, line: 21, type: !13959, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !19, retainedNodes: !13962)
!13958 = !DINamespace(name: "{impl#1}", scope: !15)
!13959 = !DISubroutineType(types: !13960)
!13960 = !{!192, !13961, !210}
!13961 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!13962 = !{!13963, !13964}
!13963 = !DILocalVariable(name: "self", arg: 1, scope: !13957, file: !4826, line: 21, type: !13961)
!13964 = !DILocalVariable(name: "f", arg: 2, scope: !13957, file: !4826, line: 21, type: !210)
!13965 = !DILocation(line: 21, column: 10, scope: !13957)
!13966 = !DILocation(line: 21, column: 14, scope: !13957)
!13967 = !DILocation(line: 21, column: 15, scope: !13957)
