# 32 Bit Instructions

Arguments preceded by `#` are literals, others are registers.

## General

|       | Arguments | Description |
|:-----:|:---------:|:------------|
| `MOV` | `Register , #Number` <br> `Register , Value` | `Value ðŸ – Register` |
| `HLT` | | Stops the processâ€ƒ\|â€ƒOnly recoverable by interrupt |
| `RET` | | Returns the processor from an interrupted state |
| `SVF` | `#int` | Triggers interrupt `#` |

## Arithmetic

|       | Arguments | Description |
|:-----:|:----------|:------------|
| `ADD` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB + Value ðŸ – RegisterA` |
| `SUB` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB - Value ðŸ – RegisterA` |
| `MUL` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB * Value ðŸ – RegisterA` |
| `DIV` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB / Value ðŸ – RegisterA` |

## Shifting

|       | Arguments | Description |
|:-----:|:----------|:------------|
| `ASR` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB >> Value ðŸ – RegisterA`â€ƒ\|â€ƒ**Arithmetic** |
| `LSL` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB << Value ðŸ – RegisterA`â€ƒ\|â€ƒ**Logical** |
| `LSR` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB >> Value ðŸ – RegisterA`â€ƒ\|â€ƒ**Logical** |

## Casting

|       | Arguments | Description |
|:-----:|:----------|:------------|
| `IFD` | `Register` | `Double ðŸ – Integer`â€ƒ\|â€ƒ*Truncates decimal and keeps integer part.* |
| `DFI` | `Register` | `Integer ðŸ – Double`â€ƒ\|â€ƒ*Converts integer to double of equivalent value.* |

## Register ðŸ – RAM

Stores `Value` to `Address + Offset`

|        |  Arguments  | Value Type |
|:------:|:------------|:----------:|
|  `RTR` | `Value , Address , #Number` <br> `Value , Address , Offset` | `long` |
|  `BTR` | `Value , Address , #Number` <br> `Value , Address , Offset` | `least significant byte` |
| `HBTR` | `Value , Address , #Number` <br> `Value , Address , Offset` | `4 most significant bytes` |
| `LBTR` | `Value , Address , #Number` <br> `Value , Address , Offset` |â€ƒ`4 least significant bytes` |


## RAM ðŸ – Register

Loads value from `Address + Offset` into `Register`

|        | Arguments | Value Type |
|:------:|:------------|:----------:|
|  `RFR` | `Register , Address , #Number` <br> `Register , Address , Offset` | `long` |
|  `BFR` | `Register , Address , #Number` <br> `Register , Address , Offset` | â€ƒ`byte` |
| `HBFR` | `Register , Address , #Number` <br> `Register , Address , Offset` |  `4 bytes` |

## Bitwise

|  | Arguments | Description |
|:-----------:|:------------|:-----------|
| `AND` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB & Value ðŸ – RegisterA` |
| `ORR` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB \| Value ðŸ – RegisterA` |
| `XOR` | `RegisterA , RegisterB , #Number` <br> `RegisterA , RegisterB , Value` | `RegisterB ^ Value ðŸ – RegisterA` |
