<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='115' type='1'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='115'>// Signaling NaN</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8967' u='r' c='_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8992' u='r' c='_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
