#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed Jan 24 20:05:44 2018
# Process ID: 3308
# Current directory: C:/Vivado_Projects/MAS/Projekt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2700 C:\Vivado_Projects\MAS\Projekt\MAS_projekt.xpr
# Log file: C:/Vivado_Projects/MAS/Projekt/vivado.log
# Journal file: C:/Vivado_Projects/MAS/Projekt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_Projects/MAS/Projekt/MAS_projekt.xpr
open_bd_design {C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd}
update_compile_order -fileset sources_1
file mkdir C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new
close [ open C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_bram_capture.vhd w ]
add_files C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_bram_capture.vhd
update_compile_order -fileset sources_1
close [ open C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v w ]
add_files C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports CAM]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports leds_4bits]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_gpio_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "leds_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "block_design_1" 
endgroup
apply_board_connection -board_interface "rgb_led" -ip_intf "axi_gpio_0/GPIO2" -diagram "block_design_1" 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "btns_4bits" -ip_intf "axi_gpio_1/GPIO" -diagram "block_design_1" 
endgroup
apply_board_connection -board_interface "sws_2bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "block_design_1" 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
regenerate_bd_layout
create_bd_cell -type module -reference ov7670_capture_verilog ov7670_capture_verilog_0
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/pclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/href]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/d]
endgroup
set_property name pclk [get_bd_ports pclk_0]
set_property name vsync [get_bd_ports vsync_0]
set_property name href [get_bd_ports href_0]
set_property name d [get_bd_ports d_0]
set_property name XCLK1 [get_bd_ports XCLK]
set_property name xclk [get_bd_ports XCLK1]
set_property name iic [get_bd_intf_ports IIC_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {153600} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_nets pclk_0_1] [get_bd_nets vsync_0_1] [get_bd_nets href_0_1] [get_bd_nets d_0_1] [get_bd_cells ov7670_capture_verilog_0]
create_bd_cell -type module -reference ov7670_bram_capture ov7670_bram_capture_0
set_property location {1 192 221} [get_bd_cells ov7670_bram_capture_0]
set_property location {1 132 210} [get_bd_cells ov7670_bram_capture_0]
set_property location {1 136 203} [get_bd_cells ov7670_bram_capture_0]
connect_bd_net [get_bd_ports pclk] [get_bd_pins ov7670_bram_capture_0/pclk]
connect_bd_net [get_bd_ports vsync] [get_bd_pins ov7670_bram_capture_0/vsync]
connect_bd_net [get_bd_ports href] [get_bd_pins ov7670_bram_capture_0/href]
connect_bd_net [get_bd_ports d] [get_bd_pins ov7670_bram_capture_0/d]
connect_bd_net [get_bd_pins ov7670_bram_capture_0/addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins ov7670_bram_capture_0/dout] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_ports pclk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins ov7670_bram_capture_0/we] [get_bd_pins blk_mem_gen_0/wea]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v] -no_script -reset -force -quiet
remove_files  C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v
file delete -force C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v
regenerate_bd_layout
validate_bd_design
reset_property MODE [get_bd_intf_pins BRAM_PORTB]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
regenerate_bd_layout
save_bd_design
validate_bd_design
set_property CONFIG.MASTER_TYPE {BRAM_CTRL} [get_bd_intf_ports BRAM_PORTB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
undo
regenerate_bd_layout
save_bd_design
reset_run block_design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125}] [get_bd_cells processing_system7_0]
endgroup
reset_run block_design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper.sysdef C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk -hwspec C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf
file mkdir C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk
file copy -force C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper.sysdef C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk -hwspec C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf
