{
  "DESIGN_NAME": "counter",
  "VERILOG_FILES": ["dir::counter.v",
	            "dir::RAM/sram_null.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 7.5,
  "FALLBACK_SDC_FILE": "dir::counter.sdc",
  "FP_PDN_MULTILAYER": true,
  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 600, 500],
  "MAX_FANOUT_CONSTRAINT": 6,
  "FP_CORE_UTIL": 50,
  "VDD_NETS": "vccd1",
  "GND_NETS": "vssd1",
  "MACROS": {
  	"sky130_sram_1kbyte_1rw1r_32x256_8": {
      		"instances": {
          		"u_mem": {
              			"location": [
                  			50,
                  			50
              			],
              			"orientation": "N"
          		}
      		},
      		"gds": [
          		"dir::RAM/sky130_sram_1kbyte_1rw1r_32x256_8.gds"
      		],
      		"lef": [
          		"dir::RAM/sky130_sram_1kbyte_1rw1r_32x256_8.lef"
      		]
  	}
  },
  "PDN_MACRO_CONNECTIONS": ["u_mem vccd1 vssd1 vccd1 vssd1"],
  "PL_TARGET_DENSITY_PCT": "expr::($FP_CORE_UTIL + 10.0)",
  "RUN_KLAYOUT_DRC": false,
  "RUN_MAGIC_DRC": false,
  "//RUN_LVS": false,
  "RUN_KLAYOUT_XOR": false,
  "MAGIC_CAPTURE_ERRORS": false,
  "MAGIC_MACRO_STD_CELL_SOURCE": "PDK"
}
