

================================================================
== Vitis HLS Report for 'Multiply_Vec'
================================================================
* Date:           Tue Sep 30 15:49:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.577 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3075|     3075|  12.300 us|  12.300 us|  3073|  3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |     3073|     3073|         3|          1|          1|  3072|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       23|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        0|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       37|     -|
|Register             |        -|      -|       49|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       49|       60|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U58  |fmul_32ns_32ns_32_1_primitive_dsp_1  |        0|   1|  0|   0|    0|
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |Total                                    |                                     |        0|   1|  0|   0|    0|
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_73_p2                           |         +|   0|  0|  12|          12|           1|
    |icmp_ln64_fu_79_p2                     |      icmp|   0|  0|   5|          12|          12|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  23|          27|          17|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   12|         24|
    |i_01_fu_38               |  16|          2|   12|         24|
    |z1_strm_blk_n            |   1|          2|    1|          2|
    |z2_Silu_strm_blk_n       |   1|          2|    1|          2|
    |z3_strm_blk_n            |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  37|         14|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_01_fu_38                        |  12|   0|   12|          0|
    |mul_reg_131                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  49|   0|   49|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|z1_strm_dout          |   in|   32|     ap_fifo|       z1_strm|       pointer|
|z1_strm_empty_n       |   in|    1|     ap_fifo|       z1_strm|       pointer|
|z1_strm_read          |  out|    1|     ap_fifo|       z1_strm|       pointer|
|z2_Silu_strm_dout     |   in|   32|     ap_fifo|  z2_Silu_strm|       pointer|
|z2_Silu_strm_empty_n  |   in|    1|     ap_fifo|  z2_Silu_strm|       pointer|
|z2_Silu_strm_read     |  out|    1|     ap_fifo|  z2_Silu_strm|       pointer|
|z3_strm_din           |  out|   32|     ap_fifo|       z3_strm|       pointer|
|z3_strm_full_n        |   in|    1|     ap_fifo|       z3_strm|       pointer|
|z3_strm_write         |  out|    1|     ap_fifo|       z3_strm|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

