#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 10 17:35:01 2023
# Process ID: 14178
# Current directory: /mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/hardware_encoding/xsim_script.tcl}
# Log file: /mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/xsim.log
# Journal file: /mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/hardware_encoding/xsim_script.tcl
# xsim {hardware_encoding} -autoloadwcfg -tclbatch {hardware_encoding.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source hardware_encoding.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "137000"
// RTL Simulation : 1 / 1 [n/a] @ "878797000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 878823630 ps : File "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding.autotb.v" Line 577
run: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.250 ; gain = 0.000 ; free physical = 9884 ; free virtual = 27093
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 10 17:35:16 2023...
