{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530909597138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530909597138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 16:39:56 2018 " "Processing started: Fri Jul 06 16:39:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530909597138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909597138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909597138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530909597935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909609880 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909609880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909609880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909609958 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909609958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909609958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Structural " "Found design unit 1: SevenSegment-Structural" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610036 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610036 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4.vhd " "Can't analyze file -- file compx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530909610036 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx1.vhd " "Can't analyze file -- file compx1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530909610036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_Counter4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mealy_State_Machine-Mealy " "Found design unit 1: Mealy_State_Machine-Mealy" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mealy_State_Machine " "Found entity 1: Mealy_State_Machine" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mooreone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mooreone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MooreOne-MooreOne " "Found design unit 1: MooreOne-MooreOne" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610255 ""} { "Info" "ISGN_ENTITY_NAME" "1 MooreOne " "Found entity 1: MooreOne" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mooretwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mooretwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MooreTwo-MooreTwo " "Found design unit 1: MooreTwo-MooreTwo" {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610270 ""} { "Info" "ISGN_ENTITY_NAME" "1 MooreTwo " "Found entity 1: MooreTwo" {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530909610333 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610333 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_comparator.vhd 2 1 " "Using design file four_bit_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_comparator-Structural " "Found design unit 1: four_bit_comparator-Structural" {  } { { "four_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610380 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_comparator " "Found entity 1: four_bit_comparator" {  } { { "four_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1530909610380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_comparator four_bit_comparator:XComparator " "Elaborating entity \"four_bit_comparator\" for hierarchy \"four_bit_comparator:XComparator\"" {  } { { "LogicalStep_Lab4_top.vhd" "XComparator" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "one_bit_comparator.vhd 2 1 " "Using design file one_bit_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_comparator-Structural " "Found design unit 1: one_bit_comparator-Structural" {  } { { "one_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/one_bit_comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610411 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_comparator " "Found entity 1: one_bit_comparator" {  } { { "one_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/one_bit_comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1530909610411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_comparator four_bit_comparator:XComparator\|one_bit_comparator:INST1 " "Elaborating entity \"one_bit_comparator\" for hierarchy \"four_bit_comparator:XComparator\|one_bit_comparator:INST1\"" {  } { { "four_bit_comparator.vhd" "INST1" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:XSevenSeg " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:XSevenSeg\"" {  } { { "LogicalStep_Lab4_top.vhd" "XSevenSeg" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:seg7mux " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:seg7mux\"" {  } { { "LogicalStep_Lab4_top.vhd" "seg7mux" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:BidirReg " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:BidirReg\"" {  } { { "LogicalStep_Lab4_top.vhd" "BidirReg" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(30) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(30): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/Bidir_shift_reg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610505 "|LogicalStep_Lab4_top|Bidir_shift_reg:BidirReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_Counter4bit Bin_Counter4bit:XCounter " "Elaborating entity \"Bin_Counter4bit\" for hierarchy \"Bin_Counter4bit:XCounter\"" {  } { { "LogicalStep_Lab4_top.vhd" "XCounter" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610505 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter Bin_Counter4bit.vhd(30) " "VHDL Process Statement warning at Bin_Counter4bit.vhd(30): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab4/Bin_Counter4bit.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610567 "|LogicalStep_Lab4_top|Bin_Counter4bit:XCounter"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.vhd " "Entity \"MUX\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1530909610692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Structural " "Found design unit 1: MUX-Structural" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610708 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530909610708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:XMUX " "Elaborating entity \"MUX\" for hierarchy \"MUX:XMUX\"" {  } { { "LogicalStep_Lab4_top.vhd" "XMUX" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mealy_State_Machine Mealy_State_Machine:MealState " "Elaborating entity \"Mealy_State_Machine\" for hierarchy \"Mealy_State_Machine:MealState\"" {  } { { "LogicalStep_Lab4_top.vhd" "MealState" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extender_out Mealy_State_Machine.vhd(37) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(37): signal \"extender_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extender_out Mealy_State_Machine.vhd(40) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(40): signal \"extender_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xeq Mealy_State_Machine.vhd(43) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(43): signal \"xeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yeq Mealy_State_Machine.vhd(46) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(46): signal \"yeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextXState Mealy_State_Machine.vhd(35) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(35): inferring latch(es) for signal or variable \"nextXState\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextYState Mealy_State_Machine.vhd(35) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(35): inferring latch(es) for signal or variable \"nextYState\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xmotion Mealy_State_Machine.vhd(60) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(60): signal \"xmotion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ymotion Mealy_State_Machine.vhd(60) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(60): signal \"ymotion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xclk_en Mealy_State_Machine.vhd(53) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(53): inferring latch(es) for signal or variable \"xclk_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xupdown Mealy_State_Machine.vhd(53) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(53): inferring latch(es) for signal or variable \"xupdown\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yclk_en Mealy_State_Machine.vhd(53) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(53): inferring latch(es) for signal or variable \"yclk_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yupdown Mealy_State_Machine.vhd(53) " "VHDL Process Statement warning at Mealy_State_Machine.vhd(53): inferring latch(es) for signal or variable \"yupdown\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yupdown Mealy_State_Machine.vhd(53) " "Inferred latch for \"yupdown\" at Mealy_State_Machine.vhd(53)" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yclk_en Mealy_State_Machine.vhd(53) " "Inferred latch for \"yclk_en\" at Mealy_State_Machine.vhd(53)" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xupdown Mealy_State_Machine.vhd(53) " "Inferred latch for \"xupdown\" at Mealy_State_Machine.vhd(53)" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xclk_en Mealy_State_Machine.vhd(53) " "Inferred latch for \"xclk_en\" at Mealy_State_Machine.vhd(53)" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextYState Mealy_State_Machine.vhd(35) " "Inferred latch for \"nextYState\" at Mealy_State_Machine.vhd(35)" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextXState Mealy_State_Machine.vhd(35) " "Inferred latch for \"nextXState\" at Mealy_State_Machine.vhd(35)" {  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 "|LogicalStep_Lab4_top|Mealy_State_Machine:MealState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreOne MooreOne:MooreState1 " "Elaborating entity \"MooreOne\" for hierarchy \"MooreOne:MooreState1\"" {  } { { "LogicalStep_Lab4_top.vhd" "MooreState1" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610708 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState MooreOne.vhd(46) " "VHDL Process Statement warning at MooreOne.vhd(46): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extendOut MooreOne.vhd(65) " "VHDL Process Statement warning at MooreOne.vhd(65): inferring latch(es) for signal or variable \"extendOut\", which holds its previous value in one or more paths through the process" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shiftClk_en MooreOne.vhd(65) " "VHDL Process Statement warning at MooreOne.vhd(65): inferring latch(es) for signal or variable \"shiftClk_en\", which holds its previous value in one or more paths through the process" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grappleEnable MooreOne.vhd(65) " "VHDL Process Statement warning at MooreOne.vhd(65): inferring latch(es) for signal or variable \"grappleEnable\", which holds its previous value in one or more paths through the process" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "direction MooreOne.vhd(65) " "VHDL Process Statement warning at MooreOne.vhd(65): inferring latch(es) for signal or variable \"direction\", which holds its previous value in one or more paths through the process" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction MooreOne.vhd(65) " "Inferred latch for \"direction\" at MooreOne.vhd(65)" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grappleEnable MooreOne.vhd(65) " "Inferred latch for \"grappleEnable\" at MooreOne.vhd(65)" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftClk_en MooreOne.vhd(65) " "Inferred latch for \"shiftClk_en\" at MooreOne.vhd(65)" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extendOut MooreOne.vhd(65) " "Inferred latch for \"extendOut\" at MooreOne.vhd(65)" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreOne:MooreState1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreTwo MooreTwo:MooreState2 " "Elaborating entity \"MooreTwo\" for hierarchy \"MooreTwo:MooreState2\"" {  } { { "LogicalStep_Lab4_top.vhd" "MooreState2" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grapplevar MooreTwo.vhd(63) " "VHDL Process Statement warning at MooreTwo.vhd(63): inferring latch(es) for signal or variable \"grapplevar\", which holds its previous value in one or more paths through the process" {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreTwo:MooreState2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grapplevar MooreTwo.vhd(63) " "Inferred latch for \"grapplevar\" at MooreTwo.vhd(63)" {  } { { "MooreTwo.vhd" "" { Text "N:/ECE124/Lab4/MooreTwo.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909610770 "|LogicalStep_Lab4_top|MooreTwo:MooreState2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mealy_State_Machine:MealState\|xupdown " "Latch Mealy_State_Machine:MealState\|xupdown has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA four_bit_comparator:XComparator\|AGTB " "Ports D and ENA on the latch are fed by the same signal four_bit_comparator:XComparator\|AGTB" {  } { { "four_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530909611536 ""}  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530909611536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Mealy_State_Machine:MealState\|yupdown " "Latch Mealy_State_Machine:MealState\|yupdown has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA four_bit_comparator:YComparator\|AGTB " "Ports D and ENA on the latch are fed by the same signal four_bit_comparator:YComparator\|AGTB" {  } { { "four_bit_comparator.vhd" "" { Text "N:/ECE124/Lab4/four_bit_comparator.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530909611536 ""}  } { { "Mealy_State_Machine.vhd" "" { Text "N:/ECE124/Lab4/Mealy_State_Machine.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530909611536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MooreOne:MooreState1\|direction " "Latch MooreOne:MooreState1\|direction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreOne:MooreState1\|currentState.s1 " "Ports D and ENA on the latch are fed by the same signal MooreOne:MooreState1\|currentState.s1" {  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530909611536 ""}  } { { "MooreOne.vhd" "" { Text "N:/ECE124/Lab4/MooreOne.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530909611536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530909611600 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530909611600 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530909611600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530909611647 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530909611866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530909612334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530909612334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530909612678 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530909612678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530909612678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530909612678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530909612772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 16:40:12 2018 " "Processing ended: Fri Jul 06 16:40:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530909612772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530909612772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530909612772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530909612772 ""}
