<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>SCL1DWRAP</title></head>
<body>
<h1>SCL1DWRAP
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0">SCL1DWRAP_CFG0</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_bitmap30_en">bitmap30_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable bit for bitmap30. Default disable. Write 1 to enable bitmap.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_tgEn_rstEn">tgEn_rstEn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>RSFETG tgEn reset enable bit. Default Enabled. 
Write 0 to disable tgEn being forced to 0.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_tgEof_en">tgEof_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Tg end of frame signal enable for clearing start mask. Write 1 to enable tgEof for clearing start_mask to Asynchronous FIFO in ISP pipe.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_reserved_bit1">reserved_bit1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved_bit</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_reserved_bit2">reserved_bit2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved_bit</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_reserved_bit3">reserved_bit3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved_bit</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_uv_mask_disable">uv_mask_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Control bit to diable uv_mask generation for OVPSCLWRAP Pipe (Croma control) 
Write 1 to disable UV mask generation. Default enabled.</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_uv_mask_val0">uv_mask_val0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Mask value for UV data read control for OVPSCLWRAP 
Default 0. For Front-end, alternate line control to be independent of UV</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_uv_mask_val1">uv_mask_val1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Mask value for UV data read control for OVPSCLWRAP 
Default 0. For Front-end, alternate line control to be independent of UV</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_clken_ctrl0">clken_ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock enable control for FeTG. Write 1 to make flow control independent of ready status from Read Client0.</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_clken_ctrl1">clken_ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock enable control for FeTG. Write 1 to make flow control independent of ready status from Read Client1.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_clken_ctrl2">clken_ctrl2</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for FeTG. Write 1 to make flow control independent of status from ISP input FIFO.</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_fifo_full_ctrl1">fifo_full_ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>tg_clken control bit to enable use of fifo full status in generating clock enable from Scl iFifo luma. Default enable. Write 1 to disable this control</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_fifo_full_ctrl2">fifo_full_ctrl2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>tg_clken control bit to enable use of fifo full status in generating clock enable from Scl iFifo croma. Default enable. Write 1 to disable this control</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_fifo_full_ctrlEn">fifo_full_ctrlEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_read_Sel">read_Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISP input de based clken generation.</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_rd_initval0">rd_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initialization value for read Mask for Read Client1 in 420SP Cases.</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_rd_initval1">rd_initval1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initialization value for read Mask for Read Client1 in 420SP Cases.</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_rd_mask_sftrst">rd_mask_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Soft reset to initialize read mask. Write 1 to initialize read mask with rd_initval0</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_hde_mask_initval0">hde_mask_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initialization value for UV Mask for UV packing.</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_hde_mask_initval1">hde_mask_initval1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initialization value for UV Mask for UV packing.</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_crop_de_en">crop_de_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Cropped TG signal selection.</p>
</td>
</tr>
<tr><td><p>[25:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_idata_Sel">idata_Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Input data selection. 
1: ISP input data. 
2: read client data RGB565. {R, G, B} 
3: read client data 8-bit 444. packing{[23:16],[15:8],[7:0]}. 
4: read client data 8-bit. 420/422SP. packing{client1, client0}. 
5: decoder input data. 
6: read client data RGB565. {R, B, G} 
7: read client data 8-bit 444/422pack. Packing{[23:16],[7:0],[15:8]}. 
9: isp input data luma only on center channel. 
x: read client data 8-bit. 420/422SP. packing{client0, client1}.</p>
</td>
</tr>
<tr><td><p>[30:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_vsync_cnt_val">vsync_cnt_val</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Programmable Count value for ISP Vsync on which write mask to ASYNC Fifo will be disabled. On programmable count value, ISP data will be taken as valid data to Async Fifo.</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG0_start_mask_reset">start_mask_reset</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reset Control bit for start_mask for ISP Input fifo. 
During start (initial bringup) or any resolution change in ISP-Path, this bit should be made as 1'b1 to reset (level signal) (enable masking of any invalid writes to Async FIFO). 
To reset : 0 - > 1 - > 0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_Y">SCL1DWRAP_CFG_Y</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_Y_Inpix_tot">Inpix_tot</a></p>
</td>
<td><p>0x1FA400</p>
</td>
<td><p>ISP Input total pixel count for ispF</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_Cb">SCL1DWRAP_CFG_Cb</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_Cb_Inpix_tot">Inpix_tot</a></p>
</td>
<td><p>0x1FA400</p>
</td>
<td><p>ISP Input total pixel count for ispF</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_Cr">SCL1DWRAP_CFG_Cr</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_Cr_Inpix_tot">Inpix_tot</a></p>
</td>
<td><p>0x1FA400</p>
</td>
<td><p>ISP Input total pixel count for ispF</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_YL">SCL1DWRAP_CFG_YL</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_YL_Inpix_tot">Inpix_tot</a></p>
</td>
<td><p>0x1FA400</p>
</td>
<td><p>ISP Input total pixel count for ispL</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_CbL">SCL1DWRAP_CFG_CbL</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_CbL_Inpix_tot">Inpix_tot</a></p>
</td>
<td><p>0x1FA400</p>
</td>
<td><p>ISP Input total pixel count for ispL</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_CrL">SCL1DWRAP_CFG_CrL</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG_CrL_Inpix_tot">Inpix_tot</a></p>
</td>
<td><p>0x1FA400</p>
</td>
<td><p>ISP Input total pixel count for ispL</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_ISPL_CTRL">SCL1DWRAP_ISPL_CTRL</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_ISPL_CTRL_vsync_cnt_val">vsync_cnt_val</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Programmable Count value for ISP Vsync on which write mask to ASYNC Fifo will be disabled. On programmable count value, ISP data will be taken as valid data to Async Fifo.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_ISPL_CTRL_start_mask_reset">start_mask_reset</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reset Control bit for start_mask for ISP Input fifo. 
During start (initial bringup) or any resolution change in ISP-Path, this bit should be made as 1'b1 to reset (level signal) (enable masking of any invalid writes to Async FIFO). 
To reset : 0 - > 1 - > 0</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_ISPL_CTRL_tgEof_en">tgEof_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Tg end of frame signal enable for clearing start mask. Write 1 to enable tgEof for clearing start_mask to Asynchronous FIFO in ISP pipe.</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_ISPL_CTRL_alternate_read_en">alternate_read_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable bit for Alternate clock cycle read from isp UV fifo in case of planar croma format</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_ISPL_CTRL_alternate_read_init_val">alternate_read_init_val</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initial value for alternate read toglle logic for Alternate clock cycle read from isp UV fifo in case of planar croma format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL">SCL1DWRAP_CTRL</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_sclOfifo_Y_stsCtrl">sclOfifo_Y_stsCtrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>SCL output FIFO full status control for luma (used for clk_en generation). Write 1 to enable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_ofifo_sts0_ctrl">ofifo_sts0_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>SCL Input FIFO full status control for luma (used for clk_en generation). Write 1 to enable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_sclOfifo_UV_stsCtrl">sclOfifo_UV_stsCtrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>SCL output FIFO full status control for luma (used for clk_en generation). Write 1 to enable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_ofifo_sts1_ctrl">ofifo_sts1_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>SCL Output FIFO full status control for chroma (used for clk_en generation). Write 0 to disable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_sclOutrdy_sts0_en">sclOutrdy_sts0_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>1: Take care of request for Y SP or YUV444/RGB from downstream while generating clken for output Tg 
0 : request for Y SP or YUV444/RGB from downstream 
Write 0 to disable for clock enable generation</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_sclOutrdy_sts1_en">sclOutrdy_sts1_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>1: Take care of request for UV SP from downstream while generating clken for output Tg 
0 : request for UV SP from downstream 
Write 0 to disable for clock enable generation</p>
</td>
</tr>
<tr><td><p>[7:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_luma_data_sel">luma_data_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>00: 10 bit 420SP luma support 
01: 8 bit 420SP luma support 
10: 10 bit 422 support 
11: 8 bit 422 support</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_chroma_data_sel">chroma_data_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: 420 sp supported 
0: (tied with zero)</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_wrbk_420sp">wrbk_420sp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: 420 sp supported 
0: No support from write client 1.(tied with zero)</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_hde_initval0">hde_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initialization value for hde mask for Croma</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_hde_initval1">hde_initval1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initialization value for hde mask for Croma</p>
</td>
</tr>
<tr><td><p>[14:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_ovpscl_ictrl_sel">ovpscl_ictrl_sel</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>5: is valid mode. Other modes are reserved.</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_idata_frmt_ctrl">idata_frmt_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[17:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_clk_en_sel">clk_en_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_hde_msk_en">hde_msk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_ngptv_bypass">ngptv_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_ngptv_scl_sel">ngptv_scl_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_bitmap128_Rd0_en">bitmap128_Rd0_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1] : enable for 10-bit DWA 
[0] : Default value</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_bitmap128_Rd1_en">bitmap128_Rd1_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1] : enable for 10-bit DWA 
[0] : Default value</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_rdsel_420SP">rdsel_420SP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Read select from read client (R1) for 420 SP format case</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_rd_mask_sftrst">rd_mask_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Soft reset to initialize read mask for UPS420 SP.</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_clken_ctrl0">clken_ctrl0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_clken_ctrl1">clken_ctrl1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_ups420_idatactrl">ups420_idatactrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_bitMap32_en">bitMap32_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_rd_initval0">rd_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL_rd_initval1">rd_initval1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2">SCL1DWRAP_CFG2</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ififo_sts0_ctrl">ififo_sts0_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ififo_sts1_ctrl">ififo_sts1_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_fifo_full_ctrlEn">fifo_full_ctrlEn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_UVPack_sel">UVPack_sel</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Selection of SCL UV input data. 
1: UV pack output selected. 
0: UV pack input is selected.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_uvPack_sftrst">uvPack_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Soft reset bit for UV Packing logic 
write 1 to reset</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_swap_regs">swap_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0] : output of UV Packing is {Idata1,Idata0} 
[1] : output of UV Packing is {Idata0,Idata1}</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_rst">ovpdnsclwrap_rst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap reset 
1: disable ovpdnsclwrap reset</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_Y_rst">ovpdnsclwrap_Y_rst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap luma scalar reset 
1: disable ovpdnsclwrap luma scalar reset</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_UV_rst">ovpdnsclwrap_UV_rst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap chroma scalar reset 
1: disable ovpdnsclwrap chroma scalar reset</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_Y_memlb_rst">ovpdnsclwrap_Y_memlb_rst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap luma memory reset 
1: disable ovpdnsclwrap luma memory reset</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_UV_memlb_rst">ovpdnsclwrap_UV_memlb_rst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap chroma memory reset 
1: disable ovpdnsclwrap chroma memory reset</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_Y_sbrst">ovpdnsclwrap_Y_sbrst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap luma sb reset 
1: disable ovpdnsclwrap luma sb reset</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG2_ovpdnsclwrap_UV_sbrst">ovpdnsclwrap_UV_sbrst</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: enable ovpdnsclwrap chroma sb reset 
1: disable ovpdnsclwrap chroma sb reset</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL0">SCL1DWRAP_CTRL0</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL0_ClientR0_start">ClientR0_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit for Read Client R0 
0: no effect on hardware 
1: Start the client 
the write 1 to this register is used to kick the hardware</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL0_ClientR1_start">ClientR1_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit for Read Client R1 
0: no effect on hardware 
1: Start the client 
the write 1 to this register is used to kick the hardware</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL0_ClientR0_clear">ClientR0_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Don't clear, Normal state 
1: Clear the asynchronous fifo between the respective client and dhub</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL0_ClientR1_clear">ClientR1_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Don't clear, Normal state 
1: Clear the asynchronous fifo between the respective client and dhub</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1">SCL1DWRAP_CTRL1</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_packSel_R0">packSel_R0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Pack Select for Read Client R0 
[000] : 8 bit unpacking (YUV420) 
[001] : 8 bit 422 unpacking 
[011] : 8 bit 444 unpacking 
[rest] : Invalid</p>
</td>
</tr>
<tr><td><p>[15:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_pixlineTot_R0">pixlineTot_R0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Total number of pixels in a line(for Read client R0)</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_nonStdResEn_R0">nonStdResEn_R0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable for Read Client 0 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td><p>[20:17]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_flushCnt_R0">flushCnt_R0</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Counter to determine the ready status of Read Client 0 after end of line (only used when nonStdResEn_R0 = 1)</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_ovp_flush_sel">ovp_flush_sel</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_ovp_intr_sel">ovp_intr_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>This bit selects the end of frame interrupt 
generated by either Luma TG or combined by both 
(Luma & Croma) TG in OVP Pipe. 
0: Interrupt by Y (Luma) TG. 
1: Interrupt by Y & UV TG.</p>
</td>
</tr>
<tr><td><p>[24:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_ipi_input_sel">ipi_input_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Ipi input selection 
1: input form IPIF 
0: input from IPIL</p>
</td>
</tr>
<tr><td><p>[26:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_byteoffsetRGB">byteoffsetRGB</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_dec_IN_SWIZZLE">dec_IN_SWIZZLE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_alternate_read_en">alternate_read_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable bit for Alternate clock cycle read from isp UV fifo in case of planar croma format</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL1_alternate_read_init_val">alternate_read_init_val</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initial value for alternate read toglle logic for Alternate clock cycle read from isp UV fifo in case of planar croma format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL2">SCL1DWRAP_CTRL2</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL2_packSel_R1">packSel_R1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Pack Select for Read Client R1 
[00] : 8 bit unpacking (YUV420/422 SP) 
[rest] : Invalid</p>
</td>
</tr>
<tr><td><p>[14:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL2_pixlineTot_R1">pixlineTot_R1</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Total number of pixels in a line(for Read client R1)</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL2_nonStdResEn_R1">nonStdResEn_R1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable for Read Client 1 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL2_flushCnt_R1">flushCnt_R1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Counter to determine the ready status of Read Client 0 after end of line (only used when nonStdResEn_R1 = 1)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL3">SCL1DWRAP_CTRL3</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL3_wordTot_R0">wordTot_R0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R0 read client. Should be programmed as: 
ceil( ohres*ovres*16 / 128 ) 
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows : 
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel 
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as 
(ihres*ivres*NoB*16/15)/(128*2) where NoB = 10</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL4">SCL1DWRAP_CTRL4</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CTRL4_wordTot_R1">wordTot_R1</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R1 read client. Should be programmed as: 
ceil( ohres*ovres*16 / 128 ) 
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows : 
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel 
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as 
(ihres*ivres*NoB*16/15)/(128*2) where NoB = 10</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8">SCL1DWRAP_CFG8</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_UV_swap_regs">UV_swap_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Swap chroma channels at scl output.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_scl1d_bypass">scl1d_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_uvrd_en_init0">uvrd_en_init0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initial value at EoF for read enable of UV FIFO</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_uvrd_en_init1">uvrd_en_init1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initial value at soft reset for read enable of UV FIFO</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_uvrd_en_mask">uvrd_en_mask</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Alternate read enable mask for UV data. 
To be enabled (1'b1) for YUV444 case. NO alternate read is required for YUV444 case. Hence alternate read to be disabled.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_uv422_444_sel">uv422_444_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Control bit to select YUV422 or YUV444 data input before CSC 
[0] : YUV422 
[1] : YUV444</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_scl_OFifoY_aEmpCtrl">scl_OFifoY_aEmpCtrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Scalar output FIFO aEmp status control for Luma (used for clk_en generation). Write 1 to enable fifo empty status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_scl_OFifoUV_aEmpCtrl">scl_OFifoUV_aEmpCtrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Scalar output FIFO aEmp status control for Croma (used for clk_en generation). Write 1 to enable fifo empty status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_sclOutrdy_sts0_en">sclOutrdy_sts0_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>1: Take care of rdy from Write Client 0 while generating clken for oTg (for 420SP Write Back case) 
0 : don't consider rdy from Write Client 0 
Write 0 to disable ready status from Write Client 0 for clock enable generation</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_sclOutrdy_sts1_en">sclOutrdy_sts1_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Take care of rdy from Write Client1 while generating clken for oTg (for 420SP Write Back case) 
0 : don't consider rdy from Write Client1 
Make this bit 1 whenever write client 1 (for 420SP Write Back) is turned-on.</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_cmu_bypass">cmu_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: CMU in path 
1: CMU bypassed.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_dither_bypass">dither_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: dither in path 
1: dither bypassed.</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_sp_wrbk_8b">sp_wrbk_8b</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0] 0: 8-bit channel selection for output. (420/422) 
[0] 1: 10-bit channel selection for output.(420/422)</p>
</td>
</tr>
<tr><td><p>[14:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_pack_wrbk">pack_wrbk</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>00: 8-bit channel selection for output. (444)packing{[23:16],[15:8],[7:0]}. 
01: 8-bit channel selection for output. (444)packing{[23:16],[7:0], [15:8]}. 
10: 10-bit channel selection for output. (444)packing{[9:0],[19:10]}. 
11: 8-bit channel selection for output.(444)packing{[19:10], [9:0]}.</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_sel_444">sel_444</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0/x: 420/422 SP output write enabled 
1: 444/422pack output write enabled.</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_scl_OFifoY_aFullCtrl">scl_OFifoY_aFullCtrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>output FIFO full status control for luma (used for otg clk_en generation). Write 1 to enable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_scl_OFifoUV_aFullCtrl">scl_OFifoUV_aFullCtrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>output FIFO full status control for chroma (used for otg clk_en generation). Write 1 to enable fifo full status for clk_en generation.</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG8_UV_ipi_swap_regs">UV_ipi_swap_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Swap chroma channels for ipi input.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9">SCL1DWRAP_CFG9</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_reserved_bit1">reserved_bit1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved_bit</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_reserved_bit2">reserved_bit2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved_bit</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_clken_ctrl0_UV">clken_ctrl0_UV</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for chroma FeTG. Write 1 to make flow control independent of ready status from Read Client0.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_clken_ctrl1_UV">clken_ctrl1_UV</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for chroma FeTG. Write 1 to make flow control independent of ready status from Read Client1.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_clken_ctrl2_UV">clken_ctrl2_UV</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for chroma FeTG. Write 1 to make flow control independent of status from ISP input FIFO.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_fifo_full_ctrl1_UV">fifo_full_ctrl1_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Chroma pipe tg_clken control bit to enable use of fifo full status in generating clock enable from Scl iFifo luma. Default disabled.</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_fifo_full_ctrl2_UV">fifo_full_ctrl2_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Chroma pipe tg_clken control bit to enable use of fifo full status in generating clock enable from Scl iFifo croma. Default disabled.</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_scl_OFifoY_aFullCtrl_UV">scl_OFifoY_aFullCtrl_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>output FIFO full status control for luma pipe. Write 1 to enable fifo full status for chroma pipe clk_en generation.</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_scl_OFifoUV_aFullCtrl_UV">scl_OFifoUV_aFullCtrl_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>output FIFO full status control for chroma pipe. Write 1 to enable fifo full status for chroma pipe clk_en generation.</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_tg_sel">tg_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timing generation selection between luma FE_tg and chroma FE_tg.</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_crop_de_en">crop_de_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Cropped chroma TG signal selection.</p>
</td>
</tr>
<tr><td><p>[12:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_idata_sel">idata_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Input data selection for chroma pipe when tg_sel ia 1. 
10: read cleint chroma. 
01: isp chroma 
rest:dont care.</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_clken_ctrl3">clken_ctrl3</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for Luma FeTG. Write 1 to make flow control independent of status from ISP input Y only FIFO.</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_clken_ctrl3_UV">clken_ctrl3_UV</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for Chroma FeTG. Write 1 to make flow control independent of status from ISP input UV only FIFO.</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_ispF_gfxpl_en">ispF_gfxpl_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable isp F output to gfxpl</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_ispL_gfxpl_en">ispL_gfxpl_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable isp L output to gfxpl</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_RGBYUV444_in">RGBYUV444_in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Set high if input is RGB or 444 format.</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_rd_mask_R1_en">rd_mask_R1_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable bit fir read mask for alternate lines in case of 420 SP input. Disable in case of RGB, YUV444 and YUV422 pack inputs.</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_clken_ctrl3_UV_planar">clken_ctrl3_UV_planar</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock enable control for Chroma FeTG. Write 1 to make flow control independent of status from ISP input UV only FIFO. This is to control UV read in case of planar chroma format input</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_Cb_GF_ack_disable">Cb_GF_ack_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: ack is driven out with 1 to Cb_G ipi interface 
0: ack is based on ipi input fifo full status</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_Cr_BF_ack_disable">Cr_BF_ack_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: ack is driven out with 1 to Cr_B ipi interface 
0: ack is based on ipi input fifo full status</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_Y_RF_ack_disable">Y_RF_ack_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: ack is driven out with 1 to Y_R ipi interface 
0: ack is based on ipi input fifo full status</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_cr1_cr2_en">cr1_cr2_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: enables hde and vde controls based on cr1 for left frame and cr2 for right frame mode for downstream path after cmu. 
0: disable.</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_ipi_lsb_aligned_en">ipi_lsb_aligned_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: rearranges ipi input to make it 10-bit msb aligned in case of valid data input coming on lower 8 bits. 
0: disable.</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_Cb_GL_ack_disable">Cb_GL_ack_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: ack is driven out with 1 to Cb_G ipi interface 
0: ack is based on ipi input fifo full status</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_Cr_BL_ack_disable">Cr_BL_ack_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: ack is driven out with 1 to Cr_B ipi interface 
0: ack is based on ipi input fifo full status</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG9_Y_RL_ack_disable">Y_RL_ack_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: ack is driven out with 1 to Y_R ipi interface 
0: ack is based on ipi input fifo full status</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG10">SCL1DWRAP_CFG10</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG10_Incscpix_tot">Incscpix_tot</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>CSC Input total pixel count</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG11">SCL1DWRAP_CFG11</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG11_mfah_R0_en">mfah_R0_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Mid frame boundary handler enabled for read cient 0 in side by side frame mode</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG11_mfah_R1_en">mfah_R1_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Mid frame boundary handler enabled for read cleint 1 in side by side frame mode</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG11_csc_bypass">csc_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Csc bypass control for CSC placed at the input of SCL.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG12">SCL1DWRAP_CFG12</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[13:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG12_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x780</p>
</td>
<td><p>Left side image width in side by side mode for Read client 0</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG12_rgb_mode_en">rgb_mode_en</a></p>
</td>
<td><p>0x780</p>
</td>
<td><p>Enable RGB data bases processing for discard logic in mid frame handler for Read client 0</p>
</td>
</tr>
<tr><td><p>[18:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG12_discard_width">discard_width</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Discard width at the middle of frame in terms of bytes for Read client 0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG13">SCL1DWRAP_CFG13</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[13:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG13_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x780</p>
</td>
<td><p>Left side image width in side by side mode for Read client 1</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG13_rgb_mode_en">rgb_mode_en</a></p>
</td>
<td><p>0x780</p>
</td>
<td><p>Enable RGB data bases processing for discard logic in mid frame handler for Read client 1</p>
</td>
</tr>
<tr><td><p>[18:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG13_discard_width">discard_width</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Discard width at the middle of frame in terms of bytes for Read client 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG14">SCL1DWRAP_CFG14</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG14_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Left side image width in side by side mode for read cleint 0 path for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG14_inimg_left_end_pos">inimg_left_end_pos</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Position to capture left frame right end boundary pixel for read client 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[30:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG14_left_rep_width">left_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Left frame repetition width at boundary for read client 0 path. for boundary pixel replication.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG15">SCL1DWRAP_CFG15</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG15_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Left side image width in side by side mode for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG15_inimg_left_end_pos">inimg_left_end_pos</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Position to capture left frame right end boundary pixel for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[30:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG15_left_rep_width">left_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Left frame repetition width at boundary for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG16">SCL1DWRAP_CFG16</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG16_inimgwidth_right">inimgwidth_right</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Right side image width in side by side mode for read cleint 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG16_inimg_right_start_pos">inimg_right_start_pos</a></p>
</td>
<td><p>0x3C1</p>
</td>
<td><p>Position to capture right frame right start boundary pixel for read cleint 0 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[30:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG16_right_rep_width">right_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Right frame repetition width at boundary for read client 0 path. for boundary pixel replication.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG17">SCL1DWRAP_CFG17</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG17_inimgwidth_right">inimgwidth_right</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Right side image width in side by side mode for read cleint 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG17_inimg_right_start_pos">inimg_right_start_pos</a></p>
</td>
<td><p>0x3C1</p>
</td>
<td><p>Position to capture right frame right start boundary pixel for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
<tr><td><p>[30:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG17_right_rep_width">right_rep_width</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Right frame repetition width at boundary for read client 1 path. for boundary pixel replication.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG18">SCL1DWRAP_CFG18</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG18_CAPP_R0_imode">CAPP_R0_imode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Input mode for R0 CAPP replication block. 
1: if up stream back pressure handling mode enabled. 
0: if up stream back pressure handling mode disabled. (default)</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG18_CAPP_R1_imode">CAPP_R1_imode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Input mode for R1 CAPP replication block. 
1: if up stream back pressure handling mode enabled. 
0: if up stream back pressure handling mode disabled. (default)</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG18_CAPP_R0_enabled">CAPP_R0_enabled</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enabled bit for R0 CAPP replication block. 
1: if CAPP replication enbaled. 
0: if CAPP replication disabled. (default)</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG18_CAPP_R1_enabled">CAPP_R1_enabled</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enabled bit for R1 CAPP replication block. 
1: if CAPP replication enbaled. 
0: if CAPP replication disabled. (default)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG19">SCL1DWRAP_CFG19</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[13:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG19_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Luma or 422/444 packed path Left side image width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
<tr><td><p>[27:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG19_inimgwidth_right">inimgwidth_right</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Luma or 422/444 packed path Right side image width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG20">SCL1DWRAP_CFG20</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[13:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG20_inimgwidth_left">inimgwidth_left</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Chroma or 422/444 packed path Left side image width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
<tr><td><p>[27:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG20_inimgwidth_right">inimgwidth_right</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p>Chroma or 422/444 packed path Right side image width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21">SCL1DWRAP_CFG21</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21_left_rep_width_Y">left_rep_width_Y</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Luma or 422/444 packed path Left repetition width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
<tr><td><p>[13:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21_left_rep_width_UV">left_rep_width_UV</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Chroma or 422/444 packed path Left repetition width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
<tr><td><p>[20:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21_right_rep_width_Y">right_rep_width_Y</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Luma or 422/444 packed path right repetition width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
<tr><td><p>[27:21]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21_right_rep_width_UV">right_rep_width_UV</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p>Chroma or 422/444 packed path right repetition width in side by side mode for read pixel replication removal block after scaling.</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21_CAPP_Y_enabled">CAPP_Y_enabled</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>CAPP pixel replication removal enabled.</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_CFG21_CAPP_UV_enabled">CAPP_UV_enabled</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>CAPP pixel replication removal enabled.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_sclOFIFO_YInpix">SCL1DWRAP_sclOFIFO_YInpix</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_sclOFIFO_YInpix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of pixels expected at the input of CSC Y-InFIFO. It should be programmed with (ivres*ihres) for Luma</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_sclOFIFO_UVInpix">SCL1DWRAP_sclOFIFO_UVInpix</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_sclOFIFO_UVInpix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of pixels expected at the input of CSC UV-InFIFO. It should be programmed with (ivres*ihres) for Croma</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl">SCL1DWRAP_tg_ctrl</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit to start input scalar FIFO.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear bit to clear input scalar FIFO. Level signal.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_Y_otg_start">Y_otg_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit to start output FIFO and output TG for luma.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_Y_otg_clear">Y_otg_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear bit to reset scalar output FIFO, and output TG for luma. Level signal.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_wr0_start">wr0_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_wr1_start">wr1_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_wr0_clear">wr0_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_wr1_clear">wr1_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_UV_otg_start">UV_otg_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit to start output FIFO and output TG for chroma.</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_UV_otg_clear">UV_otg_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear bit to reset scalar output FIFO, and output TG for chroma. Level signal.</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_rd_start_420sp">rd_start_420sp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>420SP tg start bit - 
0 : No effect on hardware. 
1 : start the 420SP Mode. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_ovp_flush">ovp_flush</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>OVPSCL flush enable bit. Default disable. Write 1 to flush OVPSCL when ovp_flush_sel = 0.</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_Y_Ofifo_clear">Y_Ofifo_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear output fifo of luma scalar.</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_UV_Ofifo_clear">UV_Ofifo_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear output fifo of chroma scalar.</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_otg_start">otg_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_tg_ctrl_otg_clear">otg_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear bit to reset scalar output FIFO, and output TG . Level signal.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0">SCL1DWRAP_SCL1DWRAP_CTRL0</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0_isp_fifo_clear0">isp_fifo_clear0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : Don't clear, normal state. 
1 : Clear ISP FIFO</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0_tg_start">tg_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit for input tg 
0 : No effect on hardware. 
1 : start the client. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0_tg_clear">tg_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear bit for input tg. 
0 : Don't clear, normal state. 
1 : Clear tg</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0_tg_start_UV">tg_start_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start bit for chroma input tg 
0 : No effect on hardware. 
1 : start the client. 
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0_tg_clear_UV">tg_clear_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clear bit for chroma input tg. 
0 : Don't clear, normal state. 
1 : Clear tg</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_SCL1DWRAP_CTRL0_ispL_fifo_clear0">ispL_fifo_clear0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : Don't clear, normal state. 
1 : Clear ISP L FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT0">SCL1DWRAP_TPOINT0</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT0_TPOINT0_CTL">TPOINT0_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT0_CTL</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT0_TPOINT1_CTL">TPOINT1_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT1_CTL</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT0_TPOINT2_CTL">TPOINT2_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT2_CTL</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT0_TPOINT3_CTL">TPOINT3_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT3_CTL</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT1">SCL1DWRAP_TPOINT1</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT1_TPOINT0_CTL">TPOINT0_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT0_CTL</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT1_TPOINT1_CTL">TPOINT1_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT1_CTL</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT1_TPOINT2_CTL">TPOINT2_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT2_CTL</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_TPOINT1_TPOINT3_CTL">TPOINT3_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>TPOINT3_CTL</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS0">SCL1DWRAP_STATUS0</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS0_OVPDNSCL_Y_oTg">OVPDNSCL_Y_oTg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vcount status for OVPSCL luma OTG</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS0_OVPDNSCL_UV_oTg">OVPDNSCL_UV_oTg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vcount status for OVPSCL chroma OTG</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_INTR_EN">SCL1DWRAP_INTR_EN</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_INTR_EN_OVPDNSCL_Y_EOF">OVPDNSCL_Y_EOF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_INTR_EN_OVPDNSCL_UV_EOF">OVPDNSCL_UV_EOF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_INTR_EN_OVPDNSCL_otg_EOF">OVPDNSCL_otg_EOF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>reserved.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS1">SCL1DWRAP_STATUS1</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS1_OVPDNSCL_FeTg">OVPDNSCL_FeTg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vcount status for FeTG</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS1_OVPDNSCL_oTg">OVPDNSCL_oTg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vcount status for OTG</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS2">SCL1DWRAP_STATUS2</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS2_OVPDNSCL_FeTg_UV">OVPDNSCL_FeTg_UV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vcount status for FeTG chroma pipe.</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS2_ISPF_async_FIFO_OF">ISPF_async_FIFO_OF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISPF async FIFO overflow</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS2_ISPF_async_FIFO_UF">ISPF_async_FIFO_UF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISPF async FIFO underflow</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS2_ISPL_async_FIFO_OF">ISPL_async_FIFO_OF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISPL async FIFO overflow</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1DWRAP_STATUS2_ISPL_async_FIFO_UF">ISPL_async_FIFO_UF</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISPL async FIFO underflow</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL">SCL1DWRAP_OVPSCL_Y_CTRL</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p>1D -Scalar registers for Y(luma) component.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_SCL_CLKEN_CTRL">SCL_CLKEN_CTRL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Clock enable to scaler depends on the input FIFO status; scaler clken is deasserted when FE can't supply data to scaler. 
1: Clock enable to scaler is always high. 
Since AUX scaler input always comes from CPCB0  its clock enable should be 1 whenever it is being used.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_sb_clkg_en">sb_clkg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock gating enable for separate clock to 1D SCL (except LUT logic). Default enabled. Write 0 to clock gate logic except LUT logic.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_cfg_rst">cfg_rst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Configurable soft reset for Scalar1D</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl1d_sw_rst">scl1d_sw_rst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Scalar1D software controlled reset. Write 1 to reset scalar-1D</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl_rst_en0">scl_rst_en0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Scalar1D will get reset on scalar start 
Disable this bit for not-resetting Scalar-1D on scalar start.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl_rst_en1">scl_rst_en1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable this bit to soft-reset adaptive scalar. Software will have control to soft-reset scalar during VBI</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl_rst_en2">scl_rst_en2</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable this bit to soft-reset adaptive scalar. Software will have control to soft-reset scalar during VBI</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl1d_YC_bypass">scl1d_YC_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1- Enables 1D-SCL YC bypass 
0- Disables 1D-SCL YC bypass</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_dither_bypass">dither_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DITHER hard-bypass. Write 1 to bypass dither IP</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Inpix">SCL1DWRAP_OVPSCL_Y_scl1d_Inpix</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Inpix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of pixels expected at the input of SCL1D-InFIFO. It should be programmed with (ivres*ihres).</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Outpix">SCL1DWRAP_OVPSCL_Y_scl1d_Outpix</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Outpix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of pixels expected at the input of SCL1D-Output FIFO. It should be programmed with (ovres*ohres) of Scalar</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG0</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p>1D -Scalar registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_even">even</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Initial Phase of the vertical DDA counter for even field.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_odd">odd</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Initial Phase of the vertical DDA counter for odd field.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_hinitph">hinitph</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Initial Phase of the horizontal DDA counter. 
Related fields: hinitph_lsb.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_ctrl0">ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0]: avg4 filter select. : Not used. 
[2]: CSC enable : Not Used 
[3]: HNL enable : 
[4]: ups enable : Not used. 
[5]: dns enable : Not used. 
[6]: dgnl_en : Not used. 
[7]: split screen enable : Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG1">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG1</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG1_ivres">ivres</a></p>
</td>
<td><p>0x1E0</p>
</td>
<td><p>Input Y resolution</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG1_ovres">ovres</a></p>
</td>
<td><p>0x1E0</p>
</td>
<td><p>Output Y resolution</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG2">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG2</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG2_ihres">ihres</a></p>
</td>
<td><p>0x2D0</p>
</td>
<td><p>Input X resolution</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG2_ohres">ohres</a></p>
</td>
<td><p>0x2D0</p>
</td>
<td><p>Output X resolution</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG3</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3_vratio">vratio</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p>Vertical DDA Increment = (Input Y resolution * 2^20)/ output Y resolution</p>
</td>
</tr>
<tr><td><p>[27:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3_rsv0">rsv0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bits</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3_mbp_align">mbp_align</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls 'Most bottom pixel align' mode 
Must be 0 if Vertically '1:1 or upscale'. 
1: the most bottom pixel of input image is used to interpolate the most bottom pixel of output image. 
0: image is processed as normal.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG4</a></p>
</td>
<td><p>32'h000000B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4_hratio">hratio</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p>Horizontal DDA Increment = (Input X resolution * 2^20)/ output X resolution</p>
</td>
</tr>
<tr><td><p>[27:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4_rsv0">rsv0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bits</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4_mrp_align">mrp_align</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls 'Most right pixel align' mode 
Must be 0 if Horizontally '1:1 or upscale'. 
1: the most right pixel of input image is used to interpolate the most right pixel of output image. 
0: image is processed as normal. 
HNL Down scaling: step size shouldn't exceed 5-bit value.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG5">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG5</a></p>
</td>
<td><p>32'h000000BC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[10:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG5_memsize">memsize</a></p>
</td>
<td><p>0x2CF</p>
</td>
<td><p>Last address in the circular line buffer memory 
Storage is for 3 lines of 1920. 
Max value for 
BG5CTpZ1F VIP scaler's Y instance : 0x23F 
BG5CTpZ1F VIP sacler's C instance: 0x11F 
BG5CTpZ1F OVP scaler's Y/C instance: 0x23F</p>
</td>
</tr>
<tr><td><p>[26:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG5_vwrap">vwrap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The number of scalar clocks the vertical scaling controller waits after its pipe is flushed and before issuing a line-reset signal. This reset signal used to reset the horizontal scalar following the vertical scalar and the memory read logic. If left at the default value of zero, the hardware internally takes care of the wrapback conditions. (Recommended) otherwise, for a non zero value programmed in this register, the internal calculation s in the hardware are overridden by the non zero programmed value.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG6</a></p>
</td>
<td><p>32'h000000C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_cswap">ups_cswap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_cshift">ups_cshift</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_yshift">ups_yshift</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[14:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_yblank">ups_yblank</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[22:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_fstall">fstall</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>fstall_th[6:0]: threshold modification value for forward stall. 
fstall[7]: Enable forward stall for scalar. 
0: Disable 
1: Enable 
Forward stall MAY be disabled (if pftch="1)" if 
Horizontal Up & vertical down, or 
other vertical downscale with scaling ratio AROUND less than 13%.</p>
</td>
</tr>
<tr><td><p>[30:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_bstall">bstall</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>bstall_th[6:0]: threshold modification value for backward stall. 
bstall[7]: Enable backward stall for scalar. 
0: Disable 
1: Enable</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG7</a></p>
</td>
<td><p>32'h000000C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_ups_cblank">ups_cblank</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[17:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_htap_offset">htap_offset</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Tap offset in hscalr. Indicates change in the number of blank pixels at the beginning of the line from the normal calculations. 
Range: [-7, 7] in 2's complement format. (As per legacy algo programming guide, it was 3 bit and [-3,3])</p>
</td>
</tr>
<tr><td><p>[19:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_rsv">rsv</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit</p>
</td>
</tr>
<tr><td><p>[27:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_vtap_offset">vtap_offset</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vertical tap offset. Delays the start of vertical scaling of/for the odd field by those many number of lines. 
[7:4] for even field. 
[3:0] for odd field. 
As no interlaced input support, must program same value for both fields. 
Range: [0:0xf]</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG8">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG8</a></p>
</td>
<td><p>32'h000000C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG8_init_ratio">init_ratio</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p>Intial DDA increment</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG9">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG9</a></p>
</td>
<td><p>32'h000000CC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG9_inc_ratio">inc_ratio</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Increment to DDA increment</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG10">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG10</a></p>
</td>
<td><p>32'h000000D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG10_nlcres">nlcres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Central undistorted width of the output image in non linear 3 zone scaling. 
HNL Down scaling: step size shouldn't exceed 5-bit value.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG11</a></p>
</td>
<td><p>32'h000000D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11_avg4_coeff0">avg4_coeff0</a></p>
</td>
<td><p>0x840</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11_avg4_coeff1">avg4_coeff1</a></p>
</td>
<td><p>0x240</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11_dign_dr1">dign_dr1</a></p>
</td>
<td><p>0x50</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG12</a></p>
</td>
<td><p>32'h000000D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12_avg4_coeff2">avg4_coeff2</a></p>
</td>
<td><p>0x240</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12_avg4_coeff3">avg4_coeff3</a></p>
</td>
<td><p>0x840</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12_dign_dr2">dign_dr2</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG13</a></p>
</td>
<td><p>32'h000000DC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13_dign_ydiff">dign_ydiff</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13_dign_ddiff">dign_ddiff</a></p>
</td>
<td><p>0xA0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13_dign_dr3">dign_dr3</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG14</a></p>
</td>
<td><p>32'h000000E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14_hp_offset">hp_offset</a></p>
</td>
<td><p>0xF0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14_hp_diff">hp_diff</a></p>
</td>
<td><p>0x230</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14_dign_nbr">dign_nbr</a></p>
</td>
<td><p>0x54</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG15</a></p>
</td>
<td><p>32'h000000E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_ctrl1">ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0]: sel_1D_adp: Not used. 
select between 1D scalar and adaptive scalar 
0: adaptive scalar 
1: 1D scalar 
[1]: up_down: select between up scalar or down scalar. 
0: up scalar 
1: down scalar 
[2]:UPS enable at the input of vscale. Not used. 
[3]:UPS enable at the output of vscale. Not used. 
[4]:Select coefficient of UPS at the input of vscale(Used for adaptive scaler mode). Not used. 
0 : {80, 0, -304, 0, 1248, 2048, 1248} 
1 : {0, 0, 0, 0, 1024, 2048, 1024}</p>
</td>
</tr>
<tr><td><p>[12:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_hctrl">hctrl</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p>Frac[3:0]: number of fractional bits in the horizontal coefficients (8-12d). 
sign[4]: stores the format of the scalar horizontal coefficients. 
0: Unsigned 12 bit coefficients. 
1: signed 12 bit coefficient in sign magnitude format.</p>
</td>
</tr>
<tr><td><p>[17:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_vctrl">vctrl</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p>Frac[3:0]: number of fractional bits in the vertical coefficients (8-12d). 
sign[4]: stores the format of the scalar vertical coefficients. 
0: Unsigned 12 bit coefficients. 
1: signed 12 bit coefficient in sign magnitude format.</p>
</td>
</tr>
<tr><td><p>[21:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_crop">crop</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Crops the max first 3 pixel and/or max last 3 pixel before the H-scaler (after 422- >444 conversion) 
[1: 0]: Crop control for first pixels. 
00 : No Cropping. 
01 : first 1 pixel crop. 
10 : first 2 pixel crop. 
11 : first 3 pixel crop. 
[3: 2]: Crop control for last pixels. 
00 : No Cropping. 
01 : Last 1 pixel crop. 
10 : Last 2 pixel crop. 
11 : Last 3 pixel crop.</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_hscl11">hscl11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: overwrites HLUT coefficients with that of 1:1 case (In particular, 1:1 case, where the horizontal scaling filter unalters the pixel value). 
0: no HLUT coefficient overwriting. 
So if no horizontal scaling and hscale filter is expected to unalter the pixel value, this bit can be enabled and then programming of HLUT coefficients can be skipped. 
Other Requirements: 
sel_1D_adp=1 ie., select 1D scaler. 
'hctrl' field has to be programmed with '1: signed 12 bit coefficient in sign magnitude format'.</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_vscl11">vscl11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: overwrites VLUT coefficients with that of 1:1 case (In particular, 1:1 case, where the horizontal scaling filter unalters the pixel value). 
0: no VLUT coefficient overwriting. 
So if no vertical scaling and vscale filter is expected to unalter the pixel value, this bit can be enabled and then programming of VLUT coefficients can be skipped. 
Other Requirements: 
sel_1D_adp=1 i.e., select 1D scaler. 
'vctrl' field has to be programmed with '1: signed 12 bit coefficient in sign magnitude format'</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_bypass">bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. Must be programmed to 0.</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_frndsel">frndsel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls flagging of frame end i.e., frnd="1."
Makes sure that frame output to downstream completes and input frame read is completed from upstream. 
1: for downscale case with Vscale at first position . 
0: for all other cases(default). 
Note: frnd flagging is not available if bypass="1" (provided bypass mode is valid), as during bypass mode, none of the non- UPS422-444 logic is functional.</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_hvdcp">hvdcp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HSCALE-VSCALE de-coupling selection. 
=0 disables decoupling. 
=1 enables decoupling. 
Enabling decoupling improves HSCALE's request valid mechanism, and allows to interchange H-V scaler's position. 
Can be enabled for all H-downscale. 
Can be enabled for H-upscale cases only if ctrl1 register's field up_down =1. 
frc's dly_de_lrst may be required to re-adjust when hvdcp="1" and when up_down =1. So it is recommended to enable frc's auto_lrst for that combination. 
For more info, refer to IP design doc.</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_pa_impv_en">pa_impv_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PA based improved RTL logic selection 
=0 disables PA based improved RTL logic 
=1 enables PA based improved RTL logic(default)</p>
</td>
</tr>
<tr><td><p>[31:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_mask_hvswap_en">mask_hvswap_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0] : Frame end signal generation. 
0 : Enhanced (default). 
1 : basic. 
[1] : scaler input data control. 
0 : for HVSWAP OFF(default). 
1 : for HVSWAP ON. 
[3:2] : Reserved.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG16</a></p>
</td>
<td><p>32'h000000E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_en_n">en_n</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable n lines control logic for scaler.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_xbstall_en">xbstall_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>It need to be enable to delay the writing to line buffer to support n lines for upscale.</p>
</td>
</tr>
<tr><td><p>[15:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_xbstall_dly">xbstall_dly</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>xbstall_dly[13] : Sign of delay. 
0 : Delay = ohres - (ihres +xbstall_dly[12:0]). 
1 : Delay = ohres - (ihres -xbstall_dly[12:0]).</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_ovf_"Century Gothic, Verdana" SIZE="1" COLOR="#773377">[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_udf_"90%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG17">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG17</a></p>
</td>
<td><p>32'h000000EC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG17_lsize">lsize</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>It is number of address needed to fit a line in line memory. 
For Adaptive scaler 
Lsize = ihres/10 + (ihres%10?1:0) 
For 1D scaler 
HVSWAP OFF: 
Lsize = min(ihres,ohres)/10 + (min(ihres,ohres)%10?1:0) 
HVSWAP ON: 
Lsize= max(ihres,ohres)/10 + (max(ihres,ohres)%10?1:0)</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG17_lsize_A">lsize_A</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG18</a></p>
</td>
<td><p>32'h000000F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_fifo_mode">fifo_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Can optionally be set only for 'horizontal-only upsale mode', 'horizontal-only downscale mode' and 'bypass (no scaling mode)', where line buffer memory is used as rate control FIFO. (vtaps=1 coeff LUTs are to be programmed). All other scaler registers have to be programmed accordingly. 
=1 enables scaler's circular line buffer memory to be used as programmable depth FIFO. 
=0 is normal operation of 1 line storage.</p>
</td>
</tr>
<tr><td><p>[15:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_fifo_depth">fifo_depth</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Valid only if fifo_mode="1or" pftch="1.."
Max memory occupancy (in pixels) in fifo_mode. 
Upstream (input) is stalled if memory occupancy >= fifo_depth. 
Max value calculation: 
wls = floor( (memsize+1) / lsize ) 
pls = ( (memsize+1) - (lsize*wls) ) * 10 
fcp = wls * min(ihres, ohres) + pls. 
1) For pftch="1," fifo_depth="fcp."
2) For fifo_mode, 
a) Max fifo_depth = fcp - 100. 
b) Min fifo_depth = min(ihres, ohres)</p>
</td>
</tr>
<tr><td><p>[30:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_fifo_dfst">fifo_dfst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Valid only if fifo_mode="1."
Min FIFO/memory occupancy (in pixels) required to start downstream frame. 
Range: [ min(ihres, ohres), fifo_depth ]</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_pftch">pftch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>=1if en_n="1" and vertically small downscale cases if vertical tap reduction is to be avoided. 
=0 otherwise. 
Related register fields: fifo_depth, ovf_"Century Gothic, Verdana" SIZE="1" COLOR="#773377"><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG19_scl_after_crop_h">scl_after_crop_h</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>No. of pixels cropped horizontally after image is scaled to ohres x ovres. 
[3:0]: right crop pixels 
[7:4]: left crop pixels</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG19_scl_after_crop_v">scl_after_crop_v</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>No. of pixels cropped vertically after image is scaled to ohres x ovres. 
[3:0]: bottom crop pixels 
[7:4]: top crop pixels</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG20</a></p>
</td>
<td><p>32'h000000F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_hlut_pdwn_regs">hlut_pdwn_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Horizontal coeff LUT SRAMs' pdwn ports.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_hlut_pdlvmc_regs">hlut_pdlvmc_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Horizontal coeff LUT SRAMs' pdlvmc ports.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_hlut_pdfvssm_regs">hlut_pdfvssm_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Horizontal coeff LUT SRAMs' pdfvssm ports.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_reserved0">reserved0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_vlut_pdwn_regs">vlut_pdwn_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Vertical coeff LUT SRAMs' pdwn ports.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_vlut_pdlvmc_regs">vlut_pdlvmc_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Vertical coeff LUT SRAMs' pdlvmc ports.</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_vlut_pdfvssm_regs">vlut_pdfvssm_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Vertical coeff LUT SRAMs' pdfvssm ports.</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_reserved1">reserved1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit</p>
</td>
</tr>
<tr><td><p>[10:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_dpwr_regs">dpwr_regs</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Internal dynamic power control. 
Bit[2] - cg_en: unused. Must be 0. (controls clock to internal logic). 
Bit[1] - ctrl_lb_cen: Controls CEN to Line buffer SRAMS. 
Bit[0] - ctrl_lut_cen: control's CEN to LUT SRAMs.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_Reserved2">Reserved2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit.</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_syp_yc420_regs">syp_yc420_regs</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Used only Chroma 420 instance. Added for programming convenience in basic 420 scaling cases only. 
=0 : Chroma 420 instance takes independent programming. (Eg: vres for chroma 420 instance is half that of vres for Luma instance). 
=1 : Chroma 420 instance can be programmed same way as Y instance for basic scaling cases. (Eg: even if Chroma 420 instance works on half vres that of Luma instance, Chroma 420 instance can be programmed with same vres as that of Luma. Basic Y to C420 programming adjustment is done internal to hardware; for registers ivres, ovres, vtap_offset and scl_aft_crop_V; for logic of linear scaling's vertical phase increment).</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_Reserved3">Reserved3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bits.</p>
</td>
</tr>
<tr><td><p>[15:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_ip_type_regs">ip_type_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Scaler i/o format is, 
0: YUV444 input, YUV444 output (or if Chroma 420/422 is to be scaled as 444). Valid only if the scaler can support YUV444 
1: YUV422 input, YUV422 output. Valid only if the scaler can support YUV422. 
2: YUV420 input, YUV420 output. Valid only if the scaler can support YUV420.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG21">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG21</a></p>
</td>
<td><p>32'h000000FC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG21_hinitph_lsb">hinitph_lsb</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Least significant bits for programmable horizontal initial phase. 
Scaler's internal hinitph is now derived as 
HW's hinitph[19:0] = {hinitph register[7:0], hinitph_lsb register[11:0]} 
Background: 
Earlier HW's hinitph[19:0] = {hinitph register[7:0],12'd0}. But for column processesing scaler, the programmable hinitph needs more precision, hence the change. 
Related fields: hinitph.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_CFG33</a></p>
</td>
<td><p>32'h00000100</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_lb0_pdwn_regs">lb0_pdwn_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>As per separate memory line buffer document, if explicitly specified, wired to group-0 of Line buffer SRAMs' pdwn ports. Else wired to al Line buffer SRAMs pdwn ports.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_lb0_pdlvmc_regs">lb0_pdlvmc_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>As per separate memory line buffer document, if explicitly specified, wired to group-0 of Line buffer SRAMs' pdlvmc ports. Else wired to al Line buffer SRAMs pdlvmc ports.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_lb0_pdfvssm_regs">lb0_pdfvssm_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>As per separate memory line buffer document, if explicitly specified, wired to group-0 of Line buffer SRAMs' pdfvssm ports. Else wired to al Line buffer SRAMs pdfvssm ports.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_reserved0">reserved0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit 
End of scl1d_y c nregister group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_COEFF_CFG0</a></p>
</td>
<td><p>32'h00000104</p>
</td>
<td><p>COEFF related registers.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_htap">htap</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Number of horizontal tap for horizontal 1D scaler. For Adaptive scaler this should be 4.</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_vtap">vtap</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Number of vertical tap for vertical 1D scaler. For Adaptive scaler this should be 4.</p>
</td>
</tr>
<tr><td><p>[12:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeff_index">coeff_index</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Register to indicate the current programming location/phase of coefficient table</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeff_hvsel">coeff_hvsel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to indicate programming of horizontal or vertical scaling coefficients.1: Horizontal table0: Vertical table</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeffload">coeffload</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initiates loading of scaler coefficients from the microprocessor addresses (ADPSCL_COEFF0 - ADPSCL_COEFF11) to the appropriate hardware table location.</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeffread">coeffread</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initiates Reading of scaler coefficients from the microprocessor addresses (ADPSCL_COEFF0 - ADPSCL_COEFF11) to the appropriate hardware table location.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG1">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_COEFF_CFG1</a></p>
</td>
<td><p>32'h00000108</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG1_coeff0">coeff0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff0[12] : signcoeff0[11:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG1_coeff1">coeff1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff1[12] : signcoeff1[11:0] : magnitude</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG2">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_COEFF_CFG2</a></p>
</td>
<td><p>32'h0000010C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG2_coeff2">coeff2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff2[12] : signcoeff211:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG2_coeff3">coeff3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff3[12] : signcoeff3[11:0] : magnitude</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG3">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_COEFF_CFG3</a></p>
</td>
<td><p>32'h00000110</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG3_coeff4">coeff4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff4[12] : signcoeff4[1:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG3_coeff5">coeff5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff5[12] : signcoeff5[11:0] : magnitude</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG4">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_COEFF_CFG4</a></p>
</td>
<td><p>32'h00000114</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG4_coeff6">coeff6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff6[12] : signcoeff6[1:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG4_coeff7">coeff7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff7[12] : signcoeff7[11:0] : magnitude 
End of scl1d_yc_coeff register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG0</a></p>
</td>
<td><p>32'h00000118</p>
</td>
<td><p>FRC related registers.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_sclclk_ctrl">sclclk_ctrl</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>ADPSCLCLK_CTRL_REGS 
Clock puncture value. 
The Scaler is capable of generating its output in large burst. In Slot1 mode, this can create load on SDRAM bandwidth. This register can be used even-out the load on SDRAM bandwidth. This register controls the data request to Scaler by puncturing the clock to the request generating logic, hence reducing the rate at which Scaler pumps the data out. Default value of this register is 128 (also the maximum allowed value), which means no puncturing, hence full load on bandwidth. Lower the value of this register, lower is the pressure on SDRAM bandwidth. For example, if the Scaler is downscaling a frame by 2, the puncture value should be at least greater than 64.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_sclclk_ctrl1">sclclk_ctrl1</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>ADPSCLCLK_CTRL1_REGS</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_ctrl0">ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ADPCTRL0_REGS 
Not used. 
frc_mode[1:0] 
00 : Sync mode (Only for MAIN and AUX) 
01 : No scaler (Bypass scaling) 
10 : Scaler occupies Slot1 (Before memory) 
11 : Scaler occupies Slot2 (After memory : Only for MAIN and PIP) 
mosaic_mode[2] 
0 : Mosaic Off (always off for AUX) 
1 : Mosaic On 
bit_mode[3] : 24/16 bit modes (Can be overridden by FRC_PACKMODE register, address offset 0x2A) 
1 : 24 bit mode 
0 : 16 bit mode (Always 16 bit for AUX) 
sp_mode[7:4] : Special tearless modes 
0000 : Normal tearless. 
0001 : Smooth movie mode. 3:2 to 3:3 conversion based on film flag from deinterlacer. 
0010 : Smooth movie mode. 3:2 to 1:1 conversion based on film flag from deinterlacer. 
0011 : Stable output vsync mode on interlaced input with four frame buffers. 
0100 : Stable output vsync mode on interlaced input with three frame buffers. 
0101 : Stable output vsync mode on progressive input with two frame buffers. 
0111 : Interlacing the progressive input frames into fields. This mode also needs FRC_SDRAM_MOS_LOFF register to be programmed as the number of SDRAM words corresponding to the size of one line of the input frame. 
1010 : Smooth movie mode. 3:2 to 2:2 conversion based on film flag from deinterlacer. 
others  Reserved.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_ctrl1">ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ADPCTRL1_REGS 
Not used. 
load_read[0] 
0 to 1 transition loads tearless modes on SDRAM read control 
load_write[1] 
0 to 1 transition loads tearless modes on SDRAM write control 
read_ctrl[2] 
0 : Loads tearless modes on SDRAM read control immediately 
1 : Loads tearless modes on SDRAM read control on frame reset 
write_ctrl[3] 
0 : Loads tearless modes on SDRAM write control immediately 
1 : Loads tearless modes on SDRAM write control on frame reset 
freeze[4] : Freeze modes 
0 : No freeze 
1 : Freeze 
inv_fe_fld[5] : Invert FE field 
inv_be_fld[6] : Invert BE Field 
be_frst_shft_en[7] : Enable BE Frame Reset Shift</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG1</a></p>
</td>
<td><p>32'h0000011C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_ctrl2">ctrl2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ADPCTRL2_REGS 
Not used. 
tearless_read_ctrl[3:0] 
Tearless modes for SDRAM read control 
0000 : Read from 0th frame buffer 
0001 : Read from 1st frame buffer 
0010 : Read from 2nd frame buffer 
0011 : Read in 0-1-2-0 sequence (when read frame rate is slower than write frame rate, applicable for tearless mode only) 
0100 : Read in tearless mode (keeping one frame distance with write pointer) 
NOTE : tearless write ctrl must be programmed to 0011 when tearless read control is 0100 
tearless_write_ctrl[7:4] 
Tearless modes for SDRAM write control 
0000 : Write to 0th frame buffer 
0001 : Write to 1st frame buffer 
0010 : Write to 2nd frame buffer 
0011 : Write in 0-1-2-0 sequence (when write frame rate is slower than read frame rate, applicable for tearless mode only) 
0100 : Write in tearless mode (keeping one frame distance with read pointer) 
NOTE : tearless read ctrl must be programmed to 0011 when tearless write control is 0100</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_dly_frst_de">dly_frst_de</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Controls delay between frame reset and data-enable supplied to Scaler (Only in Slot2)</p>
</td>
</tr>
<tr><td><p>[25:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_dly_de_lrst">dly_de_lrst</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>Controls delay between data-enable and line reset supplied to Scaler (Only in Slot2)</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_auto_lrst">auto_lrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Select lrst (line reset) generation. 
=0 : lrst generation depends on programmed dly_de_lrst. 
=1 : lrst generation is automatic. Should be enabled if HSCALE is placed before VSCALE (i.e., SCL's up_down="1)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG2</a></p>
</td>
<td><p>32'h00000120</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2_bevres">bevres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If FRC is in No-scaler or Slot1 mode, program this to Back-end vertical resolution, else, program to Front-end vertical resolution</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2_fevres">fevres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If FRC is in No-scaler or Slot2 mode, program this to Front-end vertical resolution else program to Back-end vertical resolution</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2_dly_lrst_de">dly_lrst_de</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>Controls delay between line reset and data-enable supplied to Scaler (Only in Slot2)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG3</a></p>
</td>
<td><p>32'h00000124</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_behres">behres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If FRC is in No-scaler or Slot1 mode, program this to Back-end horizontal resolution, else, program to Front-end horizontal resolution</p>
</td>
</tr>
<tr><td><p>[14:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_clnt_ctrl">clnt_ctrl</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Not used. 
ADPCLNT_CTRL_REGS 
frc_clnt_ctrl0[0] : 
FRC write client mask. By enabling this mask, the request from write client to SDRAM controller is masked, thereby preventing the FRC from writing any data into SDRAM. 
0 : Mask disabled 
1 : Mask enabled 
frc_clnt_ctrl1[1] : 
FRC read client mask. By enabling this mask, the request from read client to SDRAM controller is masked, thereby preventing the FRC from reading any data from SDRAM. 
0 : Mask disabled 
1 : Mask enabled</p>
</td>
</tr>
<tr><td><p>[22:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. ADPCTRL_REGS</p>
</td>
</tr>
<tr><td><p>[30:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_rff_ctrl">rff_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. ADPRFF_CTRL_REGS</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG4</a></p>
</td>
<td><p>32'h00000128</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_ols">ols</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls off-line scaler mode for adaptive scalar 
0 : ADPSCL4K Scaler works in in-line mode 
1 : ADPSCL4K Scaler works in off-line mode</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_wclient">wclient</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the write to ADPSCL4K Scaler's write client in in-line mode. Make this bit 1 for the last frame of in-line scaling (the frame before moving to off-line scaling). This is to facilitate smooth in-line to off-line transition. 
0 : No write generated to write client in in-line mode. 
1 : send the scaler output to write client (the data from scaler is pulled at the CPCB rate). 
This bit is don't care when en bit of ols register is 1.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_luma_key_en">luma_key_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
Must be 0 as no alpha scaling suport.</p>
</td>
</tr>
<tr><td><p>[12:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_luma_key_min">luma_key_min</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[22:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_luma_key_max">luma_key_max</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG5">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG5</a></p>
</td>
<td><p>32'h0000012C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG5_al_en_hit_al">al_en_hit_al</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[21:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG5_al_en_non_hit_al">al_en_non_hit_al</a></p>
</td>
<td><p>0xFF</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG6">SCL1DWRAP_OVPSCL_Y_SCL1D_YC_FRC_CFG6</a></p>
</td>
<td><p>32'h00000130</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG6_al_out_threshold">al_out_threshold</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG6_al_out_zeroluma">al_out_zeroluma</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
End of scl1d_yc_frc register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0">SCL1DWRAP_OVPSCL_Y_DITHER_CFG0</a></p>
</td>
<td><p>32'h00000134</p>
</td>
<td><p>DITHER IP registers in OVP SCL Pipe path. 
End of OVPSCL definition.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Selects dithering method 
0: Simple truncation 
1: rounding 
2: 1D Error diffusion(truncation) 
3: 1D Error diffusion(rounding)</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dither Output Control 
[0]: Dither Off(input bits="output" bits) 
0: 2lsb Dither off(Input bits-2=Output bits) 
1: 4lsb Dither off(Input bits-4=Output bits) 
[1]: Dither ON/OFF 
0: Dither ON 
1: Dither OFF</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_ycmode">ycmode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Input in YUV422 or YUV420 format 
only 2 components Y and C(U and V alternate clocks) dithered. 
0: Input in RGB or YUV444 format. 
all 3 components are dithered 
End of dither register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL">SCL1DWRAP_OVPSCL_UV_CTRL</a></p>
</td>
<td><p>32'h00000138</p>
</td>
<td><p>registers for UV(chroma) component.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_SCL_CLKEN_CTRL">SCL_CLKEN_CTRL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Clock enable to scaler depends on the input FIFO status; scaler clken is deasserted when FE can't supply data to scaler. 
1: Clock enable to scaler is always high. 
Since AUX scaler input always comes from CPCB0  its clock enable should be 1 whenever it is being used.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_sb_clkg_en">sb_clkg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock gating enable for separate clock to 1D SCL (except LUT logic). Default enabled. Write 0 to clock gate logic except LUT logic.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_cfg_rst">cfg_rst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Configurable soft reset for Scalar1D</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl1d_sw_rst">scl1d_sw_rst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Scalar1D software controlled reset. Write 1 to reset scalar-1D</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl_rst_en0">scl_rst_en0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Scalar1D will get reset on scalar start 
Disable this bit for not-resetting Scalar-1D on scalar start.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl_rst_en1">scl_rst_en1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable this bit to soft-reset adaptive scalar. Software will have control to soft-reset scalar during VBI</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl_rst_en2">scl_rst_en2</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable this bit to soft-reset adaptive scalar. Software will have control to soft-reset scalar during VBI</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_scl1d_YC_bypass">scl1d_YC_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1- Enables 1D-SCL YC bypass 
0- Disables 1D-SCL YC bypass</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_CTRL_dither_bypass">dither_bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DITHER hard-bypass. Write 1 to bypass dither IP</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Inpix">SCL1DWRAP_OVPSCL_UV_scl1d_Inpix</a></p>
</td>
<td><p>32'h0000013C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Inpix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of pixels expected at the input of SCL1D-InFIFO. It should be programmed with (ivres*ihres).</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Outpix">SCL1DWRAP_OVPSCL_UV_scl1d_Outpix</a></p>
</td>
<td><p>32'h00000140</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#OVPSCL_scl1d_Outpix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Specifies the total number of pixels expected at the input of SCL1D-Output FIFO. It should be programmed with (ovres*ohres) of Scalar</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG0</a></p>
</td>
<td><p>32'h00000144</p>
</td>
<td><p>1D -Scalar registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_even">even</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Initial Phase of the vertical DDA counter for even field.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_odd">odd</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Initial Phase of the vertical DDA counter for odd field.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_hinitph">hinitph</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Initial Phase of the horizontal DDA counter. 
Related fields: hinitph_lsb.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG0_ctrl0">ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0]: avg4 filter select. : Not used. 
[2]: CSC enable : Not Used 
[3]: HNL enable : 
[4]: ups enable : Not used. 
[5]: dns enable : Not used. 
[6]: dgnl_en : Not used. 
[7]: split screen enable : Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG1">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG1</a></p>
</td>
<td><p>32'h00000148</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG1_ivres">ivres</a></p>
</td>
<td><p>0x1E0</p>
</td>
<td><p>Input Y resolution</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG1_ovres">ovres</a></p>
</td>
<td><p>0x1E0</p>
</td>
<td><p>Output Y resolution</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG2">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG2</a></p>
</td>
<td><p>32'h0000014C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG2_ihres">ihres</a></p>
</td>
<td><p>0x2D0</p>
</td>
<td><p>Input X resolution</p>
</td>
</tr>
<tr><td><p>[25:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG2_ohres">ohres</a></p>
</td>
<td><p>0x2D0</p>
</td>
<td><p>Output X resolution</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG3</a></p>
</td>
<td><p>32'h00000150</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3_vratio">vratio</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p>Vertical DDA Increment = (Input Y resolution * 2^20)/ output Y resolution</p>
</td>
</tr>
<tr><td><p>[27:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3_rsv0">rsv0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bits</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG3_mbp_align">mbp_align</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls 'Most bottom pixel align' mode 
Must be 0 if Vertically '1:1 or upscale'. 
1: the most bottom pixel of input image is used to interpolate the most bottom pixel of output image. 
0: image is processed as normal.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG4</a></p>
</td>
<td><p>32'h00000154</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4_hratio">hratio</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p>Horizontal DDA Increment = (Input X resolution * 2^20)/ output X resolution</p>
</td>
</tr>
<tr><td><p>[27:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4_rsv0">rsv0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bits</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG4_mrp_align">mrp_align</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls 'Most right pixel align' mode 
Must be 0 if Horizontally '1:1 or upscale'. 
1: the most right pixel of input image is used to interpolate the most right pixel of output image. 
0: image is processed as normal. 
HNL Down scaling: step size shouldn't exceed 5-bit value.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG5">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG5</a></p>
</td>
<td><p>32'h00000158</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[10:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG5_memsize">memsize</a></p>
</td>
<td><p>0x2CF</p>
</td>
<td><p>Last address in the circular line buffer memory 
Storage is for 3 lines of 1920. 
Max value for 
BG5CTpZ1F VIP scaler's Y instance : 0x23F 
BG5CTpZ1F VIP sacler's C instance: 0x11F 
BG5CTpZ1F OVP scaler's Y/C instance: 0x23F</p>
</td>
</tr>
<tr><td><p>[26:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG5_vwrap">vwrap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The number of scalar clocks the vertical scaling controller waits after its pipe is flushed and before issuing a line-reset signal. This reset signal used to reset the horizontal scalar following the vertical scalar and the memory read logic. If left at the default value of zero, the hardware internally takes care of the wrapback conditions. (Recommended) otherwise, for a non zero value programmed in this register, the internal calculation s in the hardware are overridden by the non zero programmed value.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG6</a></p>
</td>
<td><p>32'h0000015C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_cswap">ups_cswap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_cshift">ups_cshift</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_yshift">ups_yshift</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[14:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_ups_yblank">ups_yblank</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[22:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_fstall">fstall</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>fstall_th[6:0]: threshold modification value for forward stall. 
fstall[7]: Enable forward stall for scalar. 
0: Disable 
1: Enable 
Forward stall MAY be disabled (if pftch="1)" if 
Horizontal Up & vertical down, or 
other vertical downscale with scaling ratio AROUND less than 13%.</p>
</td>
</tr>
<tr><td><p>[30:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG6_bstall">bstall</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>bstall_th[6:0]: threshold modification value for backward stall. 
bstall[7]: Enable backward stall for scalar. 
0: Disable 
1: Enable</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG7</a></p>
</td>
<td><p>32'h00000160</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_ups_cblank">ups_cblank</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[17:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_htap_offset">htap_offset</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Tap offset in hscalr. Indicates change in the number of blank pixels at the beginning of the line from the normal calculations. 
Range: [-7, 7] in 2's complement format. (As per legacy algo programming guide, it was 3 bit and [-3,3])</p>
</td>
</tr>
<tr><td><p>[19:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_rsv">rsv</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit</p>
</td>
</tr>
<tr><td><p>[27:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG7_vtap_offset">vtap_offset</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Vertical tap offset. Delays the start of vertical scaling of/for the odd field by those many number of lines. 
[7:4] for even field. 
[3:0] for odd field. 
As no interlaced input support, must program same value for both fields. 
Range: [0:0xf]</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG8">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG8</a></p>
</td>
<td><p>32'h00000164</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG8_init_ratio">init_ratio</a></p>
</td>
<td><p>0x100000</p>
</td>
<td><p>Intial DDA increment</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG9">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG9</a></p>
</td>
<td><p>32'h00000168</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[24:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG9_inc_ratio">inc_ratio</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Increment to DDA increment</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG10">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG10</a></p>
</td>
<td><p>32'h0000016C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG10_nlcres">nlcres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Central undistorted width of the output image in non linear 3 zone scaling. 
HNL Down scaling: step size shouldn't exceed 5-bit value.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG11</a></p>
</td>
<td><p>32'h00000170</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11_avg4_coeff0">avg4_coeff0</a></p>
</td>
<td><p>0x840</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11_avg4_coeff1">avg4_coeff1</a></p>
</td>
<td><p>0x240</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG11_dign_dr1">dign_dr1</a></p>
</td>
<td><p>0x50</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG12</a></p>
</td>
<td><p>32'h00000174</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12_avg4_coeff2">avg4_coeff2</a></p>
</td>
<td><p>0x240</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12_avg4_coeff3">avg4_coeff3</a></p>
</td>
<td><p>0x840</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG12_dign_dr2">dign_dr2</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG13</a></p>
</td>
<td><p>32'h00000178</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13_dign_ydiff">dign_ydiff</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13_dign_ddiff">dign_ddiff</a></p>
</td>
<td><p>0xA0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG13_dign_dr3">dign_dr3</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG14</a></p>
</td>
<td><p>32'h0000017C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14_hp_offset">hp_offset</a></p>
</td>
<td><p>0xF0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14_hp_diff">hp_diff</a></p>
</td>
<td><p>0x230</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG14_dign_nbr">dign_nbr</a></p>
</td>
<td><p>0x54</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG15</a></p>
</td>
<td><p>32'h00000180</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_ctrl1">ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0]: sel_1D_adp: Not used. 
select between 1D scalar and adaptive scalar 
0: adaptive scalar 
1: 1D scalar 
[1]: up_down: select between up scalar or down scalar. 
0: up scalar 
1: down scalar 
[2]:UPS enable at the input of vscale. Not used. 
[3]:UPS enable at the output of vscale. Not used. 
[4]:Select coefficient of UPS at the input of vscale(Used for adaptive scaler mode). Not used. 
0 : {80, 0, -304, 0, 1248, 2048, 1248} 
1 : {0, 0, 0, 0, 1024, 2048, 1024}</p>
</td>
</tr>
<tr><td><p>[12:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_hctrl">hctrl</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p>Frac[3:0]: number of fractional bits in the horizontal coefficients (8-12d). 
sign[4]: stores the format of the scalar horizontal coefficients. 
0: Unsigned 12 bit coefficients. 
1: signed 12 bit coefficient in sign magnitude format.</p>
</td>
</tr>
<tr><td><p>[17:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_vctrl">vctrl</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p>Frac[3:0]: number of fractional bits in the vertical coefficients (8-12d). 
sign[4]: stores the format of the scalar vertical coefficients. 
0: Unsigned 12 bit coefficients. 
1: signed 12 bit coefficient in sign magnitude format.</p>
</td>
</tr>
<tr><td><p>[21:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_crop">crop</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Crops the max first 3 pixel and/or max last 3 pixel before the H-scaler (after 422- >444 conversion) 
[1: 0]: Crop control for first pixels. 
00 : No Cropping. 
01 : first 1 pixel crop. 
10 : first 2 pixel crop. 
11 : first 3 pixel crop. 
[3: 2]: Crop control for last pixels. 
00 : No Cropping. 
01 : Last 1 pixel crop. 
10 : Last 2 pixel crop. 
11 : Last 3 pixel crop.</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_hscl11">hscl11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: overwrites HLUT coefficients with that of 1:1 case (In particular, 1:1 case, where the horizontal scaling filter unalters the pixel value). 
0: no HLUT coefficient overwriting. 
So if no horizontal scaling and hscale filter is expected to unalter the pixel value, this bit can be enabled and then programming of HLUT coefficients can be skipped. 
Other Requirements: 
sel_1D_adp=1 ie., select 1D scaler. 
'hctrl' field has to be programmed with '1: signed 12 bit coefficient in sign magnitude format'.</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_vscl11">vscl11</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: overwrites VLUT coefficients with that of 1:1 case (In particular, 1:1 case, where the horizontal scaling filter unalters the pixel value). 
0: no VLUT coefficient overwriting. 
So if no vertical scaling and vscale filter is expected to unalter the pixel value, this bit can be enabled and then programming of VLUT coefficients can be skipped. 
Other Requirements: 
sel_1D_adp=1 i.e., select 1D scaler. 
'vctrl' field has to be programmed with '1: signed 12 bit coefficient in sign magnitude format'</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_bypass">bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. Must be programmed to 0.</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_frndsel">frndsel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls flagging of frame end i.e., frnd="1."
Makes sure that frame output to downstream completes and input frame read is completed from upstream. 
1: for downscale case with Vscale at first position . 
0: for all other cases(default). 
Note: frnd flagging is not available if bypass="1" (provided bypass mode is valid), as during bypass mode, none of the non- UPS422-444 logic is functional.</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_hvdcp">hvdcp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HSCALE-VSCALE de-coupling selection. 
=0 disables decoupling. 
=1 enables decoupling. 
Enabling decoupling improves HSCALE's request valid mechanism, and allows to interchange H-V scaler's position. 
Can be enabled for all H-downscale. 
Can be enabled for H-upscale cases only if ctrl1 register's field up_down =1. 
frc's dly_de_lrst may be required to re-adjust when hvdcp="1" and when up_down =1. So it is recommended to enable frc's auto_lrst for that combination. 
For more info, refer to IP design doc.</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_pa_impv_en">pa_impv_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PA based improved RTL logic selection 
=0 disables PA based improved RTL logic 
=1 enables PA based improved RTL logic(default)</p>
</td>
</tr>
<tr><td><p>[31:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG15_mask_hvswap_en">mask_hvswap_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[0] : Frame end signal generation. 
0 : Enhanced (default). 
1 : basic. 
[1] : scaler input data control. 
0 : for HVSWAP OFF(default). 
1 : for HVSWAP ON. 
[3:2] : Reserved.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG16</a></p>
</td>
<td><p>32'h00000184</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_en_n">en_n</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable n lines control logic for scaler.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_xbstall_en">xbstall_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>It need to be enable to delay the writing to line buffer to support n lines for upscale.</p>
</td>
</tr>
<tr><td><p>[15:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_xbstall_dly">xbstall_dly</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>xbstall_dly[13] : Sign of delay. 
0 : Delay = ohres - (ihres +xbstall_dly[12:0]). 
1 : Delay = ohres - (ihres -xbstall_dly[12:0]).</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_ovf_"Century Gothic, Verdana" SIZE="1" COLOR="#773377">[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG16_udf_"90%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG17">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG17</a></p>
</td>
<td><p>32'h00000188</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG17_lsize">lsize</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>It is number of address needed to fit a line in line memory. 
For Adaptive scaler 
Lsize = ihres/10 + (ihres%10?1:0) 
For 1D scaler 
HVSWAP OFF: 
Lsize = min(ihres,ohres)/10 + (min(ihres,ohres)%10?1:0) 
HVSWAP ON: 
Lsize= max(ihres,ohres)/10 + (max(ihres,ohres)%10?1:0)</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG17_lsize_A">lsize_A</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG18</a></p>
</td>
<td><p>32'h0000018C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_fifo_mode">fifo_mode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Can optionally be set only for 'horizontal-only upsale mode', 'horizontal-only downscale mode' and 'bypass (no scaling mode)', where line buffer memory is used as rate control FIFO. (vtaps=1 coeff LUTs are to be programmed). All other scaler registers have to be programmed accordingly. 
=1 enables scaler's circular line buffer memory to be used as programmable depth FIFO. 
=0 is normal operation of 1 line storage.</p>
</td>
</tr>
<tr><td><p>[15:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_fifo_depth">fifo_depth</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Valid only if fifo_mode="1or" pftch="1.."
Max memory occupancy (in pixels) in fifo_mode. 
Upstream (input) is stalled if memory occupancy >= fifo_depth. 
Max value calculation: 
wls = floor( (memsize+1) / lsize ) 
pls = ( (memsize+1) - (lsize*wls) ) * 10 
fcp = wls * min(ihres, ohres) + pls. 
1) For pftch="1," fifo_depth="fcp."
2) For fifo_mode, 
a) Max fifo_depth = fcp - 100. 
b) Min fifo_depth = min(ihres, ohres)</p>
</td>
</tr>
<tr><td><p>[30:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_fifo_dfst">fifo_dfst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Valid only if fifo_mode="1."
Min FIFO/memory occupancy (in pixels) required to start downstream frame. 
Range: [ min(ihres, ohres), fifo_depth ]</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG18_pftch">pftch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>=1if en_n="1" and vertically small downscale cases if vertical tap reduction is to be avoided. 
=0 otherwise. 
Related register fields: fifo_depth, ovf_"Century Gothic, Verdana" SIZE="1" COLOR="#773377"><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG19_scl_after_crop_h">scl_after_crop_h</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>No. of pixels cropped horizontally after image is scaled to ohres x ovres. 
[3:0]: right crop pixels 
[7:4]: left crop pixels</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG19_scl_after_crop_v">scl_after_crop_v</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>No. of pixels cropped vertically after image is scaled to ohres x ovres. 
[3:0]: bottom crop pixels 
[7:4]: top crop pixels</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG20</a></p>
</td>
<td><p>32'h00000194</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_hlut_pdwn_regs">hlut_pdwn_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Horizontal coeff LUT SRAMs' pdwn ports.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_hlut_pdlvmc_regs">hlut_pdlvmc_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Horizontal coeff LUT SRAMs' pdlvmc ports.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_hlut_pdfvssm_regs">hlut_pdfvssm_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Horizontal coeff LUT SRAMs' pdfvssm ports.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_reserved0">reserved0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_vlut_pdwn_regs">vlut_pdwn_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Vertical coeff LUT SRAMs' pdwn ports.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_vlut_pdlvmc_regs">vlut_pdlvmc_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Vertical coeff LUT SRAMs' pdlvmc ports.</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_vlut_pdfvssm_regs">vlut_pdfvssm_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wired to Vertical coeff LUT SRAMs' pdfvssm ports.</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_reserved1">reserved1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit</p>
</td>
</tr>
<tr><td><p>[10:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_dpwr_regs">dpwr_regs</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Internal dynamic power control. 
Bit[2] - cg_en: unused. Must be 0. (controls clock to internal logic). 
Bit[1] - ctrl_lb_cen: Controls CEN to Line buffer SRAMS. 
Bit[0] - ctrl_lut_cen: control's CEN to LUT SRAMs.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_Reserved2">Reserved2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit.</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_syp_yc420_regs">syp_yc420_regs</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Used only Chroma 420 instance. Added for programming convenience in basic 420 scaling cases only. 
=0 : Chroma 420 instance takes independent programming. (Eg: vres for chroma 420 instance is half that of vres for Luma instance). 
=1 : Chroma 420 instance can be programmed same way as Y instance for basic scaling cases. (Eg: even if Chroma 420 instance works on half vres that of Luma instance, Chroma 420 instance can be programmed with same vres as that of Luma. Basic Y to C420 programming adjustment is done internal to hardware; for registers ivres, ovres, vtap_offset and scl_aft_crop_V; for logic of linear scaling's vertical phase increment).</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_Reserved3">Reserved3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bits.</p>
</td>
</tr>
<tr><td><p>[15:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG20_ip_type_regs">ip_type_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Scaler i/o format is, 
0: YUV444 input, YUV444 output (or if Chroma 420/422 is to be scaled as 444). Valid only if the scaler can support YUV444 
1: YUV422 input, YUV422 output. Valid only if the scaler can support YUV422. 
2: YUV420 input, YUV420 output. Valid only if the scaler can support YUV420.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG21">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG21</a></p>
</td>
<td><p>32'h00000198</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG21_hinitph_lsb">hinitph_lsb</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Least significant bits for programmable horizontal initial phase. 
Scaler's internal hinitph is now derived as 
HW's hinitph[19:0] = {hinitph register[7:0], hinitph_lsb register[11:0]} 
Background: 
Earlier HW's hinitph[19:0] = {hinitph register[7:0],12'd0}. But for column processesing scaler, the programmable hinitph needs more precision, hence the change. 
Related fields: hinitph.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_CFG33</a></p>
</td>
<td><p>32'h0000019C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_lb0_pdwn_regs">lb0_pdwn_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>As per separate memory line buffer document, if explicitly specified, wired to group-0 of Line buffer SRAMs' pdwn ports. Else wired to al Line buffer SRAMs pdwn ports.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_lb0_pdlvmc_regs">lb0_pdlvmc_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>As per separate memory line buffer document, if explicitly specified, wired to group-0 of Line buffer SRAMs' pdlvmc ports. Else wired to al Line buffer SRAMs pdlvmc ports.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_lb0_pdfvssm_regs">lb0_pdfvssm_regs</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>As per separate memory line buffer document, if explicitly specified, wired to group-0 of Line buffer SRAMs' pdfvssm ports. Else wired to al Line buffer SRAMs pdfvssm ports.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_CFG33_reserved0">reserved0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reserved bit 
End of scl1d_y c nregister group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_COEFF_CFG0</a></p>
</td>
<td><p>32'h000001A0</p>
</td>
<td><p>COEFF related registers.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_htap">htap</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Number of horizontal tap for horizontal 1D scaler. For Adaptive scaler this should be 4.</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_vtap">vtap</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Number of vertical tap for vertical 1D scaler. For Adaptive scaler this should be 4.</p>
</td>
</tr>
<tr><td><p>[12:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeff_index">coeff_index</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Register to indicate the current programming location/phase of coefficient table</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeff_hvsel">coeff_hvsel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to indicate programming of horizontal or vertical scaling coefficients.1: Horizontal table0: Vertical table</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeffload">coeffload</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initiates loading of scaler coefficients from the microprocessor addresses (ADPSCL_COEFF0 - ADPSCL_COEFF11) to the appropriate hardware table location.</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG0_coeffread">coeffread</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Initiates Reading of scaler coefficients from the microprocessor addresses (ADPSCL_COEFF0 - ADPSCL_COEFF11) to the appropriate hardware table location.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG1">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_COEFF_CFG1</a></p>
</td>
<td><p>32'h000001A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG1_coeff0">coeff0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff0[12] : signcoeff0[11:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG1_coeff1">coeff1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff1[12] : signcoeff1[11:0] : magnitude</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG2">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_COEFF_CFG2</a></p>
</td>
<td><p>32'h000001A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG2_coeff2">coeff2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff2[12] : signcoeff211:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG2_coeff3">coeff3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff3[12] : signcoeff3[11:0] : magnitude</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG3">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_COEFF_CFG3</a></p>
</td>
<td><p>32'h000001AC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG3_coeff4">coeff4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff4[12] : signcoeff4[1:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG3_coeff5">coeff5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff5[12] : signcoeff5[11:0] : magnitude</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG4">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_COEFF_CFG4</a></p>
</td>
<td><p>32'h000001B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG4_coeff6">coeff6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff6[12] : signcoeff6[1:0] : magnitude</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_COEFF_CFG4_coeff7">coeff7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Temporary Place holders for the coefficients of the filter corresponding to a phase of the horizontal or vertical scaler coefficient table. This phase is represented by the register ADPSCL_COEFFCTRL[5:0]. Coefficients should be in sign magnitude for. Coeff7[12] : signcoeff7[11:0] : magnitude 
End of scl1d_yc_coeff register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG0</a></p>
</td>
<td><p>32'h000001B4</p>
</td>
<td><p>FRC related registers.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_sclclk_ctrl">sclclk_ctrl</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>ADPSCLCLK_CTRL_REGS 
Clock puncture value. 
The Scaler is capable of generating its output in large burst. In Slot1 mode, this can create load on SDRAM bandwidth. This register can be used even-out the load on SDRAM bandwidth. This register controls the data request to Scaler by puncturing the clock to the request generating logic, hence reducing the rate at which Scaler pumps the data out. Default value of this register is 128 (also the maximum allowed value), which means no puncturing, hence full load on bandwidth. Lower the value of this register, lower is the pressure on SDRAM bandwidth. For example, if the Scaler is downscaling a frame by 2, the puncture value should be at least greater than 64.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_sclclk_ctrl1">sclclk_ctrl1</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>ADPSCLCLK_CTRL1_REGS</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_ctrl0">ctrl0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ADPCTRL0_REGS 
Not used. 
frc_mode[1:0] 
00 : Sync mode (Only for MAIN and AUX) 
01 : No scaler (Bypass scaling) 
10 : Scaler occupies Slot1 (Before memory) 
11 : Scaler occupies Slot2 (After memory : Only for MAIN and PIP) 
mosaic_mode[2] 
0 : Mosaic Off (always off for AUX) 
1 : Mosaic On 
bit_mode[3] : 24/16 bit modes (Can be overridden by FRC_PACKMODE register, address offset 0x2A) 
1 : 24 bit mode 
0 : 16 bit mode (Always 16 bit for AUX) 
sp_mode[7:4] : Special tearless modes 
0000 : Normal tearless. 
0001 : Smooth movie mode. 3:2 to 3:3 conversion based on film flag from deinterlacer. 
0010 : Smooth movie mode. 3:2 to 1:1 conversion based on film flag from deinterlacer. 
0011 : Stable output vsync mode on interlaced input with four frame buffers. 
0100 : Stable output vsync mode on interlaced input with three frame buffers. 
0101 : Stable output vsync mode on progressive input with two frame buffers. 
0111 : Interlacing the progressive input frames into fields. This mode also needs FRC_SDRAM_MOS_LOFF register to be programmed as the number of SDRAM words corresponding to the size of one line of the input frame. 
1010 : Smooth movie mode. 3:2 to 2:2 conversion based on film flag from deinterlacer. 
others  Reserved.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG0_ctrl1">ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ADPCTRL1_REGS 
Not used. 
load_read[0] 
0 to 1 transition loads tearless modes on SDRAM read control 
load_write[1] 
0 to 1 transition loads tearless modes on SDRAM write control 
read_ctrl[2] 
0 : Loads tearless modes on SDRAM read control immediately 
1 : Loads tearless modes on SDRAM read control on frame reset 
write_ctrl[3] 
0 : Loads tearless modes on SDRAM write control immediately 
1 : Loads tearless modes on SDRAM write control on frame reset 
freeze[4] : Freeze modes 
0 : No freeze 
1 : Freeze 
inv_fe_fld[5] : Invert FE field 
inv_be_fld[6] : Invert BE Field 
be_frst_shft_en[7] : Enable BE Frame Reset Shift</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG1</a></p>
</td>
<td><p>32'h000001B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_ctrl2">ctrl2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ADPCTRL2_REGS 
Not used. 
tearless_read_ctrl[3:0] 
Tearless modes for SDRAM read control 
0000 : Read from 0th frame buffer 
0001 : Read from 1st frame buffer 
0010 : Read from 2nd frame buffer 
0011 : Read in 0-1-2-0 sequence (when read frame rate is slower than write frame rate, applicable for tearless mode only) 
0100 : Read in tearless mode (keeping one frame distance with write pointer) 
NOTE : tearless write ctrl must be programmed to 0011 when tearless read control is 0100 
tearless_write_ctrl[7:4] 
Tearless modes for SDRAM write control 
0000 : Write to 0th frame buffer 
0001 : Write to 1st frame buffer 
0010 : Write to 2nd frame buffer 
0011 : Write in 0-1-2-0 sequence (when write frame rate is slower than read frame rate, applicable for tearless mode only) 
0100 : Write in tearless mode (keeping one frame distance with read pointer) 
NOTE : tearless read ctrl must be programmed to 0011 when tearless write control is 0100</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_dly_frst_de">dly_frst_de</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Controls delay between frame reset and data-enable supplied to Scaler (Only in Slot2)</p>
</td>
</tr>
<tr><td><p>[25:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_dly_de_lrst">dly_de_lrst</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>Controls delay between data-enable and line reset supplied to Scaler (Only in Slot2)</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG1_auto_lrst">auto_lrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Select lrst (line reset) generation. 
=0 : lrst generation depends on programmed dly_de_lrst. 
=1 : lrst generation is automatic. Should be enabled if HSCALE is placed before VSCALE (i.e., SCL's up_down="1)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG2</a></p>
</td>
<td><p>32'h000001BC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2_bevres">bevres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If FRC is in No-scaler or Slot1 mode, program this to Back-end vertical resolution, else, program to Front-end vertical resolution</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2_fevres">fevres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If FRC is in No-scaler or Slot2 mode, program this to Front-end vertical resolution else program to Back-end vertical resolution</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG2_dly_lrst_de">dly_lrst_de</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>Controls delay between line reset and data-enable supplied to Scaler (Only in Slot2)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG3</a></p>
</td>
<td><p>32'h000001C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_behres">behres</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>If FRC is in No-scaler or Slot1 mode, program this to Back-end horizontal resolution, else, program to Front-end horizontal resolution</p>
</td>
</tr>
<tr><td><p>[14:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_clnt_ctrl">clnt_ctrl</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Not used. 
ADPCLNT_CTRL_REGS 
frc_clnt_ctrl0[0] : 
FRC write client mask. By enabling this mask, the request from write client to SDRAM controller is masked, thereby preventing the FRC from writing any data into SDRAM. 
0 : Mask disabled 
1 : Mask enabled 
frc_clnt_ctrl1[1] : 
FRC read client mask. By enabling this mask, the request from read client to SDRAM controller is masked, thereby preventing the FRC from reading any data from SDRAM. 
0 : Mask disabled 
1 : Mask enabled</p>
</td>
</tr>
<tr><td><p>[22:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. ADPCTRL_REGS</p>
</td>
</tr>
<tr><td><p>[30:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG3_rff_ctrl">rff_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. ADPRFF_CTRL_REGS</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG4</a></p>
</td>
<td><p>32'h000001C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_ols">ols</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Controls off-line scaler mode for adaptive scalar 
0 : ADPSCL4K Scaler works in in-line mode 
1 : ADPSCL4K Scaler works in off-line mode</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_wclient">wclient</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the write to ADPSCL4K Scaler's write client in in-line mode. Make this bit 1 for the last frame of in-line scaling (the frame before moving to off-line scaling). This is to facilitate smooth in-line to off-line transition. 
0 : No write generated to write client in in-line mode. 
1 : send the scaler output to write client (the data from scaler is pulled at the CPCB rate). 
This bit is don't care when en bit of ols register is 1.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_luma_key_en">luma_key_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
Must be 0 as no alpha scaling suport.</p>
</td>
</tr>
<tr><td><p>[12:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_luma_key_min">luma_key_min</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[22:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG4_luma_key_max">luma_key_max</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG5">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG5</a></p>
</td>
<td><p>32'h000001C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG5_al_en_hit_al">al_en_hit_al</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[21:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG5_al_en_non_hit_al">al_en_non_hit_al</a></p>
</td>
<td><p>0xFF</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG6">SCL1DWRAP_OVPSCL_UV_SCL1D_YC_FRC_CFG6</a></p>
</td>
<td><p>32'h000001CC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG6_al_out_threshold">al_out_threshold</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>Not used.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SCL1D_YC_FRC_CFG6_al_out_zeroluma">al_out_zeroluma</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
End of scl1d_yc_frc register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0">SCL1DWRAP_OVPSCL_UV_DITHER_CFG0</a></p>
</td>
<td><p>32'h000001D0</p>
</td>
<td><p>DITHER IP registers in OVP SCL Pipe path. 
End of OVPSCL definition.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Selects dithering method 
0: Simple truncation 
1: rounding 
2: 1D Error diffusion(truncation) 
3: 1D Error diffusion(rounding)</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dither Output Control 
[0]: Dither Off(input bits="output" bits) 
0: 2lsb Dither off(Input bits-2=Output bits) 
1: 4lsb Dither off(Input bits-4=Output bits) 
[1]: Dither ON/OFF 
0: Dither ON 
1: Dither OFF</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_ycmode">ycmode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Input in YUV422 or YUV420 format 
only 2 components Y and C(U and V alternate clocks) dithered. 
0: Input in RGB or YUV444 format. 
all 3 components are dithered 
End of dither register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT">SCL1DWRAP_OVPSCL_OTG_Y_INIT</a></p>
</td>
<td><p>32'h000001D4</p>
</td>
<td><p>OVPDNSCL Pipe Timing Generator related registers for luma</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE">SCL1DWRAP_OVPSCL_OTG_Y_SIZE</a></p>
</td>
<td><p>32'h000001D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS">SCL1DWRAP_OVPSCL_OTG_Y_HS</a></p>
</td>
<td><p>32'h000001DC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB">SCL1DWRAP_OVPSCL_OTG_Y_HB</a></p>
</td>
<td><p>32'h000001E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR">SCL1DWRAP_OVPSCL_OTG_Y_HB_CR</a></p>
</td>
<td><p>32'h000001E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2">SCL1DWRAP_OVPSCL_OTG_Y_HB_CR2</a></p>
</td>
<td><p>32'h000001E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register) 
HB = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0">SCL1DWRAP_OVPSCL_OTG_Y_VS0</a></p>
</td>
<td><p>32'h000001EC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1">SCL1DWRAP_OVPSCL_OTG_Y_VS1</a></p>
</td>
<td><p>32'h000001F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0">SCL1DWRAP_OVPSCL_OTG_Y_VB0</a></p>
</td>
<td><p>32'h000001F4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR">SCL1DWRAP_OVPSCL_OTG_Y_VB0_CR</a></p>
</td>
<td><p>32'h000001F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2">SCL1DWRAP_OVPSCL_OTG_Y_VB0_CR2</a></p>
</td>
<td><p>32'h000001FC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register) 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1">SCL1DWRAP_OVPSCL_OTG_Y_VB1</a></p>
</td>
<td><p>32'h00000200</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SCAN">SCL1DWRAP_OVPSCL_OTG_Y_SCAN</a></p>
</td>
<td><p>32'h00000204</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Frame done interrupt position</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS">SCL1DWRAP_OVPSCL_OTG_Y_INTPOS</a></p>
</td>
<td><p>32'h00000208</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MODE">SCL1DWRAP_OVPSCL_OTG_Y_MODE</a></p>
</td>
<td><p>32'h0000020C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF">SCL1DWRAP_OVPSCL_OTG_Y_HVREF</a></p>
</td>
<td><p>32'h00000210</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT">SCL1DWRAP_OVPSCL_OTG_UV_INIT</a></p>
</td>
<td><p>32'h00000214</p>
</td>
<td><p>OVPDNSCL Pipe Timing Generator related registers for chroma</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE">SCL1DWRAP_OVPSCL_OTG_UV_SIZE</a></p>
</td>
<td><p>32'h00000218</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS">SCL1DWRAP_OVPSCL_OTG_UV_HS</a></p>
</td>
<td><p>32'h0000021C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB">SCL1DWRAP_OVPSCL_OTG_UV_HB</a></p>
</td>
<td><p>32'h00000220</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR">SCL1DWRAP_OVPSCL_OTG_UV_HB_CR</a></p>
</td>
<td><p>32'h00000224</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2">SCL1DWRAP_OVPSCL_OTG_UV_HB_CR2</a></p>
</td>
<td><p>32'h00000228</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register) 
HB = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0">SCL1DWRAP_OVPSCL_OTG_UV_VS0</a></p>
</td>
<td><p>32'h0000022C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1">SCL1DWRAP_OVPSCL_OTG_UV_VS1</a></p>
</td>
<td><p>32'h00000230</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0">SCL1DWRAP_OVPSCL_OTG_UV_VB0</a></p>
</td>
<td><p>32'h00000234</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR">SCL1DWRAP_OVPSCL_OTG_UV_VB0_CR</a></p>
</td>
<td><p>32'h00000238</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2">SCL1DWRAP_OVPSCL_OTG_UV_VB0_CR2</a></p>
</td>
<td><p>32'h0000023C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register) 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1">SCL1DWRAP_OVPSCL_OTG_UV_VB1</a></p>
</td>
<td><p>32'h00000240</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SCAN">SCL1DWRAP_OVPSCL_OTG_UV_SCAN</a></p>
</td>
<td><p>32'h00000244</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Frame done interrupt position</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS">SCL1DWRAP_OVPSCL_OTG_UV_INTPOS</a></p>
</td>
<td><p>32'h00000248</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MODE">SCL1DWRAP_OVPSCL_OTG_UV_MODE</a></p>
</td>
<td><p>32'h0000024C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF">SCL1DWRAP_OVPSCL_OTG_UV_HVREF</a></p>
</td>
<td><p>32'h00000250</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL">SCL1DWRAP_BITMAP32_SEL</a></p>
</td>
<td><p>32'h00000254</p>
</td>
<td><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe 
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS6">SCL1DWRAP_BITMAP32_SEL1</a></p>
</td>
<td><p>32'h00000258</p>
</td>
<td><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe 
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS12">SCL1DWRAP_BITMAP32_SEL2</a></p>
</td>
<td><p>32'h0000025C</p>
</td>
<td><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe 
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS18">SCL1DWRAP_BITMAP32_SEL3</a></p>
</td>
<td><p>32'h00000260</p>
</td>
<td><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe 
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS24">SCL1DWRAP_BITMAP32_SEL4</a></p>
</td>
<td><p>32'h00000264</p>
</td>
<td><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe 
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS30">SCL1DWRAP_BITMAP32_SEL5</a></p>
</td>
<td><p>32'h00000268</p>
</td>
<td><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe 
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BITMAP32_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p>Specifies mapping of 32 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT">SCL1DWRAP_OTG_INIT</a></p>
</td>
<td><p>32'h0000026C</p>
</td>
<td><p>OVPDNSCL Pipe output TG related registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE">SCL1DWRAP_OTG_SIZE</a></p>
</td>
<td><p>32'h00000270</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS">SCL1DWRAP_OTG_HS</a></p>
</td>
<td><p>32'h00000274</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB">SCL1DWRAP_OTG_HB</a></p>
</td>
<td><p>32'h00000278</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR">SCL1DWRAP_OTG_HB_CR</a></p>
</td>
<td><p>32'h0000027C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2">SCL1DWRAP_OTG_HB_CR2</a></p>
</td>
<td><p>32'h00000280</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register) 
HB = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0">SCL1DWRAP_OTG_VS0</a></p>
</td>
<td><p>32'h00000284</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1">SCL1DWRAP_OTG_VS1</a></p>
</td>
<td><p>32'h00000288</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0">SCL1DWRAP_OTG_VB0</a></p>
</td>
<td><p>32'h0000028C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR">SCL1DWRAP_OTG_VB0_CR</a></p>
</td>
<td><p>32'h00000290</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2">SCL1DWRAP_OTG_VB0_CR2</a></p>
</td>
<td><p>32'h00000294</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register) 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1">SCL1DWRAP_OTG_VB1</a></p>
</td>
<td><p>32'h00000298</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SCAN">SCL1DWRAP_OTG_SCAN</a></p>
</td>
<td><p>32'h0000029C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Frame done interrupt position</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS">SCL1DWRAP_OTG_INTPOS</a></p>
</td>
<td><p>32'h000002A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MODE">SCL1DWRAP_OTG_MODE</a></p>
</td>
<td><p>32'h000002A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF">SCL1DWRAP_OTG_HVREF</a></p>
</td>
<td><p>32'h000002A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INIT">SCL1DWRAP_INPTG_OVPDNSCL3_INIT</a></p>
</td>
<td><p>32'h000002AC</p>
</td>
<td><p>OVPDNSCL Pipe input TG related registers</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SIZE">SCL1DWRAP_INPTG_OVPDNSCL3_SIZE</a></p>
</td>
<td><p>32'h000002B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HS">SCL1DWRAP_INPTG_OVPDNSCL3_HS</a></p>
</td>
<td><p>32'h000002B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB">SCL1DWRAP_INPTG_OVPDNSCL3_HB</a></p>
</td>
<td><p>32'h000002B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Base Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Base Plane] 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_Y">SCL1DWRAP_INPTG_OVPDNSCL3_HB_Y</a></p>
</td>
<td><p>32'h000002BC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_Y_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_Y_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Luma Input Crop Plane] 
HB_Y = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_C">SCL1DWRAP_INPTG_OVPDNSCL3_HB_C</a></p>
</td>
<td><p>32'h000002C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_C_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Croma Input Crop Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_C_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Croma Input Crop Plane] 
HB_C = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_OUT">SCL1DWRAP_INPTG_OVPDNSCL3_HB_OUT</a></p>
</td>
<td><p>32'h000002C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_OUT_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_OUT_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE] 
HB_OUT = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS0">SCL1DWRAP_INPTG_OVPDNSCL3_VS0</a></p>
</td>
<td><p>32'h000002C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS1">SCL1DWRAP_INPTG_OVPDNSCL3_VS1</a></p>
</td>
<td><p>32'h000002CC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0">SCL1DWRAP_INPTG_OVPDNSCL3_VB0</a></p>
</td>
<td><p>32'h000002D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for Base Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Base Plane] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_Y">SCL1DWRAP_INPTG_OVPDNSCL3_VB0_Y</a></p>
</td>
<td><p>32'h000002D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_Y_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_Y_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Croma Input Crop Plane] 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_C">SCL1DWRAP_INPTG_OVPDNSCL3_VB0_C</a></p>
</td>
<td><p>32'h000002D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_C_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_C_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Croma Input Crop Plane] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_OUT">SCL1DWRAP_INPTG_OVPDNSCL3_VB0_OUT</a></p>
</td>
<td><p>32'h000002DC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_OUT_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_OUT_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB1">SCL1DWRAP_INPTG_OVPDNSCL3_VB1</a></p>
</td>
<td><p>32'h000002E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SCAN">SCL1DWRAP_INPTG_OVPDNSCL3_SCAN</a></p>
</td>
<td><p>32'h000002E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Frame done interrupt position</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INTPOS">SCL1DWRAP_INPTG_OVPDNSCL3_INTPOS</a></p>
</td>
<td><p>32'h000002E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_MODE">SCL1DWRAP_INPTG_OVPDNSCL3_MODE</a></p>
</td>
<td><p>32'h000002EC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HVREF">SCL1DWRAP_INPTG_OVPDNSCL3_HVREF</a></p>
</td>
<td><p>32'h000002F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INIT">SCL1DWRAP_INPTG_OVPDNSCL3_UV_INIT</a></p>
</td>
<td><p>32'h000002F4</p>
</td>
<td><p>OVPDNSCL Pipe input TG related registers for chroma pipe.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Initial X value which will be used to load X counter when tg is enabled. 
A whole frame scan size.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SIZE">SCL1DWRAP_INPTG_OVPDNSCL3_UV_SIZE</a></p>
</td>
<td><p>32'h000002F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p>Total scan clock cycles per line. 
Hsync</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HS">SCL1DWRAP_INPTG_OVPDNSCL3_UV_HS</a></p>
</td>
<td><p>32'h000002FC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p>Hsync back edge. The last pixel position of hsync pulse. 
HS = hCntr >=FE & hCntr< =BE 
HBlanking</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB">SCL1DWRAP_INPTG_OVPDNSCL3_UV_HB</a></p>
</td>
<td><p>32'h00000300</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Base Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Base Plane] 
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_Y">SCL1DWRAP_INPTG_OVPDNSCL3_UV_HB_Y</a></p>
</td>
<td><p>32'h00000304</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_Y_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_Y_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Luma Input Crop Plane] 
HB_Y = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_C">SCL1DWRAP_INPTG_OVPDNSCL3_UV_HB_C</a></p>
</td>
<td><p>32'h00000308</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_C_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for Croma Input Crop Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_C_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for Croma Input Crop Plane] 
HB_C = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_OUT">SCL1DWRAP_INPTG_OVPDNSCL3_UV_HB_OUT</a></p>
</td>
<td><p>32'h0000030C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_OUT_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HB_OUT_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE] 
HB_OUT = hCntr >=FE || hCntr< =BE. 
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse. 
For example 
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS0">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VS0</a></p>
</td>
<td><p>32'h00000310</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Vsync pulse front edge. 
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Vsync pulse back edge. 
Vsycn pulse will be de-asserted after the end of this line. 
Vsync = (vCntr >=FE & vCntr< =BE) 
Vsync pulse 1 
defines the first pixel position of the second vSync pulse. For example 
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS1">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VS1</a></p>
</td>
<td><p>32'h00000314</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Vsync pulse 1 front edge line position. 
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p>Vsync pulse 1 back edge line position. 
Vsync pulse 1 will be de-asserted at the middle of this line. 
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2) 
Vertical blanking. 
VB0 parameter definietion</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VB0</a></p>
</td>
<td><p>32'h00000318</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for Base Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Base Plane] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_Y">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VB0_Y</a></p>
</td>
<td><p>32'h0000031C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_Y_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_Y_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Croma Input Crop Plane] 
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_C">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VB0_C</a></p>
</td>
<td><p>32'h00000320</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_C_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_C_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for Croma Input Crop Plane] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_OUT">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VB0_OUT</a></p>
</td>
<td><p>32'h00000324</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_OUT_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p>Vblank front edge line position 
The first line of the vertical blanking. 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB0_OUT_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p>Vblank back edge line position 
the last line number of the vertical blanking 
The default value is used for 1080p case. 
[Used for DETILE-UPS420 Output, downstream logic will work on this DE] 
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB1">SCL1DWRAP_INPTG_OVPDNSCL3_UV_VB1</a></p>
</td>
<td><p>32'h00000328</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p>Vblank front edge line postion 
The first line number of VB1.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p>Vblank back edge line postion 
the last line numer of VB1. 
VB1 = (vCntr >=FE & vCntr< =BE) 
SCAN mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SCAN">SCL1DWRAP_INPTG_OVPDNSCL3_UV_SCAN</a></p>
</td>
<td><p>32'h0000032C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Frame done interrupt position</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INTPOS">SCL1DWRAP_INPTG_OVPDNSCL3_UV_INTPOS</a></p>
</td>
<td><p>32'h00000330</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p>Frame interrupt status will be set at the end of this line. 
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p>Field interrupt status will be set at the end of this line. 
Program 0 to this register will disable field interrupt. 
MODE</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_MODE">SCL1DWRAP_INPTG_OVPDNSCL3_UV_MODE</a></p>
</td>
<td><p>32'h00000334</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In master mode, TG drive the control signal. 
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync. 
HREF input for slave mode.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HVREF">SCL1DWRAP_INPTG_OVPDNSCL3_UV_HVREF</a></p>
</td>
<td><p>32'h00000338</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported. 
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#TG_MAIN_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : indicate the input HREF/VREF are negative pulses 
1: indicate the input HREF/VREFare positive pulses. 
HREF and VREF have to be the same polarity. 
End of TG register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0">SCL1DWRAP_OVPDNSCL_DITHER_CFG0</a></p>
</td>
<td><p>32'h0000033C</p>
</td>
<td><p>Dither for 444 case</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Selects dithering method 
0: Simple truncation 
1: rounding 
2: 1D Error diffusion(truncation) 
3: 1D Error diffusion(rounding)</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dither Output Control 
[0]: Dither Off(input bits="output" bits) 
0: 2lsb Dither off(Input bits-2=Output bits) 
1: 4lsb Dither off(Input bits-4=Output bits) 
[1]: Dither ON/OFF 
0: Dither ON 
1: Dither OFF</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#DITHER_CFG0_ycmode">ycmode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: Input in YUV422 or YUV420 format 
only 2 components Y and C(U and V alternate clocks) dithered. 
0: Input in RGB or YUV444 format. 
all 3 components are dithered 
End of dither register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG0">SCL1DWRAP_OVPDNSCL3_CSC_CFG0</a></p>
</td>
<td><p>32'h00000340</p>
</td>
<td><p>CSC coefficients for PIP plane CSC</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG0_C0">C0</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG1">SCL1DWRAP_OVPDNSCL3_CSC_CFG1</a></p>
</td>
<td><p>32'h00000344</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG1_C1">C1</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG2">SCL1DWRAP_OVPDNSCL3_CSC_CFG2</a></p>
</td>
<td><p>32'h00000348</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG2_C2">C2</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG3">SCL1DWRAP_OVPDNSCL3_CSC_CFG3</a></p>
</td>
<td><p>32'h0000034C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG3_C3">C3</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG4">SCL1DWRAP_OVPDNSCL3_CSC_CFG4</a></p>
</td>
<td><p>32'h00000350</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG4_C4">C4</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG5">SCL1DWRAP_OVPDNSCL3_CSC_CFG5</a></p>
</td>
<td><p>32'h00000354</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG5_C5">C5</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG6">SCL1DWRAP_OVPDNSCL3_CSC_CFG6</a></p>
</td>
<td><p>32'h00000358</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG6_C6">C6</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG7">SCL1DWRAP_OVPDNSCL3_CSC_CFG7</a></p>
</td>
<td><p>32'h0000035C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG7_C7">C7</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG8">SCL1DWRAP_OVPDNSCL3_CSC_CFG8</a></p>
</td>
<td><p>32'h00000360</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[16:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG8_C8">C8</a></p>
</td>
<td><p>4096</p>
</td>
<td><p>Signed Magnitude Coefficient in s.4.12f format</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG9">SCL1DWRAP_OVPDNSCL3_CSC_CFG9</a></p>
</td>
<td><p>32'h00000364</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG9_OFF1">OFF1</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 1 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG10">SCL1DWRAP_OVPDNSCL3_CSC_CFG10</a></p>
</td>
<td><p>32'h00000368</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG10_OFF2">OFF2</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 2 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG11">SCL1DWRAP_OVPDNSCL3_CSC_CFG11</a></p>
</td>
<td><p>32'h0000036C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG11_OFF3">OFF3</a></p>
</td>
<td><p>0</p>
</td>
<td><p>Offset value for channel 3 in s.14.9f format 
Internally multiplied by 8 to make s.14.12f 
Range depends on the maximum of CSC input and output bitwidth.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG12">SCL1DWRAP_OVPDNSCL3_CSC_CFG12</a></p>
</td>
<td><p>32'h00000370</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG12_CL1MIN">CL1MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG12_CL1MAX">CL1MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 1 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG13">SCL1DWRAP_OVPDNSCL3_CSC_CFG13</a></p>
</td>
<td><p>32'h00000374</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG13_CL2MIN">CL2MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG13_CL2MAX">CL2MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 2 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG14">SCL1DWRAP_OVPDNSCL3_CSC_CFG14</a></p>
</td>
<td><p>32'h00000378</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG14_CL3MIN">CL3MIN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Minimum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth)</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CSC_C17O24_CFG14_CL3MAX">CL3MAX</a></p>
</td>
<td><p>0x3FF</p>
</td>
<td><p>Maximum threshold for input clamp for channel 3 
Range depends on the CSC input and output bits. 
Range 0 to Max(input bitwidth, output bitwidth) 
End of CSC_C14O24 register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CMU_CFG0">SCL1DWRAP_CMU_CFG0</a></p>
</td>
<td><p>32'h0000037C</p>
</td>
<td><p>CMU block</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CMU_CFG0_DEMO_MODE">DEMO_MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable demo mode to demonstrate the functionality of color management unit.</p>
</td>
</tr>
<tr><td><p>[7:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CMU_CFG0_CLKGATE">CLKGATE</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Clock gating for CMU internal blocks 
1: Clock ON 0: Clock OFF 
[0]=Clock gating for ACE block 
[1]=Clock gating for ICR block</p>
</td>
</tr>
<tr><td><p>[23:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#CMU_CFG0_PDCNTRL">PDCNTRL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used: SRAM Power down Control</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG0">SCL1DWRAP_CMU_ACE_CFG0</a></p>
</td>
<td><p>32'h00000380</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG0_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit[0]: en - 
0  disable ACE 
1  enable ACE 
Bit[3:1]: cc - Three bit number used to program level of color compensation 
0  Disable 
7  Maximum color compensation 
Bit[4]: crush - When the ACE block gets a cropped DE signal, enabling this bit forces pixels outside the cropped DE to a single value which is in register CMU_ACE_M_OP0.</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG0_WFG1">WFG1</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p>Weighting factors towards enhanced output for dark region. Can take values from 0 to 31.</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG0_WFG2">WFG2</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>Weighting factors towards enhanced output for mid region. Can take values from 0 to 31.</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG0_WFG3">WFG3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Weighting factors towards enhanced output for bright region. Can take values from 0 to 31.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG1">SCL1DWRAP_CMU_ACE_CFG1</a></p>
</td>
<td><p>32'h00000384</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG1_GB2">GB2</a></p>
</td>
<td><p>0xF0</p>
</td>
<td><p>Width of guard band regions for dark-mid region boundaries.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG1_GB3">GB3</a></p>
</td>
<td><p>0xA0</p>
</td>
<td><p>Width of guard band regions for mid-bright region boundaries.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG2">SCL1DWRAP_CMU_ACE_CFG2</a></p>
</td>
<td><p>32'h00000388</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG2_MS1">MS1</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p>Maximum slope value for dark region.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG2_MS2">MS2</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p>Maximum slope value for mid region.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG2_MS3">MS3</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>Maximum slope value for bright region.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG3">SCL1DWRAP_CMU_ACE_CFG3</a></p>
</td>
<td><p>32'h0000038C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG3_TH0">TH0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Thresholds for ACE operation. Can take value between 0 and 4095.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG3_TH1">TH1</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>Thresholds for ACE operation. Can take value between 0 and 4095.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG4">SCL1DWRAP_CMU_ACE_CFG4</a></p>
</td>
<td><p>32'h00000390</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG4_TH2">TH2</a></p>
</td>
<td><p>0x590</p>
</td>
<td><p>Thresholds for ACE operation. Can take value between 0 and 4095.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG4_TH3">TH3</a></p>
</td>
<td><p>0xA20</p>
</td>
<td><p>Thresholds for ACE operation. Can take value between 0 and 4095.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG5">SCL1DWRAP_CMU_ACE_CFG5</a></p>
</td>
<td><p>32'h00000394</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG5_TH4">TH4</a></p>
</td>
<td><p>0xEB0</p>
</td>
<td><p>Thresholds for ACE operation. Can take value between 0 and 4095.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG5_TH5">TH5</a></p>
</td>
<td><p>0xFFF</p>
</td>
<td><p>Thresholds for ACE operation. Can take value between 0 and 4095.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG6">SCL1DWRAP_CMU_ACE_CFG6</a></p>
</td>
<td><p>32'h00000398</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG6_OP0">OP0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Output luminance value in dark crush region.</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG6_OP5">OP5</a></p>
</td>
<td><p>0xFFF</p>
</td>
<td><p>Output luminance value in white pull-up region.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG6_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Common for MAIN and PIP. Firmware intervention required based on Base, Main and Pip resolutions. 
Bit[0]: ACE Histogram processing option for 4kx2k mode at 600MHz speed. Set based on base resolution. 
0  upto 1080p 
1  supports 4kx2k display resolution 
Bit[1]: let_box - Manual letter box selection 
0  Considered all the rows while processing Brightness and ACE 
1  Excludes the top and bottom rows set in the CMU_BR_ACE_ROW register while processing Brightness and ACE. 
Bit[2]: letbox_auto_man_sel - 
0  Total number of rows in the display will be calculated internally. 
1  Total number of rows in the display need to be programmed in the register CMU_BR_ACE_TOT_ROW. 
Bit[3]: Reserved 
Bit[4]: Set when Main Vsize is more than HD 
1:Main Histogram & Histogram measure taking vertical sample by2 
0:Main Histogram measure taking vertical full scale Set based on Main vertical resolution. 
Bit[5]: Set when Pip Vsize is more than HD 
1:Pip Histogram & Histogram measure taking vertical sample by2 
0:Pip Histogram measure taking vertical full scale 
Bit[6]: Set when Main Hsize is more than HD 
1:Main Brightness measure taking Horizontal sample by2 
0:Main Brightness & Histogram measure taking Horizontal full scale 
Bit[7]: Set when Pip Hsize is more than HD 
1:Pip Brightness measure taking Horizontal sample by2 
0:Pip Brightness & Histogram measure taking Horizontal full scale</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG7">SCL1DWRAP_CMU_ACE_CFG7</a></p>
</td>
<td><p>32'h0000039C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG7_MEM_ADDR">MEM_ADDR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Memory address to read Image Histogram during blanking time. Memory address location from 0 to 255 for main.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG8">SCL1DWRAP_CMU_ACE_CFG8</a></p>
</td>
<td><p>32'h000003A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_CFG8_MEM_RD_END_CNT">MEM_RD_END_CNT</a></p>
</td>
<td><p>0x4000</p>
</td>
<td><p>Common for MAIN and PIP 
Setting this register to 0, Histogram read option is disabled. 
Programming this register to 32767 (0x7FFF) gives the sufficient time to read the histogram data from the memory for both main and pip path. During the VBI time, an interrupt will be set to one and this will be reflected in the status register MEM_STATUS, CPU can access the memory contents during this time.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_STS0">SCL1DWRAP_CMU_ACE_STS0</a></p>
</td>
<td><p>32'h000003A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_STS0_MEM_DATA">MEM_DATA</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Histogram data readout from the memory corresponds to Main when the memory address MEM_ADD is placed between 0 to 255. Similarly for the pip memory data can be accessed when the memory address MEM_ADD is between 256 to 511. This is valid only when memory read interrupt status register to the CPU INTR_MEM_RD (MEM_STATUS) is high.</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#ACE_STS0_INTR_MEM_RD">INTR_MEM_RD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>CPU can read histogram data from the memories when this register is set. 
End of ace register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG0">SCL1DWRAP_CMU_BR_CFG0</a></p>
</td>
<td><p>32'h000003A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG0_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit[3:0]: en - 4 bit enable signal that controls the level of brightness enhancement. 
0  disable 
15  highest level 
Bit[4]: taper - 
0 : Two side taper 
1 : One side taper 
Bit[7:5]: taper_size - 
0 : Taper size region of width 16 
1 : Taper size region of width 32 
2 : Taper size region of width 64 
3 : Taper size region of width 128 
4 : Taper size region of width 256 
5 : Taper size region of width 512 
6 : Taper size region of width 1024 
7 : Taper size region of width 2048</p>
</td>
</tr>
<tr><td><p>[19:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG0_TH1">TH1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Thresholds that define the region for brightness correction. Pixels outside th1 is bypassed. Can take values in range 0 to 1023</p>
</td>
</tr>
<tr><td><p>[31:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG0_TH2">TH2</a></p>
</td>
<td><p>0xFFF</p>
</td>
<td><p>Thresholds that define the region for brightness correction. Pixels outside th2 is bypassed. Can take values in range 0 to 4095(12bit data Max)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG1">SCL1DWRAP_CMU_BR_CFG1</a></p>
</td>
<td><p>32'h000003AC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG1_TOT_ROW">TOT_ROW</a></p>
</td>
<td><p>0x438</p>
</td>
<td><p>Common for MAIN and PIP 
Total number of rows in a display, Needs to program depending on SD/HD.</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_CFG1_ROW_VAL">ROW_VAL</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p>Common for MAIN and PIP 
Total number of rows to skip from the top and bottom for Brightness and Contrast processing. This is enable when ACE_MODE[1] is selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_STS0">SCL1DWRAP_CMU_BR_STS0</a></p>
</td>
<td><p>32'h000003B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#BR_STS0_MEAN">MEAN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Read the Main path Brightness mean value 
End of br register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_CFG0">SCL1DWRAP_CMU_AC_CFG0</a></p>
</td>
<td><p>32'h000003B4</p>
</td>
<td><p>Auto color mode control registers for the main path.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_CFG0_MODE">MODE</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p>Bit[1:0]: chroma_sat - Sets the user defined chroma depth from 0 to 3. 0 means less color enhancement 3 is highest possible w.r.t to the color information in the image. 
Bit[3:2]: chroma_depth - Controls the color depth saturation between 1 to 2. 
Bit[4]: bw_val - Disable the auto color mode automatically for the black and white images if this bit is set. 
Bit[7:5]: color_depth - Sets the auto color enhancement level by choosing between 0 to 4. 
0 is the lower auto color threshold and 4 is the highest possible means it makes it very color full. 
Bit[8]: read_sel - 
0 : Main path auto color control debug values can be read 
1 : Pip path auto color control debug values can be read 
Bit[10:9]: Reserved 
Bit[11]: ac_en - Enables the auto color mode</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_STS0">SCL1DWRAP_CMU_AC_STS0</a></p>
</td>
<td><p>32'h000003B8</p>
</td>
<td><p>AC_VAL_M</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_STS0_VAL">VAL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_STS1">SCL1DWRAP_CMU_AC_STS1</a></p>
</td>
<td><p>32'h000003BC</p>
</td>
<td><p>{CMU_CHROMA_VAL_H,CMU_CHROMA_VAL_L}</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_STS1_CHROMA_VAL_OUT">CHROMA_VAL_OUT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_STS2">SCL1DWRAP_CMU_AC_STS2</a></p>
</td>
<td><p>32'h000003C0</p>
</td>
<td><p>{CMU_M_POINTS_3[4:0],CMU_M_POINTS_2,CMU_M_POINTS_1,CMU_M_POINTS_0}</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[28:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#AC_STS2_POINTS">POINTS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>End of ac register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0">SCL1DWRAP_CMU_FTDC_CFG0</a></p>
</td>
<td><p>32'h000003C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_INLOW">INLOW</a></p>
</td>
<td><p>0x6E</p>
</td>
<td><p>Lower hue limit for inner flesh region between 0 and 360</p>
</td>
</tr>
<tr><td><p>[17:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_OUTLOW">OUTLOW</a></p>
</td>
<td><p>0x5F</p>
</td>
<td><p>Lower hue limit for outer flesh region between 0 and 360</p>
</td>
</tr>
<tr><td><p>[26:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_INHIGH">INHIGH</a></p>
</td>
<td><p>0x8C</p>
</td>
<td><p>Upper hue limit for inner flesh region between 0 and 360</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_TAPER_M">TAPER_M</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : Flesh tone taper for Main channel saturation disabled 
1 : Flesh tone taper for Main channel saturation enabled</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_TAPER_P">TAPER_P</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : Flesh tone taper for Main channel saturation disabled 
1 : Flesh tone taper for Main channel saturation enabled 
(Un Used)=0</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_M_EN">M_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Active high flesh tone correction for Main channel</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG0_P_EN">P_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Active high flesh tone correction for PIP channel 
(Un Used)=0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG1">SCL1DWRAP_CMU_FTDC_CFG1</a></p>
</td>
<td><p>32'h000003C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG1_OUTHIGH">OUTHIGH</a></p>
</td>
<td><p>0x9B</p>
</td>
<td><p>Upper hue limit for outer flesh region between 0 and 360</p>
</td>
</tr>
<tr><td><p>[16:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG1_YTH_LOW">YTH_LOW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Lower luminance threshold for flesh pixels</p>
</td>
</tr>
<tr><td><p>[24:17]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG1_YTH_HIGH">YTH_HIGH</a></p>
</td>
<td><p>0xFF</p>
</td>
<td><p>Upper luminance threshold for flesh pixels</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG2">SCL1DWRAP_CMU_FTDC_CFG2</a></p>
</td>
<td><p>32'h000003CC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG2_OUTCHROMA_LOW">OUTCHROMA_LOW</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p>Upper chroma lower limit for flesh like pixels</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG2_INCHROMA_LOW">INCHROMA_LOW</a></p>
</td>
<td><p>0x514</p>
</td>
<td><p>Inner chroma lower threshold for flesh region</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG3">SCL1DWRAP_CMU_FTDC_CFG3</a></p>
</td>
<td><p>32'h000003D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG3_OUTCHROMA_HIGH">OUTCHROMA_HIGH</a></p>
</td>
<td><p>0xDAC</p>
</td>
<td><p>Upper chroma upper limit for flesh like pixels</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG3_INCHROMA_HIGH">INCHROMA_HIGH</a></p>
</td>
<td><p>0x8FC</p>
</td>
<td><p>Inner chroma higher threshold for flesh region</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG4">SCL1DWRAP_CMU_FTDC_CFG4</a></p>
</td>
<td><p>32'h000003D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG4_HUE_WIDTH">HUE_WIDTH</a></p>
</td>
<td><p>0x111</p>
</td>
<td><p>Hue width between lower and upper hue limits</p>
</td>
</tr>
<tr><td><p>[27:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG4_CHROMA_WIDTH">CHROMA_WIDTH</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p>Chroma width between lower and upper chroma limits</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG5">SCL1DWRAP_CMU_FTDC_CFG5</a></p>
</td>
<td><p>32'h000003D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG5_COEFF00">COEFF00</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Correction coefficients in -1.6 format for the flesh like regions, which is scaled linearly with FTDC bits.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG5_COEFF01">COEFF01</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Correction coefficients in -1.6 format for the flesh like regions, which is scaled linearly with FTDC bits.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG5_COEFF10">COEFF10</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Correction coefficients in -1.6 format for the flesh like regions, which is scaled linearly with FTDC bits.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG5_COEFF11">COEFF11</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Correction coefficients in -1.6 format for the flesh like regions, which is scaled linearly with FTDC bits.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG6">SCL1DWRAP_CMU_FTDC_CFG6</a></p>
</td>
<td><p>32'h000003DC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG6_OFF0">OFF0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Correction offsets in -4.0 format for the flesh like regions, which is scaled linearly with FTDC bits</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#FTDC_CFG6_OFF1">OFF1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Correction offsets in -4.0 format for the flesh like regions, which is scaled linearly with FTDC bits 
End of ftdc register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0">SCL1DWRAP_CMU_HS_CFG0</a></p>
</td>
<td><p>32'h000003E0</p>
</td>
<td><p>End of CMU register group</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit[0]: en - 
0 : Hue saturation adjustment for Main channel disabled 
1 : Hue saturation adjustment for Main channel enabled 
Bit[1]: men - 
0 : Intelligent saturation for Main channel disabled 
1 : Intelligent saturation for Main channel enabled</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0_WG_EN">WG_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wide gamut Enable(Un used)=0</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0_WG_MODE">WG_MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Wide gamut Mode (Un Used)=0</p>
</td>
</tr>
<tr><td><p>[12:4]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0_AX1">AX1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[21:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0_AX2">AX2</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[30:22]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG0_AX3">AX3</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG1">SCL1DWRAP_CMU_HS_CFG1</a></p>
</td>
<td><p>32'h000003E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG1_AX4">AX4</a></p>
</td>
<td><p>0x41</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[17:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG1_AX5">AX5</a></p>
</td>
<td><p>0x58</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[26:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG1_AX6">AX6</a></p>
</td>
<td><p>0x76</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG2">SCL1DWRAP_CMU_HS_CFG2</a></p>
</td>
<td><p>32'h000003E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG2_AX7">AX7</a></p>
</td>
<td><p>0xA0</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[17:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG2_AX8">AX8</a></p>
</td>
<td><p>0xBE</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[26:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG2_AX9">AX9</a></p>
</td>
<td><p>0xD7</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG3">SCL1DWRAP_CMU_HS_CFG3</a></p>
</td>
<td><p>32'h000003EC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG3_AX10">AX10</a></p>
</td>
<td><p>0xF5</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[17:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG3_AX11">AX11</a></p>
</td>
<td><p>0x10C</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[26:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG3_AX12">AX12</a></p>
</td>
<td><p>0x12A</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG4">SCL1DWRAP_CMU_HS_CFG4</a></p>
</td>
<td><p>32'h000003F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[8:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG4_AX13">AX13</a></p>
</td>
<td><p>0x154</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[17:9]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG4_AX14">AX14</a></p>
</td>
<td><p>0x168</p>
</td>
<td><p>Axes for the Main channel color wheel in terms of degrees. They must lie in the range 0 to 360 such that each successive axis is greater than or equal to the former.</p>
</td>
</tr>
<tr><td><p>[22:18]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG4_H1">H1</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 1. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[27:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG4_H2">H2</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 2. It must lie in the range 0 to 30.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5">SCL1DWRAP_CMU_HS_CFG5</a></p>
</td>
<td><p>32'h000003F4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5_H3">H3</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 3. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5_H4">H4</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 4. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5_H5">H5</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 5. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5_H6">H6</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 6. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5_H7">H7</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 7. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG5_H8">H8</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 8. It must lie in the range 0 to 30.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6">SCL1DWRAP_CMU_HS_CFG6</a></p>
</td>
<td><p>32'h000003F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6_H9">H9</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 9. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6_H10">H10</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 10. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6_H11">H11</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 11. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[19:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6_H12">H12</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 12. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[24:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6_H13">H13</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 13. It must lie in the range 0 to 30.</p>
</td>
</tr>
<tr><td><p>[29:25]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG6_H14">H14</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p>Hue change value for the Main channel axis 14. It must lie in the range 0 to 30.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG7">SCL1DWRAP_CMU_HS_CFG7</a></p>
</td>
<td><p>32'h000003FC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG7_S1">S1</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 1. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG7_S2">S2</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 2. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG7_S3">S3</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 3. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG7_S4">S4</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 4. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG8">SCL1DWRAP_CMU_HS_CFG8</a></p>
</td>
<td><p>32'h00000400</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG8_S5">S5</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 5. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG8_S6">S6</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 6. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG8_S7">S7</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 7. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG8_S8">S8</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 8. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG9">SCL1DWRAP_CMU_HS_CFG9</a></p>
</td>
<td><p>32'h00000404</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG9_S9">S9</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 9. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG9_S10">S10</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 10. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG9_S11">S11</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 11. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG9_S12">S12</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 12. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG10">SCL1DWRAP_CMU_HS_CFG10</a></p>
</td>
<td><p>32'h00000408</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG10_S13">S13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 13. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG10_S14">S14</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Saturation change value for the Main channel axis 14. This value is biased by 64, i.e. a value of 64 represents saturation change of 1.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG10_GL_SAT">GL_SAT</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>Global saturation change value for Main channel</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG11">SCL1DWRAP_CMU_HS_CFG11</a></p>
</td>
<td><p>32'h0000040C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[10:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG11_MSAT_RGBY">MSAT_RGBY</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Primary coefficient for the YCbCr to RGB conversion in 2.9 format for Main channel</p>
</td>
</tr>
<tr><td><p>[22:11]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG11_MSAT_RCR">MSAT_RCR</a></p>
</td>
<td><p>0x314</p>
</td>
<td><p>Coefficients for the YCbCr to RGB conversion in -2.9 format for Main channel</p>
</td>
</tr>
<tr><td><p>[25:23]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG11_MSAT_T1">MSAT_T1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>t1[2:0] - Lower clamping for RGB values 
000 : 0 
001 : 8 
010 : 16 
011 : 32 
100 : 64 
101 : 128 
110 : 256 
111 : 512</p>
</td>
</tr>
<tr><td><p>[28:26]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG11_MSAT_T2">MSAT_T2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>t2[2:0] - Higher clamping for RGB values 
000 : 1023 
001 : 1031 
010 : 1039 
011 : 1055 
100 : 1087 
101 : 1151 
110 : 1279 
111 : 1535</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG12">SCL1DWRAP_CMU_HS_CFG12</a></p>
</td>
<td><p>32'h00000410</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG12_MSAT_RCB">MSAT_RCB</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Coefficients for the YCbCr to RGB conversion in -2.9 format for Main channel</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG12_MSAT_GCR">MSAT_GCR</a></p>
</td>
<td><p>0x8EB</p>
</td>
<td><p>Coefficients for the YCbCr to RGB conversion in -2.9 format for Main channel</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG13">SCL1DWRAP_CMU_HS_CFG13</a></p>
</td>
<td><p>32'h00000414</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG13_MSAT_GCB">MSAT_GCB</a></p>
</td>
<td><p>0x85E</p>
</td>
<td><p>Coefficients for the YCbCr to RGB conversion in -2.9 format for Main channel</p>
</td>
</tr>
<tr><td><p>[23:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG13_MSAT_BCR">MSAT_BCR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Coefficients for the YCbCr to RGB conversion in -2.9 format for Main channel</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG14">SCL1DWRAP_CMU_HS_CFG14</a></p>
</td>
<td><p>32'h00000418</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG14_MSAT_BCB">MSAT_BCB</a></p>
</td>
<td><p>0x3A2</p>
</td>
<td><p>Coefficients for the YCbCr to RGB conversion in -2.9 format for Main channel</p>
</td>
</tr>
<tr><td><p>[27:12]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG14_MSAT_ROFF">MSAT_ROFF</a></p>
</td>
<td><p>0xB148</p>
</td>
<td><p>Offsets for the YCbCr to RGB conversion in -11.4 format for Main channel</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG15">SCL1DWRAP_CMU_HS_CFG15</a></p>
</td>
<td><p>32'h0000041C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG15_MSAT_GOFF">MSAT_GOFF</a></p>
</td>
<td><p>0x148B</p>
</td>
<td><p>Offsets for the YCbCr to RGB conversion in -11.4 format for Main channel</p>
</td>
</tr>
<tr><td><p>[31:16]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG15_MSAT_BOFF">MSAT_BOFF</a></p>
</td>
<td><p>0xBA1F</p>
</td>
<td><p>Offsets for the YCbCr to RGB conversion in -11.4 format for Main channel</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG16">SCL1DWRAP_CMU_HS_CFG16</a></p>
</td>
<td><p>32'h00000420</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG16_BRG1">BRG1</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG16_BRG2">BRG2</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG16_BRG3">BRG3</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG17">SCL1DWRAP_CMU_HS_CFG17</a></p>
</td>
<td><p>32'h00000424</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG17_BRG4">BRG4</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG17_BRG5">BRG5</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG17_BRG6">BRG6</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG18">SCL1DWRAP_CMU_HS_CFG18</a></p>
</td>
<td><p>32'h00000428</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG18_BRG7">BRG7</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG18_BRG8">BRG8</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG18_BRG9">BRG9</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG19">SCL1DWRAP_CMU_HS_CFG19</a></p>
</td>
<td><p>32'h0000042C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG19_BRG10">BRG10</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG19_BRG11">BRG11</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG19_BRG12">BRG12</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG20">SCL1DWRAP_CMU_HS_CFG20</a></p>
</td>
<td><p>32'h00000430</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG20_BRG13">BRG13</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>Manual brightness correction values for main path, value should be above 0x200: low 0x220, mid 0x240, high 0x260</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG21">SCL1DWRAP_CMU_HS_CFG21</a></p>
</td>
<td><p>32'h00000434</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[12:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG21_BR_COL_EN">BR_COL_EN</a></p>
</td>
<td><p>0x1FFF</p>
</td>
<td><p>Each bit is used to enable each color segment</p>
</td>
</tr>
<tr><td><p>[14:13]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG21_BR_SAT_EN">BR_SAT_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x1 for saturation change enable in manual mode.0x3 for using auto mode</p>
</td>
</tr>
<tr><td><p>[18:15]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG21_BR_SAT_THR">BR_SAT_THR</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p>Saturation threshold, minimum value is 0x9, max value is 0xe</p>
</td>
</tr>
<tr><td><p>[24:19]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#HS_CFG21_BR_SAT_MF">BR_SAT_MF</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>Multiplication factor to improve the saturation of each colors: low 0x22, mid 0x24, high 0x26, 0x20 is no change 
End of hs register group</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_CMU_ctrl</a></p>
</td>
<td><p>32'h00000438</p>
</td>
<td><p>Power down register for CMU. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_Y_ctrl</a></p>
</td>
<td><p>32'h0000043C</p>
</td>
<td><p>Power down register for OVP SCL Pipe LUMA pixel storage. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_UV_ctrl</a></p>
</td>
<td><p>32'h00000440</p>
</td>
<td><p>Power down register for OVP SCL Pipe CHROMA pixel storage. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_Y_HLUT_ctrl</a></p>
</td>
<td><p>32'h00000444</p>
</td>
<td><p>Power down register for OVP SCL LUMA Pipe HLUT storage. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_Y_VLUT_ctrl</a></p>
</td>
<td><p>32'h00000448</p>
</td>
<td><p>Power down register for OVP SCL LUMA Pipe VLUT storage. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_C_HLUT_ctrl</a></p>
</td>
<td><p>32'h0000044C</p>
</td>
<td><p>Power down register for OVP SCL CHROMA Pipe HLUT storage. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl">SCL1DWRAP_SRAMPWR_C_VLUT_ctrl</a></p>
</td>
<td><p>32'h00000450</p>
</td>
<td><p>Power down register for OVP SCL CHROMA Pipe VLUT storage. 
End of OVPDNSCL PIPE definition. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="SCL1DWRAP.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
</body></html>