/usr/local/cuda/bin/nvcc   -o plot2.o -c plot2.cu
/usr/local/cuda/bin/nvcc   -o plot2 plot2.o 
./plot2


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3aa7bf229666dc2dd4a7060bffcffe27  /home/gpgpu-sim/submission/plot2/plot2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot2.cu
self exe links to: /home/gpgpu-sim/submission/plot2/plot2
Running md5sum using "md5sum /home/gpgpu-sim/submission/plot2/plot2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/submission/plot2/plot2 > _cuobjdump_complete_output_bdSLrE"
Parsing file _cuobjdump_complete_output_bdSLrE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot2.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot2.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z9vectorAddPKfS0_PfS1_i : hostFun 0x0x4015fa, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z9vectorAddPKfS0_PfS1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z9vectorAddPKfS0_PfS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:98) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9vectorAddPKfS0_PfS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uNXoVM"
Running: cat _ptx_uNXoVM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KeN2oV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KeN2oV --output-file  /dev/null 2> _ptx_uNXoVMinfo"
GPGPU-Sim PTX: Kernel '_Z9vectorAddPKfS0_PfS1_i' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uNXoVM _ptx2_KeN2oV _ptx_uNXoVMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Vector addition of 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x4015fa (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z9vectorAddPKfS0_PfS1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z9vectorAddPKfS0_PfS1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Wed Aug 30 19:47:51 2017
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(20,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(26,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 548224 (ipc=274.1) sim_rate=274112 (inst/sec) elapsed = 0:0:00:02 / Wed Aug 30 19:47:53 2017
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2181,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2182,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2227,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2228,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2333,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2334,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2342,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2343,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2386,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2387,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2436,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2437,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2438,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2439,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2502,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2503,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(64,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2526,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2527,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2536,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2537,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2537,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2538,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2595,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2596,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2610,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2630,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2631,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2634,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2635,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2650,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2651,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2727,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2728,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2734,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2735,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2740,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2741,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2759,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2760,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2761,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2790,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2791,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2870,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2871,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2875,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2931,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2932,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2947,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2948,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 749600 (ipc=249.9) sim_rate=249866 (inst/sec) elapsed = 0:0:00:03 / Wed Aug 30 19:47:54 2017
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(114,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3035,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3036,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3043,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3079,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3080,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3104,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3105,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3127,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3128,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3158,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3159,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3267,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3268,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3372,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3373,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3391,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3392,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3430,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3431,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3442,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3443,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(126,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3522,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3523,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3556,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3557,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3568,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3569,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3571,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3572,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3608,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3624,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3625,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3670,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3671,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3674,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3675,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3694,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3695,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3794,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3795,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3796,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3797,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3801,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3802,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(138,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3872,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3873,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3891,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3892,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3954,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3955,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 988864 (ipc=247.2) sim_rate=247216 (inst/sec) elapsed = 0:0:00:04 / Wed Aug 30 19:47:55 2017
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4037,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4038,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4115,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4116,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4117,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4118,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4195,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4196,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4199,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4200,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(113,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4238,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4239,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4298,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4299,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4332,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4333,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4339,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4340,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4378,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4378,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4379,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4379,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4395,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4396,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4417,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4418,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4448,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4449,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4474,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4475,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4506,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4507,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4525,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4526,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4530,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4531,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4532,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(159,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4594,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4595,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4596,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4634,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4635,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4656,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4675,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4676,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4683,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4684,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4730,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4731,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4762,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4763,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4789,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4790,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4790,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4791,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4861,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4862,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4864,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4871,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4872,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4897,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4898,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4936,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4937,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4941,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4942,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(165,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4969,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4970,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4970,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4971,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4990,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4991,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1248992 (ipc=249.8) sim_rate=249798 (inst/sec) elapsed = 0:0:00:05 / Wed Aug 30 19:47:56 2017
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5009,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5010,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5052,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5053,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5084,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5085,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5098,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5099,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5287,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5288,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5289,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5290,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5311,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5328,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5329,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(109,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5381,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5382,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5412,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5413,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5426,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5427,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5433,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5434,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5502,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5503,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5525,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5526,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5531,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5563,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5564,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5565,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5646,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5675,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5678,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5731,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5733,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5766,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5801,0), 4 CTAs running
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(151,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5845,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5937,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5985,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1460256 (ipc=243.4) sim_rate=243376 (inst/sec) elapsed = 0:0:00:06 / Wed Aug 30 19:47:57 2017
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6064,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6117,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6168,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6170,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6173,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6184,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6231,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6261,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6452,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6456,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6467,0), 3 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(157,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6511,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6511,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6537,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6550,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6623,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6646,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6646,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6672,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6675,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6681,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6713,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6746,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6764,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6782,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6827,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6830,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6880,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6888,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6927,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6930,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6931,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6934,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6939,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6967,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7087,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7093,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7113,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7122,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7126,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7142,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7143,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7153,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7157,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7188,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7207,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7219,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7266,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7287,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7302,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7343,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7404,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7412,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7434,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7452,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7457,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7471,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7474,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7488,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7518,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7634,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7687,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8019,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8296,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z9vectorAddPKfS0_PfS1_i' finished on shader 3.
kernel_name = _Z9vectorAddPKfS0_PfS1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8297
gpu_sim_insn = 1601584
gpu_ipc =     193.0317
gpu_tot_sim_cycle = 8297
gpu_tot_sim_insn = 1601584
gpu_tot_ipc =     193.0317
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18832
gpu_stall_icnt2sh    = 11478
gpu_total_sim_rate=266930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27631
	L1I_total_cache_misses = 1030
	L1I_total_cache_miss_rate = 0.0373
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2995
	L1D_cache_core[1]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3160
	L1D_cache_core[2]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3060
	L1D_cache_core[3]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3788
	L1D_cache_core[4]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3040
	L1D_cache_core[5]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4000
	L1D_cache_core[6]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3684
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3179
	L1D_cache_core[8]: Access = 396, Miss = 396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2743
	L1D_cache_core[9]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3363
	L1D_cache_core[10]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3460
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3088
	L1D_cache_core[12]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3414
	L1D_cache_core[13]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3206
	L1D_cache_core[14]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3158
	L1D_total_cache_accesses = 6252
	L1D_total_cache_misses = 6252
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 49338
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 7820
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0614
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47926
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7340
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26601
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1030
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 
gpgpu_n_tot_thrd_icount = 1651968
gpgpu_n_tot_w_icount = 51624
gpgpu_n_stall_shd_mem = 52579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4689
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 150000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 49338
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74342	W0_Idle:22715	W0_Scoreboard:78605	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:24	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:51600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37512 {8:4689,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 637704 {136:4689,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 1973 
maxdqlatency = 0 
maxmflatency = 2822 
averagemflatency = 560 
max_icnt2mem_latency = 618 
max_icnt2sh_latency = 8296 
mrq_lat_table:2219 	162 	380 	529 	873 	1097 	1138 	1135 	181 	57 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23 	3000 	3043 	187 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2948 	854 	690 	786 	765 	260 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1735 	2389 	576 	4 	0 	0 	0 	7 	588 	965 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6        12        14        10        27        24        64        56        52        50        52        34        60        48        23        27 
dram[1]:         6         7        10        13        26        27        60        56        26        56        22        48        54        23        22        26 
dram[2]:         7         7        12        13        24        20        27        58        62        11        50        52        34        22        27        27 
dram[3]:         6         7        12         7        22        27        26        62        22        44        38        36        42        19        26        22 
dram[4]:        14         7        11        10        22        27        32        64        17        50        32        58        48        21        27        25 
dram[5]:         7         7         9        12        26        26        31        44        24        12        28        52        23        44        20        24 
maximum service time to same row:
dram[0]:       853      1666      3616      3663      3919      3893      1747      1490      1522      1731      3687      3629      3683      3834      1191       965 
dram[1]:      1810      1669      3572      3402      3951      4028      1612      1464      1756      1660      3607      3544      3744      3866      1050       976 
dram[2]:      1554      1697      3669      3669      3687      3818      1107      1584      2002      1594      3667      3619      3695      3585       987       976 
dram[3]:      1713      1748      3631      3797      3922      4147       999      1792      1800      1654      3604      3579      3653      3634      1004       979 
dram[4]:      1704      1579      3665      3541      3676      3797      1200      1769      1452      1718      3452      3732      3653      3755      1047       982 
dram[5]:      1734      1650      3672      3478      3890      3805      1016      1131      1601      1473      3497      3489      3659      3842      1076      1001 
average row accesses per activate:
dram[0]:  2.680000  3.200000  3.555556  3.200000  4.210526  7.090909 32.000000 24.000000  8.727273 12.000000 12.000000 16.000000 18.799999 15.333333  6.400000 16.000000 
dram[1]:  2.826087  4.000000  2.461539  4.000000  5.333333  5.200000 24.000000 24.000000 16.000000  9.600000 12.000000 16.000000 13.142858 15.333333  4.571429 10.666667 
dram[2]:  3.200000  2.909091  3.200000  2.909091  5.333333  4.210526 16.000000 24.000000 19.200001  8.000000  8.000000  7.384615 15.333333 15.333333  8.000000 10.666667 
dram[3]:  3.200000  3.555556  4.000000  2.909091  4.647059  5.333333 16.000000 24.000000 16.000000  9.600000 16.000000  9.600000 15.333333  9.100000  8.000000  5.333333 
dram[4]:  4.000000  2.666667  3.200000  2.461539  4.588235  6.153846 48.000000 32.000000 12.000000  6.857143 12.000000 12.000000 15.333333 15.333333 10.666667  8.000000 
dram[5]:  3.555556  3.555556  3.555556  2.909091  4.588235  5.266667 24.000000 24.000000 16.000000 12.000000 24.000000  9.600000 15.333333 11.500000  4.000000  5.333333 
average row locality = 7819/1113 = 7.025157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        72        64        64        64        64        64        64        64        64        64        64 
dram[1]:        65        64        64        64        74        72        64        64        64        64        64        64        63        64        64        64 
dram[2]:        64        64        64        64        74        74        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        73        74        64        64        64        64        64        64        64        63        64        64 
dram[4]:        64        64        64        64        72        74        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        72        73        64        64        64        64        64        64        64        64        64        64 
total reads: 6256
bank skew: 74/63 = 1.17
chip skew: 1045/1041 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        748       636       622       617       527       475       509       416       484       491       507       468       428       358       544       466
dram[1]:        680       505       577       544       420       486       404       387       501       391       411       476       361       344       360       409
dram[2]:        666       615       603       482       512       422       417       412       605       416       477       363       348       334       462       422
dram[3]:        641       653       534       562       475       403       396       445       450       476       479       396       361       363       411       429
dram[4]:        568       611       514       537       397       402       370       398       387       474       392       436       299       312       341       433
dram[5]:        589       564       471       491       359       376       361       363       441       402       395       386       288       256       330       361
maximum mf latency per bank:
dram[0]:       1194      1021       802       833       811       835      2245      1824      2052      1956      2217      1522      1575      1422       796       872
dram[1]:       1214       810       750       789       671       798      1836      1824      1702      1869      1140      1977      1017       753       989       929
dram[2]:       1148       984       750       654       983       757      1221      1762      2822       971      2003      1824      1006       684       742       902
dram[3]:       1129      1064       713       741       956       675      1338      2031      1116      2015      1616      1355      1306       837       974       941
dram[4]:        989      1101       620       726       775       675      1299      2202       941      2007      1473      2105      1184       670      1002       799
dram[5]:        994      1042       610       709       732       676      1367      1399      1502      1024      1313      1849       566       827       772       632
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10951 n_nop=7997 n_act=178 n_pre=162 n_req=1307 n_rd=2090 n_write=524 bw_util=0.4774
n_activity=8788 dram_eff=0.5949
bk0: 134a 9599i bk1: 128a 9628i bk2: 128a 9757i bk3: 128a 9447i bk4: 148a 9132i bk5: 144a 9117i bk6: 128a 8302i bk7: 128a 8375i bk8: 128a 8116i bk9: 128a 8024i bk10: 128a 7927i bk11: 128a 7976i bk12: 128a 8850i bk13: 128a 8932i bk14: 128a 10181i bk15: 128a 10194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10951 n_nop=7998 n_act=182 n_pre=166 n_req=1303 n_rd=2084 n_write=521 bw_util=0.4758
n_activity=8800 dram_eff=0.592
bk0: 130a 9577i bk1: 128a 9488i bk2: 128a 9328i bk3: 128a 9493i bk4: 148a 9359i bk5: 144a 9048i bk6: 128a 8359i bk7: 128a 8122i bk8: 128a 7995i bk9: 128a 8039i bk10: 128a 8149i bk11: 128a 7986i bk12: 126a 8812i bk13: 128a 8906i bk14: 128a 10072i bk15: 128a 10039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10951 n_nop=7967 n_act=196 n_pre=180 n_req=1304 n_rd=2088 n_write=520 bw_util=0.4763
n_activity=8640 dram_eff=0.6037
bk0: 128a 9679i bk1: 128a 9403i bk2: 128a 9784i bk3: 128a 9203i bk4: 148a 9195i bk5: 148a 8615i bk6: 128a 8170i bk7: 128a 8135i bk8: 128a 7798i bk9: 128a 8019i bk10: 128a 8190i bk11: 128a 7820i bk12: 128a 9076i bk13: 128a 8930i bk14: 128a 10131i bk15: 128a 9822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1427
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10951 n_nop=7991 n_act=186 n_pre=170 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4756
n_activity=8651 dram_eff=0.602
bk0: 128a 9665i bk1: 128a 9570i bk2: 128a 9658i bk3: 128a 9315i bk4: 146a 9260i bk5: 148a 9226i bk6: 128a 8072i bk7: 128a 8027i bk8: 128a 8051i bk9: 128a 8073i bk10: 128a 8105i bk11: 128a 7978i bk12: 128a 8896i bk13: 126a 8786i bk14: 128a 10147i bk15: 128a 9662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80092080, atomic=0 1 entries : 0x2ad225bcd0c0 :  mf: uid= 99985, sid03:w17, part=4, addr=0x80092080, load , size=128, unknown  status = IN_PARTITION_DRAM (8294), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10951 n_nop=7993 n_act=185 n_pre=169 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4756
n_activity=8854 dram_eff=0.5882
bk0: 128a 9806i bk1: 128a 9516i bk2: 128a 9667i bk3: 128a 9351i bk4: 144a 9206i bk5: 148a 9217i bk6: 128a 8182i bk7: 128a 8099i bk8: 128a 8070i bk9: 128a 7804i bk10: 128a 7977i bk11: 128a 7950i bk12: 128a 8963i bk13: 128a 9036i bk14: 128a 10230i bk15: 128a 9914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9005
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10951 n_nop=7993 n_act=186 n_pre=170 n_req=1301 n_rd=2082 n_write=520 bw_util=0.4752
n_activity=8702 dram_eff=0.598
bk0: 128a 9691i bk1: 128a 9684i bk2: 128a 9642i bk3: 128a 9269i bk4: 144a 9231i bk5: 146a 8963i bk6: 128a 8173i bk7: 128a 8224i bk8: 128a 8064i bk9: 128a 7995i bk10: 128a 8067i bk11: 128a 7990i bk12: 128a 9029i bk13: 128a 9010i bk14: 128a 10066i bk15: 128a 9831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 567, Miss = 525, Miss_rate = 0.926, Pending_hits = 9, Reservation_fails = 1575
L2_cache_bank[1]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1436
L2_cache_bank[2]: Access = 536, Miss = 522, Miss_rate = 0.974, Pending_hits = 3, Reservation_fails = 692
L2_cache_bank[3]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
L2_cache_bank[4]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1755
L2_cache_bank[5]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 961
L2_cache_bank[6]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1284
L2_cache_bank[7]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1034
L2_cache_bank[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1173
L2_cache_bank[9]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1246
L2_cache_bank[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
L2_cache_bank[11]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
L2_total_cache_accesses = 6312
L2_total_cache_misses = 6256
L2_total_cache_miss_rate = 0.9911
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 13113
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2987
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 326
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.251

icnt_total_pkts_mem_to_simt=25278
icnt_total_pkts_simt_to_mem=12562
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.3743
	minimum = 6
	maximum = 463
Network latency average = 20.1825
	minimum = 6
	maximum = 452
Slowest packet = 2977
Flit latency average = 15.0788
	minimum = 6
	maximum = 452
Slowest flit = 13070
Fragmentation average = 0.246911
	minimum = 0
	maximum = 228
Injected packet rate average = 0.0563524
	minimum = 0.0467639 (at node 0)
	maximum = 0.068338 (at node 15)
Accepted packet rate average = 0.0563524
	minimum = 0.0467639 (at node 0)
	maximum = 0.068338 (at node 15)
Injected flit rate average = 0.168914
	minimum = 0.0930457 (at node 0)
	maximum = 0.274437 (at node 15)
Accepted flit rate average= 0.168914
	minimum = 0.125347 (at node 16)
	maximum = 0.233578 (at node 3)
Injected packet length average = 2.99747
Accepted packet length average = 2.99747
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3743 (1 samples)
	minimum = 6 (1 samples)
	maximum = 463 (1 samples)
Network latency average = 20.1825 (1 samples)
	minimum = 6 (1 samples)
	maximum = 452 (1 samples)
Flit latency average = 15.0788 (1 samples)
	minimum = 6 (1 samples)
	maximum = 452 (1 samples)
Fragmentation average = 0.246911 (1 samples)
	minimum = 0 (1 samples)
	maximum = 228 (1 samples)
Injected packet rate average = 0.0563524 (1 samples)
	minimum = 0.0467639 (1 samples)
	maximum = 0.068338 (1 samples)
Accepted packet rate average = 0.0563524 (1 samples)
	minimum = 0.0467639 (1 samples)
	maximum = 0.068338 (1 samples)
Injected flit rate average = 0.168914 (1 samples)
	minimum = 0.0930457 (1 samples)
	maximum = 0.274437 (1 samples)
Accepted flit rate average = 0.168914 (1 samples)
	minimum = 0.125347 (1 samples)
	maximum = 0.233578 (1 samples)
Injected packet size average = 2.99747 (1 samples)
Accepted packet size average = 2.99747 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 266930 (inst/sec)
gpgpu_simulation_rate = 1382 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
