
processor_v2.elf:     file format elf32-littlenios2
processor_v2.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010230

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00002d14 memsz 0x00002d14 flags r-x
    LOAD off    0x00003d34 vaddr 0x00012d34 paddr 0x000173b4 align 2**12
         filesz 0x00004680 memsz 0x00004680 flags rw-
    LOAD off    0x00008a34 vaddr 0x0001ba34 paddr 0x0001ba34 align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002ad4  00010230  00010230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000030  00012d04  00012d04  00003d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00004680  00012d34  000173b4  00003d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  0001ba34  0001ba34  00008a34  2**2
                  ALLOC, SMALL_DATA
  6 .memory       00000000  0001bb54  0001bb54  000083b4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000083b4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000618  00000000  00000000  000083d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007d3f  00000000  00000000  000089f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ca4  00000000  00000000  0001072f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002ce4  00000000  00000000  000133d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000c00  00000000  00000000  000160b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001dd5  00000000  00000000  00016cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000cd1  00000000  00000000  00018a8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  00019760  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001d8  00000000  00000000  00019770  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001b4f6  2**0
                  CONTENTS, READONLY
 18 .cpu          00000009  00000000  00000000  0001b4f9  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001b502  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001b503  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  0001b504  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  0001b50d  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  0001b516  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000009  00000000  00000000  0001b51f  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000032  00000000  00000000  0001b528  2**0
                  CONTENTS, READONLY
 26 .jdi          00004caf  00000000  00000000  0001b55a  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     0003f3a2  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010230 l    d  .text	00000000 .text
00012d04 l    d  .rodata	00000000 .rodata
00012d34 l    d  .rwdata	00000000 .rwdata
0001ba34 l    d  .bss	00000000 .bss
0001bb54 l    d  .memory	00000000 .memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../processor_v2_bsp//obj/HAL/src/crt0.o
00010268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 graphic_top.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_load.c
000107ec l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00010954 l     F .text	00000034 alt_dev_reg
00015d5c l     O .rwdata	00001060 jtag_uart
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00010c48 l     F .text	0000020c altera_avalon_jtag_uart_irq
00010e54 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00011688 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
000118a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000119dc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00011a08 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00011e68 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00011fc8 l     F .text	0000003c alt_get_errno
00012004 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00016f64 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0001ba4c g     O .bss	00000004 alt_instruction_exception_handler
000108d8 g     F .text	0000007c alt_main
0001ba54 g     O .bss	00000100 alt_irq
000173b4 g       *ABS*	00000000 __flash_rwdata_start
00012474 g     F .text	00000024 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000000c __reset
00010020 g       *ABS*	00000000 __flash_exceptions_start
0001ba50 g     O .bss	00000004 errno
0001ba38 g     O .bss	00000004 alt_argv
0001f388 g       *ABS*	00000000 _gp
00016de4 g     O .rwdata	00000180 alt_fd_list
00012498 g     F .text	00000090 alt_find_dev
00012858 g     F .text	00000148 memcpy
00011f4c g     F .text	0000007c alt_io_redirect
00012d04 g       *ABS*	00000000 __DTOR_END__
000126f4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0001104c g     F .text	0000021c altera_avalon_jtag_uart_read
00010708 g     F .text	00000064 .hidden __udivsi3
00012d34 g     O .rwdata	00003000 image
00017398 g     O .rwdata	00000004 alt_max_fd
0001026c g     F .text	00000084 cursor_draw
000173ac g     O .rwdata	00000004 _global_impure_ptr
0001bb54 g       *ABS*	00000000 __bss_end
00011d78 g     F .text	000000f0 alt_iic_isr_register
0001236c g     F .text	00000108 alt_tick
00011d2c g     F .text	0000004c alt_ic_irq_enabled
000122d0 g     F .text	0000009c alt_alarm_stop
0001ba40 g     O .bss	00000004 alt_irq_active
000100fc g     F .exceptions	000000d4 alt_irq_handler
00016dbc g     O .rwdata	00000028 alt_dev_null
000119bc g     F .text	00000020 alt_dcache_flush_all
000173b4 g       *ABS*	00000000 __ram_rwdata_end
00017390 g     O .rwdata	00000008 alt_dev_list
00012d34 g       *ABS*	00000000 __ram_rodata_end
0001076c g     F .text	00000058 .hidden __umodsi3
0001bb54 g       *ABS*	00000000 end
00010b88 g     F .text	000000c0 altera_avalon_jtag_uart_init
000101d0 g     F .exceptions	00000060 alt_instruction_exception_entry
00012d04 g       *ABS*	00000000 __CTOR_LIST__
0001c000 g       *ABS*	00000000 __alt_stack_pointer
00011700 g     F .text	0000007c alt_avalon_timer_sc_init
00011268 g     F .text	00000224 altera_avalon_jtag_uart_write
00012b50 g     F .text	00000180 __call_exitprocs
00010230 g     F .text	0000003c _start
0001ba44 g     O .bss	00000004 _alt_tick_rate
0001148c g     F .text	000001fc alt_avalon_spi_command
0001ba48 g     O .bss	00000004 _alt_nticks
000109c0 g     F .text	00000064 alt_sys_init
00012a38 g     F .text	00000118 __register_exitproc
00010ef4 g     F .text	00000068 altera_avalon_jtag_uart_close
000107c4 g     F .text	00000028 .hidden __mulsi3
00012d34 g       *ABS*	00000000 __ram_rwdata_start
00012d04 g       *ABS*	00000000 __ram_rodata_start
00010a24 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00012630 g     F .text	000000c4 alt_get_fd
000102f0 g     F .text	00000078 cursor_get_pos
000127dc g     F .text	0000007c memcmp
00010ae4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0001bb54 g       *ABS*	00000000 __alt_stack_base
00010b34 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00012528 g     F .text	00000108 alt_find_file
00011a44 g     F .text	000000a4 alt_dev_llist_insert
0001ba34 g       *ABS*	00000000 __bss_start
000103d4 g     F .text	0000023c main
0001ba3c g     O .bss	00000004 alt_envp
00010a84 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0001739c g     O .rwdata	00000004 alt_errno
00015d34 g     O .rwdata	00000026 initdata
00010610 g     F .text	00000084 .hidden __divsi3
00012d04 g       *ABS*	00000000 __CTOR_END__
00012d04 g       *ABS*	00000000 __flash_rodata_start
00012d04 g       *ABS*	00000000 __DTOR_LIST__
00010988 g     F .text	00000038 alt_irq_init
0001224c g     F .text	00000084 alt_release_fd
00012790 g     F .text	00000014 atexit
000173b0 g     O .rwdata	00000004 _impure_ptr
0001ba34 g     O .bss	00000004 alt_argc
00011b48 g     F .text	00000060 _do_dtors
00010020 g       .exceptions	00000000 alt_irq_entry
00017388 g     O .rwdata	00000008 alt_fs_list
00010020 g       *ABS*	00000000 __ram_exceptions_start
00011bc8 g     F .text	00000050 alt_ic_isr_register
000173b4 g       *ABS*	00000000 _edata
0001bb54 g       *ABS*	00000000 _end
00010230 g       *ABS*	00000000 __ram_exceptions_end
00010f5c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00011ca0 g     F .text	0000008c alt_ic_irq_disable
00010000 g       *ABS*	00000000 __alt_mem_memory
000127a4 g     F .text	00000038 exit
00010694 g     F .text	00000074 .hidden __modsi3
0001c000 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
00012cd0 g     F .text	00000034 _exit
0001177c g     F .text	0000012c alt_alarm_start
000129a0 g     F .text	00000098 strlen
000120f0 g     F .text	0000015c open
00011ba8 g     F .text	00000020 alt_icache_flush_all
000173a0 g     O .rwdata	00000004 alt_priority_mask
00011c18 g     F .text	00000088 alt_ic_irq_enable
00010368 g     F .text	0000006c clear_screen
000173a4 g     O .rwdata	00000008 alt_alarm_list
00011ae8 g     F .text	00000060 _do_ctors
000118e4 g     F .text	000000d8 close
00010854 g     F .text	00000084 alt_load



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08408c14 	ori	at,at,560
    jmp r1
   10008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100fc0 	call	100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000706 	br	100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   1008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   10094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   10098:	00101d00 	call	101d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   1009c:	1000021e 	bne	r2,zero,100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100f8:	ef80083a 	eret

000100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100fc:	defff904 	addi	sp,sp,-28
   10100:	dfc00615 	stw	ra,24(sp)
   10104:	df000515 	stw	fp,20(sp)
   10108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   1010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   10110:	0005313a 	rdctl	r2,ipending
   10114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   10118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   1011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   10120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   10124:	00800044 	movi	r2,1
   10128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1012c:	e0fffb17 	ldw	r3,-20(fp)
   10130:	e0bffc17 	ldw	r2,-16(fp)
   10134:	1884703a 	and	r2,r3,r2
   10138:	10001426 	beq	r2,zero,1018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   1013c:	008000b4 	movhi	r2,2
   10140:	10ae9504 	addi	r2,r2,-17836
   10144:	e0fffd17 	ldw	r3,-12(fp)
   10148:	180690fa 	slli	r3,r3,3
   1014c:	10c5883a 	add	r2,r2,r3
   10150:	10c00017 	ldw	r3,0(r2)
   10154:	008000b4 	movhi	r2,2
   10158:	10ae9504 	addi	r2,r2,-17836
   1015c:	e13ffd17 	ldw	r4,-12(fp)
   10160:	200890fa 	slli	r4,r4,3
   10164:	1105883a 	add	r2,r2,r4
   10168:	10800104 	addi	r2,r2,4
   1016c:	10800017 	ldw	r2,0(r2)
   10170:	1009883a 	mov	r4,r2
   10174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   10178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   1017c:	0005313a 	rdctl	r2,ipending
   10180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   10184:	e0bfff17 	ldw	r2,-4(fp)
   10188:	00000706 	br	101a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   1018c:	e0bffc17 	ldw	r2,-16(fp)
   10190:	1085883a 	add	r2,r2,r2
   10194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   10198:	e0bffd17 	ldw	r2,-12(fp)
   1019c:	10800044 	addi	r2,r2,1
   101a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   101a4:	003fe106 	br	1012c <_gp+0xffff0da4>

    active = alt_irq_pending ();
   101a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   101ac:	e0bffb17 	ldw	r2,-20(fp)
   101b0:	103fdb1e 	bne	r2,zero,10120 <_gp+0xffff0d98>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   101b4:	0001883a 	nop
}
   101b8:	0001883a 	nop
   101bc:	e037883a 	mov	sp,fp
   101c0:	dfc00117 	ldw	ra,4(sp)
   101c4:	df000017 	ldw	fp,0(sp)
   101c8:	dec00204 	addi	sp,sp,8
   101cc:	f800283a 	ret

000101d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   101d0:	defffb04 	addi	sp,sp,-20
   101d4:	dfc00415 	stw	ra,16(sp)
   101d8:	df000315 	stw	fp,12(sp)
   101dc:	df000304 	addi	fp,sp,12
   101e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
   101e4:	00bfffc4 	movi	r2,-1
   101e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
   101ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   101f0:	d0b1b117 	ldw	r2,-14652(gp)
   101f4:	10000726 	beq	r2,zero,10214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   101f8:	d0b1b117 	ldw	r2,-14652(gp)
   101fc:	e0fffd17 	ldw	r3,-12(fp)
   10200:	e1bffe17 	ldw	r6,-8(fp)
   10204:	e17fff17 	ldw	r5,-4(fp)
   10208:	1809883a 	mov	r4,r3
   1020c:	103ee83a 	callr	r2
   10210:	00000206 	br	1021c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   10214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   10218:	0005883a 	mov	r2,zero
}
   1021c:	e037883a 	mov	sp,fp
   10220:	dfc00117 	ldw	ra,4(sp)
   10224:	df000017 	ldw	fp,0(sp)
   10228:	dec00204 	addi	sp,sp,8
   1022c:	f800283a 	ret

Disassembly of section .text:

00010230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10230:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
   10234:	def00014 	ori	sp,sp,49152
    movhi gp, %hi(_gp)
   10238:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   1023c:	d6bce214 	ori	gp,gp,62344
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10240:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10244:	10ae8d14 	ori	r2,r2,47668

    movhi r3, %hi(__bss_end)
   10248:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   1024c:	18eed514 	ori	r3,r3,47956

    beq r2, r3, 1f
   10250:	10c00326 	beq	r2,r3,10260 <_start+0x30>

0:
    stw zero, (r2)
   10254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   1025c:	10fffd36 	bltu	r2,r3,10254 <_gp+0xffff0ecc>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   10260:	00108540 	call	10854 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10264:	00108d80 	call	108d8 <alt_main>

00010268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10268:	003fff06 	br	10268 <_gp+0xffff0ee0>

0001026c <cursor_draw>:
    unsigned char clear_data[CLEAR_SIZE];
};//struct cursor

//clear location of cursor and redraw
void cursor_draw(struct cursor *self)
{
   1026c:	defffa04 	addi	sp,sp,-24
   10270:	dfc00515 	stw	ra,20(sp)
   10274:	df000415 	stw	fp,16(sp)
   10278:	df000404 	addi	fp,sp,16
   1027c:	e13fff15 	stw	r4,-4(fp)
    alt_avalon_spi_command(SPI_0_BASE, 0, CLEAR_SIZE, self->clear_data, 0, NULL, 0);
   10280:	e0bfff17 	ldw	r2,-4(fp)
   10284:	10800644 	addi	r2,r2,25
   10288:	d8000215 	stw	zero,8(sp)
   1028c:	d8000115 	stw	zero,4(sp)
   10290:	d8000015 	stw	zero,0(sp)
   10294:	100f883a 	mov	r7,r2
   10298:	01800144 	movi	r6,5
   1029c:	000b883a 	mov	r5,zero
   102a0:	010000b4 	movhi	r4,2
   102a4:	21040004 	addi	r4,r4,4096
   102a8:	001148c0 	call	1148c <alt_avalon_spi_command>
    alt_avalon_spi_command(SPI_0_BASE, 0, DRAW_SIZE, self->draw_data,0, NULL, 0);
   102ac:	e0bfff17 	ldw	r2,-4(fp)
   102b0:	10800384 	addi	r2,r2,14
   102b4:	d8000215 	stw	zero,8(sp)
   102b8:	d8000115 	stw	zero,4(sp)
   102bc:	d8000015 	stw	zero,0(sp)
   102c0:	100f883a 	mov	r7,r2
   102c4:	018002c4 	movi	r6,11
   102c8:	000b883a 	mov	r5,zero
   102cc:	010000b4 	movhi	r4,2
   102d0:	21040004 	addi	r4,r4,4096
   102d4:	001148c0 	call	1148c <alt_avalon_spi_command>
};//void cursor_draw(struct cursor *self)
   102d8:	0001883a 	nop
   102dc:	e037883a 	mov	sp,fp
   102e0:	dfc00117 	ldw	ra,4(sp)
   102e4:	df000017 	ldw	fp,0(sp)
   102e8:	dec00204 	addi	sp,sp,8
   102ec:	f800283a 	ret

000102f0 <cursor_get_pos>:

/*  Retrieve ADC value stored on the PIO_BASE, convert it to screen
    dimensions and store in the cursor struct
*/
void cursor_get_pos(struct cursor *self, int *pi_base)
{
   102f0:	defffa04 	addi	sp,sp,-24
   102f4:	dfc00515 	stw	ra,20(sp)
   102f8:	df000415 	stw	fp,16(sp)
   102fc:	df000404 	addi	fp,sp,16
   10300:	e13ffe15 	stw	r4,-8(fp)
   10304:	e17fff15 	stw	r5,-4(fp)
    unsigned int adc_val    = *pi_base;
   10308:	e0bfff17 	ldw	r2,-4(fp)
   1030c:	10800017 	ldw	r2,0(r2)
   10310:	e0bffc15 	stw	r2,-16(fp)
    char adc_conv  = (adc_val >> 12)/ADC_CONV_COEFF; 
   10314:	e0bffc17 	ldw	r2,-16(fp)
   10318:	1004d33a 	srli	r2,r2,12
   1031c:	01407d04 	movi	r5,500
   10320:	1009883a 	mov	r4,r2
   10324:	00107080 	call	10708 <__udivsi3>
   10328:	e0bffd05 	stb	r2,-12(fp)
    if(adc_val && ADC_CHANNEL_MASK)
   1032c:	e0bffc17 	ldw	r2,-16(fp)
   10330:	10000426 	beq	r2,zero,10344 <cursor_get_pos+0x54>
    {
        self->x_pos = 0x20;
   10334:	e0bffe17 	ldw	r2,-8(fp)
   10338:	00c00804 	movi	r3,32
   1033c:	10c00015 	stw	r3,0(r2)
    }
    else
    {
        self->y_pos = 0x20;
    }
    return;    
   10340:	00000406 	br	10354 <cursor_get_pos+0x64>
    {
        self->x_pos = 0x20;
    }
    else
    {
        self->y_pos = 0x20;
   10344:	e0bffe17 	ldw	r2,-8(fp)
   10348:	00c00804 	movi	r3,32
   1034c:	10c00115 	stw	r3,4(r2)
    }
    return;    
   10350:	0001883a 	nop
} //void cursor_get_pos(struct cursor *self, int *pi_base)
   10354:	e037883a 	mov	sp,fp
   10358:	dfc00117 	ldw	ra,4(sp)
   1035c:	df000017 	ldw	fp,0(sp)
   10360:	dec00204 	addi	sp,sp,8
   10364:	f800283a 	ret

00010368 <clear_screen>:
#endif /* __GRAPHIC_TOP_H__ */

/* Non cursor functions*/
void clear_screen()
{
   10368:	defff904 	addi	sp,sp,-28
   1036c:	dfc00615 	stw	ra,24(sp)
   10370:	df000515 	stw	fp,20(sp)
   10374:	df000504 	addi	fp,sp,20
    unsigned char clear_data[CLEAR_SIZE] = {CLEAR_COM, 0x00, 0x00, WIDTH, HEIGHT};
   10378:	00800184 	movi	r2,6
   1037c:	e0bffe05 	stb	r2,-8(fp)
   10380:	e03ffe45 	stb	zero,-7(fp)
   10384:	e03ffe85 	stb	zero,-6(fp)
   10388:	00801804 	movi	r2,96
   1038c:	e0bffec5 	stb	r2,-5(fp)
   10390:	00801004 	movi	r2,64
   10394:	e0bfff05 	stb	r2,-4(fp)
    alt_avalon_spi_command(SPI_0_BASE, 0, CLEAR_SIZE, clear_data, 0, NULL , 0);
   10398:	d8000215 	stw	zero,8(sp)
   1039c:	d8000115 	stw	zero,4(sp)
   103a0:	d8000015 	stw	zero,0(sp)
   103a4:	e1fffe04 	addi	r7,fp,-8
   103a8:	01800144 	movi	r6,5
   103ac:	000b883a 	mov	r5,zero
   103b0:	010000b4 	movhi	r4,2
   103b4:	21040004 	addi	r4,r4,4096
   103b8:	001148c0 	call	1148c <alt_avalon_spi_command>
} 
   103bc:	0001883a 	nop
   103c0:	e037883a 	mov	sp,fp
   103c4:	dfc00117 	ldw	ra,4(sp)
   103c8:	df000017 	ldw	fp,0(sp)
   103cc:	dec00204 	addi	sp,sp,8
   103d0:	f800283a 	ret

000103d4 <main>:
// macros to set/clear rgb_dcn pin connected to bit 0 of gpio processor output
#define SET_DCN (*(int*)PIO_BASE) = 1
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
   103d4:	defff104 	addi	sp,sp,-60
   103d8:	dfc00e15 	stw	ra,56(sp)
   103dc:	df000d15 	stw	fp,52(sp)
   103e0:	df000d04 	addi	fp,sp,52
	//initialize cursor object
	struct cursor sCursor = {
   103e4:	e03ff815 	stw	zero,-32(fp)
   103e8:	e03ff915 	stw	zero,-28(fp)
   103ec:	00800144 	movi	r2,5
   103f0:	e0bffa15 	stw	r2,-24(fp)
   103f4:	00bfffc4 	movi	r2,-1
   103f8:	e0bffb05 	stb	r2,-20(fp)
   103fc:	e03ffb45 	stb	zero,-19(fp)
   10400:	00800884 	movi	r2,34
   10404:	e0bffb85 	stb	r2,-18(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
   10408:	e0bff817 	ldw	r2,-32(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1040c:	e0bffbc5 	stb	r2,-17(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
   10410:	e0bff917 	ldw	r2,-28(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10414:	e0bffc05 	stb	r2,-16(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
   10418:	e0bff817 	ldw	r2,-32(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1041c:	1007883a 	mov	r3,r2
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
   10420:	e0bffa17 	ldw	r2,-24(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10424:	1885883a 	add	r2,r3,r2
   10428:	e0bffc45 	stb	r2,-15(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
   1042c:	e0bff917 	ldw	r2,-28(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10430:	1007883a 	mov	r3,r2
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
   10434:	e0bffa17 	ldw	r2,-24(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10438:	1885883a 	add	r2,r3,r2
   1043c:	e0bffc85 	stb	r2,-14(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
   10440:	e0bffb03 	ldbu	r2,-20(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10444:	e0bffcc5 	stb	r2,-13(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
   10448:	e0bffb03 	ldbu	r2,-20(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1044c:	e0bffd05 	stb	r2,-12(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
   10450:	e0bffb03 	ldbu	r2,-20(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10454:	e0bffd45 	stb	r2,-11(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
   10458:	e0bffb43 	ldbu	r2,-19(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1045c:	e0bffd85 	stb	r2,-10(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
   10460:	e0bffb43 	ldbu	r2,-19(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10464:	e0bffdc5 	stb	r2,-9(fp)
		0,0,5,
		0xff, //f colour
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
   10468:	e0bffb43 	ldbu	r2,-19(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1046c:	e0bffe05 	stb	r2,-8(fp)
   10470:	00800184 	movi	r2,6
   10474:	e0bffe45 	stb	r2,-7(fp)
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
		//clear
		{CLEAR_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size},//clear
   10478:	e0bff817 	ldw	r2,-32(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1047c:	e0bffe85 	stb	r2,-6(fp)
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
		//clear
		{CLEAR_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size},//clear
   10480:	e0bff917 	ldw	r2,-28(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10484:	e0bffec5 	stb	r2,-5(fp)
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
		//clear
		{CLEAR_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size},//clear
   10488:	e0bff817 	ldw	r2,-32(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   1048c:	1007883a 	mov	r3,r2
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
		//clear
		{CLEAR_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size},//clear
   10490:	e0bffa17 	ldw	r2,-24(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   10494:	1885883a 	add	r2,r3,r2
   10498:	e0bfff05 	stb	r2,-4(fp)
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
		//clear
		{CLEAR_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size},//clear
   1049c:	e0bff917 	ldw	r2,-28(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   104a0:	1007883a 	mov	r3,r2
		0x00, //l colour
		//draw
		{DRAW_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size,
		sCursor.f_colour, sCursor.f_colour, sCursor.f_colour, sCursor.l_colour,  sCursor.l_colour, sCursor.l_colour}, 
		//clear
		{CLEAR_COM, sCursor.x_pos, sCursor.y_pos, sCursor.x_pos + sCursor.size, sCursor.y_pos+sCursor.size},//clear
   104a4:	e0bffa17 	ldw	r2,-24(fp)
#define CLEAR_DCN (*(int*)PIO_BASE)= 0

int main()
{
	//initialize cursor object
	struct cursor sCursor = {
   104a8:	1885883a 	add	r2,r3,r2
   104ac:	e0bfff45 	stb	r2,-3(fp)

	int x, y ; // array indices used to access pixel data in image arra
	unsigned char data;  // temporary storage of byte to be sent to display

	// send controller initialization sequence
	CLEAR_DCN;
   104b0:	008000b4 	movhi	r2,2
   104b4:	10841004 	addi	r2,r2,4160
   104b8:	10000015 	stw	zero,0(r2)
	alt_avalon_spi_command(SPI_0_BASE, 0, INITDATA_SIZE, initdata, 0, NULL, 0) ;
   104bc:	d8000215 	stw	zero,8(sp)
   104c0:	d8000115 	stw	zero,4(sp)
   104c4:	d8000015 	stw	zero,0(sp)
   104c8:	01c00074 	movhi	r7,1
   104cc:	39d74d04 	addi	r7,r7,23860
   104d0:	01800984 	movi	r6,38
   104d4:	000b883a 	mov	r5,zero
   104d8:	010000b4 	movhi	r4,2
   104dc:	21040004 	addi	r4,r4,4096
   104e0:	001148c0 	call	1148c <alt_avalon_spi_command>

  // fill framebuffer - note array starts from top left going across rows,
  // but must fill buffer from top left, going down columns.
	SET_DCN;
   104e4:	008000b4 	movhi	r2,2
   104e8:	10841004 	addi	r2,r2,4160
   104ec:	00c00044 	movi	r3,1
   104f0:	10c00015 	stw	r3,0(r2)
     for ( x=0 ; x < IMAGE_WIDTH ; x++ ) {
   104f4:	e03ff615 	stw	zero,-40(fp)
   104f8:	00003306 	br	105c8 <main+0x1f4>
         for ( y=0 ; y < IMAGE_HEIGHT ; y++ ) {
   104fc:	e03ff715 	stw	zero,-36(fp)
   10500:	00002b06 	br	105b0 <main+0x1dc>
       	  // send 16 bits representing the pixel colour: RRRRRGGG_GGGBBBBB
       	  alt_avalon_spi_command(SPI_0_BASE, 0, 1, &image[(y*IMAGE_WIDTH+x)*BYTES_PER_PIXEL], 0, NULL, 0 ) ;
   10504:	01401804 	movi	r5,96
   10508:	e13ff717 	ldw	r4,-36(fp)
   1050c:	00107c40 	call	107c4 <__mulsi3>
   10510:	1007883a 	mov	r3,r2
   10514:	e0bff617 	ldw	r2,-40(fp)
   10518:	1885883a 	add	r2,r3,r2
   1051c:	1085883a 	add	r2,r2,r2
   10520:	1007883a 	mov	r3,r2
   10524:	00800074 	movhi	r2,1
   10528:	108b4d04 	addi	r2,r2,11572
   1052c:	1885883a 	add	r2,r3,r2
   10530:	d8000215 	stw	zero,8(sp)
   10534:	d8000115 	stw	zero,4(sp)
   10538:	d8000015 	stw	zero,0(sp)
   1053c:	100f883a 	mov	r7,r2
   10540:	01800044 	movi	r6,1
   10544:	000b883a 	mov	r5,zero
   10548:	010000b4 	movhi	r4,2
   1054c:	21040004 	addi	r4,r4,4096
   10550:	001148c0 	call	1148c <alt_avalon_spi_command>
       	  alt_avalon_spi_command(SPI_0_BASE, 0, 1, &image[(y*IMAGE_WIDTH+x)*BYTES_PER_PIXEL+1], 0, NULL, 0) ;
   10554:	01401804 	movi	r5,96
   10558:	e13ff717 	ldw	r4,-36(fp)
   1055c:	00107c40 	call	107c4 <__mulsi3>
   10560:	1007883a 	mov	r3,r2
   10564:	e0bff617 	ldw	r2,-40(fp)
   10568:	1885883a 	add	r2,r3,r2
   1056c:	1085883a 	add	r2,r2,r2
   10570:	10c00044 	addi	r3,r2,1
   10574:	00800074 	movhi	r2,1
   10578:	108b4d04 	addi	r2,r2,11572
   1057c:	1885883a 	add	r2,r3,r2
   10580:	d8000215 	stw	zero,8(sp)
   10584:	d8000115 	stw	zero,4(sp)
   10588:	d8000015 	stw	zero,0(sp)
   1058c:	100f883a 	mov	r7,r2
   10590:	01800044 	movi	r6,1
   10594:	000b883a 	mov	r5,zero
   10598:	010000b4 	movhi	r4,2
   1059c:	21040004 	addi	r4,r4,4096
   105a0:	001148c0 	call	1148c <alt_avalon_spi_command>

  // fill framebuffer - note array starts from top left going across rows,
  // but must fill buffer from top left, going down columns.
	SET_DCN;
     for ( x=0 ; x < IMAGE_WIDTH ; x++ ) {
         for ( y=0 ; y < IMAGE_HEIGHT ; y++ ) {
   105a4:	e0bff717 	ldw	r2,-36(fp)
   105a8:	10800044 	addi	r2,r2,1
   105ac:	e0bff715 	stw	r2,-36(fp)
   105b0:	e0bff717 	ldw	r2,-36(fp)
   105b4:	10801010 	cmplti	r2,r2,64
   105b8:	103fd21e 	bne	r2,zero,10504 <_gp+0xffff117c>
	alt_avalon_spi_command(SPI_0_BASE, 0, INITDATA_SIZE, initdata, 0, NULL, 0) ;

  // fill framebuffer - note array starts from top left going across rows,
  // but must fill buffer from top left, going down columns.
	SET_DCN;
     for ( x=0 ; x < IMAGE_WIDTH ; x++ ) {
   105bc:	e0bff617 	ldw	r2,-40(fp)
   105c0:	10800044 	addi	r2,r2,1
   105c4:	e0bff615 	stw	r2,-40(fp)
   105c8:	e0bff617 	ldw	r2,-40(fp)
   105cc:	10801810 	cmplti	r2,r2,96
   105d0:	103fca1e 	bne	r2,zero,104fc <_gp+0xffff1174>
       	  alt_avalon_spi_command(SPI_0_BASE, 0, 1, &image[(y*IMAGE_WIDTH+x)*BYTES_PER_PIXEL+1], 0, NULL, 0) ;
          }

   	}
	//main loop
    CLEAR_DCN;
   105d4:	008000b4 	movhi	r2,2
   105d8:	10841004 	addi	r2,r2,4160
   105dc:	10000015 	stw	zero,0(r2)
	while(1)
	{
		cursor_get_pos( &sCursor, *(int*)PIO_BASE);
   105e0:	008000b4 	movhi	r2,2
   105e4:	10841004 	addi	r2,r2,4160
   105e8:	10800017 	ldw	r2,0(r2)
   105ec:	1007883a 	mov	r3,r2
   105f0:	e0bff804 	addi	r2,fp,-32
   105f4:	180b883a 	mov	r5,r3
   105f8:	1009883a 	mov	r4,r2
   105fc:	00102f00 	call	102f0 <cursor_get_pos>

		cursor_draw(&sCursor);
   10600:	e0bff804 	addi	r2,fp,-32
   10604:	1009883a 	mov	r4,r2
   10608:	001026c0 	call	1026c <cursor_draw>
	}
   1060c:	003ff406 	br	105e0 <_gp+0xffff1258>

00010610 <__divsi3>:
   10610:	20001b16 	blt	r4,zero,10680 <__divsi3+0x70>
   10614:	000f883a 	mov	r7,zero
   10618:	28001616 	blt	r5,zero,10674 <__divsi3+0x64>
   1061c:	200d883a 	mov	r6,r4
   10620:	29001a2e 	bgeu	r5,r4,1068c <__divsi3+0x7c>
   10624:	00800804 	movi	r2,32
   10628:	00c00044 	movi	r3,1
   1062c:	00000106 	br	10634 <__divsi3+0x24>
   10630:	10000d26 	beq	r2,zero,10668 <__divsi3+0x58>
   10634:	294b883a 	add	r5,r5,r5
   10638:	10bfffc4 	addi	r2,r2,-1
   1063c:	18c7883a 	add	r3,r3,r3
   10640:	293ffb36 	bltu	r5,r4,10630 <_gp+0xffff12a8>
   10644:	0005883a 	mov	r2,zero
   10648:	18000726 	beq	r3,zero,10668 <__divsi3+0x58>
   1064c:	0005883a 	mov	r2,zero
   10650:	31400236 	bltu	r6,r5,1065c <__divsi3+0x4c>
   10654:	314dc83a 	sub	r6,r6,r5
   10658:	10c4b03a 	or	r2,r2,r3
   1065c:	1806d07a 	srli	r3,r3,1
   10660:	280ad07a 	srli	r5,r5,1
   10664:	183ffa1e 	bne	r3,zero,10650 <_gp+0xffff12c8>
   10668:	38000126 	beq	r7,zero,10670 <__divsi3+0x60>
   1066c:	0085c83a 	sub	r2,zero,r2
   10670:	f800283a 	ret
   10674:	014bc83a 	sub	r5,zero,r5
   10678:	39c0005c 	xori	r7,r7,1
   1067c:	003fe706 	br	1061c <_gp+0xffff1294>
   10680:	0109c83a 	sub	r4,zero,r4
   10684:	01c00044 	movi	r7,1
   10688:	003fe306 	br	10618 <_gp+0xffff1290>
   1068c:	00c00044 	movi	r3,1
   10690:	003fee06 	br	1064c <_gp+0xffff12c4>

00010694 <__modsi3>:
   10694:	20001716 	blt	r4,zero,106f4 <__modsi3+0x60>
   10698:	000f883a 	mov	r7,zero
   1069c:	2005883a 	mov	r2,r4
   106a0:	28001216 	blt	r5,zero,106ec <__modsi3+0x58>
   106a4:	2900162e 	bgeu	r5,r4,10700 <__modsi3+0x6c>
   106a8:	01800804 	movi	r6,32
   106ac:	00c00044 	movi	r3,1
   106b0:	00000106 	br	106b8 <__modsi3+0x24>
   106b4:	30000a26 	beq	r6,zero,106e0 <__modsi3+0x4c>
   106b8:	294b883a 	add	r5,r5,r5
   106bc:	31bfffc4 	addi	r6,r6,-1
   106c0:	18c7883a 	add	r3,r3,r3
   106c4:	293ffb36 	bltu	r5,r4,106b4 <_gp+0xffff132c>
   106c8:	18000526 	beq	r3,zero,106e0 <__modsi3+0x4c>
   106cc:	1806d07a 	srli	r3,r3,1
   106d0:	11400136 	bltu	r2,r5,106d8 <__modsi3+0x44>
   106d4:	1145c83a 	sub	r2,r2,r5
   106d8:	280ad07a 	srli	r5,r5,1
   106dc:	183ffb1e 	bne	r3,zero,106cc <_gp+0xffff1344>
   106e0:	38000126 	beq	r7,zero,106e8 <__modsi3+0x54>
   106e4:	0085c83a 	sub	r2,zero,r2
   106e8:	f800283a 	ret
   106ec:	014bc83a 	sub	r5,zero,r5
   106f0:	003fec06 	br	106a4 <_gp+0xffff131c>
   106f4:	0109c83a 	sub	r4,zero,r4
   106f8:	01c00044 	movi	r7,1
   106fc:	003fe706 	br	1069c <_gp+0xffff1314>
   10700:	00c00044 	movi	r3,1
   10704:	003ff106 	br	106cc <_gp+0xffff1344>

00010708 <__udivsi3>:
   10708:	200d883a 	mov	r6,r4
   1070c:	2900152e 	bgeu	r5,r4,10764 <__udivsi3+0x5c>
   10710:	28001416 	blt	r5,zero,10764 <__udivsi3+0x5c>
   10714:	00800804 	movi	r2,32
   10718:	00c00044 	movi	r3,1
   1071c:	00000206 	br	10728 <__udivsi3+0x20>
   10720:	10000e26 	beq	r2,zero,1075c <__udivsi3+0x54>
   10724:	28000516 	blt	r5,zero,1073c <__udivsi3+0x34>
   10728:	294b883a 	add	r5,r5,r5
   1072c:	10bfffc4 	addi	r2,r2,-1
   10730:	18c7883a 	add	r3,r3,r3
   10734:	293ffa36 	bltu	r5,r4,10720 <_gp+0xffff1398>
   10738:	18000826 	beq	r3,zero,1075c <__udivsi3+0x54>
   1073c:	0005883a 	mov	r2,zero
   10740:	31400236 	bltu	r6,r5,1074c <__udivsi3+0x44>
   10744:	314dc83a 	sub	r6,r6,r5
   10748:	10c4b03a 	or	r2,r2,r3
   1074c:	1806d07a 	srli	r3,r3,1
   10750:	280ad07a 	srli	r5,r5,1
   10754:	183ffa1e 	bne	r3,zero,10740 <_gp+0xffff13b8>
   10758:	f800283a 	ret
   1075c:	0005883a 	mov	r2,zero
   10760:	f800283a 	ret
   10764:	00c00044 	movi	r3,1
   10768:	003ff406 	br	1073c <_gp+0xffff13b4>

0001076c <__umodsi3>:
   1076c:	2005883a 	mov	r2,r4
   10770:	2900122e 	bgeu	r5,r4,107bc <__umodsi3+0x50>
   10774:	28001116 	blt	r5,zero,107bc <__umodsi3+0x50>
   10778:	01800804 	movi	r6,32
   1077c:	00c00044 	movi	r3,1
   10780:	00000206 	br	1078c <__umodsi3+0x20>
   10784:	30000c26 	beq	r6,zero,107b8 <__umodsi3+0x4c>
   10788:	28000516 	blt	r5,zero,107a0 <__umodsi3+0x34>
   1078c:	294b883a 	add	r5,r5,r5
   10790:	31bfffc4 	addi	r6,r6,-1
   10794:	18c7883a 	add	r3,r3,r3
   10798:	293ffa36 	bltu	r5,r4,10784 <_gp+0xffff13fc>
   1079c:	18000626 	beq	r3,zero,107b8 <__umodsi3+0x4c>
   107a0:	1806d07a 	srli	r3,r3,1
   107a4:	11400136 	bltu	r2,r5,107ac <__umodsi3+0x40>
   107a8:	1145c83a 	sub	r2,r2,r5
   107ac:	280ad07a 	srli	r5,r5,1
   107b0:	183ffb1e 	bne	r3,zero,107a0 <_gp+0xffff1418>
   107b4:	f800283a 	ret
   107b8:	f800283a 	ret
   107bc:	00c00044 	movi	r3,1
   107c0:	003ff706 	br	107a0 <_gp+0xffff1418>

000107c4 <__mulsi3>:
   107c4:	0005883a 	mov	r2,zero
   107c8:	20000726 	beq	r4,zero,107e8 <__mulsi3+0x24>
   107cc:	20c0004c 	andi	r3,r4,1
   107d0:	2008d07a 	srli	r4,r4,1
   107d4:	18000126 	beq	r3,zero,107dc <__mulsi3+0x18>
   107d8:	1145883a 	add	r2,r2,r5
   107dc:	294b883a 	add	r5,r5,r5
   107e0:	203ffa1e 	bne	r4,zero,107cc <_gp+0xffff1444>
   107e4:	f800283a 	ret
   107e8:	f800283a 	ret

000107ec <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   107ec:	defffc04 	addi	sp,sp,-16
   107f0:	df000315 	stw	fp,12(sp)
   107f4:	df000304 	addi	fp,sp,12
   107f8:	e13ffd15 	stw	r4,-12(fp)
   107fc:	e17ffe15 	stw	r5,-8(fp)
   10800:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   10804:	e0fffe17 	ldw	r3,-8(fp)
   10808:	e0bffd17 	ldw	r2,-12(fp)
   1080c:	18800c26 	beq	r3,r2,10840 <alt_load_section+0x54>
  {
    while( to != end )
   10810:	00000806 	br	10834 <alt_load_section+0x48>
    {
      *to++ = *from++;
   10814:	e0bffe17 	ldw	r2,-8(fp)
   10818:	10c00104 	addi	r3,r2,4
   1081c:	e0fffe15 	stw	r3,-8(fp)
   10820:	e0fffd17 	ldw	r3,-12(fp)
   10824:	19000104 	addi	r4,r3,4
   10828:	e13ffd15 	stw	r4,-12(fp)
   1082c:	18c00017 	ldw	r3,0(r3)
   10830:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   10834:	e0fffe17 	ldw	r3,-8(fp)
   10838:	e0bfff17 	ldw	r2,-4(fp)
   1083c:	18bff51e 	bne	r3,r2,10814 <_gp+0xffff148c>
    {
      *to++ = *from++;
    }
  }
}
   10840:	0001883a 	nop
   10844:	e037883a 	mov	sp,fp
   10848:	df000017 	ldw	fp,0(sp)
   1084c:	dec00104 	addi	sp,sp,4
   10850:	f800283a 	ret

00010854 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   10854:	defffe04 	addi	sp,sp,-8
   10858:	dfc00115 	stw	ra,4(sp)
   1085c:	df000015 	stw	fp,0(sp)
   10860:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   10864:	01800074 	movhi	r6,1
   10868:	319ced04 	addi	r6,r6,29620
   1086c:	01400074 	movhi	r5,1
   10870:	294b4d04 	addi	r5,r5,11572
   10874:	01000074 	movhi	r4,1
   10878:	211ced04 	addi	r4,r4,29620
   1087c:	00107ec0 	call	107ec <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   10880:	01800074 	movhi	r6,1
   10884:	31808c04 	addi	r6,r6,560
   10888:	01400074 	movhi	r5,1
   1088c:	29400804 	addi	r5,r5,32
   10890:	01000074 	movhi	r4,1
   10894:	21000804 	addi	r4,r4,32
   10898:	00107ec0 	call	107ec <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   1089c:	01800074 	movhi	r6,1
   108a0:	318b4d04 	addi	r6,r6,11572
   108a4:	01400074 	movhi	r5,1
   108a8:	294b4104 	addi	r5,r5,11524
   108ac:	01000074 	movhi	r4,1
   108b0:	210b4104 	addi	r4,r4,11524
   108b4:	00107ec0 	call	107ec <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   108b8:	00119bc0 	call	119bc <alt_dcache_flush_all>
  alt_icache_flush_all();
   108bc:	0011ba80 	call	11ba8 <alt_icache_flush_all>
}
   108c0:	0001883a 	nop
   108c4:	e037883a 	mov	sp,fp
   108c8:	dfc00117 	ldw	ra,4(sp)
   108cc:	df000017 	ldw	fp,0(sp)
   108d0:	dec00204 	addi	sp,sp,8
   108d4:	f800283a 	ret

000108d8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   108d8:	defffd04 	addi	sp,sp,-12
   108dc:	dfc00215 	stw	ra,8(sp)
   108e0:	df000115 	stw	fp,4(sp)
   108e4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   108e8:	0009883a 	mov	r4,zero
   108ec:	00109880 	call	10988 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   108f0:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   108f4:	00109c00 	call	109c0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   108f8:	01800074 	movhi	r6,1
   108fc:	318b4104 	addi	r6,r6,11524
   10900:	01400074 	movhi	r5,1
   10904:	294b4104 	addi	r5,r5,11524
   10908:	01000074 	movhi	r4,1
   1090c:	210b4104 	addi	r4,r4,11524
   10910:	0011f4c0 	call	11f4c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   10914:	0011ae80 	call	11ae8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   10918:	01000074 	movhi	r4,1
   1091c:	2106d204 	addi	r4,r4,6984
   10920:	00127900 	call	12790 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   10924:	d0b1ab17 	ldw	r2,-14676(gp)
   10928:	d0f1ac17 	ldw	r3,-14672(gp)
   1092c:	d131ad17 	ldw	r4,-14668(gp)
   10930:	200d883a 	mov	r6,r4
   10934:	180b883a 	mov	r5,r3
   10938:	1009883a 	mov	r4,r2
   1093c:	00103d40 	call	103d4 <main>
   10940:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   10944:	01000044 	movi	r4,1
   10948:	00118e40 	call	118e4 <close>
  exit (result);
   1094c:	e13fff17 	ldw	r4,-4(fp)
   10950:	00127a40 	call	127a4 <exit>

00010954 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   10954:	defffd04 	addi	sp,sp,-12
   10958:	dfc00215 	stw	ra,8(sp)
   1095c:	df000115 	stw	fp,4(sp)
   10960:	df000104 	addi	fp,sp,4
   10964:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   10968:	d1600204 	addi	r5,gp,-32760
   1096c:	e13fff17 	ldw	r4,-4(fp)
   10970:	0011a440 	call	11a44 <alt_dev_llist_insert>
}
   10974:	e037883a 	mov	sp,fp
   10978:	dfc00117 	ldw	ra,4(sp)
   1097c:	df000017 	ldw	fp,0(sp)
   10980:	dec00204 	addi	sp,sp,8
   10984:	f800283a 	ret

00010988 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   10988:	defffd04 	addi	sp,sp,-12
   1098c:	dfc00215 	stw	ra,8(sp)
   10990:	df000115 	stw	fp,4(sp)
   10994:	df000104 	addi	fp,sp,4
   10998:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( PROCESSOR, processor);
   1099c:	00124740 	call	12474 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   109a0:	00800044 	movi	r2,1
   109a4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   109a8:	0001883a 	nop
   109ac:	e037883a 	mov	sp,fp
   109b0:	dfc00117 	ldw	ra,4(sp)
   109b4:	df000017 	ldw	fp,0(sp)
   109b8:	dec00204 	addi	sp,sp,8
   109bc:	f800283a 	ret

000109c0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   109c0:	defffe04 	addi	sp,sp,-8
   109c4:	dfc00115 	stw	ra,4(sp)
   109c8:	df000015 	stw	fp,0(sp)
   109cc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
   109d0:	01c0fa04 	movi	r7,1000
   109d4:	000d883a 	mov	r6,zero
   109d8:	000b883a 	mov	r5,zero
   109dc:	010000b4 	movhi	r4,2
   109e0:	21040804 	addi	r4,r4,4128
   109e4:	00117000 	call	11700 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   109e8:	01800044 	movi	r6,1
   109ec:	000b883a 	mov	r5,zero
   109f0:	01000074 	movhi	r4,1
   109f4:	21176104 	addi	r4,r4,23940
   109f8:	0010b880 	call	10b88 <altera_avalon_jtag_uart_init>
   109fc:	01000074 	movhi	r4,1
   10a00:	21175704 	addi	r4,r4,23900
   10a04:	00109540 	call	10954 <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
   10a08:	0001883a 	nop
}
   10a0c:	0001883a 	nop
   10a10:	e037883a 	mov	sp,fp
   10a14:	dfc00117 	ldw	ra,4(sp)
   10a18:	df000017 	ldw	fp,0(sp)
   10a1c:	dec00204 	addi	sp,sp,8
   10a20:	f800283a 	ret

00010a24 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   10a24:	defffa04 	addi	sp,sp,-24
   10a28:	dfc00515 	stw	ra,20(sp)
   10a2c:	df000415 	stw	fp,16(sp)
   10a30:	df000404 	addi	fp,sp,16
   10a34:	e13ffd15 	stw	r4,-12(fp)
   10a38:	e17ffe15 	stw	r5,-8(fp)
   10a3c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   10a40:	e0bffd17 	ldw	r2,-12(fp)
   10a44:	10800017 	ldw	r2,0(r2)
   10a48:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   10a4c:	e0bffc17 	ldw	r2,-16(fp)
   10a50:	10c00a04 	addi	r3,r2,40
   10a54:	e0bffd17 	ldw	r2,-12(fp)
   10a58:	10800217 	ldw	r2,8(r2)
   10a5c:	100f883a 	mov	r7,r2
   10a60:	e1bfff17 	ldw	r6,-4(fp)
   10a64:	e17ffe17 	ldw	r5,-8(fp)
   10a68:	1809883a 	mov	r4,r3
   10a6c:	001104c0 	call	1104c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   10a70:	e037883a 	mov	sp,fp
   10a74:	dfc00117 	ldw	ra,4(sp)
   10a78:	df000017 	ldw	fp,0(sp)
   10a7c:	dec00204 	addi	sp,sp,8
   10a80:	f800283a 	ret

00010a84 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   10a84:	defffa04 	addi	sp,sp,-24
   10a88:	dfc00515 	stw	ra,20(sp)
   10a8c:	df000415 	stw	fp,16(sp)
   10a90:	df000404 	addi	fp,sp,16
   10a94:	e13ffd15 	stw	r4,-12(fp)
   10a98:	e17ffe15 	stw	r5,-8(fp)
   10a9c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   10aa0:	e0bffd17 	ldw	r2,-12(fp)
   10aa4:	10800017 	ldw	r2,0(r2)
   10aa8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   10aac:	e0bffc17 	ldw	r2,-16(fp)
   10ab0:	10c00a04 	addi	r3,r2,40
   10ab4:	e0bffd17 	ldw	r2,-12(fp)
   10ab8:	10800217 	ldw	r2,8(r2)
   10abc:	100f883a 	mov	r7,r2
   10ac0:	e1bfff17 	ldw	r6,-4(fp)
   10ac4:	e17ffe17 	ldw	r5,-8(fp)
   10ac8:	1809883a 	mov	r4,r3
   10acc:	00112680 	call	11268 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   10ad0:	e037883a 	mov	sp,fp
   10ad4:	dfc00117 	ldw	ra,4(sp)
   10ad8:	df000017 	ldw	fp,0(sp)
   10adc:	dec00204 	addi	sp,sp,8
   10ae0:	f800283a 	ret

00010ae4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   10ae4:	defffc04 	addi	sp,sp,-16
   10ae8:	dfc00315 	stw	ra,12(sp)
   10aec:	df000215 	stw	fp,8(sp)
   10af0:	df000204 	addi	fp,sp,8
   10af4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   10af8:	e0bfff17 	ldw	r2,-4(fp)
   10afc:	10800017 	ldw	r2,0(r2)
   10b00:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   10b04:	e0bffe17 	ldw	r2,-8(fp)
   10b08:	10c00a04 	addi	r3,r2,40
   10b0c:	e0bfff17 	ldw	r2,-4(fp)
   10b10:	10800217 	ldw	r2,8(r2)
   10b14:	100b883a 	mov	r5,r2
   10b18:	1809883a 	mov	r4,r3
   10b1c:	0010ef40 	call	10ef4 <altera_avalon_jtag_uart_close>
}
   10b20:	e037883a 	mov	sp,fp
   10b24:	dfc00117 	ldw	ra,4(sp)
   10b28:	df000017 	ldw	fp,0(sp)
   10b2c:	dec00204 	addi	sp,sp,8
   10b30:	f800283a 	ret

00010b34 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   10b34:	defffa04 	addi	sp,sp,-24
   10b38:	dfc00515 	stw	ra,20(sp)
   10b3c:	df000415 	stw	fp,16(sp)
   10b40:	df000404 	addi	fp,sp,16
   10b44:	e13ffd15 	stw	r4,-12(fp)
   10b48:	e17ffe15 	stw	r5,-8(fp)
   10b4c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   10b50:	e0bffd17 	ldw	r2,-12(fp)
   10b54:	10800017 	ldw	r2,0(r2)
   10b58:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   10b5c:	e0bffc17 	ldw	r2,-16(fp)
   10b60:	10800a04 	addi	r2,r2,40
   10b64:	e1bfff17 	ldw	r6,-4(fp)
   10b68:	e17ffe17 	ldw	r5,-8(fp)
   10b6c:	1009883a 	mov	r4,r2
   10b70:	0010f5c0 	call	10f5c <altera_avalon_jtag_uart_ioctl>
}
   10b74:	e037883a 	mov	sp,fp
   10b78:	dfc00117 	ldw	ra,4(sp)
   10b7c:	df000017 	ldw	fp,0(sp)
   10b80:	dec00204 	addi	sp,sp,8
   10b84:	f800283a 	ret

00010b88 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   10b88:	defffa04 	addi	sp,sp,-24
   10b8c:	dfc00515 	stw	ra,20(sp)
   10b90:	df000415 	stw	fp,16(sp)
   10b94:	df000404 	addi	fp,sp,16
   10b98:	e13ffd15 	stw	r4,-12(fp)
   10b9c:	e17ffe15 	stw	r5,-8(fp)
   10ba0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10ba4:	e0bffd17 	ldw	r2,-12(fp)
   10ba8:	00c00044 	movi	r3,1
   10bac:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   10bb0:	e0bffd17 	ldw	r2,-12(fp)
   10bb4:	10800017 	ldw	r2,0(r2)
   10bb8:	10800104 	addi	r2,r2,4
   10bbc:	1007883a 	mov	r3,r2
   10bc0:	e0bffd17 	ldw	r2,-12(fp)
   10bc4:	10800817 	ldw	r2,32(r2)
   10bc8:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
   10bcc:	e0bffe17 	ldw	r2,-8(fp)
   10bd0:	e0ffff17 	ldw	r3,-4(fp)
   10bd4:	d8000015 	stw	zero,0(sp)
   10bd8:	e1fffd17 	ldw	r7,-12(fp)
   10bdc:	01800074 	movhi	r6,1
   10be0:	31831204 	addi	r6,r6,3144
   10be4:	180b883a 	mov	r5,r3
   10be8:	1009883a 	mov	r4,r2
   10bec:	0011bc80 	call	11bc8 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   10bf0:	e0bffd17 	ldw	r2,-12(fp)
   10bf4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   10bf8:	e0bffd17 	ldw	r2,-12(fp)
   10bfc:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   10c00:	d0f1af17 	ldw	r3,-14660(gp)
   10c04:	e1fffd17 	ldw	r7,-12(fp)
   10c08:	01800074 	movhi	r6,1
   10c0c:	31839504 	addi	r6,r6,3668
   10c10:	180b883a 	mov	r5,r3
   10c14:	1009883a 	mov	r4,r2
   10c18:	001177c0 	call	1177c <alt_alarm_start>
   10c1c:	1000040e 	bge	r2,zero,10c30 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   10c20:	e0fffd17 	ldw	r3,-12(fp)
   10c24:	00a00034 	movhi	r2,32768
   10c28:	10bfffc4 	addi	r2,r2,-1
   10c2c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   10c30:	0001883a 	nop
   10c34:	e037883a 	mov	sp,fp
   10c38:	dfc00117 	ldw	ra,4(sp)
   10c3c:	df000017 	ldw	fp,0(sp)
   10c40:	dec00204 	addi	sp,sp,8
   10c44:	f800283a 	ret

00010c48 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   10c48:	defff804 	addi	sp,sp,-32
   10c4c:	df000715 	stw	fp,28(sp)
   10c50:	df000704 	addi	fp,sp,28
   10c54:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   10c58:	e0bfff17 	ldw	r2,-4(fp)
   10c5c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
   10c60:	e0bffb17 	ldw	r2,-20(fp)
   10c64:	10800017 	ldw	r2,0(r2)
   10c68:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10c6c:	e0bffc17 	ldw	r2,-16(fp)
   10c70:	10800104 	addi	r2,r2,4
   10c74:	10800037 	ldwio	r2,0(r2)
   10c78:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   10c7c:	e0bffd17 	ldw	r2,-12(fp)
   10c80:	1080c00c 	andi	r2,r2,768
   10c84:	10006d26 	beq	r2,zero,10e3c <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   10c88:	e0bffd17 	ldw	r2,-12(fp)
   10c8c:	1080400c 	andi	r2,r2,256
   10c90:	10003526 	beq	r2,zero,10d68 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   10c94:	00800074 	movhi	r2,1
   10c98:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10c9c:	e0bffb17 	ldw	r2,-20(fp)
   10ca0:	10800a17 	ldw	r2,40(r2)
   10ca4:	10800044 	addi	r2,r2,1
   10ca8:	1081ffcc 	andi	r2,r2,2047
   10cac:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
   10cb0:	e0bffb17 	ldw	r2,-20(fp)
   10cb4:	10c00b17 	ldw	r3,44(r2)
   10cb8:	e0bffe17 	ldw	r2,-8(fp)
   10cbc:	18801526 	beq	r3,r2,10d14 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   10cc0:	e0bffc17 	ldw	r2,-16(fp)
   10cc4:	10800037 	ldwio	r2,0(r2)
   10cc8:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   10ccc:	e0bff917 	ldw	r2,-28(fp)
   10cd0:	10a0000c 	andi	r2,r2,32768
   10cd4:	10001126 	beq	r2,zero,10d1c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   10cd8:	e0bffb17 	ldw	r2,-20(fp)
   10cdc:	10800a17 	ldw	r2,40(r2)
   10ce0:	e0fff917 	ldw	r3,-28(fp)
   10ce4:	1809883a 	mov	r4,r3
   10ce8:	e0fffb17 	ldw	r3,-20(fp)
   10cec:	1885883a 	add	r2,r3,r2
   10cf0:	10800e04 	addi	r2,r2,56
   10cf4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10cf8:	e0bffb17 	ldw	r2,-20(fp)
   10cfc:	10800a17 	ldw	r2,40(r2)
   10d00:	10800044 	addi	r2,r2,1
   10d04:	10c1ffcc 	andi	r3,r2,2047
   10d08:	e0bffb17 	ldw	r2,-20(fp)
   10d0c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   10d10:	003fe206 	br	10c9c <_gp+0xffff1914>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   10d14:	0001883a 	nop
   10d18:	00000106 	br	10d20 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   10d1c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   10d20:	e0bff917 	ldw	r2,-28(fp)
   10d24:	10bfffec 	andhi	r2,r2,65535
   10d28:	10000f26 	beq	r2,zero,10d68 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10d2c:	e0bffb17 	ldw	r2,-20(fp)
   10d30:	10c00817 	ldw	r3,32(r2)
   10d34:	00bfff84 	movi	r2,-2
   10d38:	1886703a 	and	r3,r3,r2
   10d3c:	e0bffb17 	ldw	r2,-20(fp)
   10d40:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   10d44:	e0bffc17 	ldw	r2,-16(fp)
   10d48:	10800104 	addi	r2,r2,4
   10d4c:	1007883a 	mov	r3,r2
   10d50:	e0bffb17 	ldw	r2,-20(fp)
   10d54:	10800817 	ldw	r2,32(r2)
   10d58:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10d5c:	e0bffc17 	ldw	r2,-16(fp)
   10d60:	10800104 	addi	r2,r2,4
   10d64:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   10d68:	e0bffd17 	ldw	r2,-12(fp)
   10d6c:	1080800c 	andi	r2,r2,512
   10d70:	103fbe26 	beq	r2,zero,10c6c <_gp+0xffff18e4>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   10d74:	e0bffd17 	ldw	r2,-12(fp)
   10d78:	1004d43a 	srli	r2,r2,16
   10d7c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   10d80:	00001406 	br	10dd4 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   10d84:	e0bffc17 	ldw	r2,-16(fp)
   10d88:	e0fffb17 	ldw	r3,-20(fp)
   10d8c:	18c00d17 	ldw	r3,52(r3)
   10d90:	e13ffb17 	ldw	r4,-20(fp)
   10d94:	20c7883a 	add	r3,r4,r3
   10d98:	18c20e04 	addi	r3,r3,2104
   10d9c:	18c00003 	ldbu	r3,0(r3)
   10da0:	18c03fcc 	andi	r3,r3,255
   10da4:	18c0201c 	xori	r3,r3,128
   10da8:	18ffe004 	addi	r3,r3,-128
   10dac:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10db0:	e0bffb17 	ldw	r2,-20(fp)
   10db4:	10800d17 	ldw	r2,52(r2)
   10db8:	10800044 	addi	r2,r2,1
   10dbc:	10c1ffcc 	andi	r3,r2,2047
   10dc0:	e0bffb17 	ldw	r2,-20(fp)
   10dc4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   10dc8:	e0bffa17 	ldw	r2,-24(fp)
   10dcc:	10bfffc4 	addi	r2,r2,-1
   10dd0:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   10dd4:	e0bffa17 	ldw	r2,-24(fp)
   10dd8:	10000526 	beq	r2,zero,10df0 <altera_avalon_jtag_uart_irq+0x1a8>
   10ddc:	e0bffb17 	ldw	r2,-20(fp)
   10de0:	10c00d17 	ldw	r3,52(r2)
   10de4:	e0bffb17 	ldw	r2,-20(fp)
   10de8:	10800c17 	ldw	r2,48(r2)
   10dec:	18bfe51e 	bne	r3,r2,10d84 <_gp+0xffff19fc>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   10df0:	e0bffa17 	ldw	r2,-24(fp)
   10df4:	103f9d26 	beq	r2,zero,10c6c <_gp+0xffff18e4>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   10df8:	e0bffb17 	ldw	r2,-20(fp)
   10dfc:	10c00817 	ldw	r3,32(r2)
   10e00:	00bfff44 	movi	r2,-3
   10e04:	1886703a 	and	r3,r3,r2
   10e08:	e0bffb17 	ldw	r2,-20(fp)
   10e0c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   10e10:	e0bffb17 	ldw	r2,-20(fp)
   10e14:	10800017 	ldw	r2,0(r2)
   10e18:	10800104 	addi	r2,r2,4
   10e1c:	1007883a 	mov	r3,r2
   10e20:	e0bffb17 	ldw	r2,-20(fp)
   10e24:	10800817 	ldw	r2,32(r2)
   10e28:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10e2c:	e0bffc17 	ldw	r2,-16(fp)
   10e30:	10800104 	addi	r2,r2,4
   10e34:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   10e38:	003f8c06 	br	10c6c <_gp+0xffff18e4>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   10e3c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   10e40:	0001883a 	nop
   10e44:	e037883a 	mov	sp,fp
   10e48:	df000017 	ldw	fp,0(sp)
   10e4c:	dec00104 	addi	sp,sp,4
   10e50:	f800283a 	ret

00010e54 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   10e54:	defff804 	addi	sp,sp,-32
   10e58:	df000715 	stw	fp,28(sp)
   10e5c:	df000704 	addi	fp,sp,28
   10e60:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   10e64:	e0bffb17 	ldw	r2,-20(fp)
   10e68:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   10e6c:	e0bff917 	ldw	r2,-28(fp)
   10e70:	10800017 	ldw	r2,0(r2)
   10e74:	10800104 	addi	r2,r2,4
   10e78:	10800037 	ldwio	r2,0(r2)
   10e7c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   10e80:	e0bffa17 	ldw	r2,-24(fp)
   10e84:	1081000c 	andi	r2,r2,1024
   10e88:	10000b26 	beq	r2,zero,10eb8 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   10e8c:	e0bff917 	ldw	r2,-28(fp)
   10e90:	10800017 	ldw	r2,0(r2)
   10e94:	10800104 	addi	r2,r2,4
   10e98:	1007883a 	mov	r3,r2
   10e9c:	e0bff917 	ldw	r2,-28(fp)
   10ea0:	10800817 	ldw	r2,32(r2)
   10ea4:	10810014 	ori	r2,r2,1024
   10ea8:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   10eac:	e0bff917 	ldw	r2,-28(fp)
   10eb0:	10000915 	stw	zero,36(r2)
   10eb4:	00000a06 	br	10ee0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   10eb8:	e0bff917 	ldw	r2,-28(fp)
   10ebc:	10c00917 	ldw	r3,36(r2)
   10ec0:	00a00034 	movhi	r2,32768
   10ec4:	10bfff04 	addi	r2,r2,-4
   10ec8:	10c00536 	bltu	r2,r3,10ee0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   10ecc:	e0bff917 	ldw	r2,-28(fp)
   10ed0:	10800917 	ldw	r2,36(r2)
   10ed4:	10c00044 	addi	r3,r2,1
   10ed8:	e0bff917 	ldw	r2,-28(fp)
   10edc:	10c00915 	stw	r3,36(r2)
   10ee0:	d0b1af17 	ldw	r2,-14660(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   10ee4:	e037883a 	mov	sp,fp
   10ee8:	df000017 	ldw	fp,0(sp)
   10eec:	dec00104 	addi	sp,sp,4
   10ef0:	f800283a 	ret

00010ef4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   10ef4:	defffd04 	addi	sp,sp,-12
   10ef8:	df000215 	stw	fp,8(sp)
   10efc:	df000204 	addi	fp,sp,8
   10f00:	e13ffe15 	stw	r4,-8(fp)
   10f04:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   10f08:	00000506 	br	10f20 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   10f0c:	e0bfff17 	ldw	r2,-4(fp)
   10f10:	1090000c 	andi	r2,r2,16384
   10f14:	10000226 	beq	r2,zero,10f20 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   10f18:	00bffd44 	movi	r2,-11
   10f1c:	00000b06 	br	10f4c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   10f20:	e0bffe17 	ldw	r2,-8(fp)
   10f24:	10c00d17 	ldw	r3,52(r2)
   10f28:	e0bffe17 	ldw	r2,-8(fp)
   10f2c:	10800c17 	ldw	r2,48(r2)
   10f30:	18800526 	beq	r3,r2,10f48 <altera_avalon_jtag_uart_close+0x54>
   10f34:	e0bffe17 	ldw	r2,-8(fp)
   10f38:	10c00917 	ldw	r3,36(r2)
   10f3c:	e0bffe17 	ldw	r2,-8(fp)
   10f40:	10800117 	ldw	r2,4(r2)
   10f44:	18bff136 	bltu	r3,r2,10f0c <_gp+0xffff1b84>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   10f48:	0005883a 	mov	r2,zero
}
   10f4c:	e037883a 	mov	sp,fp
   10f50:	df000017 	ldw	fp,0(sp)
   10f54:	dec00104 	addi	sp,sp,4
   10f58:	f800283a 	ret

00010f5c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   10f5c:	defffa04 	addi	sp,sp,-24
   10f60:	df000515 	stw	fp,20(sp)
   10f64:	df000504 	addi	fp,sp,20
   10f68:	e13ffd15 	stw	r4,-12(fp)
   10f6c:	e17ffe15 	stw	r5,-8(fp)
   10f70:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   10f74:	00bff9c4 	movi	r2,-25
   10f78:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   10f7c:	e0bffe17 	ldw	r2,-8(fp)
   10f80:	10da8060 	cmpeqi	r3,r2,27137
   10f84:	1800031e 	bne	r3,zero,10f94 <altera_avalon_jtag_uart_ioctl+0x38>
   10f88:	109a80a0 	cmpeqi	r2,r2,27138
   10f8c:	1000181e 	bne	r2,zero,10ff0 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   10f90:	00002906 	br	11038 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   10f94:	e0bffd17 	ldw	r2,-12(fp)
   10f98:	10c00117 	ldw	r3,4(r2)
   10f9c:	00a00034 	movhi	r2,32768
   10fa0:	10bfffc4 	addi	r2,r2,-1
   10fa4:	18802126 	beq	r3,r2,1102c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   10fa8:	e0bfff17 	ldw	r2,-4(fp)
   10fac:	10800017 	ldw	r2,0(r2)
   10fb0:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   10fb4:	e0bffc17 	ldw	r2,-16(fp)
   10fb8:	10800090 	cmplti	r2,r2,2
   10fbc:	1000061e 	bne	r2,zero,10fd8 <altera_avalon_jtag_uart_ioctl+0x7c>
   10fc0:	e0fffc17 	ldw	r3,-16(fp)
   10fc4:	00a00034 	movhi	r2,32768
   10fc8:	10bfffc4 	addi	r2,r2,-1
   10fcc:	18800226 	beq	r3,r2,10fd8 <altera_avalon_jtag_uart_ioctl+0x7c>
   10fd0:	e0bffc17 	ldw	r2,-16(fp)
   10fd4:	00000206 	br	10fe0 <altera_avalon_jtag_uart_ioctl+0x84>
   10fd8:	00a00034 	movhi	r2,32768
   10fdc:	10bfff84 	addi	r2,r2,-2
   10fe0:	e0fffd17 	ldw	r3,-12(fp)
   10fe4:	18800115 	stw	r2,4(r3)
      rc = 0;
   10fe8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   10fec:	00000f06 	br	1102c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   10ff0:	e0bffd17 	ldw	r2,-12(fp)
   10ff4:	10c00117 	ldw	r3,4(r2)
   10ff8:	00a00034 	movhi	r2,32768
   10ffc:	10bfffc4 	addi	r2,r2,-1
   11000:	18800c26 	beq	r3,r2,11034 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   11004:	e0bffd17 	ldw	r2,-12(fp)
   11008:	10c00917 	ldw	r3,36(r2)
   1100c:	e0bffd17 	ldw	r2,-12(fp)
   11010:	10800117 	ldw	r2,4(r2)
   11014:	1885803a 	cmpltu	r2,r3,r2
   11018:	10c03fcc 	andi	r3,r2,255
   1101c:	e0bfff17 	ldw	r2,-4(fp)
   11020:	10c00015 	stw	r3,0(r2)
      rc = 0;
   11024:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   11028:	00000206 	br	11034 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   1102c:	0001883a 	nop
   11030:	00000106 	br	11038 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   11034:	0001883a 	nop

  default:
    break;
  }

  return rc;
   11038:	e0bffb17 	ldw	r2,-20(fp)
}
   1103c:	e037883a 	mov	sp,fp
   11040:	df000017 	ldw	fp,0(sp)
   11044:	dec00104 	addi	sp,sp,4
   11048:	f800283a 	ret

0001104c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   1104c:	defff304 	addi	sp,sp,-52
   11050:	dfc00c15 	stw	ra,48(sp)
   11054:	df000b15 	stw	fp,44(sp)
   11058:	df000b04 	addi	fp,sp,44
   1105c:	e13ffc15 	stw	r4,-16(fp)
   11060:	e17ffd15 	stw	r5,-12(fp)
   11064:	e1bffe15 	stw	r6,-8(fp)
   11068:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   1106c:	e0bffd17 	ldw	r2,-12(fp)
   11070:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11074:	00004706 	br	11194 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   11078:	e0bffc17 	ldw	r2,-16(fp)
   1107c:	10800a17 	ldw	r2,40(r2)
   11080:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   11084:	e0bffc17 	ldw	r2,-16(fp)
   11088:	10800b17 	ldw	r2,44(r2)
   1108c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   11090:	e0fff717 	ldw	r3,-36(fp)
   11094:	e0bff817 	ldw	r2,-32(fp)
   11098:	18800536 	bltu	r3,r2,110b0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   1109c:	e0fff717 	ldw	r3,-36(fp)
   110a0:	e0bff817 	ldw	r2,-32(fp)
   110a4:	1885c83a 	sub	r2,r3,r2
   110a8:	e0bff615 	stw	r2,-40(fp)
   110ac:	00000406 	br	110c0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   110b0:	00c20004 	movi	r3,2048
   110b4:	e0bff817 	ldw	r2,-32(fp)
   110b8:	1885c83a 	sub	r2,r3,r2
   110bc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   110c0:	e0bff617 	ldw	r2,-40(fp)
   110c4:	10001e26 	beq	r2,zero,11140 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   110c8:	e0fffe17 	ldw	r3,-8(fp)
   110cc:	e0bff617 	ldw	r2,-40(fp)
   110d0:	1880022e 	bgeu	r3,r2,110dc <altera_avalon_jtag_uart_read+0x90>
        n = space;
   110d4:	e0bffe17 	ldw	r2,-8(fp)
   110d8:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   110dc:	e0bffc17 	ldw	r2,-16(fp)
   110e0:	10c00e04 	addi	r3,r2,56
   110e4:	e0bff817 	ldw	r2,-32(fp)
   110e8:	1885883a 	add	r2,r3,r2
   110ec:	e1bff617 	ldw	r6,-40(fp)
   110f0:	100b883a 	mov	r5,r2
   110f4:	e13ff517 	ldw	r4,-44(fp)
   110f8:	00128580 	call	12858 <memcpy>
      ptr   += n;
   110fc:	e0fff517 	ldw	r3,-44(fp)
   11100:	e0bff617 	ldw	r2,-40(fp)
   11104:	1885883a 	add	r2,r3,r2
   11108:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   1110c:	e0fffe17 	ldw	r3,-8(fp)
   11110:	e0bff617 	ldw	r2,-40(fp)
   11114:	1885c83a 	sub	r2,r3,r2
   11118:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1111c:	e0fff817 	ldw	r3,-32(fp)
   11120:	e0bff617 	ldw	r2,-40(fp)
   11124:	1885883a 	add	r2,r3,r2
   11128:	10c1ffcc 	andi	r3,r2,2047
   1112c:	e0bffc17 	ldw	r2,-16(fp)
   11130:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11134:	e0bffe17 	ldw	r2,-8(fp)
   11138:	00bfcf16 	blt	zero,r2,11078 <_gp+0xffff1cf0>
   1113c:	00000106 	br	11144 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   11140:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   11144:	e0fff517 	ldw	r3,-44(fp)
   11148:	e0bffd17 	ldw	r2,-12(fp)
   1114c:	1880141e 	bne	r3,r2,111a0 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   11150:	e0bfff17 	ldw	r2,-4(fp)
   11154:	1090000c 	andi	r2,r2,16384
   11158:	1000131e 	bne	r2,zero,111a8 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   1115c:	0001883a 	nop
   11160:	e0bffc17 	ldw	r2,-16(fp)
   11164:	10c00a17 	ldw	r3,40(r2)
   11168:	e0bff717 	ldw	r2,-36(fp)
   1116c:	1880051e 	bne	r3,r2,11184 <altera_avalon_jtag_uart_read+0x138>
   11170:	e0bffc17 	ldw	r2,-16(fp)
   11174:	10c00917 	ldw	r3,36(r2)
   11178:	e0bffc17 	ldw	r2,-16(fp)
   1117c:	10800117 	ldw	r2,4(r2)
   11180:	18bff736 	bltu	r3,r2,11160 <_gp+0xffff1dd8>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   11184:	e0bffc17 	ldw	r2,-16(fp)
   11188:	10c00a17 	ldw	r3,40(r2)
   1118c:	e0bff717 	ldw	r2,-36(fp)
   11190:	18800726 	beq	r3,r2,111b0 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11194:	e0bffe17 	ldw	r2,-8(fp)
   11198:	00bfb716 	blt	zero,r2,11078 <_gp+0xffff1cf0>
   1119c:	00000506 	br	111b4 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   111a0:	0001883a 	nop
   111a4:	00000306 	br	111b4 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   111a8:	0001883a 	nop
   111ac:	00000106 	br	111b4 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   111b0:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   111b4:	e0fff517 	ldw	r3,-44(fp)
   111b8:	e0bffd17 	ldw	r2,-12(fp)
   111bc:	18801826 	beq	r3,r2,11220 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   111c0:	0005303a 	rdctl	r2,status
   111c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   111c8:	e0fffb17 	ldw	r3,-20(fp)
   111cc:	00bfff84 	movi	r2,-2
   111d0:	1884703a 	and	r2,r3,r2
   111d4:	1001703a 	wrctl	status,r2
  
  return context;
   111d8:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   111dc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   111e0:	e0bffc17 	ldw	r2,-16(fp)
   111e4:	10800817 	ldw	r2,32(r2)
   111e8:	10c00054 	ori	r3,r2,1
   111ec:	e0bffc17 	ldw	r2,-16(fp)
   111f0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   111f4:	e0bffc17 	ldw	r2,-16(fp)
   111f8:	10800017 	ldw	r2,0(r2)
   111fc:	10800104 	addi	r2,r2,4
   11200:	1007883a 	mov	r3,r2
   11204:	e0bffc17 	ldw	r2,-16(fp)
   11208:	10800817 	ldw	r2,32(r2)
   1120c:	18800035 	stwio	r2,0(r3)
   11210:	e0bffa17 	ldw	r2,-24(fp)
   11214:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11218:	e0bff917 	ldw	r2,-28(fp)
   1121c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11220:	e0fff517 	ldw	r3,-44(fp)
   11224:	e0bffd17 	ldw	r2,-12(fp)
   11228:	18800426 	beq	r3,r2,1123c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   1122c:	e0fff517 	ldw	r3,-44(fp)
   11230:	e0bffd17 	ldw	r2,-12(fp)
   11234:	1885c83a 	sub	r2,r3,r2
   11238:	00000606 	br	11254 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   1123c:	e0bfff17 	ldw	r2,-4(fp)
   11240:	1090000c 	andi	r2,r2,16384
   11244:	10000226 	beq	r2,zero,11250 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11248:	00bffd44 	movi	r2,-11
   1124c:	00000106 	br	11254 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   11250:	00bffec4 	movi	r2,-5
}
   11254:	e037883a 	mov	sp,fp
   11258:	dfc00117 	ldw	ra,4(sp)
   1125c:	df000017 	ldw	fp,0(sp)
   11260:	dec00204 	addi	sp,sp,8
   11264:	f800283a 	ret

00011268 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11268:	defff304 	addi	sp,sp,-52
   1126c:	dfc00c15 	stw	ra,48(sp)
   11270:	df000b15 	stw	fp,44(sp)
   11274:	df000b04 	addi	fp,sp,44
   11278:	e13ffc15 	stw	r4,-16(fp)
   1127c:	e17ffd15 	stw	r5,-12(fp)
   11280:	e1bffe15 	stw	r6,-8(fp)
   11284:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   11288:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   1128c:	e0bffd17 	ldw	r2,-12(fp)
   11290:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11294:	00003706 	br	11374 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11298:	e0bffc17 	ldw	r2,-16(fp)
   1129c:	10800c17 	ldw	r2,48(r2)
   112a0:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   112a4:	e0bffc17 	ldw	r2,-16(fp)
   112a8:	10800d17 	ldw	r2,52(r2)
   112ac:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   112b0:	e0fff917 	ldw	r3,-28(fp)
   112b4:	e0bff517 	ldw	r2,-44(fp)
   112b8:	1880062e 	bgeu	r3,r2,112d4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   112bc:	e0fff517 	ldw	r3,-44(fp)
   112c0:	e0bff917 	ldw	r2,-28(fp)
   112c4:	1885c83a 	sub	r2,r3,r2
   112c8:	10bfffc4 	addi	r2,r2,-1
   112cc:	e0bff615 	stw	r2,-40(fp)
   112d0:	00000b06 	br	11300 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   112d4:	e0bff517 	ldw	r2,-44(fp)
   112d8:	10000526 	beq	r2,zero,112f0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   112dc:	00c20004 	movi	r3,2048
   112e0:	e0bff917 	ldw	r2,-28(fp)
   112e4:	1885c83a 	sub	r2,r3,r2
   112e8:	e0bff615 	stw	r2,-40(fp)
   112ec:	00000406 	br	11300 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   112f0:	00c1ffc4 	movi	r3,2047
   112f4:	e0bff917 	ldw	r2,-28(fp)
   112f8:	1885c83a 	sub	r2,r3,r2
   112fc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   11300:	e0bff617 	ldw	r2,-40(fp)
   11304:	10001e26 	beq	r2,zero,11380 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   11308:	e0fffe17 	ldw	r3,-8(fp)
   1130c:	e0bff617 	ldw	r2,-40(fp)
   11310:	1880022e 	bgeu	r3,r2,1131c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   11314:	e0bffe17 	ldw	r2,-8(fp)
   11318:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   1131c:	e0bffc17 	ldw	r2,-16(fp)
   11320:	10c20e04 	addi	r3,r2,2104
   11324:	e0bff917 	ldw	r2,-28(fp)
   11328:	1885883a 	add	r2,r3,r2
   1132c:	e1bff617 	ldw	r6,-40(fp)
   11330:	e17ffd17 	ldw	r5,-12(fp)
   11334:	1009883a 	mov	r4,r2
   11338:	00128580 	call	12858 <memcpy>
      ptr   += n;
   1133c:	e0fffd17 	ldw	r3,-12(fp)
   11340:	e0bff617 	ldw	r2,-40(fp)
   11344:	1885883a 	add	r2,r3,r2
   11348:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   1134c:	e0fffe17 	ldw	r3,-8(fp)
   11350:	e0bff617 	ldw	r2,-40(fp)
   11354:	1885c83a 	sub	r2,r3,r2
   11358:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1135c:	e0fff917 	ldw	r3,-28(fp)
   11360:	e0bff617 	ldw	r2,-40(fp)
   11364:	1885883a 	add	r2,r3,r2
   11368:	10c1ffcc 	andi	r3,r2,2047
   1136c:	e0bffc17 	ldw	r2,-16(fp)
   11370:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11374:	e0bffe17 	ldw	r2,-8(fp)
   11378:	00bfc716 	blt	zero,r2,11298 <_gp+0xffff1f10>
   1137c:	00000106 	br	11384 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   11380:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11384:	0005303a 	rdctl	r2,status
   11388:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1138c:	e0fffb17 	ldw	r3,-20(fp)
   11390:	00bfff84 	movi	r2,-2
   11394:	1884703a 	and	r2,r3,r2
   11398:	1001703a 	wrctl	status,r2
  
  return context;
   1139c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   113a0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   113a4:	e0bffc17 	ldw	r2,-16(fp)
   113a8:	10800817 	ldw	r2,32(r2)
   113ac:	10c00094 	ori	r3,r2,2
   113b0:	e0bffc17 	ldw	r2,-16(fp)
   113b4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   113b8:	e0bffc17 	ldw	r2,-16(fp)
   113bc:	10800017 	ldw	r2,0(r2)
   113c0:	10800104 	addi	r2,r2,4
   113c4:	1007883a 	mov	r3,r2
   113c8:	e0bffc17 	ldw	r2,-16(fp)
   113cc:	10800817 	ldw	r2,32(r2)
   113d0:	18800035 	stwio	r2,0(r3)
   113d4:	e0bffa17 	ldw	r2,-24(fp)
   113d8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   113dc:	e0bff817 	ldw	r2,-32(fp)
   113e0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   113e4:	e0bffe17 	ldw	r2,-8(fp)
   113e8:	0080100e 	bge	zero,r2,1142c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   113ec:	e0bfff17 	ldw	r2,-4(fp)
   113f0:	1090000c 	andi	r2,r2,16384
   113f4:	1000101e 	bne	r2,zero,11438 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   113f8:	0001883a 	nop
   113fc:	e0bffc17 	ldw	r2,-16(fp)
   11400:	10c00d17 	ldw	r3,52(r2)
   11404:	e0bff517 	ldw	r2,-44(fp)
   11408:	1880051e 	bne	r3,r2,11420 <altera_avalon_jtag_uart_write+0x1b8>
   1140c:	e0bffc17 	ldw	r2,-16(fp)
   11410:	10c00917 	ldw	r3,36(r2)
   11414:	e0bffc17 	ldw	r2,-16(fp)
   11418:	10800117 	ldw	r2,4(r2)
   1141c:	18bff736 	bltu	r3,r2,113fc <_gp+0xffff2074>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   11420:	e0bffc17 	ldw	r2,-16(fp)
   11424:	10800917 	ldw	r2,36(r2)
   11428:	1000051e 	bne	r2,zero,11440 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   1142c:	e0bffe17 	ldw	r2,-8(fp)
   11430:	00bfd016 	blt	zero,r2,11374 <_gp+0xffff1fec>
   11434:	00000306 	br	11444 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   11438:	0001883a 	nop
   1143c:	00000106 	br	11444 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   11440:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11444:	e0fffd17 	ldw	r3,-12(fp)
   11448:	e0bff717 	ldw	r2,-36(fp)
   1144c:	18800426 	beq	r3,r2,11460 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   11450:	e0fffd17 	ldw	r3,-12(fp)
   11454:	e0bff717 	ldw	r2,-36(fp)
   11458:	1885c83a 	sub	r2,r3,r2
   1145c:	00000606 	br	11478 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   11460:	e0bfff17 	ldw	r2,-4(fp)
   11464:	1090000c 	andi	r2,r2,16384
   11468:	10000226 	beq	r2,zero,11474 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   1146c:	00bffd44 	movi	r2,-11
   11470:	00000106 	br	11478 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   11474:	00bffec4 	movi	r2,-5
}
   11478:	e037883a 	mov	sp,fp
   1147c:	dfc00117 	ldw	ra,4(sp)
   11480:	df000017 	ldw	fp,0(sp)
   11484:	dec00204 	addi	sp,sp,8
   11488:	f800283a 	ret

0001148c <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
   1148c:	defff404 	addi	sp,sp,-48
   11490:	df000b15 	stw	fp,44(sp)
   11494:	df000b04 	addi	fp,sp,44
   11498:	e13ffc15 	stw	r4,-16(fp)
   1149c:	e17ffd15 	stw	r5,-12(fp)
   114a0:	e1bffe15 	stw	r6,-8(fp)
   114a4:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
   114a8:	e0ffff17 	ldw	r3,-4(fp)
   114ac:	e0bffe17 	ldw	r2,-8(fp)
   114b0:	1885883a 	add	r2,r3,r2
   114b4:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
   114b8:	e0c00217 	ldw	r3,8(fp)
   114bc:	e0800117 	ldw	r2,4(fp)
   114c0:	1885883a 	add	r2,r3,r2
   114c4:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
   114c8:	e0800117 	ldw	r2,4(fp)
   114cc:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
   114d0:	e0bffe17 	ldw	r2,-8(fp)
   114d4:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
   114d8:	00800044 	movi	r2,1
   114dc:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
   114e0:	e0bffc17 	ldw	r2,-16(fp)
   114e4:	10800504 	addi	r2,r2,20
   114e8:	1009883a 	mov	r4,r2
   114ec:	00c00044 	movi	r3,1
   114f0:	e0bffd17 	ldw	r2,-12(fp)
   114f4:	1884983a 	sll	r2,r3,r2
   114f8:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
   114fc:	e0800317 	ldw	r2,12(fp)
   11500:	1080008c 	andi	r2,r2,2
   11504:	1000051e 	bne	r2,zero,1151c <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
   11508:	e0bffc17 	ldw	r2,-16(fp)
   1150c:	10800304 	addi	r2,r2,12
   11510:	1007883a 	mov	r3,r2
   11514:	00810004 	movi	r2,1024
   11518:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
   1151c:	e0bffc17 	ldw	r2,-16(fp)
   11520:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
   11524:	e0bffc17 	ldw	r2,-16(fp)
   11528:	10800204 	addi	r2,r2,8
   1152c:	10800037 	ldwio	r2,0(r2)
   11530:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   11534:	e0bffa17 	ldw	r2,-24(fp)
   11538:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
   1153c:	10000226 	beq	r2,zero,11548 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   11540:	e0bff717 	ldw	r2,-36(fp)
   11544:	1000031e 	bne	r2,zero,11554 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
   11548:	e0bffa17 	ldw	r2,-24(fp)
   1154c:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   11550:	103ff426 	beq	r2,zero,11524 <_gp+0xffff219c>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
   11554:	e0bffa17 	ldw	r2,-24(fp)
   11558:	1080100c 	andi	r2,r2,64
   1155c:	10001e26 	beq	r2,zero,115d8 <alt_avalon_spi_command+0x14c>
   11560:	e0bff717 	ldw	r2,-36(fp)
   11564:	00801c0e 	bge	zero,r2,115d8 <alt_avalon_spi_command+0x14c>
    {
      credits--;
   11568:	e0bff717 	ldw	r2,-36(fp)
   1156c:	10bfffc4 	addi	r2,r2,-1
   11570:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
   11574:	e0ffff17 	ldw	r3,-4(fp)
   11578:	e0bff817 	ldw	r2,-32(fp)
   1157c:	18800a2e 	bgeu	r3,r2,115a8 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
   11580:	e0bffc17 	ldw	r2,-16(fp)
   11584:	10800104 	addi	r2,r2,4
   11588:	1009883a 	mov	r4,r2
   1158c:	e0bfff17 	ldw	r2,-4(fp)
   11590:	10c00044 	addi	r3,r2,1
   11594:	e0ffff15 	stw	r3,-4(fp)
   11598:	10800003 	ldbu	r2,0(r2)
   1159c:	10803fcc 	andi	r2,r2,255
   115a0:	20800035 	stwio	r2,0(r4)
   115a4:	00000c06 	br	115d8 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
   115a8:	e0bff517 	ldw	r2,-44(fp)
   115ac:	10000826 	beq	r2,zero,115d0 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
   115b0:	e0bff517 	ldw	r2,-44(fp)
   115b4:	10bfffc4 	addi	r2,r2,-1
   115b8:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
   115bc:	e0bffc17 	ldw	r2,-16(fp)
   115c0:	10800104 	addi	r2,r2,4
   115c4:	0007883a 	mov	r3,zero
   115c8:	10c00035 	stwio	r3,0(r2)
   115cc:	00000206 	br	115d8 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
   115d0:	00bf0004 	movi	r2,-1024
   115d4:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
   115d8:	e0bffa17 	ldw	r2,-24(fp)
   115dc:	1080200c 	andi	r2,r2,128
   115e0:	103fd026 	beq	r2,zero,11524 <_gp+0xffff219c>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
   115e4:	e0bffc17 	ldw	r2,-16(fp)
   115e8:	10800037 	ldwio	r2,0(r2)
   115ec:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
   115f0:	e0bff617 	ldw	r2,-40(fp)
   115f4:	10000426 	beq	r2,zero,11608 <alt_avalon_spi_command+0x17c>
        read_ignore--;
   115f8:	e0bff617 	ldw	r2,-40(fp)
   115fc:	10bfffc4 	addi	r2,r2,-1
   11600:	e0bff615 	stw	r2,-40(fp)
   11604:	00000506 	br	1161c <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
   11608:	e0800217 	ldw	r2,8(fp)
   1160c:	10c00044 	addi	r3,r2,1
   11610:	e0c00215 	stw	r3,8(fp)
   11614:	e0fffb17 	ldw	r3,-20(fp)
   11618:	10c00005 	stb	r3,0(r2)
      credits++;
   1161c:	e0bff717 	ldw	r2,-36(fp)
   11620:	10800044 	addi	r2,r2,1
   11624:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
   11628:	e0bff617 	ldw	r2,-40(fp)
   1162c:	103fbd1e 	bne	r2,zero,11524 <_gp+0xffff219c>
   11630:	e0c00217 	ldw	r3,8(fp)
   11634:	e0bff917 	ldw	r2,-28(fp)
   11638:	18bfba1e 	bne	r3,r2,11524 <_gp+0xffff219c>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
   1163c:	e0bffc17 	ldw	r2,-16(fp)
   11640:	10800204 	addi	r2,r2,8
   11644:	10800037 	ldwio	r2,0(r2)
   11648:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
   1164c:	e0bffa17 	ldw	r2,-24(fp)
   11650:	1080080c 	andi	r2,r2,32
   11654:	103ff926 	beq	r2,zero,1163c <_gp+0xffff22b4>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
   11658:	e0800317 	ldw	r2,12(fp)
   1165c:	1080004c 	andi	r2,r2,1
   11660:	1000041e 	bne	r2,zero,11674 <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
   11664:	e0bffc17 	ldw	r2,-16(fp)
   11668:	10800304 	addi	r2,r2,12
   1166c:	0007883a 	mov	r3,zero
   11670:	10c00035 	stwio	r3,0(r2)

  return read_length;
   11674:	e0800117 	ldw	r2,4(fp)
}
   11678:	e037883a 	mov	sp,fp
   1167c:	df000017 	ldw	fp,0(sp)
   11680:	dec00104 	addi	sp,sp,4
   11684:	f800283a 	ret

00011688 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   11688:	defffa04 	addi	sp,sp,-24
   1168c:	dfc00515 	stw	ra,20(sp)
   11690:	df000415 	stw	fp,16(sp)
   11694:	df000404 	addi	fp,sp,16
   11698:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   1169c:	0007883a 	mov	r3,zero
   116a0:	e0bfff17 	ldw	r2,-4(fp)
   116a4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   116a8:	e0bfff17 	ldw	r2,-4(fp)
   116ac:	10800104 	addi	r2,r2,4
   116b0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   116b4:	0005303a 	rdctl	r2,status
   116b8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   116bc:	e0fffd17 	ldw	r3,-12(fp)
   116c0:	00bfff84 	movi	r2,-2
   116c4:	1884703a 	and	r2,r3,r2
   116c8:	1001703a 	wrctl	status,r2
  
  return context;
   116cc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   116d0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
   116d4:	001236c0 	call	1236c <alt_tick>
   116d8:	e0bffc17 	ldw	r2,-16(fp)
   116dc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   116e0:	e0bffe17 	ldw	r2,-8(fp)
   116e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   116e8:	0001883a 	nop
   116ec:	e037883a 	mov	sp,fp
   116f0:	dfc00117 	ldw	ra,4(sp)
   116f4:	df000017 	ldw	fp,0(sp)
   116f8:	dec00204 	addi	sp,sp,8
   116fc:	f800283a 	ret

00011700 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   11700:	defff804 	addi	sp,sp,-32
   11704:	dfc00715 	stw	ra,28(sp)
   11708:	df000615 	stw	fp,24(sp)
   1170c:	df000604 	addi	fp,sp,24
   11710:	e13ffc15 	stw	r4,-16(fp)
   11714:	e17ffd15 	stw	r5,-12(fp)
   11718:	e1bffe15 	stw	r6,-8(fp)
   1171c:	e1ffff15 	stw	r7,-4(fp)
   11720:	e0bfff17 	ldw	r2,-4(fp)
   11724:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   11728:	d0b1af17 	ldw	r2,-14660(gp)
   1172c:	1000021e 	bne	r2,zero,11738 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   11730:	e0bffb17 	ldw	r2,-20(fp)
   11734:	d0b1af15 	stw	r2,-14660(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   11738:	e0bffc17 	ldw	r2,-16(fp)
   1173c:	10800104 	addi	r2,r2,4
   11740:	00c001c4 	movi	r3,7
   11744:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   11748:	d8000015 	stw	zero,0(sp)
   1174c:	e1fffc17 	ldw	r7,-16(fp)
   11750:	01800074 	movhi	r6,1
   11754:	3185a204 	addi	r6,r6,5768
   11758:	e17ffe17 	ldw	r5,-8(fp)
   1175c:	e13ffd17 	ldw	r4,-12(fp)
   11760:	0011bc80 	call	11bc8 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   11764:	0001883a 	nop
   11768:	e037883a 	mov	sp,fp
   1176c:	dfc00117 	ldw	ra,4(sp)
   11770:	df000017 	ldw	fp,0(sp)
   11774:	dec00204 	addi	sp,sp,8
   11778:	f800283a 	ret

0001177c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1177c:	defff504 	addi	sp,sp,-44
   11780:	df000a15 	stw	fp,40(sp)
   11784:	df000a04 	addi	fp,sp,40
   11788:	e13ffc15 	stw	r4,-16(fp)
   1178c:	e17ffd15 	stw	r5,-12(fp)
   11790:	e1bffe15 	stw	r6,-8(fp)
   11794:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   11798:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1179c:	d0b1af17 	ldw	r2,-14660(gp)
  
  if (alt_ticks_per_second ())
   117a0:	10003c26 	beq	r2,zero,11894 <alt_alarm_start+0x118>
  {
    if (alarm)
   117a4:	e0bffc17 	ldw	r2,-16(fp)
   117a8:	10003826 	beq	r2,zero,1188c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   117ac:	e0bffc17 	ldw	r2,-16(fp)
   117b0:	e0fffe17 	ldw	r3,-8(fp)
   117b4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   117b8:	e0bffc17 	ldw	r2,-16(fp)
   117bc:	e0ffff17 	ldw	r3,-4(fp)
   117c0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   117c4:	0005303a 	rdctl	r2,status
   117c8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   117cc:	e0fff917 	ldw	r3,-28(fp)
   117d0:	00bfff84 	movi	r2,-2
   117d4:	1884703a 	and	r2,r3,r2
   117d8:	1001703a 	wrctl	status,r2
  
  return context;
   117dc:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   117e0:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   117e4:	d0b1b017 	ldw	r2,-14656(gp)
      
      current_nticks = alt_nticks();
   117e8:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   117ec:	e0fffd17 	ldw	r3,-12(fp)
   117f0:	e0bff617 	ldw	r2,-40(fp)
   117f4:	1885883a 	add	r2,r3,r2
   117f8:	10c00044 	addi	r3,r2,1
   117fc:	e0bffc17 	ldw	r2,-16(fp)
   11800:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   11804:	e0bffc17 	ldw	r2,-16(fp)
   11808:	10c00217 	ldw	r3,8(r2)
   1180c:	e0bff617 	ldw	r2,-40(fp)
   11810:	1880042e 	bgeu	r3,r2,11824 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   11814:	e0bffc17 	ldw	r2,-16(fp)
   11818:	00c00044 	movi	r3,1
   1181c:	10c00405 	stb	r3,16(r2)
   11820:	00000206 	br	1182c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   11824:	e0bffc17 	ldw	r2,-16(fp)
   11828:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1182c:	e0bffc17 	ldw	r2,-16(fp)
   11830:	d0e00704 	addi	r3,gp,-32740
   11834:	e0fffa15 	stw	r3,-24(fp)
   11838:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1183c:	e0bffb17 	ldw	r2,-20(fp)
   11840:	e0fffa17 	ldw	r3,-24(fp)
   11844:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   11848:	e0bffa17 	ldw	r2,-24(fp)
   1184c:	10c00017 	ldw	r3,0(r2)
   11850:	e0bffb17 	ldw	r2,-20(fp)
   11854:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   11858:	e0bffa17 	ldw	r2,-24(fp)
   1185c:	10800017 	ldw	r2,0(r2)
   11860:	e0fffb17 	ldw	r3,-20(fp)
   11864:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   11868:	e0bffa17 	ldw	r2,-24(fp)
   1186c:	e0fffb17 	ldw	r3,-20(fp)
   11870:	10c00015 	stw	r3,0(r2)
   11874:	e0bff817 	ldw	r2,-32(fp)
   11878:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1187c:	e0bff717 	ldw	r2,-36(fp)
   11880:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   11884:	0005883a 	mov	r2,zero
   11888:	00000306 	br	11898 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   1188c:	00bffa84 	movi	r2,-22
   11890:	00000106 	br	11898 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   11894:	00bfde84 	movi	r2,-134
  }
}
   11898:	e037883a 	mov	sp,fp
   1189c:	df000017 	ldw	fp,0(sp)
   118a0:	dec00104 	addi	sp,sp,4
   118a4:	f800283a 	ret

000118a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   118a8:	defffe04 	addi	sp,sp,-8
   118ac:	dfc00115 	stw	ra,4(sp)
   118b0:	df000015 	stw	fp,0(sp)
   118b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   118b8:	d0a00517 	ldw	r2,-32748(gp)
   118bc:	10000326 	beq	r2,zero,118cc <alt_get_errno+0x24>
   118c0:	d0a00517 	ldw	r2,-32748(gp)
   118c4:	103ee83a 	callr	r2
   118c8:	00000106 	br	118d0 <alt_get_errno+0x28>
   118cc:	d0b1b204 	addi	r2,gp,-14648
}
   118d0:	e037883a 	mov	sp,fp
   118d4:	dfc00117 	ldw	ra,4(sp)
   118d8:	df000017 	ldw	fp,0(sp)
   118dc:	dec00204 	addi	sp,sp,8
   118e0:	f800283a 	ret

000118e4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   118e4:	defffb04 	addi	sp,sp,-20
   118e8:	dfc00415 	stw	ra,16(sp)
   118ec:	df000315 	stw	fp,12(sp)
   118f0:	df000304 	addi	fp,sp,12
   118f4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   118f8:	e0bfff17 	ldw	r2,-4(fp)
   118fc:	10000816 	blt	r2,zero,11920 <close+0x3c>
   11900:	01400304 	movi	r5,12
   11904:	e13fff17 	ldw	r4,-4(fp)
   11908:	00107c40 	call	107c4 <__mulsi3>
   1190c:	1007883a 	mov	r3,r2
   11910:	00800074 	movhi	r2,1
   11914:	109b7904 	addi	r2,r2,28132
   11918:	1885883a 	add	r2,r3,r2
   1191c:	00000106 	br	11924 <close+0x40>
   11920:	0005883a 	mov	r2,zero
   11924:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   11928:	e0bffd17 	ldw	r2,-12(fp)
   1192c:	10001926 	beq	r2,zero,11994 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   11930:	e0bffd17 	ldw	r2,-12(fp)
   11934:	10800017 	ldw	r2,0(r2)
   11938:	10800417 	ldw	r2,16(r2)
   1193c:	10000626 	beq	r2,zero,11958 <close+0x74>
   11940:	e0bffd17 	ldw	r2,-12(fp)
   11944:	10800017 	ldw	r2,0(r2)
   11948:	10800417 	ldw	r2,16(r2)
   1194c:	e13ffd17 	ldw	r4,-12(fp)
   11950:	103ee83a 	callr	r2
   11954:	00000106 	br	1195c <close+0x78>
   11958:	0005883a 	mov	r2,zero
   1195c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   11960:	e13fff17 	ldw	r4,-4(fp)
   11964:	001224c0 	call	1224c <alt_release_fd>
    if (rval < 0)
   11968:	e0bffe17 	ldw	r2,-8(fp)
   1196c:	1000070e 	bge	r2,zero,1198c <close+0xa8>
    {
      ALT_ERRNO = -rval;
   11970:	00118a80 	call	118a8 <alt_get_errno>
   11974:	1007883a 	mov	r3,r2
   11978:	e0bffe17 	ldw	r2,-8(fp)
   1197c:	0085c83a 	sub	r2,zero,r2
   11980:	18800015 	stw	r2,0(r3)
      return -1;
   11984:	00bfffc4 	movi	r2,-1
   11988:	00000706 	br	119a8 <close+0xc4>
    }
    return 0;
   1198c:	0005883a 	mov	r2,zero
   11990:	00000506 	br	119a8 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11994:	00118a80 	call	118a8 <alt_get_errno>
   11998:	1007883a 	mov	r3,r2
   1199c:	00801444 	movi	r2,81
   119a0:	18800015 	stw	r2,0(r3)
    return -1;
   119a4:	00bfffc4 	movi	r2,-1
  }
}
   119a8:	e037883a 	mov	sp,fp
   119ac:	dfc00117 	ldw	ra,4(sp)
   119b0:	df000017 	ldw	fp,0(sp)
   119b4:	dec00204 	addi	sp,sp,8
   119b8:	f800283a 	ret

000119bc <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   119bc:	deffff04 	addi	sp,sp,-4
   119c0:	df000015 	stw	fp,0(sp)
   119c4:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   119c8:	0001883a 	nop
   119cc:	e037883a 	mov	sp,fp
   119d0:	df000017 	ldw	fp,0(sp)
   119d4:	dec00104 	addi	sp,sp,4
   119d8:	f800283a 	ret

000119dc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   119dc:	defffc04 	addi	sp,sp,-16
   119e0:	df000315 	stw	fp,12(sp)
   119e4:	df000304 	addi	fp,sp,12
   119e8:	e13ffd15 	stw	r4,-12(fp)
   119ec:	e17ffe15 	stw	r5,-8(fp)
   119f0:	e1bfff15 	stw	r6,-4(fp)
  return len;
   119f4:	e0bfff17 	ldw	r2,-4(fp)
}
   119f8:	e037883a 	mov	sp,fp
   119fc:	df000017 	ldw	fp,0(sp)
   11a00:	dec00104 	addi	sp,sp,4
   11a04:	f800283a 	ret

00011a08 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11a08:	defffe04 	addi	sp,sp,-8
   11a0c:	dfc00115 	stw	ra,4(sp)
   11a10:	df000015 	stw	fp,0(sp)
   11a14:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11a18:	d0a00517 	ldw	r2,-32748(gp)
   11a1c:	10000326 	beq	r2,zero,11a2c <alt_get_errno+0x24>
   11a20:	d0a00517 	ldw	r2,-32748(gp)
   11a24:	103ee83a 	callr	r2
   11a28:	00000106 	br	11a30 <alt_get_errno+0x28>
   11a2c:	d0b1b204 	addi	r2,gp,-14648
}
   11a30:	e037883a 	mov	sp,fp
   11a34:	dfc00117 	ldw	ra,4(sp)
   11a38:	df000017 	ldw	fp,0(sp)
   11a3c:	dec00204 	addi	sp,sp,8
   11a40:	f800283a 	ret

00011a44 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   11a44:	defffa04 	addi	sp,sp,-24
   11a48:	dfc00515 	stw	ra,20(sp)
   11a4c:	df000415 	stw	fp,16(sp)
   11a50:	df000404 	addi	fp,sp,16
   11a54:	e13ffe15 	stw	r4,-8(fp)
   11a58:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   11a5c:	e0bffe17 	ldw	r2,-8(fp)
   11a60:	10000326 	beq	r2,zero,11a70 <alt_dev_llist_insert+0x2c>
   11a64:	e0bffe17 	ldw	r2,-8(fp)
   11a68:	10800217 	ldw	r2,8(r2)
   11a6c:	1000061e 	bne	r2,zero,11a88 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   11a70:	0011a080 	call	11a08 <alt_get_errno>
   11a74:	1007883a 	mov	r3,r2
   11a78:	00800584 	movi	r2,22
   11a7c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   11a80:	00bffa84 	movi	r2,-22
   11a84:	00001306 	br	11ad4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   11a88:	e0bffe17 	ldw	r2,-8(fp)
   11a8c:	e0ffff17 	ldw	r3,-4(fp)
   11a90:	e0fffc15 	stw	r3,-16(fp)
   11a94:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   11a98:	e0bffd17 	ldw	r2,-12(fp)
   11a9c:	e0fffc17 	ldw	r3,-16(fp)
   11aa0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   11aa4:	e0bffc17 	ldw	r2,-16(fp)
   11aa8:	10c00017 	ldw	r3,0(r2)
   11aac:	e0bffd17 	ldw	r2,-12(fp)
   11ab0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   11ab4:	e0bffc17 	ldw	r2,-16(fp)
   11ab8:	10800017 	ldw	r2,0(r2)
   11abc:	e0fffd17 	ldw	r3,-12(fp)
   11ac0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   11ac4:	e0bffc17 	ldw	r2,-16(fp)
   11ac8:	e0fffd17 	ldw	r3,-12(fp)
   11acc:	10c00015 	stw	r3,0(r2)

  return 0;  
   11ad0:	0005883a 	mov	r2,zero
}
   11ad4:	e037883a 	mov	sp,fp
   11ad8:	dfc00117 	ldw	ra,4(sp)
   11adc:	df000017 	ldw	fp,0(sp)
   11ae0:	dec00204 	addi	sp,sp,8
   11ae4:	f800283a 	ret

00011ae8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   11ae8:	defffd04 	addi	sp,sp,-12
   11aec:	dfc00215 	stw	ra,8(sp)
   11af0:	df000115 	stw	fp,4(sp)
   11af4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   11af8:	00800074 	movhi	r2,1
   11afc:	108b4004 	addi	r2,r2,11520
   11b00:	e0bfff15 	stw	r2,-4(fp)
   11b04:	00000606 	br	11b20 <_do_ctors+0x38>
        (*ctor) (); 
   11b08:	e0bfff17 	ldw	r2,-4(fp)
   11b0c:	10800017 	ldw	r2,0(r2)
   11b10:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   11b14:	e0bfff17 	ldw	r2,-4(fp)
   11b18:	10bfff04 	addi	r2,r2,-4
   11b1c:	e0bfff15 	stw	r2,-4(fp)
   11b20:	e0ffff17 	ldw	r3,-4(fp)
   11b24:	00800074 	movhi	r2,1
   11b28:	108b4104 	addi	r2,r2,11524
   11b2c:	18bff62e 	bgeu	r3,r2,11b08 <_gp+0xffff2780>
        (*ctor) (); 
}
   11b30:	0001883a 	nop
   11b34:	e037883a 	mov	sp,fp
   11b38:	dfc00117 	ldw	ra,4(sp)
   11b3c:	df000017 	ldw	fp,0(sp)
   11b40:	dec00204 	addi	sp,sp,8
   11b44:	f800283a 	ret

00011b48 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   11b48:	defffd04 	addi	sp,sp,-12
   11b4c:	dfc00215 	stw	ra,8(sp)
   11b50:	df000115 	stw	fp,4(sp)
   11b54:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   11b58:	00800074 	movhi	r2,1
   11b5c:	108b4004 	addi	r2,r2,11520
   11b60:	e0bfff15 	stw	r2,-4(fp)
   11b64:	00000606 	br	11b80 <_do_dtors+0x38>
        (*dtor) (); 
   11b68:	e0bfff17 	ldw	r2,-4(fp)
   11b6c:	10800017 	ldw	r2,0(r2)
   11b70:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   11b74:	e0bfff17 	ldw	r2,-4(fp)
   11b78:	10bfff04 	addi	r2,r2,-4
   11b7c:	e0bfff15 	stw	r2,-4(fp)
   11b80:	e0ffff17 	ldw	r3,-4(fp)
   11b84:	00800074 	movhi	r2,1
   11b88:	108b4104 	addi	r2,r2,11524
   11b8c:	18bff62e 	bgeu	r3,r2,11b68 <_gp+0xffff27e0>
        (*dtor) (); 
}
   11b90:	0001883a 	nop
   11b94:	e037883a 	mov	sp,fp
   11b98:	dfc00117 	ldw	ra,4(sp)
   11b9c:	df000017 	ldw	fp,0(sp)
   11ba0:	dec00204 	addi	sp,sp,8
   11ba4:	f800283a 	ret

00011ba8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   11ba8:	deffff04 	addi	sp,sp,-4
   11bac:	df000015 	stw	fp,0(sp)
   11bb0:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
   11bb4:	0001883a 	nop
   11bb8:	e037883a 	mov	sp,fp
   11bbc:	df000017 	ldw	fp,0(sp)
   11bc0:	dec00104 	addi	sp,sp,4
   11bc4:	f800283a 	ret

00011bc8 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   11bc8:	defff904 	addi	sp,sp,-28
   11bcc:	dfc00615 	stw	ra,24(sp)
   11bd0:	df000515 	stw	fp,20(sp)
   11bd4:	df000504 	addi	fp,sp,20
   11bd8:	e13ffc15 	stw	r4,-16(fp)
   11bdc:	e17ffd15 	stw	r5,-12(fp)
   11be0:	e1bffe15 	stw	r6,-8(fp)
   11be4:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   11be8:	e0800217 	ldw	r2,8(fp)
   11bec:	d8800015 	stw	r2,0(sp)
   11bf0:	e1ffff17 	ldw	r7,-4(fp)
   11bf4:	e1bffe17 	ldw	r6,-8(fp)
   11bf8:	e17ffd17 	ldw	r5,-12(fp)
   11bfc:	e13ffc17 	ldw	r4,-16(fp)
   11c00:	0011d780 	call	11d78 <alt_iic_isr_register>
}  
   11c04:	e037883a 	mov	sp,fp
   11c08:	dfc00117 	ldw	ra,4(sp)
   11c0c:	df000017 	ldw	fp,0(sp)
   11c10:	dec00204 	addi	sp,sp,8
   11c14:	f800283a 	ret

00011c18 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   11c18:	defff904 	addi	sp,sp,-28
   11c1c:	df000615 	stw	fp,24(sp)
   11c20:	df000604 	addi	fp,sp,24
   11c24:	e13ffe15 	stw	r4,-8(fp)
   11c28:	e17fff15 	stw	r5,-4(fp)
   11c2c:	e0bfff17 	ldw	r2,-4(fp)
   11c30:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11c34:	0005303a 	rdctl	r2,status
   11c38:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11c3c:	e0fffb17 	ldw	r3,-20(fp)
   11c40:	00bfff84 	movi	r2,-2
   11c44:	1884703a 	and	r2,r3,r2
   11c48:	1001703a 	wrctl	status,r2
  
  return context;
   11c4c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   11c50:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   11c54:	00c00044 	movi	r3,1
   11c58:	e0bffa17 	ldw	r2,-24(fp)
   11c5c:	1884983a 	sll	r2,r3,r2
   11c60:	1007883a 	mov	r3,r2
   11c64:	d0b1ae17 	ldw	r2,-14664(gp)
   11c68:	1884b03a 	or	r2,r3,r2
   11c6c:	d0b1ae15 	stw	r2,-14664(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   11c70:	d0b1ae17 	ldw	r2,-14664(gp)
   11c74:	100170fa 	wrctl	ienable,r2
   11c78:	e0bffc17 	ldw	r2,-16(fp)
   11c7c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11c80:	e0bffd17 	ldw	r2,-12(fp)
   11c84:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   11c88:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   11c8c:	0001883a 	nop
}
   11c90:	e037883a 	mov	sp,fp
   11c94:	df000017 	ldw	fp,0(sp)
   11c98:	dec00104 	addi	sp,sp,4
   11c9c:	f800283a 	ret

00011ca0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   11ca0:	defff904 	addi	sp,sp,-28
   11ca4:	df000615 	stw	fp,24(sp)
   11ca8:	df000604 	addi	fp,sp,24
   11cac:	e13ffe15 	stw	r4,-8(fp)
   11cb0:	e17fff15 	stw	r5,-4(fp)
   11cb4:	e0bfff17 	ldw	r2,-4(fp)
   11cb8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11cbc:	0005303a 	rdctl	r2,status
   11cc0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11cc4:	e0fffb17 	ldw	r3,-20(fp)
   11cc8:	00bfff84 	movi	r2,-2
   11ccc:	1884703a 	and	r2,r3,r2
   11cd0:	1001703a 	wrctl	status,r2
  
  return context;
   11cd4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   11cd8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   11cdc:	00c00044 	movi	r3,1
   11ce0:	e0bffa17 	ldw	r2,-24(fp)
   11ce4:	1884983a 	sll	r2,r3,r2
   11ce8:	0084303a 	nor	r2,zero,r2
   11cec:	1007883a 	mov	r3,r2
   11cf0:	d0b1ae17 	ldw	r2,-14664(gp)
   11cf4:	1884703a 	and	r2,r3,r2
   11cf8:	d0b1ae15 	stw	r2,-14664(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   11cfc:	d0b1ae17 	ldw	r2,-14664(gp)
   11d00:	100170fa 	wrctl	ienable,r2
   11d04:	e0bffc17 	ldw	r2,-16(fp)
   11d08:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11d0c:	e0bffd17 	ldw	r2,-12(fp)
   11d10:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   11d14:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   11d18:	0001883a 	nop
}
   11d1c:	e037883a 	mov	sp,fp
   11d20:	df000017 	ldw	fp,0(sp)
   11d24:	dec00104 	addi	sp,sp,4
   11d28:	f800283a 	ret

00011d2c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   11d2c:	defffc04 	addi	sp,sp,-16
   11d30:	df000315 	stw	fp,12(sp)
   11d34:	df000304 	addi	fp,sp,12
   11d38:	e13ffe15 	stw	r4,-8(fp)
   11d3c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   11d40:	000530fa 	rdctl	r2,ienable
   11d44:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   11d48:	00c00044 	movi	r3,1
   11d4c:	e0bfff17 	ldw	r2,-4(fp)
   11d50:	1884983a 	sll	r2,r3,r2
   11d54:	1007883a 	mov	r3,r2
   11d58:	e0bffd17 	ldw	r2,-12(fp)
   11d5c:	1884703a 	and	r2,r3,r2
   11d60:	1004c03a 	cmpne	r2,r2,zero
   11d64:	10803fcc 	andi	r2,r2,255
}
   11d68:	e037883a 	mov	sp,fp
   11d6c:	df000017 	ldw	fp,0(sp)
   11d70:	dec00104 	addi	sp,sp,4
   11d74:	f800283a 	ret

00011d78 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   11d78:	defff504 	addi	sp,sp,-44
   11d7c:	dfc00a15 	stw	ra,40(sp)
   11d80:	df000915 	stw	fp,36(sp)
   11d84:	df000904 	addi	fp,sp,36
   11d88:	e13ffc15 	stw	r4,-16(fp)
   11d8c:	e17ffd15 	stw	r5,-12(fp)
   11d90:	e1bffe15 	stw	r6,-8(fp)
   11d94:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   11d98:	00bffa84 	movi	r2,-22
   11d9c:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   11da0:	e0bffd17 	ldw	r2,-12(fp)
   11da4:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   11da8:	e0bff817 	ldw	r2,-32(fp)
   11dac:	10800808 	cmpgei	r2,r2,32
   11db0:	1000271e 	bne	r2,zero,11e50 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11db4:	0005303a 	rdctl	r2,status
   11db8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11dbc:	e0fffb17 	ldw	r3,-20(fp)
   11dc0:	00bfff84 	movi	r2,-2
   11dc4:	1884703a 	and	r2,r3,r2
   11dc8:	1001703a 	wrctl	status,r2
  
  return context;
   11dcc:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   11dd0:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
   11dd4:	008000b4 	movhi	r2,2
   11dd8:	10ae9504 	addi	r2,r2,-17836
   11ddc:	e0fff817 	ldw	r3,-32(fp)
   11de0:	180690fa 	slli	r3,r3,3
   11de4:	10c5883a 	add	r2,r2,r3
   11de8:	e0fffe17 	ldw	r3,-8(fp)
   11dec:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   11df0:	008000b4 	movhi	r2,2
   11df4:	10ae9504 	addi	r2,r2,-17836
   11df8:	e0fff817 	ldw	r3,-32(fp)
   11dfc:	180690fa 	slli	r3,r3,3
   11e00:	10c5883a 	add	r2,r2,r3
   11e04:	10800104 	addi	r2,r2,4
   11e08:	e0ffff17 	ldw	r3,-4(fp)
   11e0c:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   11e10:	e0bffe17 	ldw	r2,-8(fp)
   11e14:	10000526 	beq	r2,zero,11e2c <alt_iic_isr_register+0xb4>
   11e18:	e0bff817 	ldw	r2,-32(fp)
   11e1c:	100b883a 	mov	r5,r2
   11e20:	e13ffc17 	ldw	r4,-16(fp)
   11e24:	0011c180 	call	11c18 <alt_ic_irq_enable>
   11e28:	00000406 	br	11e3c <alt_iic_isr_register+0xc4>
   11e2c:	e0bff817 	ldw	r2,-32(fp)
   11e30:	100b883a 	mov	r5,r2
   11e34:	e13ffc17 	ldw	r4,-16(fp)
   11e38:	0011ca00 	call	11ca0 <alt_ic_irq_disable>
   11e3c:	e0bff715 	stw	r2,-36(fp)
   11e40:	e0bffa17 	ldw	r2,-24(fp)
   11e44:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11e48:	e0bff917 	ldw	r2,-28(fp)
   11e4c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   11e50:	e0bff717 	ldw	r2,-36(fp)
}
   11e54:	e037883a 	mov	sp,fp
   11e58:	dfc00117 	ldw	ra,4(sp)
   11e5c:	df000017 	ldw	fp,0(sp)
   11e60:	dec00204 	addi	sp,sp,8
   11e64:	f800283a 	ret

00011e68 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   11e68:	defff804 	addi	sp,sp,-32
   11e6c:	dfc00715 	stw	ra,28(sp)
   11e70:	df000615 	stw	fp,24(sp)
   11e74:	dc000515 	stw	r16,20(sp)
   11e78:	df000604 	addi	fp,sp,24
   11e7c:	e13ffb15 	stw	r4,-20(fp)
   11e80:	e17ffc15 	stw	r5,-16(fp)
   11e84:	e1bffd15 	stw	r6,-12(fp)
   11e88:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
   11e8c:	e1bffe17 	ldw	r6,-8(fp)
   11e90:	e17ffd17 	ldw	r5,-12(fp)
   11e94:	e13ffc17 	ldw	r4,-16(fp)
   11e98:	00120f00 	call	120f0 <open>
   11e9c:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
   11ea0:	e0bffa17 	ldw	r2,-24(fp)
   11ea4:	10002216 	blt	r2,zero,11f30 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
   11ea8:	04000074 	movhi	r16,1
   11eac:	841b7904 	addi	r16,r16,28132
   11eb0:	e0bffa17 	ldw	r2,-24(fp)
   11eb4:	01400304 	movi	r5,12
   11eb8:	1009883a 	mov	r4,r2
   11ebc:	00107c40 	call	107c4 <__mulsi3>
   11ec0:	8085883a 	add	r2,r16,r2
   11ec4:	10c00017 	ldw	r3,0(r2)
   11ec8:	e0bffb17 	ldw	r2,-20(fp)
   11ecc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   11ed0:	04000074 	movhi	r16,1
   11ed4:	841b7904 	addi	r16,r16,28132
   11ed8:	e0bffa17 	ldw	r2,-24(fp)
   11edc:	01400304 	movi	r5,12
   11ee0:	1009883a 	mov	r4,r2
   11ee4:	00107c40 	call	107c4 <__mulsi3>
   11ee8:	8085883a 	add	r2,r16,r2
   11eec:	10800104 	addi	r2,r2,4
   11ef0:	10c00017 	ldw	r3,0(r2)
   11ef4:	e0bffb17 	ldw	r2,-20(fp)
   11ef8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   11efc:	04000074 	movhi	r16,1
   11f00:	841b7904 	addi	r16,r16,28132
   11f04:	e0bffa17 	ldw	r2,-24(fp)
   11f08:	01400304 	movi	r5,12
   11f0c:	1009883a 	mov	r4,r2
   11f10:	00107c40 	call	107c4 <__mulsi3>
   11f14:	8085883a 	add	r2,r16,r2
   11f18:	10800204 	addi	r2,r2,8
   11f1c:	10c00017 	ldw	r3,0(r2)
   11f20:	e0bffb17 	ldw	r2,-20(fp)
   11f24:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   11f28:	e13ffa17 	ldw	r4,-24(fp)
   11f2c:	001224c0 	call	1224c <alt_release_fd>
  }
} 
   11f30:	0001883a 	nop
   11f34:	e6ffff04 	addi	sp,fp,-4
   11f38:	dfc00217 	ldw	ra,8(sp)
   11f3c:	df000117 	ldw	fp,4(sp)
   11f40:	dc000017 	ldw	r16,0(sp)
   11f44:	dec00304 	addi	sp,sp,12
   11f48:	f800283a 	ret

00011f4c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   11f4c:	defffb04 	addi	sp,sp,-20
   11f50:	dfc00415 	stw	ra,16(sp)
   11f54:	df000315 	stw	fp,12(sp)
   11f58:	df000304 	addi	fp,sp,12
   11f5c:	e13ffd15 	stw	r4,-12(fp)
   11f60:	e17ffe15 	stw	r5,-8(fp)
   11f64:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   11f68:	01c07fc4 	movi	r7,511
   11f6c:	01800044 	movi	r6,1
   11f70:	e17ffd17 	ldw	r5,-12(fp)
   11f74:	01000074 	movhi	r4,1
   11f78:	211b7c04 	addi	r4,r4,28144
   11f7c:	0011e680 	call	11e68 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   11f80:	01c07fc4 	movi	r7,511
   11f84:	000d883a 	mov	r6,zero
   11f88:	e17ffe17 	ldw	r5,-8(fp)
   11f8c:	01000074 	movhi	r4,1
   11f90:	211b7904 	addi	r4,r4,28132
   11f94:	0011e680 	call	11e68 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   11f98:	01c07fc4 	movi	r7,511
   11f9c:	01800044 	movi	r6,1
   11fa0:	e17fff17 	ldw	r5,-4(fp)
   11fa4:	01000074 	movhi	r4,1
   11fa8:	211b7f04 	addi	r4,r4,28156
   11fac:	0011e680 	call	11e68 <alt_open_fd>
}  
   11fb0:	0001883a 	nop
   11fb4:	e037883a 	mov	sp,fp
   11fb8:	dfc00117 	ldw	ra,4(sp)
   11fbc:	df000017 	ldw	fp,0(sp)
   11fc0:	dec00204 	addi	sp,sp,8
   11fc4:	f800283a 	ret

00011fc8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11fc8:	defffe04 	addi	sp,sp,-8
   11fcc:	dfc00115 	stw	ra,4(sp)
   11fd0:	df000015 	stw	fp,0(sp)
   11fd4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11fd8:	d0a00517 	ldw	r2,-32748(gp)
   11fdc:	10000326 	beq	r2,zero,11fec <alt_get_errno+0x24>
   11fe0:	d0a00517 	ldw	r2,-32748(gp)
   11fe4:	103ee83a 	callr	r2
   11fe8:	00000106 	br	11ff0 <alt_get_errno+0x28>
   11fec:	d0b1b204 	addi	r2,gp,-14648
}
   11ff0:	e037883a 	mov	sp,fp
   11ff4:	dfc00117 	ldw	ra,4(sp)
   11ff8:	df000017 	ldw	fp,0(sp)
   11ffc:	dec00204 	addi	sp,sp,8
   12000:	f800283a 	ret

00012004 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   12004:	defffb04 	addi	sp,sp,-20
   12008:	dfc00415 	stw	ra,16(sp)
   1200c:	df000315 	stw	fp,12(sp)
   12010:	dc000215 	stw	r16,8(sp)
   12014:	df000304 	addi	fp,sp,12
   12018:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1201c:	e0bffe17 	ldw	r2,-8(fp)
   12020:	10800217 	ldw	r2,8(r2)
   12024:	10d00034 	orhi	r3,r2,16384
   12028:	e0bffe17 	ldw	r2,-8(fp)
   1202c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   12030:	e03ffd15 	stw	zero,-12(fp)
   12034:	00002306 	br	120c4 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   12038:	04000074 	movhi	r16,1
   1203c:	841b7904 	addi	r16,r16,28132
   12040:	e0bffd17 	ldw	r2,-12(fp)
   12044:	01400304 	movi	r5,12
   12048:	1009883a 	mov	r4,r2
   1204c:	00107c40 	call	107c4 <__mulsi3>
   12050:	8085883a 	add	r2,r16,r2
   12054:	10c00017 	ldw	r3,0(r2)
   12058:	e0bffe17 	ldw	r2,-8(fp)
   1205c:	10800017 	ldw	r2,0(r2)
   12060:	1880151e 	bne	r3,r2,120b8 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   12064:	04000074 	movhi	r16,1
   12068:	841b7904 	addi	r16,r16,28132
   1206c:	e0bffd17 	ldw	r2,-12(fp)
   12070:	01400304 	movi	r5,12
   12074:	1009883a 	mov	r4,r2
   12078:	00107c40 	call	107c4 <__mulsi3>
   1207c:	8085883a 	add	r2,r16,r2
   12080:	10800204 	addi	r2,r2,8
   12084:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   12088:	10000b0e 	bge	r2,zero,120b8 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1208c:	01400304 	movi	r5,12
   12090:	e13ffd17 	ldw	r4,-12(fp)
   12094:	00107c40 	call	107c4 <__mulsi3>
   12098:	1007883a 	mov	r3,r2
   1209c:	00800074 	movhi	r2,1
   120a0:	109b7904 	addi	r2,r2,28132
   120a4:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   120a8:	e0bffe17 	ldw	r2,-8(fp)
   120ac:	18800226 	beq	r3,r2,120b8 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   120b0:	00bffcc4 	movi	r2,-13
   120b4:	00000806 	br	120d8 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   120b8:	e0bffd17 	ldw	r2,-12(fp)
   120bc:	10800044 	addi	r2,r2,1
   120c0:	e0bffd15 	stw	r2,-12(fp)
   120c4:	d0a00417 	ldw	r2,-32752(gp)
   120c8:	1007883a 	mov	r3,r2
   120cc:	e0bffd17 	ldw	r2,-12(fp)
   120d0:	18bfd92e 	bgeu	r3,r2,12038 <_gp+0xffff2cb0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   120d4:	0005883a 	mov	r2,zero
}
   120d8:	e6ffff04 	addi	sp,fp,-4
   120dc:	dfc00217 	ldw	ra,8(sp)
   120e0:	df000117 	ldw	fp,4(sp)
   120e4:	dc000017 	ldw	r16,0(sp)
   120e8:	dec00304 	addi	sp,sp,12
   120ec:	f800283a 	ret

000120f0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   120f0:	defff604 	addi	sp,sp,-40
   120f4:	dfc00915 	stw	ra,36(sp)
   120f8:	df000815 	stw	fp,32(sp)
   120fc:	df000804 	addi	fp,sp,32
   12100:	e13ffd15 	stw	r4,-12(fp)
   12104:	e17ffe15 	stw	r5,-8(fp)
   12108:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   1210c:	00bfffc4 	movi	r2,-1
   12110:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   12114:	00bffb44 	movi	r2,-19
   12118:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   1211c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   12120:	d1600204 	addi	r5,gp,-32760
   12124:	e13ffd17 	ldw	r4,-12(fp)
   12128:	00124980 	call	12498 <alt_find_dev>
   1212c:	e0bff815 	stw	r2,-32(fp)
   12130:	e0bff817 	ldw	r2,-32(fp)
   12134:	1000051e 	bne	r2,zero,1214c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   12138:	e13ffd17 	ldw	r4,-12(fp)
   1213c:	00125280 	call	12528 <alt_find_file>
   12140:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   12144:	00800044 	movi	r2,1
   12148:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   1214c:	e0bff817 	ldw	r2,-32(fp)
   12150:	10002b26 	beq	r2,zero,12200 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
   12154:	e13ff817 	ldw	r4,-32(fp)
   12158:	00126300 	call	12630 <alt_get_fd>
   1215c:	e0bff915 	stw	r2,-28(fp)
   12160:	e0bff917 	ldw	r2,-28(fp)
   12164:	1000030e 	bge	r2,zero,12174 <open+0x84>
    {
      status = index;
   12168:	e0bff917 	ldw	r2,-28(fp)
   1216c:	e0bffa15 	stw	r2,-24(fp)
   12170:	00002506 	br	12208 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
   12174:	01400304 	movi	r5,12
   12178:	e13ff917 	ldw	r4,-28(fp)
   1217c:	00107c40 	call	107c4 <__mulsi3>
   12180:	1007883a 	mov	r3,r2
   12184:	00800074 	movhi	r2,1
   12188:	109b7904 	addi	r2,r2,28132
   1218c:	1885883a 	add	r2,r3,r2
   12190:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   12194:	e0fffe17 	ldw	r3,-8(fp)
   12198:	00900034 	movhi	r2,16384
   1219c:	10bfffc4 	addi	r2,r2,-1
   121a0:	1886703a 	and	r3,r3,r2
   121a4:	e0bffc17 	ldw	r2,-16(fp)
   121a8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   121ac:	e0bffb17 	ldw	r2,-20(fp)
   121b0:	1000051e 	bne	r2,zero,121c8 <open+0xd8>
   121b4:	e13ffc17 	ldw	r4,-16(fp)
   121b8:	00120040 	call	12004 <alt_file_locked>
   121bc:	e0bffa15 	stw	r2,-24(fp)
   121c0:	e0bffa17 	ldw	r2,-24(fp)
   121c4:	10001016 	blt	r2,zero,12208 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   121c8:	e0bff817 	ldw	r2,-32(fp)
   121cc:	10800317 	ldw	r2,12(r2)
   121d0:	10000826 	beq	r2,zero,121f4 <open+0x104>
   121d4:	e0bff817 	ldw	r2,-32(fp)
   121d8:	10800317 	ldw	r2,12(r2)
   121dc:	e1ffff17 	ldw	r7,-4(fp)
   121e0:	e1bffe17 	ldw	r6,-8(fp)
   121e4:	e17ffd17 	ldw	r5,-12(fp)
   121e8:	e13ffc17 	ldw	r4,-16(fp)
   121ec:	103ee83a 	callr	r2
   121f0:	00000106 	br	121f8 <open+0x108>
   121f4:	0005883a 	mov	r2,zero
   121f8:	e0bffa15 	stw	r2,-24(fp)
   121fc:	00000206 	br	12208 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
   12200:	00bffb44 	movi	r2,-19
   12204:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   12208:	e0bffa17 	ldw	r2,-24(fp)
   1220c:	1000090e 	bge	r2,zero,12234 <open+0x144>
  {
    alt_release_fd (index);  
   12210:	e13ff917 	ldw	r4,-28(fp)
   12214:	001224c0 	call	1224c <alt_release_fd>
    ALT_ERRNO = -status;
   12218:	0011fc80 	call	11fc8 <alt_get_errno>
   1221c:	1007883a 	mov	r3,r2
   12220:	e0bffa17 	ldw	r2,-24(fp)
   12224:	0085c83a 	sub	r2,zero,r2
   12228:	18800015 	stw	r2,0(r3)
    return -1;
   1222c:	00bfffc4 	movi	r2,-1
   12230:	00000106 	br	12238 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
   12234:	e0bff917 	ldw	r2,-28(fp)
}
   12238:	e037883a 	mov	sp,fp
   1223c:	dfc00117 	ldw	ra,4(sp)
   12240:	df000017 	ldw	fp,0(sp)
   12244:	dec00204 	addi	sp,sp,8
   12248:	f800283a 	ret

0001224c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   1224c:	defffc04 	addi	sp,sp,-16
   12250:	dfc00315 	stw	ra,12(sp)
   12254:	df000215 	stw	fp,8(sp)
   12258:	dc000115 	stw	r16,4(sp)
   1225c:	df000204 	addi	fp,sp,8
   12260:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
   12264:	e0bffe17 	ldw	r2,-8(fp)
   12268:	108000d0 	cmplti	r2,r2,3
   1226c:	1000111e 	bne	r2,zero,122b4 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
   12270:	04000074 	movhi	r16,1
   12274:	841b7904 	addi	r16,r16,28132
   12278:	e0bffe17 	ldw	r2,-8(fp)
   1227c:	01400304 	movi	r5,12
   12280:	1009883a 	mov	r4,r2
   12284:	00107c40 	call	107c4 <__mulsi3>
   12288:	8085883a 	add	r2,r16,r2
   1228c:	10800204 	addi	r2,r2,8
   12290:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   12294:	04000074 	movhi	r16,1
   12298:	841b7904 	addi	r16,r16,28132
   1229c:	e0bffe17 	ldw	r2,-8(fp)
   122a0:	01400304 	movi	r5,12
   122a4:	1009883a 	mov	r4,r2
   122a8:	00107c40 	call	107c4 <__mulsi3>
   122ac:	8085883a 	add	r2,r16,r2
   122b0:	10000015 	stw	zero,0(r2)
  }
}
   122b4:	0001883a 	nop
   122b8:	e6ffff04 	addi	sp,fp,-4
   122bc:	dfc00217 	ldw	ra,8(sp)
   122c0:	df000117 	ldw	fp,4(sp)
   122c4:	dc000017 	ldw	r16,0(sp)
   122c8:	dec00304 	addi	sp,sp,12
   122cc:	f800283a 	ret

000122d0 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   122d0:	defffa04 	addi	sp,sp,-24
   122d4:	df000515 	stw	fp,20(sp)
   122d8:	df000504 	addi	fp,sp,20
   122dc:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   122e0:	0005303a 	rdctl	r2,status
   122e4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   122e8:	e0fffc17 	ldw	r3,-16(fp)
   122ec:	00bfff84 	movi	r2,-2
   122f0:	1884703a 	and	r2,r3,r2
   122f4:	1001703a 	wrctl	status,r2
  
  return context;
   122f8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   122fc:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   12300:	e0bfff17 	ldw	r2,-4(fp)
   12304:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   12308:	e0bffd17 	ldw	r2,-12(fp)
   1230c:	10800017 	ldw	r2,0(r2)
   12310:	e0fffd17 	ldw	r3,-12(fp)
   12314:	18c00117 	ldw	r3,4(r3)
   12318:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1231c:	e0bffd17 	ldw	r2,-12(fp)
   12320:	10800117 	ldw	r2,4(r2)
   12324:	e0fffd17 	ldw	r3,-12(fp)
   12328:	18c00017 	ldw	r3,0(r3)
   1232c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   12330:	e0bffd17 	ldw	r2,-12(fp)
   12334:	e0fffd17 	ldw	r3,-12(fp)
   12338:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1233c:	e0bffd17 	ldw	r2,-12(fp)
   12340:	e0fffd17 	ldw	r3,-12(fp)
   12344:	10c00015 	stw	r3,0(r2)
   12348:	e0bffb17 	ldw	r2,-20(fp)
   1234c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12350:	e0bffe17 	ldw	r2,-8(fp)
   12354:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   12358:	0001883a 	nop
   1235c:	e037883a 	mov	sp,fp
   12360:	df000017 	ldw	fp,0(sp)
   12364:	dec00104 	addi	sp,sp,4
   12368:	f800283a 	ret

0001236c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1236c:	defffb04 	addi	sp,sp,-20
   12370:	dfc00415 	stw	ra,16(sp)
   12374:	df000315 	stw	fp,12(sp)
   12378:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1237c:	d0a00717 	ldw	r2,-32740(gp)
   12380:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   12384:	d0b1b017 	ldw	r2,-14656(gp)
   12388:	10800044 	addi	r2,r2,1
   1238c:	d0b1b015 	stw	r2,-14656(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   12390:	00002e06 	br	1244c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   12394:	e0bffd17 	ldw	r2,-12(fp)
   12398:	10800017 	ldw	r2,0(r2)
   1239c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   123a0:	e0bffd17 	ldw	r2,-12(fp)
   123a4:	10800403 	ldbu	r2,16(r2)
   123a8:	10803fcc 	andi	r2,r2,255
   123ac:	10000426 	beq	r2,zero,123c0 <alt_tick+0x54>
   123b0:	d0b1b017 	ldw	r2,-14656(gp)
   123b4:	1000021e 	bne	r2,zero,123c0 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   123b8:	e0bffd17 	ldw	r2,-12(fp)
   123bc:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   123c0:	e0bffd17 	ldw	r2,-12(fp)
   123c4:	10800217 	ldw	r2,8(r2)
   123c8:	d0f1b017 	ldw	r3,-14656(gp)
   123cc:	18801d36 	bltu	r3,r2,12444 <alt_tick+0xd8>
   123d0:	e0bffd17 	ldw	r2,-12(fp)
   123d4:	10800403 	ldbu	r2,16(r2)
   123d8:	10803fcc 	andi	r2,r2,255
   123dc:	1000191e 	bne	r2,zero,12444 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   123e0:	e0bffd17 	ldw	r2,-12(fp)
   123e4:	10800317 	ldw	r2,12(r2)
   123e8:	e0fffd17 	ldw	r3,-12(fp)
   123ec:	18c00517 	ldw	r3,20(r3)
   123f0:	1809883a 	mov	r4,r3
   123f4:	103ee83a 	callr	r2
   123f8:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   123fc:	e0bfff17 	ldw	r2,-4(fp)
   12400:	1000031e 	bne	r2,zero,12410 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   12404:	e13ffd17 	ldw	r4,-12(fp)
   12408:	00122d00 	call	122d0 <alt_alarm_stop>
   1240c:	00000d06 	br	12444 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   12410:	e0bffd17 	ldw	r2,-12(fp)
   12414:	10c00217 	ldw	r3,8(r2)
   12418:	e0bfff17 	ldw	r2,-4(fp)
   1241c:	1887883a 	add	r3,r3,r2
   12420:	e0bffd17 	ldw	r2,-12(fp)
   12424:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   12428:	e0bffd17 	ldw	r2,-12(fp)
   1242c:	10c00217 	ldw	r3,8(r2)
   12430:	d0b1b017 	ldw	r2,-14656(gp)
   12434:	1880032e 	bgeu	r3,r2,12444 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   12438:	e0bffd17 	ldw	r2,-12(fp)
   1243c:	00c00044 	movi	r3,1
   12440:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   12444:	e0bffe17 	ldw	r2,-8(fp)
   12448:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1244c:	e0fffd17 	ldw	r3,-12(fp)
   12450:	d0a00704 	addi	r2,gp,-32740
   12454:	18bfcf1e 	bne	r3,r2,12394 <_gp+0xffff300c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   12458:	0001883a 	nop
}
   1245c:	0001883a 	nop
   12460:	e037883a 	mov	sp,fp
   12464:	dfc00117 	ldw	ra,4(sp)
   12468:	df000017 	ldw	fp,0(sp)
   1246c:	dec00204 	addi	sp,sp,8
   12470:	f800283a 	ret

00012474 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   12474:	deffff04 	addi	sp,sp,-4
   12478:	df000015 	stw	fp,0(sp)
   1247c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   12480:	000170fa 	wrctl	ienable,zero
}
   12484:	0001883a 	nop
   12488:	e037883a 	mov	sp,fp
   1248c:	df000017 	ldw	fp,0(sp)
   12490:	dec00104 	addi	sp,sp,4
   12494:	f800283a 	ret

00012498 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   12498:	defffa04 	addi	sp,sp,-24
   1249c:	dfc00515 	stw	ra,20(sp)
   124a0:	df000415 	stw	fp,16(sp)
   124a4:	df000404 	addi	fp,sp,16
   124a8:	e13ffe15 	stw	r4,-8(fp)
   124ac:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   124b0:	e0bfff17 	ldw	r2,-4(fp)
   124b4:	10800017 	ldw	r2,0(r2)
   124b8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   124bc:	e13ffe17 	ldw	r4,-8(fp)
   124c0:	00129a00 	call	129a0 <strlen>
   124c4:	10800044 	addi	r2,r2,1
   124c8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   124cc:	00000d06 	br	12504 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   124d0:	e0bffc17 	ldw	r2,-16(fp)
   124d4:	10800217 	ldw	r2,8(r2)
   124d8:	e0fffd17 	ldw	r3,-12(fp)
   124dc:	180d883a 	mov	r6,r3
   124e0:	e17ffe17 	ldw	r5,-8(fp)
   124e4:	1009883a 	mov	r4,r2
   124e8:	00127dc0 	call	127dc <memcmp>
   124ec:	1000021e 	bne	r2,zero,124f8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   124f0:	e0bffc17 	ldw	r2,-16(fp)
   124f4:	00000706 	br	12514 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   124f8:	e0bffc17 	ldw	r2,-16(fp)
   124fc:	10800017 	ldw	r2,0(r2)
   12500:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   12504:	e0fffc17 	ldw	r3,-16(fp)
   12508:	e0bfff17 	ldw	r2,-4(fp)
   1250c:	18bff01e 	bne	r3,r2,124d0 <_gp+0xffff3148>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   12510:	0005883a 	mov	r2,zero
}
   12514:	e037883a 	mov	sp,fp
   12518:	dfc00117 	ldw	ra,4(sp)
   1251c:	df000017 	ldw	fp,0(sp)
   12520:	dec00204 	addi	sp,sp,8
   12524:	f800283a 	ret

00012528 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   12528:	defffb04 	addi	sp,sp,-20
   1252c:	dfc00415 	stw	ra,16(sp)
   12530:	df000315 	stw	fp,12(sp)
   12534:	df000304 	addi	fp,sp,12
   12538:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1253c:	d0a00017 	ldw	r2,-32768(gp)
   12540:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   12544:	00003106 	br	1260c <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   12548:	e0bffd17 	ldw	r2,-12(fp)
   1254c:	10800217 	ldw	r2,8(r2)
   12550:	1009883a 	mov	r4,r2
   12554:	00129a00 	call	129a0 <strlen>
   12558:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1255c:	e0bffd17 	ldw	r2,-12(fp)
   12560:	10c00217 	ldw	r3,8(r2)
   12564:	e0bffe17 	ldw	r2,-8(fp)
   12568:	10bfffc4 	addi	r2,r2,-1
   1256c:	1885883a 	add	r2,r3,r2
   12570:	10800003 	ldbu	r2,0(r2)
   12574:	10803fcc 	andi	r2,r2,255
   12578:	1080201c 	xori	r2,r2,128
   1257c:	10bfe004 	addi	r2,r2,-128
   12580:	10800bd8 	cmpnei	r2,r2,47
   12584:	1000031e 	bne	r2,zero,12594 <alt_find_file+0x6c>
    {
      len -= 1;
   12588:	e0bffe17 	ldw	r2,-8(fp)
   1258c:	10bfffc4 	addi	r2,r2,-1
   12590:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   12594:	e0bffe17 	ldw	r2,-8(fp)
   12598:	e0ffff17 	ldw	r3,-4(fp)
   1259c:	1885883a 	add	r2,r3,r2
   125a0:	10800003 	ldbu	r2,0(r2)
   125a4:	10803fcc 	andi	r2,r2,255
   125a8:	1080201c 	xori	r2,r2,128
   125ac:	10bfe004 	addi	r2,r2,-128
   125b0:	10800be0 	cmpeqi	r2,r2,47
   125b4:	1000081e 	bne	r2,zero,125d8 <alt_find_file+0xb0>
   125b8:	e0bffe17 	ldw	r2,-8(fp)
   125bc:	e0ffff17 	ldw	r3,-4(fp)
   125c0:	1885883a 	add	r2,r3,r2
   125c4:	10800003 	ldbu	r2,0(r2)
   125c8:	10803fcc 	andi	r2,r2,255
   125cc:	1080201c 	xori	r2,r2,128
   125d0:	10bfe004 	addi	r2,r2,-128
   125d4:	10000a1e 	bne	r2,zero,12600 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   125d8:	e0bffd17 	ldw	r2,-12(fp)
   125dc:	10800217 	ldw	r2,8(r2)
   125e0:	e0fffe17 	ldw	r3,-8(fp)
   125e4:	180d883a 	mov	r6,r3
   125e8:	e17fff17 	ldw	r5,-4(fp)
   125ec:	1009883a 	mov	r4,r2
   125f0:	00127dc0 	call	127dc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   125f4:	1000021e 	bne	r2,zero,12600 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   125f8:	e0bffd17 	ldw	r2,-12(fp)
   125fc:	00000706 	br	1261c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   12600:	e0bffd17 	ldw	r2,-12(fp)
   12604:	10800017 	ldw	r2,0(r2)
   12608:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1260c:	e0fffd17 	ldw	r3,-12(fp)
   12610:	d0a00004 	addi	r2,gp,-32768
   12614:	18bfcc1e 	bne	r3,r2,12548 <_gp+0xffff31c0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   12618:	0005883a 	mov	r2,zero
}
   1261c:	e037883a 	mov	sp,fp
   12620:	dfc00117 	ldw	ra,4(sp)
   12624:	df000017 	ldw	fp,0(sp)
   12628:	dec00204 	addi	sp,sp,8
   1262c:	f800283a 	ret

00012630 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   12630:	defffa04 	addi	sp,sp,-24
   12634:	dfc00515 	stw	ra,20(sp)
   12638:	df000415 	stw	fp,16(sp)
   1263c:	dc000315 	stw	r16,12(sp)
   12640:	df000404 	addi	fp,sp,16
   12644:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
   12648:	00bffa04 	movi	r2,-24
   1264c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   12650:	e03ffc15 	stw	zero,-16(fp)
   12654:	00001d06 	br	126cc <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
   12658:	04000074 	movhi	r16,1
   1265c:	841b7904 	addi	r16,r16,28132
   12660:	e0bffc17 	ldw	r2,-16(fp)
   12664:	01400304 	movi	r5,12
   12668:	1009883a 	mov	r4,r2
   1266c:	00107c40 	call	107c4 <__mulsi3>
   12670:	8085883a 	add	r2,r16,r2
   12674:	10800017 	ldw	r2,0(r2)
   12678:	1000111e 	bne	r2,zero,126c0 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
   1267c:	04000074 	movhi	r16,1
   12680:	841b7904 	addi	r16,r16,28132
   12684:	e0bffc17 	ldw	r2,-16(fp)
   12688:	01400304 	movi	r5,12
   1268c:	1009883a 	mov	r4,r2
   12690:	00107c40 	call	107c4 <__mulsi3>
   12694:	8085883a 	add	r2,r16,r2
   12698:	e0fffe17 	ldw	r3,-8(fp)
   1269c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   126a0:	d0e00417 	ldw	r3,-32752(gp)
   126a4:	e0bffc17 	ldw	r2,-16(fp)
   126a8:	1880020e 	bge	r3,r2,126b4 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
   126ac:	e0bffc17 	ldw	r2,-16(fp)
   126b0:	d0a00415 	stw	r2,-32752(gp)
      }
      rc = i;
   126b4:	e0bffc17 	ldw	r2,-16(fp)
   126b8:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   126bc:	00000606 	br	126d8 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   126c0:	e0bffc17 	ldw	r2,-16(fp)
   126c4:	10800044 	addi	r2,r2,1
   126c8:	e0bffc15 	stw	r2,-16(fp)
   126cc:	e0bffc17 	ldw	r2,-16(fp)
   126d0:	10800810 	cmplti	r2,r2,32
   126d4:	103fe01e 	bne	r2,zero,12658 <_gp+0xffff32d0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   126d8:	e0bffd17 	ldw	r2,-12(fp)
}
   126dc:	e6ffff04 	addi	sp,fp,-4
   126e0:	dfc00217 	ldw	ra,8(sp)
   126e4:	df000117 	ldw	fp,4(sp)
   126e8:	dc000017 	ldw	r16,0(sp)
   126ec:	dec00304 	addi	sp,sp,12
   126f0:	f800283a 	ret

000126f4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   126f4:	defffe04 	addi	sp,sp,-8
   126f8:	df000115 	stw	fp,4(sp)
   126fc:	df000104 	addi	fp,sp,4
   12700:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   12704:	e0bfff17 	ldw	r2,-4(fp)
   12708:	10bffe84 	addi	r2,r2,-6
   1270c:	10c00428 	cmpgeui	r3,r2,16
   12710:	18001a1e 	bne	r3,zero,1277c <alt_exception_cause_generated_bad_addr+0x88>
   12714:	100690ba 	slli	r3,r2,2
   12718:	00800074 	movhi	r2,1
   1271c:	1089cb04 	addi	r2,r2,10028
   12720:	1885883a 	add	r2,r3,r2
   12724:	10800017 	ldw	r2,0(r2)
   12728:	1000683a 	jmp	r2
   1272c:	0001276c 	andhi	zero,zero,1181
   12730:	0001276c 	andhi	zero,zero,1181
   12734:	0001277c 	xorhi	zero,zero,1181
   12738:	0001277c 	xorhi	zero,zero,1181
   1273c:	0001277c 	xorhi	zero,zero,1181
   12740:	0001276c 	andhi	zero,zero,1181
   12744:	00012774 	movhi	zero,1181
   12748:	0001277c 	xorhi	zero,zero,1181
   1274c:	0001276c 	andhi	zero,zero,1181
   12750:	0001276c 	andhi	zero,zero,1181
   12754:	0001277c 	xorhi	zero,zero,1181
   12758:	0001276c 	andhi	zero,zero,1181
   1275c:	00012774 	movhi	zero,1181
   12760:	0001277c 	xorhi	zero,zero,1181
   12764:	0001277c 	xorhi	zero,zero,1181
   12768:	0001276c 	andhi	zero,zero,1181
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   1276c:	00800044 	movi	r2,1
   12770:	00000306 	br	12780 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   12774:	0005883a 	mov	r2,zero
   12778:	00000106 	br	12780 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   1277c:	0005883a 	mov	r2,zero
  }
}
   12780:	e037883a 	mov	sp,fp
   12784:	df000017 	ldw	fp,0(sp)
   12788:	dec00104 	addi	sp,sp,4
   1278c:	f800283a 	ret

00012790 <atexit>:
   12790:	200b883a 	mov	r5,r4
   12794:	000f883a 	mov	r7,zero
   12798:	000d883a 	mov	r6,zero
   1279c:	0009883a 	mov	r4,zero
   127a0:	0012a381 	jmpi	12a38 <__register_exitproc>

000127a4 <exit>:
   127a4:	defffe04 	addi	sp,sp,-8
   127a8:	000b883a 	mov	r5,zero
   127ac:	dc000015 	stw	r16,0(sp)
   127b0:	dfc00115 	stw	ra,4(sp)
   127b4:	2021883a 	mov	r16,r4
   127b8:	0012b500 	call	12b50 <__call_exitprocs>
   127bc:	00800074 	movhi	r2,1
   127c0:	109ceb04 	addi	r2,r2,29612
   127c4:	11000017 	ldw	r4,0(r2)
   127c8:	20800f17 	ldw	r2,60(r4)
   127cc:	10000126 	beq	r2,zero,127d4 <exit+0x30>
   127d0:	103ee83a 	callr	r2
   127d4:	8009883a 	mov	r4,r16
   127d8:	0012cd00 	call	12cd0 <_exit>

000127dc <memcmp>:
   127dc:	01c000c4 	movi	r7,3
   127e0:	3980192e 	bgeu	r7,r6,12848 <memcmp+0x6c>
   127e4:	2144b03a 	or	r2,r4,r5
   127e8:	11c4703a 	and	r2,r2,r7
   127ec:	10000f26 	beq	r2,zero,1282c <memcmp+0x50>
   127f0:	20800003 	ldbu	r2,0(r4)
   127f4:	28c00003 	ldbu	r3,0(r5)
   127f8:	10c0151e 	bne	r2,r3,12850 <memcmp+0x74>
   127fc:	31bfff84 	addi	r6,r6,-2
   12800:	01ffffc4 	movi	r7,-1
   12804:	00000406 	br	12818 <memcmp+0x3c>
   12808:	20800003 	ldbu	r2,0(r4)
   1280c:	28c00003 	ldbu	r3,0(r5)
   12810:	31bfffc4 	addi	r6,r6,-1
   12814:	10c00e1e 	bne	r2,r3,12850 <memcmp+0x74>
   12818:	21000044 	addi	r4,r4,1
   1281c:	29400044 	addi	r5,r5,1
   12820:	31fff91e 	bne	r6,r7,12808 <_gp+0xffff3480>
   12824:	0005883a 	mov	r2,zero
   12828:	f800283a 	ret
   1282c:	20c00017 	ldw	r3,0(r4)
   12830:	28800017 	ldw	r2,0(r5)
   12834:	18bfee1e 	bne	r3,r2,127f0 <_gp+0xffff3468>
   12838:	31bfff04 	addi	r6,r6,-4
   1283c:	21000104 	addi	r4,r4,4
   12840:	29400104 	addi	r5,r5,4
   12844:	39bff936 	bltu	r7,r6,1282c <_gp+0xffff34a4>
   12848:	303fe91e 	bne	r6,zero,127f0 <_gp+0xffff3468>
   1284c:	003ff506 	br	12824 <_gp+0xffff349c>
   12850:	10c5c83a 	sub	r2,r2,r3
   12854:	f800283a 	ret

00012858 <memcpy>:
   12858:	defffd04 	addi	sp,sp,-12
   1285c:	dfc00215 	stw	ra,8(sp)
   12860:	dc400115 	stw	r17,4(sp)
   12864:	dc000015 	stw	r16,0(sp)
   12868:	00c003c4 	movi	r3,15
   1286c:	2005883a 	mov	r2,r4
   12870:	1980452e 	bgeu	r3,r6,12988 <memcpy+0x130>
   12874:	2906b03a 	or	r3,r5,r4
   12878:	18c000cc 	andi	r3,r3,3
   1287c:	1800441e 	bne	r3,zero,12990 <memcpy+0x138>
   12880:	347ffc04 	addi	r17,r6,-16
   12884:	8822d13a 	srli	r17,r17,4
   12888:	28c00104 	addi	r3,r5,4
   1288c:	23400104 	addi	r13,r4,4
   12890:	8820913a 	slli	r16,r17,4
   12894:	2b000204 	addi	r12,r5,8
   12898:	22c00204 	addi	r11,r4,8
   1289c:	84000504 	addi	r16,r16,20
   128a0:	2a800304 	addi	r10,r5,12
   128a4:	22400304 	addi	r9,r4,12
   128a8:	2c21883a 	add	r16,r5,r16
   128ac:	2811883a 	mov	r8,r5
   128b0:	200f883a 	mov	r7,r4
   128b4:	41000017 	ldw	r4,0(r8)
   128b8:	1fc00017 	ldw	ra,0(r3)
   128bc:	63c00017 	ldw	r15,0(r12)
   128c0:	39000015 	stw	r4,0(r7)
   128c4:	53800017 	ldw	r14,0(r10)
   128c8:	6fc00015 	stw	ra,0(r13)
   128cc:	5bc00015 	stw	r15,0(r11)
   128d0:	4b800015 	stw	r14,0(r9)
   128d4:	18c00404 	addi	r3,r3,16
   128d8:	39c00404 	addi	r7,r7,16
   128dc:	42000404 	addi	r8,r8,16
   128e0:	6b400404 	addi	r13,r13,16
   128e4:	63000404 	addi	r12,r12,16
   128e8:	5ac00404 	addi	r11,r11,16
   128ec:	52800404 	addi	r10,r10,16
   128f0:	4a400404 	addi	r9,r9,16
   128f4:	1c3fef1e 	bne	r3,r16,128b4 <_gp+0xffff352c>
   128f8:	89c00044 	addi	r7,r17,1
   128fc:	380e913a 	slli	r7,r7,4
   12900:	310003cc 	andi	r4,r6,15
   12904:	02c000c4 	movi	r11,3
   12908:	11c7883a 	add	r3,r2,r7
   1290c:	29cb883a 	add	r5,r5,r7
   12910:	5900212e 	bgeu	r11,r4,12998 <memcpy+0x140>
   12914:	1813883a 	mov	r9,r3
   12918:	2811883a 	mov	r8,r5
   1291c:	200f883a 	mov	r7,r4
   12920:	42800017 	ldw	r10,0(r8)
   12924:	4a400104 	addi	r9,r9,4
   12928:	39ffff04 	addi	r7,r7,-4
   1292c:	4abfff15 	stw	r10,-4(r9)
   12930:	42000104 	addi	r8,r8,4
   12934:	59fffa36 	bltu	r11,r7,12920 <_gp+0xffff3598>
   12938:	213fff04 	addi	r4,r4,-4
   1293c:	2008d0ba 	srli	r4,r4,2
   12940:	318000cc 	andi	r6,r6,3
   12944:	21000044 	addi	r4,r4,1
   12948:	2109883a 	add	r4,r4,r4
   1294c:	2109883a 	add	r4,r4,r4
   12950:	1907883a 	add	r3,r3,r4
   12954:	290b883a 	add	r5,r5,r4
   12958:	30000626 	beq	r6,zero,12974 <memcpy+0x11c>
   1295c:	198d883a 	add	r6,r3,r6
   12960:	29c00003 	ldbu	r7,0(r5)
   12964:	18c00044 	addi	r3,r3,1
   12968:	29400044 	addi	r5,r5,1
   1296c:	19ffffc5 	stb	r7,-1(r3)
   12970:	19bffb1e 	bne	r3,r6,12960 <_gp+0xffff35d8>
   12974:	dfc00217 	ldw	ra,8(sp)
   12978:	dc400117 	ldw	r17,4(sp)
   1297c:	dc000017 	ldw	r16,0(sp)
   12980:	dec00304 	addi	sp,sp,12
   12984:	f800283a 	ret
   12988:	2007883a 	mov	r3,r4
   1298c:	003ff206 	br	12958 <_gp+0xffff35d0>
   12990:	2007883a 	mov	r3,r4
   12994:	003ff106 	br	1295c <_gp+0xffff35d4>
   12998:	200d883a 	mov	r6,r4
   1299c:	003fee06 	br	12958 <_gp+0xffff35d0>

000129a0 <strlen>:
   129a0:	208000cc 	andi	r2,r4,3
   129a4:	10002026 	beq	r2,zero,12a28 <strlen+0x88>
   129a8:	20800007 	ldb	r2,0(r4)
   129ac:	10002026 	beq	r2,zero,12a30 <strlen+0x90>
   129b0:	2005883a 	mov	r2,r4
   129b4:	00000206 	br	129c0 <strlen+0x20>
   129b8:	10c00007 	ldb	r3,0(r2)
   129bc:	18001826 	beq	r3,zero,12a20 <strlen+0x80>
   129c0:	10800044 	addi	r2,r2,1
   129c4:	10c000cc 	andi	r3,r2,3
   129c8:	183ffb1e 	bne	r3,zero,129b8 <_gp+0xffff3630>
   129cc:	10c00017 	ldw	r3,0(r2)
   129d0:	01ffbff4 	movhi	r7,65279
   129d4:	39ffbfc4 	addi	r7,r7,-257
   129d8:	00ca303a 	nor	r5,zero,r3
   129dc:	01a02074 	movhi	r6,32897
   129e0:	19c7883a 	add	r3,r3,r7
   129e4:	31a02004 	addi	r6,r6,-32640
   129e8:	1946703a 	and	r3,r3,r5
   129ec:	1986703a 	and	r3,r3,r6
   129f0:	1800091e 	bne	r3,zero,12a18 <strlen+0x78>
   129f4:	10800104 	addi	r2,r2,4
   129f8:	10c00017 	ldw	r3,0(r2)
   129fc:	19cb883a 	add	r5,r3,r7
   12a00:	00c6303a 	nor	r3,zero,r3
   12a04:	28c6703a 	and	r3,r5,r3
   12a08:	1986703a 	and	r3,r3,r6
   12a0c:	183ff926 	beq	r3,zero,129f4 <_gp+0xffff366c>
   12a10:	00000106 	br	12a18 <strlen+0x78>
   12a14:	10800044 	addi	r2,r2,1
   12a18:	10c00007 	ldb	r3,0(r2)
   12a1c:	183ffd1e 	bne	r3,zero,12a14 <_gp+0xffff368c>
   12a20:	1105c83a 	sub	r2,r2,r4
   12a24:	f800283a 	ret
   12a28:	2005883a 	mov	r2,r4
   12a2c:	003fe706 	br	129cc <_gp+0xffff3644>
   12a30:	0005883a 	mov	r2,zero
   12a34:	f800283a 	ret

00012a38 <__register_exitproc>:
   12a38:	defffa04 	addi	sp,sp,-24
   12a3c:	dc000315 	stw	r16,12(sp)
   12a40:	04000074 	movhi	r16,1
   12a44:	841ceb04 	addi	r16,r16,29612
   12a48:	80c00017 	ldw	r3,0(r16)
   12a4c:	dc400415 	stw	r17,16(sp)
   12a50:	dfc00515 	stw	ra,20(sp)
   12a54:	18805217 	ldw	r2,328(r3)
   12a58:	2023883a 	mov	r17,r4
   12a5c:	10003726 	beq	r2,zero,12b3c <__register_exitproc+0x104>
   12a60:	10c00117 	ldw	r3,4(r2)
   12a64:	010007c4 	movi	r4,31
   12a68:	20c00e16 	blt	r4,r3,12aa4 <__register_exitproc+0x6c>
   12a6c:	1a000044 	addi	r8,r3,1
   12a70:	8800221e 	bne	r17,zero,12afc <__register_exitproc+0xc4>
   12a74:	18c00084 	addi	r3,r3,2
   12a78:	18c7883a 	add	r3,r3,r3
   12a7c:	18c7883a 	add	r3,r3,r3
   12a80:	12000115 	stw	r8,4(r2)
   12a84:	10c7883a 	add	r3,r2,r3
   12a88:	19400015 	stw	r5,0(r3)
   12a8c:	0005883a 	mov	r2,zero
   12a90:	dfc00517 	ldw	ra,20(sp)
   12a94:	dc400417 	ldw	r17,16(sp)
   12a98:	dc000317 	ldw	r16,12(sp)
   12a9c:	dec00604 	addi	sp,sp,24
   12aa0:	f800283a 	ret
   12aa4:	00800034 	movhi	r2,0
   12aa8:	10800004 	addi	r2,r2,0
   12aac:	10002626 	beq	r2,zero,12b48 <__register_exitproc+0x110>
   12ab0:	01006404 	movi	r4,400
   12ab4:	d9400015 	stw	r5,0(sp)
   12ab8:	d9800115 	stw	r6,4(sp)
   12abc:	d9c00215 	stw	r7,8(sp)
   12ac0:	00000000 	call	0 <__reset-0x10000>
   12ac4:	d9400017 	ldw	r5,0(sp)
   12ac8:	d9800117 	ldw	r6,4(sp)
   12acc:	d9c00217 	ldw	r7,8(sp)
   12ad0:	10001d26 	beq	r2,zero,12b48 <__register_exitproc+0x110>
   12ad4:	81000017 	ldw	r4,0(r16)
   12ad8:	10000115 	stw	zero,4(r2)
   12adc:	02000044 	movi	r8,1
   12ae0:	22405217 	ldw	r9,328(r4)
   12ae4:	0007883a 	mov	r3,zero
   12ae8:	12400015 	stw	r9,0(r2)
   12aec:	20805215 	stw	r2,328(r4)
   12af0:	10006215 	stw	zero,392(r2)
   12af4:	10006315 	stw	zero,396(r2)
   12af8:	883fde26 	beq	r17,zero,12a74 <_gp+0xffff36ec>
   12afc:	18c9883a 	add	r4,r3,r3
   12b00:	2109883a 	add	r4,r4,r4
   12b04:	1109883a 	add	r4,r2,r4
   12b08:	21802215 	stw	r6,136(r4)
   12b0c:	01800044 	movi	r6,1
   12b10:	12406217 	ldw	r9,392(r2)
   12b14:	30cc983a 	sll	r6,r6,r3
   12b18:	4992b03a 	or	r9,r9,r6
   12b1c:	12406215 	stw	r9,392(r2)
   12b20:	21c04215 	stw	r7,264(r4)
   12b24:	01000084 	movi	r4,2
   12b28:	893fd21e 	bne	r17,r4,12a74 <_gp+0xffff36ec>
   12b2c:	11006317 	ldw	r4,396(r2)
   12b30:	218cb03a 	or	r6,r4,r6
   12b34:	11806315 	stw	r6,396(r2)
   12b38:	003fce06 	br	12a74 <_gp+0xffff36ec>
   12b3c:	18805304 	addi	r2,r3,332
   12b40:	18805215 	stw	r2,328(r3)
   12b44:	003fc606 	br	12a60 <_gp+0xffff36d8>
   12b48:	00bfffc4 	movi	r2,-1
   12b4c:	003fd006 	br	12a90 <_gp+0xffff3708>

00012b50 <__call_exitprocs>:
   12b50:	defff504 	addi	sp,sp,-44
   12b54:	df000915 	stw	fp,36(sp)
   12b58:	dd400615 	stw	r21,24(sp)
   12b5c:	dc800315 	stw	r18,12(sp)
   12b60:	dfc00a15 	stw	ra,40(sp)
   12b64:	ddc00815 	stw	r23,32(sp)
   12b68:	dd800715 	stw	r22,28(sp)
   12b6c:	dd000515 	stw	r20,20(sp)
   12b70:	dcc00415 	stw	r19,16(sp)
   12b74:	dc400215 	stw	r17,8(sp)
   12b78:	dc000115 	stw	r16,4(sp)
   12b7c:	d9000015 	stw	r4,0(sp)
   12b80:	2839883a 	mov	fp,r5
   12b84:	04800044 	movi	r18,1
   12b88:	057fffc4 	movi	r21,-1
   12b8c:	00800074 	movhi	r2,1
   12b90:	109ceb04 	addi	r2,r2,29612
   12b94:	12000017 	ldw	r8,0(r2)
   12b98:	45005217 	ldw	r20,328(r8)
   12b9c:	44c05204 	addi	r19,r8,328
   12ba0:	a0001c26 	beq	r20,zero,12c14 <__call_exitprocs+0xc4>
   12ba4:	a0800117 	ldw	r2,4(r20)
   12ba8:	15ffffc4 	addi	r23,r2,-1
   12bac:	b8000d16 	blt	r23,zero,12be4 <__call_exitprocs+0x94>
   12bb0:	14000044 	addi	r16,r2,1
   12bb4:	8421883a 	add	r16,r16,r16
   12bb8:	8421883a 	add	r16,r16,r16
   12bbc:	84402004 	addi	r17,r16,128
   12bc0:	a463883a 	add	r17,r20,r17
   12bc4:	a421883a 	add	r16,r20,r16
   12bc8:	e0001e26 	beq	fp,zero,12c44 <__call_exitprocs+0xf4>
   12bcc:	80804017 	ldw	r2,256(r16)
   12bd0:	e0801c26 	beq	fp,r2,12c44 <__call_exitprocs+0xf4>
   12bd4:	bdffffc4 	addi	r23,r23,-1
   12bd8:	843fff04 	addi	r16,r16,-4
   12bdc:	8c7fff04 	addi	r17,r17,-4
   12be0:	bd7ff91e 	bne	r23,r21,12bc8 <_gp+0xffff3840>
   12be4:	00800034 	movhi	r2,0
   12be8:	10800004 	addi	r2,r2,0
   12bec:	10000926 	beq	r2,zero,12c14 <__call_exitprocs+0xc4>
   12bf0:	a0800117 	ldw	r2,4(r20)
   12bf4:	1000301e 	bne	r2,zero,12cb8 <__call_exitprocs+0x168>
   12bf8:	a0800017 	ldw	r2,0(r20)
   12bfc:	10003226 	beq	r2,zero,12cc8 <__call_exitprocs+0x178>
   12c00:	a009883a 	mov	r4,r20
   12c04:	98800015 	stw	r2,0(r19)
   12c08:	00000000 	call	0 <__reset-0x10000>
   12c0c:	9d000017 	ldw	r20,0(r19)
   12c10:	a03fe41e 	bne	r20,zero,12ba4 <_gp+0xffff381c>
   12c14:	dfc00a17 	ldw	ra,40(sp)
   12c18:	df000917 	ldw	fp,36(sp)
   12c1c:	ddc00817 	ldw	r23,32(sp)
   12c20:	dd800717 	ldw	r22,28(sp)
   12c24:	dd400617 	ldw	r21,24(sp)
   12c28:	dd000517 	ldw	r20,20(sp)
   12c2c:	dcc00417 	ldw	r19,16(sp)
   12c30:	dc800317 	ldw	r18,12(sp)
   12c34:	dc400217 	ldw	r17,8(sp)
   12c38:	dc000117 	ldw	r16,4(sp)
   12c3c:	dec00b04 	addi	sp,sp,44
   12c40:	f800283a 	ret
   12c44:	a0800117 	ldw	r2,4(r20)
   12c48:	80c00017 	ldw	r3,0(r16)
   12c4c:	10bfffc4 	addi	r2,r2,-1
   12c50:	15c01426 	beq	r2,r23,12ca4 <__call_exitprocs+0x154>
   12c54:	80000015 	stw	zero,0(r16)
   12c58:	183fde26 	beq	r3,zero,12bd4 <_gp+0xffff384c>
   12c5c:	95c8983a 	sll	r4,r18,r23
   12c60:	a0806217 	ldw	r2,392(r20)
   12c64:	a5800117 	ldw	r22,4(r20)
   12c68:	2084703a 	and	r2,r4,r2
   12c6c:	10000b26 	beq	r2,zero,12c9c <__call_exitprocs+0x14c>
   12c70:	a0806317 	ldw	r2,396(r20)
   12c74:	2088703a 	and	r4,r4,r2
   12c78:	20000c1e 	bne	r4,zero,12cac <__call_exitprocs+0x15c>
   12c7c:	89400017 	ldw	r5,0(r17)
   12c80:	d9000017 	ldw	r4,0(sp)
   12c84:	183ee83a 	callr	r3
   12c88:	a0800117 	ldw	r2,4(r20)
   12c8c:	15bfbf1e 	bne	r2,r22,12b8c <_gp+0xffff3804>
   12c90:	98800017 	ldw	r2,0(r19)
   12c94:	153fcf26 	beq	r2,r20,12bd4 <_gp+0xffff384c>
   12c98:	003fbc06 	br	12b8c <_gp+0xffff3804>
   12c9c:	183ee83a 	callr	r3
   12ca0:	003ff906 	br	12c88 <_gp+0xffff3900>
   12ca4:	a5c00115 	stw	r23,4(r20)
   12ca8:	003feb06 	br	12c58 <_gp+0xffff38d0>
   12cac:	89000017 	ldw	r4,0(r17)
   12cb0:	183ee83a 	callr	r3
   12cb4:	003ff406 	br	12c88 <_gp+0xffff3900>
   12cb8:	a0800017 	ldw	r2,0(r20)
   12cbc:	a027883a 	mov	r19,r20
   12cc0:	1029883a 	mov	r20,r2
   12cc4:	003fb606 	br	12ba0 <_gp+0xffff3818>
   12cc8:	0005883a 	mov	r2,zero
   12ccc:	003ffb06 	br	12cbc <_gp+0xffff3934>

00012cd0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   12cd0:	defffd04 	addi	sp,sp,-12
   12cd4:	df000215 	stw	fp,8(sp)
   12cd8:	df000204 	addi	fp,sp,8
   12cdc:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   12ce0:	0001883a 	nop
   12ce4:	e0bfff17 	ldw	r2,-4(fp)
   12ce8:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   12cec:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   12cf0:	10000226 	beq	r2,zero,12cfc <_exit+0x2c>
    ALT_SIM_FAIL();
   12cf4:	002af070 	cmpltui	zero,zero,43969
   12cf8:	00000106 	br	12d00 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   12cfc:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   12d00:	003fff06 	br	12d00 <_gp+0xffff3978>
