{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/processing_system7_0_FCLK_CLK0:false|/rst_ps7_0_50M_interconnect_aresetn:false|/rst_ps7_0_50M_peripheral_aresetn:false|/processing_system7_0_FCLK_RESET0_N:false|",
   "Addressing View_ScaleFactor":"0.532393",
   "Addressing View_TopLeft":"0,-274",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_50M_interconnect_aresetn:true|/rst_ps7_0_50M_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3070 -y 110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3070 -y 130 -defaultsOSRD
preplace inst axi_dma_from_pl_to_ps -pg 1 -lvl 7 -x 2100 -y 130 -defaultsOSRD
preplace inst axi_dma_from_ps_to_pl -pg 1 -lvl 3 -x 900 -y 150 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 8 -x 2420 -y 130 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 8 -x 2420 -y 380 -defaultsOSRD
preplace inst axi_smc_2 -pg 1 -lvl 2 -x 530 -y 80 -defaultsOSRD
preplace inst axis_data_fifo_in -pg 1 -lvl 4 -x 1210 -y 160 -defaultsOSRD
preplace inst axis_data_fifo_out -pg 1 -lvl 6 -x 1790 -y 180 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 2800 -y 150 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 190 -y 180 -defaultsOSRD
preplace inst channel_add_0 -pg 1 -lvl 5 -x 1510 -y 160 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 10 70 380 170 720 60 1070 60 1350 60 1670 60 1930 10 2270 10 2560 10 3050
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 10 20 80 360J 180 690J 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 3040
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 5 370 190 710J 40 1090 40 1360 40 1660
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 7 NJ 220 730 50 NJ 50 NJ 50 NJ 50 1910 230 2280
preplace netloc axi_dma_0_M_AXI_S2MM 1 7 1 N 110
preplace netloc axi_dma_1_M_AXIS_MM2S 1 3 1 N 140
preplace netloc axi_dma_1_M_AXI_MM2S 1 3 5 1080 80 1330J 360 NJ 360 NJ 360 NJ
preplace netloc axi_smc_1_M00_AXI 1 8 1 2570 150n
preplace netloc axi_smc_2_M00_AXI 1 2 5 670J 10 NJ 10 NJ 10 NJ 10 1920
preplace netloc axi_smc_2_M01_AXI 1 2 1 700 80n
preplace netloc axi_smc_M00_AXI 1 8 1 N 130
preplace netloc axis_data_fifo_0_M_AXIS 1 6 1 1920 110n
preplace netloc processing_system7_0_DDR 1 9 1 NJ 110
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 130
preplace netloc processing_system7_0_M_AXI_GP0 1 1 9 390 160 680J 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 3030
preplace netloc axis_data_fifo_in_M_AXIS 1 4 1 1340 120n
preplace netloc channel_add_0_M_AXIS 1 5 1 N 160
levelinfo -pg 1 -10 190 530 900 1210 1510 1790 2100 2420 2800 3070
pagesize -pg 1 -db -bbox -sgen -10 0 3190 460
",
   "Color Coded_ScaleFactor":"0.297746",
   "Color Coded_TopLeft":"-7,-598",
   "Default View_Layers":"/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_50M_interconnect_aresetn:true|/rst_ps7_0_50M_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|",
   "Default View_ScaleFactor":"0.327232",
   "Default View_TopLeft":"0,-565",
   "Display-PortTypeClock":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 7 -x 2200 -y 580 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 7 -x 2200 -y 20 -defaultsOSRD
preplace inst axi_dma_from_pl_to_ps -pg 1 -lvl 6 -x 2010 -y 60 -swap {17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 100L -pinDir M_AXI_S2MM left -pinY M_AXI_S2MM 0L -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 400L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 420L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 440L -pinDir axi_resetn left -pinY axi_resetn 460L -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 0R -pinDir s2mm_introut right -pinY s2mm_introut 20R
preplace inst axi_dma_from_ps_to_pl -pg 1 -lvl 2 -x 510 -y 160 -defaultsOSRD -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 100R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 320R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 0L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 20L -pinDir axi_resetn left -pinY axi_resetn 360L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 340R -pinDir mm2s_introut right -pinY mm2s_introut 360R
preplace inst axi_smc -pg 1 -lvl 3 -x 860 -y 60 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 20L
preplace inst axi_smc_1 -pg 1 -lvl 3 -x 860 -y 260 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axi_smc_2 -pg 1 -lvl 5 -x 1680 -y 160 -swap {59 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 0 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 120L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 0L -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir aclk left -pinY aclk 160L -pinDir aresetn left -pinY aresetn 180L
preplace inst axis_data_fifo -pg 1 -lvl 3 -x 860 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 60L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace inst axis_data_fifo_0 -pg 1 -lvl 5 -x 1680 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1270 -y 240 -swap {135 8 2 3 4 5 6 7 15 9 10 11 12 13 14 1 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 133 134 136 0 132} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 100R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 80R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 40R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 20L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 60L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 80L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 100L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 0R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 40L
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 170 -y 80 -swap {1 0 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 0R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 520R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 440R
preplace inst conv2D_0 -pg 1 -lvl 4 -x 1270 -y 460 -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir M_AXIS_ACLK left -pinY M_AXIS_ACLK 40L -pinDir M_AXIS_ARESETN left -pinY M_AXIS_ARESETN 60L -pinDir S_AXIS_ACLK left -pinY S_AXIS_ACLK 80L -pinDir S_AXIS_ARESETN left -pinY S_AXIS_ARESETN 100L
preplace netloc netgroup_1 1 4 3 1500J 580 NJ 580 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 340 100 720 420 1020 180 1540 100 1840
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 3 N 80 680J 140 1000J
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 4 N 600 720 600 1040 620 1520
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 340 580 700 400 NJ 400 NJ 400 1820
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 3 NJ 60 NJ 60 N
preplace netloc axi_dma_1_M_AXIS_MM2S 1 2 1 N 480
preplace netloc axi_dma_1_M_AXI_MM2S 1 2 1 N 260
preplace netloc axi_smc_1_M00_AXI 1 3 1 N 260
preplace netloc axi_smc_2_M00_AXI 1 5 1 N 160
preplace netloc axi_smc_2_M01_AXI 1 2 3 NJ 160 NJ 160 N
preplace netloc axi_smc_M00_AXI 1 3 1 1040 80n
preplace netloc axis_data_fifo_0_M_AXIS 1 5 1 N 460
preplace netloc processing_system7_0_M_AXI_GP0 1 4 1 N 280
preplace netloc axis_data_fifo_M_AXIS 1 3 1 N 480
preplace netloc conv2D_0_M_AXIS 1 4 1 N 460
levelinfo -pg 1 0 170 510 860 1270 1680 2010 2200
pagesize -pg 1 -db -bbox -sgen 0 0 2320 660
",
   "Grouping and No Loops_ScaleFactor":"0.5932",
   "Grouping and No Loops_TopLeft":"863,-34",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_CLK0:false|/rst_ps7_0_50M_interconnect_aresetn:false|/rst_ps7_0_50M_peripheral_aresetn:false|/processing_system7_0_FCLK_RESET0_N:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2350 -y 80 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2350 -y 100 -defaultsOSRD
preplace inst axi_dma_from_pl_to_ps -pg 1 -lvl 6 -x 1450 -y 250 -defaultsOSRD
preplace inst axi_dma_from_ps_to_pl -pg 1 -lvl 2 -x 440 -y 250 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -x 1750 -y 250 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 7 -x 1750 -y 130 -defaultsOSRD
preplace inst axi_smc_2 -pg 1 -lvl 1 -x 160 -y 200 -defaultsOSRD
preplace inst axis_data_fifo -pg 1 -lvl 3 -x 690 -y 260 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 5 -x 1190 -y 260 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 2110 -y 100 -defaultsOSRD
preplace inst conv2D_0 -pg 1 -lvl 4 -x 940 -y 260 -defaultsOSRD
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 NJ 250
preplace netloc axi_dma_1_M_AXIS_MM2S 1 2 1 N 260
preplace netloc axi_dma_1_M_AXI_MM2S 1 2 5 580 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc axi_smc_1_M00_AXI 1 7 1 NJ 130
preplace netloc axi_smc_2_M00_AXI 1 1 5 N 180 NJ 180 NJ 180 NJ 180 1300J
preplace netloc axi_smc_2_M01_AXI 1 1 1 300 200n
preplace netloc axi_smc_M00_AXI 1 7 1 1890 110n
preplace netloc axis_data_fifo_0_M_AXIS 1 5 1 NJ 260
preplace netloc processing_system7_0_DDR 1 8 1 NJ 80
preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 100
preplace netloc processing_system7_0_M_AXI_GP0 1 0 9 20 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2330
preplace netloc axis_data_fifo_M_AXIS 1 3 1 NJ 260
preplace netloc conv2D_0_M_AXIS 1 4 1 NJ 260
levelinfo -pg 1 0 160 440 690 940 1190 1450 1750 2110 2350
pagesize -pg 1 -db -bbox -sgen 0 0 2470 320
",
   "Interfaces View_ScaleFactor":"0.413555",
   "Interfaces View_TopLeft":"0,-469",
   "No Loops_ScaleFactor":"0.425647",
   "No Loops_TopLeft":"0,-273",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3100 -y 200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3100 -y 220 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 10 -x 3100 -y 20 -defaultsOSRD
preplace inst axi_dma_from_pl_to_ps -pg 1 -lvl 7 -x 2070 -y 60 -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_S2MM 140R -pinY S_AXIS_S2MM 140L -pinY s_axi_lite_aclk 200L -pinY m_axi_s2mm_aclk 220L -pinY axi_resetn 240L -pinY s2mm_prmry_reset_out_n 160R -pinY s2mm_introut 180R
preplace inst axi_dma_from_ps_to_pl -pg 1 -lvl 3 -x 870 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_MM2S 60R -pinY M_AXIS_MM2S 0R -pinY s_axi_lite_aclk 60L -pinY m_axi_mm2s_aclk 80L -pinY axi_resetn 100L -pinY mm2s_prmry_reset_out_n 80R -pinY mm2s_introut 100R
preplace inst axi_smc -pg 1 -lvl 8 -x 2400 -y 200 -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY aclk 80L -pinY aresetn 100L
preplace inst axi_smc_1 -pg 1 -lvl 8 -x 2400 -y 460 -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY aclk 20L -pinY aresetn 40L
preplace inst axi_smc_2 -pg 1 -lvl 2 -x 540 -y 60 -defaultsOSRD -pinY S00_AXI 140L -pinY M00_AXI 0R -pinY M01_AXI 100R -pinY M02_AXI 120R -pinY aclk 160L -pinY aresetn 180L
preplace inst axis_data_fifo -pg 1 -lvl 4 -x 1200 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinY S_AXIS 40L -pinY M_AXIS 0R -pinY s_axis_aresetn 80L -pinY s_axis_aclk 60L
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 1760 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 0R -pinY s_axis_aresetn 80L -pinY s_axis_aclk 60L
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 2810 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 30 24 25 26 27 28 29 76 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 23 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 158 157} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 20R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP2_FIFO_CTRL 40L -pinY M_AXI_GP0 80R -pinY S_AXI_HP0 0L -pinY S_AXI_HP2 60L -pinY M_AXI_GP0_ACLK 80L -pinY S_AXI_HP0_ACLK 100L -pinY S_AXI_HP2_ACLK 120L -pinY FCLK_CLK0 120R -pinY FCLK_RESET0_N 100R
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 190 -y 240 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 100L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst conv2D_0 -pg 1 -lvl 5 -x 1490 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 14 13 15} -defaultsOSRD -pinY M_AXIS 80R -pinY S_AXIS 0L -pinY M_AXIS_ACLK 20L -pinY M_AXIS_ARESETN 60L -pinY S_AXIS_ACLK 40L -pinY S_AXIS_ARESETN 80L
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 20 180 380 300 700 320 1040 260 1320 260 1640 340 1900 360 2260 360 2580 400 3040
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 10 20 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 2540J 420 3080
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 5 360 340 NJ 340 1080 280 1340 280 N
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 7 NJ 320 680 360 NJ 360 NJ 360 NJ 360 1880 480 2240
preplace netloc axi_dma_0_M_AXI_S2MM 1 7 1 N 200
preplace netloc axi_dma_1_M_AXIS_MM2S 1 3 1 N 160
preplace netloc axi_dma_1_M_AXI_MM2S 1 3 5 1060 460 NJ 460 NJ 460 NJ 460 NJ
preplace netloc axi_smc_1_M00_AXI 1 8 1 2560 260n
preplace netloc axi_smc_2_M00_AXI 1 2 5 NJ 60 NJ 60 NJ 60 NJ 60 N
preplace netloc axi_smc_2_M01_AXI 1 2 1 N 160
preplace netloc axi_smc_M00_AXI 1 8 1 N 200
preplace netloc axis_data_fifo_0_M_AXIS 1 6 1 N 200
preplace netloc processing_system7_0_DDR 1 9 1 NJ 200
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 220
preplace netloc processing_system7_0_M_AXI_GP0 1 1 9 400 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 3060
preplace netloc axis_data_fifo_M_AXIS 1 4 1 N 120
preplace netloc conv2D_0_M_AXIS 1 5 1 N 200
levelinfo -pg 1 0 190 540 870 1200 1490 1760 2070 2400 2810 3100
pagesize -pg 1 -db -bbox -sgen 0 0 3220 560
",
   "Reduced Jogs_ScaleFactor":"0.778443",
   "Reduced Jogs_TopLeft":"787,-222",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3000 -y 110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3000 -y 130 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 10 -x 3000 -y 20 -defaultsOSRD
preplace inst axi_dma_from_pl_to_ps -pg 1 -lvl 7 -x 2030 -y 130 -defaultsOSRD
preplace inst axi_dma_from_ps_to_pl -pg 1 -lvl 3 -x 840 -y 150 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 8 -x 2350 -y 130 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 8 -x 2350 -y 380 -defaultsOSRD
preplace inst axi_smc_2 -pg 1 -lvl 2 -x 520 -y 80 -defaultsOSRD
preplace inst axis_data_fifo -pg 1 -lvl 4 -x 1150 -y 160 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 1720 -y 180 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 2730 -y 150 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 190 -y 180 -defaultsOSRD
preplace inst conv2D_0 -pg 1 -lvl 5 -x 1440 -y 160 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 20 80 360 160 660 240 1030 240 1280 260 1600 260 1850 230 2200 300 2500 270 2970
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 10 20 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 2960
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 5 370 250 NJ 250 1020 250 1290 270 1590
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 7 NJ 220 670 300 NJ 300 NJ 300 NJ 300 1860 240 2210
preplace netloc axi_dma_0_M_AXI_S2MM 1 7 1 N 110
preplace netloc axi_dma_1_M_AXIS_MM2S 1 3 1 N 140
preplace netloc axi_dma_1_M_AXI_MM2S 1 3 5 1010 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc axi_smc_1_M00_AXI 1 8 1 2490 150n
preplace netloc axi_smc_2_M00_AXI 1 2 5 NJ 60 NJ 60 NJ 60 NJ 60 1840
preplace netloc axi_smc_2_M01_AXI 1 2 1 660 80n
preplace netloc axi_smc_M00_AXI 1 8 1 N 130
preplace netloc axis_data_fifo_0_M_AXIS 1 6 1 1840 110n
preplace netloc processing_system7_0_DDR 1 9 1 NJ 110
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 130
preplace netloc processing_system7_0_M_AXI_GP0 1 1 9 380 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 2980
preplace netloc axis_data_fifo_M_AXIS 1 4 1 1270 120n
preplace netloc conv2D_0_M_AXIS 1 5 1 N 160
levelinfo -pg 1 0 190 520 840 1150 1440 1720 2030 2350 2730 3000
pagesize -pg 1 -db -bbox -sgen 0 0 3120 460
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"1"
}
