Protel Design System Design Rule Check
PCB File : C:\Users\STL\Desktop\Sabari\Altium-Workspace\Projects\arduino_uno\28Pins_prjct_PCB.PcbDoc
Date     : 31-10-2025
Time     : 18:09:22

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad J2-3(199.961mil,800.276mil) on Top Layer And Pad J2-4(199.961mil,774.685mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad J2-4(199.961mil,774.685mil) on Top Layer And Pad J2-5(199.961mil,749.094mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-1(771.654mil,1070.866mil) on Top Layer And Pad U1-2(771.654mil,1102.362mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-10(685.039mil,1346.457mil) on Top Layer And Pad U1-11(653.543mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-10(685.039mil,1346.457mil) on Top Layer And Pad U1-9(716.535mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-11(653.543mil,1346.457mil) on Top Layer And Pad U1-12(622.047mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-12(622.047mil,1346.457mil) on Top Layer And Pad U1-13(590.551mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-13(590.551mil,1346.457mil) on Top Layer And Pad U1-14(559.055mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-14(559.055mil,1346.457mil) on Top Layer And Pad U1-15(527.559mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-15(527.559mil,1346.457mil) on Top Layer And Pad U1-16(496.063mil,1346.457mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-17(440.945mil,1291.339mil) on Top Layer And Pad U1-18(440.945mil,1259.843mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-18(440.945mil,1259.843mil) on Top Layer And Pad U1-19(440.945mil,1228.347mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-19(440.945mil,1228.347mil) on Top Layer And Pad U1-20(440.945mil,1196.85mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-2(771.654mil,1102.362mil) on Top Layer And Pad U1-3(771.654mil,1133.858mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-20(440.945mil,1196.85mil) on Top Layer And Pad U1-21(440.945mil,1165.354mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-21(440.945mil,1165.354mil) on Top Layer And Pad U1-22(440.945mil,1133.858mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-23(440.945mil,1102.362mil) on Top Layer And Pad U1-24(440.945mil,1070.866mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-26(527.559mil,1015.748mil) on Top Layer And Pad U1-27(559.055mil,1015.748mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-27(559.055mil,1015.748mil) on Top Layer And Pad U1-28(590.551mil,1015.748mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-28(590.551mil,1015.748mil) on Top Layer And Pad U1-29(622.047mil,1015.748mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-29(622.047mil,1015.748mil) on Top Layer And Pad U1-30(653.543mil,1015.748mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-3(771.654mil,1133.858mil) on Top Layer And Pad U1-4(771.654mil,1165.354mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-30(653.543mil,1015.748mil) on Top Layer And Pad U1-31(685.039mil,1015.748mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-31(685.039mil,1015.748mil) on Top Layer And Pad U1-32(716.535mil,1015.748mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-4(771.654mil,1165.354mil) on Top Layer And Pad U1-5(771.654mil,1196.85mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U1-7(771.654mil,1259.843mil) on Top Layer And Pad U1-8(771.654mil,1291.339mil) on Top Layer 
Rule Violations :26

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=28mil) (MaxHoleWidth=28mil) (PreferredHoleWidth=28mil) (MinWidth=50mil) (MaxWidth=50mil) (PreferedWidth=50mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil)  and Width Constraints (Min=15mil) (Max=15mil) (Prefered=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH1-1(550mil,100mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH2-1(2600mil,300mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH3-1(2600mil,1400mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad MH4-1(600mil,2000mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :4

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C10-1(984.252mil,968.504mil) on Top Layer And Pad C10-2(921.26mil,968.504mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C10-1(984.252mil,968.504mil) on Top Layer And Pad Y1-1(952.756mil,1045.276mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C10-2(921.26mil,968.504mil) on Top Layer And Pad Y1-1(952.756mil,1045.276mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Pad C1-2(842.52mil,937.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C15-1(2248.032mil,1311.024mil) on Top Layer And Pad C15-2(2311.024mil,1311.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C16-1(440.945mil,440.945mil) on Top Layer And Pad C16-2(440.945mil,503.937mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C17-1(787.402mil,440.945mil) on Top Layer And Pad C17-2(787.402mil,503.937mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.465mil < 10mil) Between Pad C18-2(283.465mil,2062.992mil) on Top Layer And Pad FID1-1(381.89mil,2035.433mil) on Top Layer [Top Solder] Mask Sliver [6.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C19-1(1862.205mil,326.772mil) on Top Layer And Pad C19-2(1799.213mil,326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Pad C4-1(696.85mil,956.693mil) on Top Layer [Top Solder] Mask Sliver [4.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C21-1(964.567mil,1905.512mil) on Top Layer And Pad C21-2(1027.559mil,1905.512mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Pad C4-2(696.85mil,877.953mil) on Top Layer [Top Solder] Mask Sliver [4.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Pad FB1-2(767.716mil,822.835mil) on Top Layer [Top Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C22-1(1641.732mil,322.835mil) on Top Layer And Pad C22-2(1578.74mil,322.835mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.961mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Pad C25-1(1685.039mil,401.575mil) on Top Layer [Top Solder] Mask Sliver [6.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Pad U3-20(1649.213mil,487.795mil) on Multi-Layer [Top Solder] Mask Sliver [9.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.939mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Pad U3-19(1549.213mil,487.795mil) on Multi-Layer [Top Solder] Mask Sliver [9.939mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad C24-1(826.772mil,1755.906mil) on Top Layer And Pad R17-2(891.732mil,1744.094mil) on Top Layer [Top Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Pad C24-1(826.772mil,1755.906mil) on Top Layer And Pad U4-5(757.874mil,1753.937mil) on Top Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad C24-2(826.772mil,1677.165mil) on Top Layer And Pad LED3-2(880.905mil,1681.102mil) on Top Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Pad C24-2(826.772mil,1677.165mil) on Top Layer And Pad U4-4(757.874mil,1679.134mil) on Top Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Pad U3-21(1749.213mil,487.795mil) on Multi-Layer [Top Solder] Mask Sliver [9.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Pad C26-2(1700.787mil,968.504mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Pad C27-2(1779.528mil,968.504mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad C29-1(2562.992mil,543.307mil) on Top Layer And Pad U6-4(2564.961mil,608.268mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad C29-2(2641.732mil,543.307mil) on Top Layer And Pad U6-5(2639.764mil,608.268mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad C30-1(228.346mil,1173.228mil) on Top Layer And Pad U7-5(230.315mil,1108.268mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad C30-2(307.087mil,1173.228mil) on Top Layer And Pad U7-4(305.118mil,1108.268mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.541mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Pad U1-3(771.654mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [8.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.039mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Pad U1-4(771.654mil,1165.354mil) on Top Layer [Top Solder] Mask Sliver [6.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.039mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Pad U1-5(771.654mil,1196.85mil) on Top Layer [Top Solder] Mask Sliver [6.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.039mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Pad U1-6(771.654mil,1228.347mil) on Top Layer [Top Solder] Mask Sliver [6.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.039mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Pad U1-7(771.654mil,1259.843mil) on Top Layer [Top Solder] Mask Sliver [6.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad C32-2(2566.929mil,759.842mil) on Top Layer And Pad U6-2(2602.362mil,706.693mil) on Top Layer [Top Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.323mil < 10mil) Between Pad C32-2(2566.929mil,759.842mil) on Top Layer And Pad U6-3(2564.961mil,706.693mil) on Top Layer [Top Solder] Mask Sliver [9.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C5-1(543.307mil,937.008mil) on Top Layer And Pad C5-2(606.299mil,937.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C9-1(980.315mil,1291.339mil) on Top Layer And Pad C9-2(917.323mil,1291.339mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C9-1(980.315mil,1291.339mil) on Top Layer And Pad Y1-2(952.756mil,1214.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C9-2(917.323mil,1291.339mil) on Top Layer And Pad Y1-2(952.756mil,1214.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad FB1-1(767.716mil,759.842mil) on Top Layer And Pad FB1-2(767.716mil,822.835mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Pad FB2-2(1862.205mil,251.969mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad FB3-1(1720.472mil,326.772mil) on Top Layer And Pad FB3-2(1720.472mil,263.78mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-1(199.961mil,851.457mil) on Top Layer And Pad J2-2(199.961mil,825.866mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-2(199.961mil,825.866mil) on Top Layer And Pad J2-3(199.961mil,800.276mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-3(199.961mil,800.276mil) on Top Layer And Pad J2-4(199.961mil,774.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-4(199.961mil,774.685mil) on Top Layer And Pad J2-5(199.961mil,749.094mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.961mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Pad LED2-1(945.866mil,1574.803mil) on Top Layer [Top Solder] Mask Sliver [6.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.354mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Pad R2-1(990.158mil,1645.669mil) on Top Layer [Top Solder] Mask Sliver [7.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.354mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Pad R3-1(990.158mil,1574.803mil) on Top Layer [Top Solder] Mask Sliver [7.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.961mil < 10mil) Between Pad LED1-2(880.905mil,1622.047mil) on Top Layer And Pad LED2-2(880.905mil,1574.803mil) on Top Layer [Top Solder] Mask Sliver [6.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.354mil < 10mil) Between Pad LED2-1(945.866mil,1574.803mil) on Top Layer And Pad R3-1(990.158mil,1574.803mil) on Top Layer [Top Solder] Mask Sliver [7.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.354mil < 10mil) Between Pad LED3-1(945.866mil,1681.102mil) on Top Layer And Pad R2-1(990.158mil,1645.669mil) on Top Layer [Top Solder] Mask Sliver [7.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.835mil < 10mil) Between Pad MH1-1(550mil,100mil) on Multi-Layer And Pad SW1-2(740.158mil,74.803mil) on Multi-Layer [Top Solder] Mask Sliver [7.835mil] / [Bottom Solder] Mask Sliver [7.835mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.068mil < 10mil) Between Pad MH3-1(2600mil,1400mil) on Multi-Layer And Pad SW2-2(2649.606mil,1216.535mil) on Multi-Layer [Top Solder] Mask Sliver [6.068mil] / [Bottom Solder] Mask Sliver [6.068mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R11-1(2429.165mil,1813.024mil) on Top Layer And Pad R11-2(2429.165mil,1864.205mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R12-1(2358.299mil,1813.024mil) on Top Layer And Pad R12-2(2358.299mil,1864.205mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R15-1(2519.716mil,1620.11mil) on Top Layer And Pad R15-2(2519.716mil,1671.291mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R19-1(2470.441mil,881.921mil) on Top Layer And Pad R19-2(2419.26mil,881.921mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R21-1(2645.701mil,773.654mil) on Top Layer And Pad R21-2(2645.701mil,824.835mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R22-1(1078.709mil,238.157mil) on Top Layer And Pad R22-2(1078.709mil,186.976mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R23-1(2645.638mil,966.504mil) on Top Layer And Pad R23-2(2645.638mil,915.323mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Pad R24-2(173.26mil,1139.795mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R5-1(370.047mil,1092.488mil) on Top Layer And Pad R5-2(370.047mil,1041.307mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-1(771.654mil,1070.866mil) on Top Layer And Pad U1-2(771.654mil,1102.362mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-10(685.039mil,1346.457mil) on Top Layer And Pad U1-11(653.543mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-10(685.039mil,1346.457mil) on Top Layer And Pad U1-9(716.535mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-11(653.543mil,1346.457mil) on Top Layer And Pad U1-12(622.047mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-12(622.047mil,1346.457mil) on Top Layer And Pad U1-13(590.551mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-13(590.551mil,1346.457mil) on Top Layer And Pad U1-14(559.055mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-14(559.055mil,1346.457mil) on Top Layer And Pad U1-15(527.559mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-15(527.559mil,1346.457mil) on Top Layer And Pad U1-16(496.063mil,1346.457mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-17(440.945mil,1291.339mil) on Top Layer And Pad U1-18(440.945mil,1259.843mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-18(440.945mil,1259.843mil) on Top Layer And Pad U1-19(440.945mil,1228.347mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-19(440.945mil,1228.347mil) on Top Layer And Pad U1-20(440.945mil,1196.85mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-2(771.654mil,1102.362mil) on Top Layer And Pad U1-3(771.654mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-20(440.945mil,1196.85mil) on Top Layer And Pad U1-21(440.945mil,1165.354mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-21(440.945mil,1165.354mil) on Top Layer And Pad U1-22(440.945mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-22(440.945mil,1133.858mil) on Top Layer And Pad U1-23(440.945mil,1102.362mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-23(440.945mil,1102.362mil) on Top Layer And Pad U1-24(440.945mil,1070.866mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-25(496.063mil,1015.748mil) on Top Layer And Pad U1-26(527.559mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-26(527.559mil,1015.748mil) on Top Layer And Pad U1-27(559.055mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-27(559.055mil,1015.748mil) on Top Layer And Pad U1-28(590.551mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-28(590.551mil,1015.748mil) on Top Layer And Pad U1-29(622.047mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-29(622.047mil,1015.748mil) on Top Layer And Pad U1-30(653.543mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-3(771.654mil,1133.858mil) on Top Layer And Pad U1-4(771.654mil,1165.354mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-30(653.543mil,1015.748mil) on Top Layer And Pad U1-31(685.039mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-31(685.039mil,1015.748mil) on Top Layer And Pad U1-32(716.535mil,1015.748mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-4(771.654mil,1165.354mil) on Top Layer And Pad U1-5(771.654mil,1196.85mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-5(771.654mil,1196.85mil) on Top Layer And Pad U1-6(771.654mil,1228.347mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-6(771.654mil,1228.347mil) on Top Layer And Pad U1-7(771.654mil,1259.843mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.118mil < 10mil) Between Pad U1-7(771.654mil,1259.843mil) on Top Layer And Pad U1-8(771.654mil,1291.339mil) on Top Layer [Top Solder] Mask Sliver [5.118mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-1(659.449mil,1753.937mil) on Top Layer And Pad U4-2(659.449mil,1716.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-2(659.449mil,1716.535mil) on Top Layer And Pad U4-3(659.449mil,1679.134mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-1(789.37mil,651.575mil) on Top Layer And Pad U5-2(789.37mil,614.173mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-2(789.37mil,614.173mil) on Top Layer And Pad U5-3(789.37mil,576.772mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U6-1(2639.764mil,706.693mil) on Top Layer And Pad U6-2(2602.362mil,706.693mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U6-2(2602.362mil,706.693mil) on Top Layer And Pad U6-3(2564.961mil,706.693mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-1(230.315mil,1009.842mil) on Top Layer And Pad U7-2(267.716mil,1009.842mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-2(267.716mil,1009.842mil) on Top Layer And Pad U7-3(305.118mil,1009.842mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
Rule Violations :99

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (600mil,2000mil) on Top Overlay And Pad J7-10(740mil,2000mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.328mil < 10mil) Between Arc (783.465mil,1039.37mil) on Top Overlay And Pad U1-1(771.654mil,1070.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Arc (952.756mil,1277.559mil) on Top Overlay And Pad C9-1(980.315mil,1291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (952.756mil,1277.559mil) on Top Overlay And Pad C9-1(980.315mil,1291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (952.756mil,1277.559mil) on Top Overlay And Pad C9-2(917.323mil,1291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (952.756mil,1277.559mil) on Top Overlay And Pad C9-2(917.323mil,1291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-1(984.252mil,968.504mil) on Top Layer And Track (1019.685mil,933.071mil)(1019.685mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-1(984.252mil,968.504mil) on Top Layer And Track (1019.685mil,988.189mil)(1019.685mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(984.252mil,968.504mil) on Top Layer And Track (885.827mil,1003.937mil)(1019.685mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(984.252mil,968.504mil) on Top Layer And Track (885.827mil,933.071mil)(1019.685mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(921.26mil,968.504mil) on Top Layer And Track (885.827mil,1003.937mil)(1019.685mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(921.26mil,968.504mil) on Top Layer And Track (885.827mil,933.071mil)(1019.685mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-2(921.26mil,968.504mil) on Top Layer And Track (885.827mil,933.071mil)(885.827mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-2(921.26mil,968.504mil) on Top Layer And Track (885.827mil,988.189mil)(885.827mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Track (787.402mil,858.268mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Track (803.15mil,724.409mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Track (807.087mil,838.583mil)(807.087mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Track (807.087mil,838.583mil)(822.835mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Track (862.205mil,838.583mil)(877.953mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(842.52mil,874.016mil) on Top Layer And Track (877.953mil,838.583mil)(877.953mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C11-1(2515.748mil,1881.89mil) on Top Layer And Track (2480.709mil,1785.039mil)(2480.709mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(2515.748mil,1881.89mil) on Top Layer And Track (2480.709mil,1900mil)(2550.787mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C11-1(2515.748mil,1881.89mil) on Top Layer And Track (2550.787mil,1785.039mil)(2550.787mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C11-2(2515.748mil,1803.15mil) on Top Layer And Track (2480.709mil,1785.039mil)(2480.709mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(2515.748mil,1803.15mil) on Top Layer And Track (2480.709mil,1785.039mil)(2550.787mil,1785.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C11-2(2515.748mil,1803.15mil) on Top Layer And Track (2550.787mil,1785.039mil)(2550.787mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(842.52mil,937.008mil) on Top Layer And Track (807.087mil,838.583mil)(807.087mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C1-2(842.52mil,937.008mil) on Top Layer And Track (807.087mil,972.441mil)(822.835mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C1-2(842.52mil,937.008mil) on Top Layer And Track (862.205mil,972.441mil)(877.953mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(842.52mil,937.008mil) on Top Layer And Track (877.953mil,838.583mil)(877.953mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad C12-1(1515.748mil,188.976mil) on Top Layer And Track (1050mil,150mil)(1850mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(1515.748mil,188.976mil) on Top Layer And Track (1497.638mil,153.937mil)(1497.638mil,224.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C12-1(1515.748mil,188.976mil) on Top Layer And Track (1497.638mil,153.937mil)(1612.598mil,153.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C12-1(1515.748mil,188.976mil) on Top Layer And Track (1497.638mil,224.016mil)(1612.598mil,224.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad C12-2(1594.488mil,188.976mil) on Top Layer And Track (1050mil,150mil)(1850mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C12-2(1594.488mil,188.976mil) on Top Layer And Track (1497.638mil,153.937mil)(1612.598mil,153.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C12-2(1594.488mil,188.976mil) on Top Layer And Track (1497.638mil,224.016mil)(1612.598mil,224.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(1594.488mil,188.976mil) on Top Layer And Track (1612.598mil,153.937mil)(1612.598mil,224.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C13-1(1208.661mil,177.165mil) on Top Layer And Track (1173.622mil,159.055mil)(1173.622mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(1208.661mil,177.165mil) on Top Layer And Track (1173.622mil,159.055mil)(1243.701mil,159.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C13-1(1208.661mil,177.165mil) on Top Layer And Track (1243.701mil,159.055mil)(1243.701mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad C13-2(1208.661mil,255.905mil) on Top Layer And Track (1035.433mil,271.654mil)(1169.291mil,271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad C13-2(1208.661mil,255.905mil) on Top Layer And Track (1169.291mil,271.654mil)(1169.291mil,279.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C13-2(1208.661mil,255.905mil) on Top Layer And Track (1173.622mil,159.055mil)(1173.622mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(1208.661mil,255.905mil) on Top Layer And Track (1173.622mil,274.016mil)(1243.701mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C13-2(1208.661mil,255.905mil) on Top Layer And Track (1243.701mil,159.055mil)(1243.701mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C14-1(1405.512mil,177.165mil) on Top Layer And Track (1366.142mil,153.543mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-1(1405.512mil,177.165mil) on Top Layer And Track (1370.472mil,159.055mil)(1370.472mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(1405.512mil,177.165mil) on Top Layer And Track (1370.472mil,159.055mil)(1440.551mil,159.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-1(1405.512mil,177.165mil) on Top Layer And Track (1440.551mil,159.055mil)(1440.551mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.885mil < 10mil) Between Pad C14-2(1405.512mil,255.905mil) on Top Layer And Track (1358.268mil,236.22mil)(1366.142mil,236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C14-2(1405.512mil,255.905mil) on Top Layer And Track (1366.142mil,153.543mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C14-2(1405.512mil,255.905mil) on Top Layer And Track (1366.142mil,236.22mil)(1366.142mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-2(1405.512mil,255.905mil) on Top Layer And Track (1370.472mil,159.055mil)(1370.472mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(1405.512mil,255.905mil) on Top Layer And Track (1370.472mil,274.016mil)(1440.551mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-2(1405.512mil,255.905mil) on Top Layer And Track (1440.551mil,159.055mil)(1440.551mil,274.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-1(2248.032mil,1311.024mil) on Top Layer And Track (2212.599mil,1275.591mil)(2212.599mil,1291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(2248.032mil,1311.024mil) on Top Layer And Track (2212.599mil,1275.591mil)(2346.457mil,1275.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-1(2248.032mil,1311.024mil) on Top Layer And Track (2212.599mil,1330.709mil)(2212.599mil,1346.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(2248.032mil,1311.024mil) on Top Layer And Track (2212.599mil,1346.457mil)(2346.457mil,1346.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(2311.024mil,1311.024mil) on Top Layer And Track (2212.599mil,1275.591mil)(2346.457mil,1275.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(2311.024mil,1311.024mil) on Top Layer And Track (2212.599mil,1346.457mil)(2346.457mil,1346.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-2(2311.024mil,1311.024mil) on Top Layer And Track (2346.457mil,1275.591mil)(2346.457mil,1291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-2(2311.024mil,1311.024mil) on Top Layer And Track (2346.457mil,1330.709mil)(2346.457mil,1346.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(440.945mil,440.945mil) on Top Layer And Track (405.512mil,405.512mil)(405.512mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C16-1(440.945mil,440.945mil) on Top Layer And Track (405.512mil,405.512mil)(421.26mil,405.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C16-1(440.945mil,440.945mil) on Top Layer And Track (460.63mil,405.512mil)(476.378mil,405.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(440.945mil,440.945mil) on Top Layer And Track (476.378mil,405.512mil)(476.378mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(440.945mil,503.937mil) on Top Layer And Track (405.512mil,405.512mil)(405.512mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C16-2(440.945mil,503.937mil) on Top Layer And Track (405.512mil,539.37mil)(421.26mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C16-2(440.945mil,503.937mil) on Top Layer And Track (460.63mil,539.37mil)(476.378mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(440.945mil,503.937mil) on Top Layer And Track (476.378mil,405.512mil)(476.378mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(787.402mil,440.945mil) on Top Layer And Track (751.968mil,405.512mil)(751.968mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C17-1(787.402mil,440.945mil) on Top Layer And Track (751.968mil,405.512mil)(767.717mil,405.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C17-1(787.402mil,440.945mil) on Top Layer And Track (807.087mil,405.512mil)(822.835mil,405.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(787.402mil,440.945mil) on Top Layer And Track (822.835mil,405.512mil)(822.835mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(787.402mil,503.937mil) on Top Layer And Track (751.968mil,405.512mil)(751.968mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C17-2(787.402mil,503.937mil) on Top Layer And Track (751.968mil,539.37mil)(767.717mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C17-2(787.402mil,503.937mil) on Top Layer And Track (807.087mil,539.37mil)(822.835mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-2(787.402mil,503.937mil) on Top Layer And Track (822.835mil,405.512mil)(822.835mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad C18-1(283.465mil,1984.252mil) on Top Layer And Track (241.339mil,1783.071mil)(241.339mil,2083.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C18-1(283.465mil,1984.252mil) on Top Layer And Track (248.425mil,1966.142mil)(248.425mil,2081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(283.465mil,1984.252mil) on Top Layer And Track (248.425mil,1966.142mil)(318.504mil,1966.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C18-1(283.465mil,1984.252mil) on Top Layer And Track (318.504mil,1966.142mil)(318.504mil,2081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad C18-2(283.465mil,2062.992mil) on Top Layer And Track (241.339mil,1783.071mil)(241.339mil,2083.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C18-2(283.465mil,2062.992mil) on Top Layer And Track (248.425mil,1966.142mil)(248.425mil,2081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(283.465mil,2062.992mil) on Top Layer And Track (248.425mil,2081.102mil)(318.504mil,2081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C18-2(283.465mil,2062.992mil) on Top Layer And Track (318.504mil,1966.142mil)(318.504mil,2081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C19-1(1862.205mil,326.772mil) on Top Layer And Track (1763.78mil,287.402mil)(1897.638mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(1862.205mil,326.772mil) on Top Layer And Track (1763.78mil,291.339mil)(1897.638mil,291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(1862.205mil,326.772mil) on Top Layer And Track (1763.78mil,362.205mil)(1897.638mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C19-1(1862.205mil,326.772mil) on Top Layer And Track (1897.638mil,291.339mil)(1897.638mil,307.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C19-1(1862.205mil,326.772mil) on Top Layer And Track (1897.638mil,346.457mil)(1897.638mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C19-2(1799.213mil,326.772mil) on Top Layer And Track (1763.78mil,287.402mil)(1897.638mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C19-2(1799.213mil,326.772mil) on Top Layer And Track (1763.78mil,291.339mil)(1763.78mil,307.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(1799.213mil,326.772mil) on Top Layer And Track (1763.78mil,291.339mil)(1897.638mil,291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C19-2(1799.213mil,326.772mil) on Top Layer And Track (1763.78mil,346.457mil)(1763.78mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-2(1799.213mil,326.772mil) on Top Layer And Track (1763.78mil,362.205mil)(1897.638mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C20-1(1838.583mil,893.701mil) on Top Layer And Track (1741.732mil,858.661mil)(1856.693mil,858.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C20-1(1838.583mil,893.701mil) on Top Layer And Track (1741.732mil,928.74mil)(1856.693mil,928.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C20-1(1838.583mil,893.701mil) on Top Layer And Track (1744.094mil,933.071mil)(1877.953mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(1838.583mil,893.701mil) on Top Layer And Track (1856.693mil,858.661mil)(1856.693mil,928.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1602.362mil,862.205mil)(1736.22mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1602.362mil,925.197mil)(1736.22mil,925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1736.22mil,862.205mil)(1736.22mil,870.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1736.22mil,917.323mil)(1736.22mil,925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1741.732mil,858.661mil)(1741.732mil,928.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1741.732mil,858.661mil)(1856.693mil,858.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1741.732mil,928.74mil)(1856.693mil,928.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1744.094mil,933.071mil)(1744.094mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C20-2(1759.842mil,893.701mil) on Top Layer And Track (1744.094mil,933.071mil)(1877.953mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.09mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (661.811mil,974.803mil)(731.89mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (731.89mil,859.842mil)(731.89mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (732.677mil,859.842mil)(732.677mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (732.677mil,974.803mil)(802.756mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (802.756mil,859.842mil)(802.756mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (807.087mil,838.583mil)(807.087mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad C2-1(767.716mil,956.693mil) on Top Layer And Track (807.087mil,972.441mil)(822.835mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(964.567mil,1905.512mil) on Top Layer And Track (929.134mil,1870.079mil)(1062.992mil,1870.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-1(964.567mil,1905.512mil) on Top Layer And Track (929.134mil,1870.079mil)(929.134mil,1885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-1(964.567mil,1905.512mil) on Top Layer And Track (929.134mil,1925.197mil)(929.134mil,1940.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(964.567mil,1905.512mil) on Top Layer And Track (929.134mil,1940.945mil)(1062.992mil,1940.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-2(1027.559mil,1905.512mil) on Top Layer And Track (1062.992mil,1870.079mil)(1062.992mil,1885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-2(1027.559mil,1905.512mil) on Top Layer And Track (1062.992mil,1925.197mil)(1062.992mil,1940.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(1027.559mil,1905.512mil) on Top Layer And Track (929.134mil,1870.079mil)(1062.992mil,1870.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(1027.559mil,1905.512mil) on Top Layer And Track (929.134mil,1940.945mil)(1062.992mil,1940.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.09mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (661.811mil,859.842mil)(731.89mil,859.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (731.89mil,859.842mil)(731.89mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.955mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (732.283mil,724.409mil)(732.283mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (732.283mil,858.268mil)(748.032mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (732.677mil,859.842mil)(732.677mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (732.677mil,859.842mil)(802.756mil,859.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (787.402mil,858.268mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (802.756mil,859.842mil)(802.756mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.955mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (803.15mil,724.409mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C2-2(767.716mil,877.953mil) on Top Layer And Track (807.087mil,838.583mil)(807.087mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(1641.732mil,322.835mil) on Top Layer And Track (1543.307mil,287.401mil)(1677.165mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(1641.732mil,322.835mil) on Top Layer And Track (1543.307mil,358.268mil)(1677.165mil,358.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-1(1641.732mil,322.835mil) on Top Layer And Track (1677.165mil,287.401mil)(1677.165mil,303.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-1(1641.732mil,322.835mil) on Top Layer And Track (1677.165mil,342.52mil)(1677.165mil,358.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-2(1578.74mil,322.835mil) on Top Layer And Track (1543.307mil,287.401mil)(1543.307mil,303.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-2(1578.74mil,322.835mil) on Top Layer And Track (1543.307mil,287.401mil)(1677.165mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-2(1578.74mil,322.835mil) on Top Layer And Track (1543.307mil,342.52mil)(1543.307mil,358.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-2(1578.74mil,322.835mil) on Top Layer And Track (1543.307mil,358.268mil)(1677.165mil,358.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1548.819mil,366.535mil)(1663.78mil,366.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1548.819mil,436.614mil)(1663.78mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1663.78mil,366.535mil)(1663.78mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1666.929mil,366.535mil)(1666.929mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.935mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1666.929mil,366.535mil)(1781.89mil,366.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.935mil < 10mil) Between Pad C23-1(1645.669mil,401.575mil) on Top Layer And Track (1666.929mil,436.614mil)(1781.89mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1409.449mil,370.079mil)(1543.307mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1409.449mil,433.071mil)(1543.307mil,433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1543.307mil,370.079mil)(1543.307mil,377.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1543.307mil,425.197mil)(1543.307mil,433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1548.819mil,366.535mil)(1548.819mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1548.819mil,366.535mil)(1663.78mil,366.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C23-2(1566.929mil,401.575mil) on Top Layer And Track (1548.819mil,436.614mil)(1663.78mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C24-1(826.772mil,1755.906mil) on Top Layer And Track (791.732mil,1659.055mil)(791.732mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(826.772mil,1755.906mil) on Top Layer And Track (791.732mil,1774.016mil)(861.811mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C24-1(826.772mil,1755.906mil) on Top Layer And Track (861.811mil,1659.055mil)(861.811mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad C24-1(826.772mil,1755.906mil) on Top Layer And Track (863.189mil,1706.693mil)(863.189mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C24-2(826.772mil,1677.165mil) on Top Layer And Track (791.732mil,1659.055mil)(791.732mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(826.772mil,1677.165mil) on Top Layer And Track (791.732mil,1659.055mil)(861.811mil,1659.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C24-2(826.772mil,1677.165mil) on Top Layer And Track (861.811mil,1659.055mil)(861.811mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.935mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1548.819mil,366.535mil)(1663.78mil,366.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.935mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1548.819mil,436.614mil)(1663.78mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1663.78mil,366.535mil)(1663.78mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1666.929mil,366.535mil)(1666.929mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1666.929mil,366.535mil)(1781.89mil,366.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1666.929mil,436.614mil)(1781.89mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1685.039mil,228.346mil)(1685.039mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C25-1(1685.039mil,401.575mil) on Top Layer And Track (1685.039mil,362.205mil)(1700.787mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1666.929mil,366.535mil)(1781.89mil,366.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1666.929mil,436.614mil)(1781.89mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1740.157mil,362.205mil)(1755.906mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1755.906mil,228.346mil)(1755.906mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1763.78mil,346.457mil)(1763.78mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1763.78mil,362.205mil)(1897.638mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(1763.78mil,401.575mil) on Top Layer And Track (1781.89mil,366.535mil)(1781.89mil,436.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Track (1602.362mil,1003.937mil)(1736.22mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Track (1602.362mil,933.071mil)(1602.362mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Track (1602.362mil,933.071mil)(1736.22mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Track (1602.362mil,988.189mil)(1602.362mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Track (1618.11mil,1009.843mil)(1618.11mil,1015.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C26-1(1637.795mil,968.504mil) on Top Layer And Track (1618.11mil,1009.843mil)(1854.331mil,1009.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-2(1700.787mil,968.504mil) on Top Layer And Track (1602.362mil,1003.937mil)(1736.22mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C26-2(1700.787mil,968.504mil) on Top Layer And Track (1602.362mil,933.071mil)(1736.22mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C26-2(1700.787mil,968.504mil) on Top Layer And Track (1618.11mil,1009.843mil)(1854.331mil,1009.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C26-2(1700.787mil,968.504mil) on Top Layer And Track (1736.22mil,933.071mil)(1736.22mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C26-2(1700.787mil,968.504mil) on Top Layer And Track (1736.22mil,988.189mil)(1736.22mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Track (1618.11mil,1009.843mil)(1854.331mil,1009.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Track (1744.094mil,1003.937mil)(1877.953mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Track (1744.094mil,933.071mil)(1877.953mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Track (1854.331mil,1009.843mil)(1854.331mil,1015.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Track (1877.953mil,933.071mil)(1877.953mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C27-1(1842.52mil,968.504mil) on Top Layer And Track (1877.953mil,988.189mil)(1877.953mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C27-2(1779.528mil,968.504mil) on Top Layer And Track (1618.11mil,1009.843mil)(1854.331mil,1009.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-2(1779.528mil,968.504mil) on Top Layer And Track (1744.094mil,1003.937mil)(1877.953mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C27-2(1779.528mil,968.504mil) on Top Layer And Track (1744.094mil,933.071mil)(1744.094mil,948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C27-2(1779.528mil,968.504mil) on Top Layer And Track (1744.094mil,933.071mil)(1877.953mil,933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C27-2(1779.528mil,968.504mil) on Top Layer And Track (1744.094mil,988.189mil)(1744.094mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C28-1(842.52mil,736.221mil) on Top Layer And Track (787.402mil,724.409mil)(803.15mil,724.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C28-1(842.52mil,736.221mil) on Top Layer And Track (803.15mil,724.409mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C28-1(842.52mil,736.221mil) on Top Layer And Track (807.48mil,718.11mil)(807.48mil,833.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28-1(842.52mil,736.221mil) on Top Layer And Track (807.48mil,718.11mil)(877.559mil,718.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C28-1(842.52mil,736.221mil) on Top Layer And Track (877.559mil,718.11mil)(877.559mil,833.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C28-2(842.52mil,814.961mil) on Top Layer And Track (803.15mil,724.409mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad C28-2(842.52mil,814.961mil) on Top Layer And Track (807.087mil,838.583mil)(822.835mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C28-2(842.52mil,814.961mil) on Top Layer And Track (807.48mil,718.11mil)(807.48mil,833.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28-2(842.52mil,814.961mil) on Top Layer And Track (807.48mil,833.071mil)(877.559mil,833.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad C28-2(842.52mil,814.961mil) on Top Layer And Track (862.205mil,838.583mil)(877.953mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C28-2(842.52mil,814.961mil) on Top Layer And Track (877.559mil,718.11mil)(877.559mil,833.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-1(2562.992mil,543.307mil) on Top Layer And Track (2544.882mil,508.268mil)(2544.882mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C29-1(2562.992mil,543.307mil) on Top Layer And Track (2544.882mil,508.268mil)(2659.843mil,508.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C29-1(2562.992mil,543.307mil) on Top Layer And Track (2544.882mil,578.346mil)(2659.843mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C29-2(2641.732mil,543.307mil) on Top Layer And Track (2544.882mil,508.268mil)(2659.843mil,508.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C29-2(2641.732mil,543.307mil) on Top Layer And Track (2544.882mil,578.346mil)(2659.843mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(2641.732mil,543.307mil) on Top Layer And Track (2659.843mil,508.268mil)(2659.843mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C30-1(228.346mil,1173.228mil) on Top Layer And Track (210.236mil,1138.189mil)(210.236mil,1208.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C30-1(228.346mil,1173.228mil) on Top Layer And Track (210.236mil,1138.189mil)(325.197mil,1138.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C30-1(228.346mil,1173.228mil) on Top Layer And Track (210.236mil,1208.268mil)(325.197mil,1208.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C30-2(307.087mil,1173.228mil) on Top Layer And Track (210.236mil,1138.189mil)(325.197mil,1138.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C30-2(307.087mil,1173.228mil) on Top Layer And Track (210.236mil,1208.268mil)(325.197mil,1208.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C30-2(307.087mil,1173.228mil) on Top Layer And Track (325.197mil,1138.189mil)(325.197mil,1208.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (807.48mil,1151.181mil)(877.559mil,1151.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (811.024mil,1011.811mil)(811.024mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (811.024mil,1145.669mil)(818.898mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (866.142mil,1145.669mil)(874.016mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (874.016mil,1011.811mil)(874.016mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (877.559mil,1151.181mil)(877.559mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C3-1(842.52mil,1169.291mil) on Top Layer And Track (883.858mil,1011.811mil)(883.858mil,1248.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C31-1(862.205mil,429.134mil) on Top Layer And Track (822.835mil,405.512mil)(822.835mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C31-1(862.205mil,429.134mil) on Top Layer And Track (827.165mil,411.024mil)(827.165mil,525.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C31-1(862.205mil,429.134mil) on Top Layer And Track (827.165mil,411.024mil)(897.244mil,411.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C31-1(862.205mil,429.134mil) on Top Layer And Track (897.244mil,411.024mil)(897.244mil,525.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C31-2(862.205mil,507.874mil) on Top Layer And Track (822.835mil,405.512mil)(822.835mil,539.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C31-2(862.205mil,507.874mil) on Top Layer And Track (827.165mil,411.024mil)(827.165mil,525.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C31-2(862.205mil,507.874mil) on Top Layer And Track (827.165mil,525.984mil)(897.244mil,525.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C31-2(862.205mil,507.874mil) on Top Layer And Track (897.244mil,411.024mil)(897.244mil,525.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (807.48mil,1266.142mil)(877.559mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (877.559mil,1151.181mil)(877.559mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (881.89mil,1255.906mil)(1015.748mil,1255.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (881.89mil,1255.906mil)(881.89mil,1271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (883.858mil,1011.811mil)(883.858mil,1248.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C3-2(842.52mil,1248.032mil) on Top Layer And Track (883.858mil,1248.032mil)(889.764mil,1248.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2531.89mil,741.732mil)(2531.89mil,856.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2531.89mil,856.693mil)(2601.968mil,856.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2535.433mil,862.205mil)(2535.433mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2535.433mil,862.205mil)(2543.307mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.465mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2590.551mil,862.205mil)(2598.425mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.748mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2598.425mil,862.205mil)(2598.425mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C32-1(2566.929mil,838.583mil) on Top Layer And Track (2601.968mil,741.732mil)(2601.968mil,856.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C32-2(2566.929mil,759.842mil) on Top Layer And Track (2531.89mil,741.732mil)(2531.89mil,856.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(2566.929mil,759.842mil) on Top Layer And Track (2531.89mil,741.732mil)(2601.968mil,741.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C32-2(2566.929mil,759.842mil) on Top Layer And Track (2601.968mil,741.732mil)(2601.968mil,856.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C33-1(405.512mil,937.008mil) on Top Layer And Track (387.402mil,901.968mil)(387.402mil,972.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C33-1(405.512mil,937.008mil) on Top Layer And Track (387.402mil,901.968mil)(502.362mil,901.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C33-1(405.512mil,937.008mil) on Top Layer And Track (387.402mil,972.047mil)(502.362mil,972.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C33-2(484.252mil,937.008mil) on Top Layer And Track (387.402mil,901.968mil)(502.362mil,901.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C33-2(484.252mil,937.008mil) on Top Layer And Track (387.402mil,972.047mil)(502.362mil,972.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C33-2(484.252mil,937.008mil) on Top Layer And Track (502.362mil,901.968mil)(502.362mil,972.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad C33-2(484.252mil,937.008mil) on Top Layer And Track (507.874mil,901.575mil)(507.874mil,917.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad C33-2(484.252mil,937.008mil) on Top Layer And Track (507.874mil,956.693mil)(507.874mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C4-1(696.85mil,956.693mil) on Top Layer And Track (661.811mil,859.842mil)(661.811mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(696.85mil,956.693mil) on Top Layer And Track (661.811mil,974.803mil)(731.89mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C4-1(696.85mil,956.693mil) on Top Layer And Track (731.89mil,859.842mil)(731.89mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-1(696.85mil,956.693mil) on Top Layer And Track (732.677mil,859.842mil)(732.677mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.09mil < 10mil) Between Pad C4-1(696.85mil,956.693mil) on Top Layer And Track (732.677mil,974.803mil)(802.756mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (661.811mil,859.842mil)(661.811mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (661.811mil,859.842mil)(731.89mil,859.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (731.89mil,859.842mil)(731.89mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.955mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (732.283mil,724.409mil)(732.283mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.955mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (732.283mil,858.268mil)(748.032mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (732.677mil,859.842mil)(732.677mil,974.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.09mil < 10mil) Between Pad C4-2(696.85mil,877.953mil) on Top Layer And Track (732.677mil,859.842mil)(802.756mil,859.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C5-1(543.307mil,937.008mil) on Top Layer And Track (507.874mil,901.575mil)(507.874mil,917.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(543.307mil,937.008mil) on Top Layer And Track (507.874mil,901.575mil)(641.732mil,901.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C5-1(543.307mil,937.008mil) on Top Layer And Track (507.874mil,956.693mil)(507.874mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(543.307mil,937.008mil) on Top Layer And Track (507.874mil,972.441mil)(641.732mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C5-1(543.307mil,937.008mil) on Top Layer And Track (508.858mil,899.606mil)(640.748mil,899.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(606.299mil,937.008mil) on Top Layer And Track (507.874mil,901.575mil)(641.732mil,901.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(606.299mil,937.008mil) on Top Layer And Track (507.874mil,972.441mil)(641.732mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C5-2(606.299mil,937.008mil) on Top Layer And Track (508.858mil,899.606mil)(640.748mil,899.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C5-2(606.299mil,937.008mil) on Top Layer And Track (641.732mil,901.575mil)(641.732mil,917.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C5-2(606.299mil,937.008mil) on Top Layer And Track (641.732mil,956.693mil)(641.732mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad C8-1(287.402mil,1649.606mil) on Top Layer And Track (245.276mil,1444.488mil)(245.276mil,1744.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C8-1(287.402mil,1649.606mil) on Top Layer And Track (252.362mil,1631.496mil)(252.362mil,1746.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(287.402mil,1649.606mil) on Top Layer And Track (252.362mil,1631.496mil)(322.441mil,1631.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C8-1(287.402mil,1649.606mil) on Top Layer And Track (322.441mil,1631.496mil)(322.441mil,1746.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad C8-2(287.402mil,1728.347mil) on Top Layer And Track (245.276mil,1444.488mil)(245.276mil,1744.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C8-2(287.402mil,1728.347mil) on Top Layer And Track (252.362mil,1631.496mil)(252.362mil,1746.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(287.402mil,1728.347mil) on Top Layer And Track (252.362mil,1746.457mil)(322.441mil,1746.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C8-2(287.402mil,1728.347mil) on Top Layer And Track (322.441mil,1631.496mil)(322.441mil,1746.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad C8-2(287.402mil,1728.347mil) on Top Layer And Track (48.425mil,1744.488mil)(245.276mil,1744.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C9-1(980.315mil,1291.339mil) on Top Layer And Track (1015.748mil,1255.906mil)(1015.748mil,1271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C9-1(980.315mil,1291.339mil) on Top Layer And Track (1015.748mil,1311.024mil)(1015.748mil,1326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(980.315mil,1291.339mil) on Top Layer And Track (881.89mil,1255.906mil)(1015.748mil,1255.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(980.315mil,1291.339mil) on Top Layer And Track (881.89mil,1326.772mil)(1015.748mil,1326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(917.323mil,1291.339mil) on Top Layer And Track (881.89mil,1255.906mil)(1015.748mil,1255.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C9-2(917.323mil,1291.339mil) on Top Layer And Track (881.89mil,1255.906mil)(881.89mil,1271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C9-2(917.323mil,1291.339mil) on Top Layer And Track (881.89mil,1311.024mil)(881.89mil,1326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(917.323mil,1291.339mil) on Top Layer And Track (881.89mil,1326.772mil)(1015.748mil,1326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D1-1(110.236mil,1074.311mil) on Top Layer And Track (110.236mil,1094.488mil)(110.236mil,1106.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(110.236mil,1161.909mil) on Top Layer And Track (100.236mil,1183.11mil)(100.236mil,1188.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D1-2(110.236mil,1161.909mil) on Top Layer And Track (110.236mil,1133.858mil)(110.236mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(110.236mil,1161.909mil) on Top Layer And Track (120.236mil,1183.11mil)(120.236mil,1188.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(110.236mil,1161.909mil) on Top Layer And Track (120.236mil,1183.11mil)(136.732mil,1183.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(110.236mil,1161.909mil) on Top Layer And Track (83.74mil,1183.11mil)(100.236mil,1183.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(2385.335mil,960.63mil) on Top Layer And Track (2405.512mil,960.63mil)(2417.323mil,960.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-2(2472.933mil,960.63mil) on Top Layer And Track (2444.882mil,960.63mil)(2452.756mil,960.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(2472.933mil,960.63mil) on Top Layer And Track (2494.134mil,934.134mil)(2494.134mil,950.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(2472.933mil,960.63mil) on Top Layer And Track (2494.134mil,950.63mil)(2499.134mil,950.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(2472.933mil,960.63mil) on Top Layer And Track (2494.134mil,970.63mil)(2494.134mil,987.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D2-2(2472.933mil,960.63mil) on Top Layer And Track (2494.134mil,970.63mil)(2499.134mil,970.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB1-1(767.716mil,759.842mil) on Top Layer And Track (732.283mil,724.409mil)(732.283mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB1-1(767.716mil,759.842mil) on Top Layer And Track (732.283mil,724.409mil)(748.032mil,724.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad FB1-1(767.716mil,759.842mil) on Top Layer And Track (732.283mil,791.339mil)(803.15mil,791.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB1-1(767.716mil,759.842mil) on Top Layer And Track (787.402mil,724.409mil)(803.15mil,724.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB1-1(767.716mil,759.842mil) on Top Layer And Track (803.15mil,724.409mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (732.283mil,724.409mil)(732.283mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (732.283mil,791.339mil)(803.15mil,791.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (732.283mil,858.268mil)(748.032mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (787.402mil,858.268mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (803.15mil,724.409mil)(803.15mil,858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (807.087mil,838.583mil)(807.087mil,972.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad FB1-2(767.716mil,822.835mil) on Top Layer And Track (807.087mil,838.583mil)(822.835mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Track (1763.78mil,216.535mil)(1763.78mil,232.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Track (1763.78mil,216.535mil)(1897.638mil,216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Track (1763.78mil,271.654mil)(1763.78mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Track (1763.78mil,287.402mil)(1897.638mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Track (1763.78mil,291.339mil)(1897.638mil,291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad FB2-1(1799.213mil,251.969mil) on Top Layer And Track (1830.709mil,216.535mil)(1830.709mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB2-2(1862.205mil,251.969mil) on Top Layer And Track (1763.78mil,216.535mil)(1897.638mil,216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB2-2(1862.205mil,251.969mil) on Top Layer And Track (1763.78mil,287.402mil)(1897.638mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad FB2-2(1862.205mil,251.969mil) on Top Layer And Track (1763.78mil,291.339mil)(1897.638mil,291.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad FB2-2(1862.205mil,251.969mil) on Top Layer And Track (1830.709mil,216.535mil)(1830.709mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB2-2(1862.205mil,251.969mil) on Top Layer And Track (1897.638mil,216.535mil)(1897.638mil,232.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB2-2(1862.205mil,251.969mil) on Top Layer And Track (1897.638mil,271.654mil)(1897.638mil,287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB3-1(1720.472mil,326.772mil) on Top Layer And Track (1685.039mil,228.346mil)(1685.039mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad FB3-1(1720.472mil,326.772mil) on Top Layer And Track (1685.039mil,295.276mil)(1755.906mil,295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB3-1(1720.472mil,326.772mil) on Top Layer And Track (1685.039mil,362.205mil)(1700.787mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB3-1(1720.472mil,326.772mil) on Top Layer And Track (1740.157mil,362.205mil)(1755.906mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB3-1(1720.472mil,326.772mil) on Top Layer And Track (1755.906mil,228.346mil)(1755.906mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB3-2(1720.472mil,263.78mil) on Top Layer And Track (1685.039mil,228.346mil)(1685.039mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB3-2(1720.472mil,263.78mil) on Top Layer And Track (1685.039mil,228.346mil)(1700.787mil,228.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad FB3-2(1720.472mil,263.78mil) on Top Layer And Track (1685.039mil,295.276mil)(1755.906mil,295.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad FB3-2(1720.472mil,263.78mil) on Top Layer And Track (1740.157mil,228.346mil)(1755.906mil,228.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad FB3-2(1720.472mil,263.78mil) on Top Layer And Track (1755.906mil,228.346mil)(1755.906mil,362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad J2-1(199.961mil,851.457mil) on Top Layer And Track (206.85mil,871.142mil)(206.85mil,882.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad J2-5(199.961mil,749.094mil) on Top Layer And Track (206.85mil,717.598mil)(206.85mil,729.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.95mil < 10mil) Between Pad J2-S(191.102mil,674.291mil) on Top Layer And Track (132.047mil,654.606mil)(151.732mil,654.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.95mil < 10mil) Between Pad J2-S(191.102mil,674.291mil) on Top Layer And Track (206.85mil,717.598mil)(206.85mil,729.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.95mil < 10mil) Between Pad J2-S(191.102mil,926.26mil) on Top Layer And Track (132.047mil,945.945mil)(151.732mil,945.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.95mil < 10mil) Between Pad J2-S(191.102mil,926.26mil) on Top Layer And Track (206.85mil,871.142mil)(206.85mil,882.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad J2-S(94.646mil,670.354mil) on Multi-Layer And Track (132.047mil,654.606mil)(151.732mil,654.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad J2-S(94.646mil,670.354mil) on Multi-Layer And Track (29.685mil,654.606mil)(57.244mil,654.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad J2-S(94.646mil,930.197mil) on Multi-Layer And Track (132.047mil,945.945mil)(151.732mil,945.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad J2-S(94.646mil,930.197mil) on Multi-Layer And Track (29.685mil,945.945mil)(57.244mil,945.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad J7-1(1640mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad J7-1(1640mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-10(740mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-10(740mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-2(1540mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-2(1540mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-3(1440mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-3(1440mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-4(1340mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-4(1340mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-5(1240mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-5(1240mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-6(1140mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-6(1140mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-7(1040mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-7(1040mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-8(940mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-8(940mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-9(840mil,2000mil) on Multi-Layer And Track (668.346mil,1950.787mil)(1697.874mil,1950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J7-9(840mil,2000mil) on Multi-Layer And Track (668.346mil,2049.213mil)(1640mil,2049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad J8-1(2000mil,100mil) on Multi-Layer And Track (1935.236mil,50.787mil)(2564.764mil,50.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad J8-1(2000mil,100mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-2(2100mil,100mil) on Multi-Layer And Track (1935.236mil,50.787mil)(2564.764mil,50.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-2(2100mil,100mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-3(2200mil,100mil) on Multi-Layer And Track (1935.236mil,50.787mil)(2564.764mil,50.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-3(2200mil,100mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-4(2300mil,100mil) on Multi-Layer And Track (1935.236mil,50.787mil)(2564.764mil,50.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-4(2300mil,100mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-5(2400mil,100mil) on Multi-Layer And Track (1935.236mil,50.787mil)(2564.764mil,50.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-5(2400mil,100mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-6(2500mil,100mil) on Multi-Layer And Track (1935.236mil,50.787mil)(2564.764mil,50.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad J8-6(2500mil,100mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad JP3-1(443.307mil,334.646mil) on Multi-Layer And Track (392.126mil,285.433mil)(699.213mil,285.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad JP3-1(443.307mil,334.646mil) on Multi-Layer And Track (443.307mil,383.858mil)(699.213mil,383.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP3-2(543.307mil,334.646mil) on Multi-Layer And Track (392.126mil,285.433mil)(699.213mil,285.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP3-2(543.307mil,334.646mil) on Multi-Layer And Track (443.307mil,383.858mil)(699.213mil,383.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP3-3(643.307mil,334.646mil) on Multi-Layer And Track (392.126mil,285.433mil)(699.213mil,285.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP3-3(643.307mil,334.646mil) on Multi-Layer And Track (443.307mil,383.858mil)(699.213mil,383.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad JP4-1(2625.984mil,1851.968mil) on Multi-Layer And Track (2576.772mil,1596.063mil)(2576.772mil,1903.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad JP4-1(2625.984mil,1851.968mil) on Multi-Layer And Track (2675.197mil,1596.063mil)(2675.197mil,1851.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP4-2(2625.984mil,1751.968mil) on Multi-Layer And Track (2576.772mil,1596.063mil)(2576.772mil,1903.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP4-2(2625.984mil,1751.968mil) on Multi-Layer And Track (2675.197mil,1596.063mil)(2675.197mil,1851.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP4-3(2625.984mil,1651.968mil) on Multi-Layer And Track (2576.772mil,1596.063mil)(2576.772mil,1903.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad JP4-3(2625.984mil,1651.968mil) on Multi-Layer And Track (2675.197mil,1596.063mil)(2675.197mil,1851.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Track (887.795mil,1606.299mil)(957.087mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Track (887.795mil,1637.795mil)(938.976mil,1637.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Track (964.567mil,1598.425mil)(964.567mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Track (964.567mil,1606.299mil)(1098.425mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Track (964.567mil,1614.173mil)(1098.425mil,1614.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad LED1-1(945.866mil,1622.047mil) on Top Layer And Track (964.567mil,1614.173mil)(964.567mil,1622.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(880.905mil,1622.047mil) on Top Layer And Track (887.795mil,1606.299mil)(957.087mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(880.905mil,1622.047mil) on Top Layer And Track (887.795mil,1637.795mil)(938.976mil,1637.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(945.866mil,1574.803mil) on Top Layer And Track (887.795mil,1559.055mil)(957.087mil,1559.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(945.866mil,1574.803mil) on Top Layer And Track (887.795mil,1590.551mil)(938.976mil,1590.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.626mil < 10mil) Between Pad LED2-1(945.866mil,1574.803mil) on Top Layer And Track (964.567mil,1543.307mil)(964.567mil,1551.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.626mil < 10mil) Between Pad LED2-1(945.866mil,1574.803mil) on Top Layer And Track (964.567mil,1598.425mil)(964.567mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(880.905mil,1574.803mil) on Top Layer And Track (887.795mil,1559.055mil)(957.087mil,1559.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(880.905mil,1574.803mil) on Top Layer And Track (887.795mil,1590.551mil)(938.976mil,1590.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad LED3-1(945.866mil,1681.102mil) on Top Layer And Track (863.189mil,1706.693mil)(995.079mil,1706.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-1(945.866mil,1681.102mil) on Top Layer And Track (887.795mil,1665.354mil)(957.087mil,1665.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-1(945.866mil,1681.102mil) on Top Layer And Track (887.795mil,1696.85mil)(938.976mil,1696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad LED3-1(945.866mil,1681.102mil) on Top Layer And Track (964.567mil,1669.291mil)(964.567mil,1677.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Pad LED3-1(945.866mil,1681.102mil) on Top Layer And Track (964.567mil,1677.165mil)(1098.425mil,1677.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad LED3-2(880.905mil,1681.102mil) on Top Layer And Track (791.732mil,1659.055mil)(861.811mil,1659.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad LED3-2(880.905mil,1681.102mil) on Top Layer And Track (861.811mil,1659.055mil)(861.811mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.464mil < 10mil) Between Pad LED3-2(880.905mil,1681.102mil) on Top Layer And Track (863.189mil,1706.693mil)(995.079mil,1706.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(880.905mil,1681.102mil) on Top Layer And Track (887.795mil,1665.354mil)(957.087mil,1665.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(880.905mil,1681.102mil) on Top Layer And Track (887.795mil,1696.85mil)(938.976mil,1696.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-1(2311.024mil,1448.819mil) on Top Layer And Track (2242.126mil,1433.071mil)(2324.803mil,1433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-1(2311.024mil,1448.819mil) on Top Layer And Track (2242.126mil,1464.567mil)(2309.055mil,1464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(2240.157mil,1448.819mil) on Top Layer And Track (2242.126mil,1433.071mil)(2324.803mil,1433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(2240.157mil,1448.819mil) on Top Layer And Track (2242.126mil,1464.567mil)(2309.055mil,1464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.938mil < 10mil) Between Pad MH1-1(550mil,100mil) on Multi-Layer And Track (346.457mil,64.961mil)(391.732mil,110.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.938mil < 10mil) Between Pad MH1-1(550mil,100mil) on Multi-Layer And Track (391.732mil,110.236mil)(391.732mil,273.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.218mil < 10mil) Between Pad MH2-1(2600mil,300mil) on Multi-Layer And Track (2000mil,149.213mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.218mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.218mil < 10mil) Between Pad MH2-1(2600mil,300mil) on Multi-Layer And Track (2564.764mil,50.787mil)(2564.764mil,149.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.218mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.233mil < 10mil) Between Pad MH3-1(2600mil,1400mil) on Multi-Layer And Track (2442.913mil,1246.063mil)(2600.394mil,1246.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.233mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(842.52mil,1037.402mil) on Top Layer And Track (811.024mil,1011.811mil)(811.024mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(842.52mil,1037.402mil) on Top Layer And Track (811.024mil,1011.811mil)(818.898mil,1011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(842.52mil,1037.402mil) on Top Layer And Track (866.142mil,1011.811mil)(874.016mil,1011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(842.52mil,1037.402mil) on Top Layer And Track (874.016mil,1011.811mil)(874.016mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(842.52mil,1120.079mil) on Top Layer And Track (811.024mil,1011.811mil)(811.024mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(842.52mil,1120.079mil) on Top Layer And Track (811.024mil,1145.669mil)(818.898mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(842.52mil,1120.079mil) on Top Layer And Track (866.142mil,1145.669mil)(874.016mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(842.52mil,1120.079mil) on Top Layer And Track (874.016mil,1011.811mil)(874.016mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(669.291mil,1537.402mil) on Top Layer And Track (637.795mil,1511.811mil)(637.795mil,1645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(669.291mil,1537.402mil) on Top Layer And Track (637.795mil,1511.811mil)(645.669mil,1511.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(669.291mil,1537.402mil) on Top Layer And Track (692.913mil,1511.811mil)(700.787mil,1511.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(669.291mil,1537.402mil) on Top Layer And Track (700.787mil,1511.811mil)(700.787mil,1645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2429.165mil,1813.024mil) on Top Layer And Track (2401.606mil,1788.614mil)(2401.606mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(2429.165mil,1813.024mil) on Top Layer And Track (2401.606mil,1788.614mil)(2409.165mil,1788.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2429.165mil,1813.024mil) on Top Layer And Track (2401.606mil,1838.614mil)(2456.724mil,1838.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(2429.165mil,1813.024mil) on Top Layer And Track (2449.165mil,1788.614mil)(2456.724mil,1788.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2429.165mil,1813.024mil) on Top Layer And Track (2456.724mil,1788.614mil)(2456.724mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2429.165mil,1864.205mil) on Top Layer And Track (2401.606mil,1788.614mil)(2401.606mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2429.165mil,1864.205mil) on Top Layer And Track (2401.606mil,1838.614mil)(2456.724mil,1838.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-2(2429.165mil,1864.205mil) on Top Layer And Track (2401.606mil,1888.614mil)(2409.165mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-2(2429.165mil,1864.205mil) on Top Layer And Track (2449.165mil,1888.614mil)(2456.724mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2429.165mil,1864.205mil) on Top Layer And Track (2456.724mil,1788.614mil)(2456.724mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(669.291mil,1620.079mil) on Top Layer And Track (637.795mil,1511.811mil)(637.795mil,1645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(669.291mil,1620.079mil) on Top Layer And Track (637.795mil,1645.669mil)(645.669mil,1645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(669.291mil,1620.079mil) on Top Layer And Track (692.913mil,1645.669mil)(700.787mil,1645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(669.291mil,1620.079mil) on Top Layer And Track (700.787mil,1511.811mil)(700.787mil,1645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2358.299mil,1813.024mil) on Top Layer And Track (2330.74mil,1788.614mil)(2330.74mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(2358.299mil,1813.024mil) on Top Layer And Track (2330.74mil,1788.614mil)(2338.299mil,1788.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2358.299mil,1813.024mil) on Top Layer And Track (2330.74mil,1838.614mil)(2385.858mil,1838.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(2358.299mil,1813.024mil) on Top Layer And Track (2378.299mil,1788.614mil)(2385.858mil,1788.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2358.299mil,1813.024mil) on Top Layer And Track (2385.858mil,1788.614mil)(2385.858mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2358.299mil,1864.205mil) on Top Layer And Track (2330.74mil,1788.614mil)(2330.74mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2358.299mil,1864.205mil) on Top Layer And Track (2330.74mil,1838.614mil)(2385.858mil,1838.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(2358.299mil,1864.205mil) on Top Layer And Track (2330.74mil,1888.614mil)(2338.299mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(2358.299mil,1864.205mil) on Top Layer And Track (2378.299mil,1888.614mil)(2385.858mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2358.299mil,1864.205mil) on Top Layer And Track (2385.858mil,1788.614mil)(2385.858mil,1888.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(1334.646mil,344.488mil) on Top Layer And Track (1303.15mil,236.22mil)(1303.15mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(1334.646mil,344.488mil) on Top Layer And Track (1303.15mil,370.079mil)(1311.024mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(1334.646mil,344.488mil) on Top Layer And Track (1358.268mil,370.079mil)(1366.142mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(1334.646mil,344.488mil) on Top Layer And Track (1366.142mil,236.22mil)(1366.142mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,153.543mil)(1303.15mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,236.22mil)(1303.15mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,236.22mil)(1311.024mil,236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,287.401mil)(1311.024mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1358.268mil,236.22mil)(1366.142mil,236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1358.268mil,287.401mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1366.142mil,153.543mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1334.646mil,261.811mil) on Top Layer And Track (1366.142mil,236.22mil)(1366.142mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,153.543mil)(1303.15mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,236.22mil)(1303.15mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,236.22mil)(1311.024mil,236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1303.15mil,287.401mil)(1311.024mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1358.268mil,236.22mil)(1366.142mil,236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1358.268mil,287.401mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1366.142mil,153.543mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1334.646mil,261.811mil) on Top Layer And Track (1366.142mil,236.22mil)(1366.142mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad R14-2(1334.646mil,179.134mil) on Top Layer And Track (1050mil,150mil)(1850mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(1334.646mil,179.134mil) on Top Layer And Track (1303.15mil,153.543mil)(1303.15mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(1334.646mil,179.134mil) on Top Layer And Track (1303.15mil,153.543mil)(1311.024mil,153.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(1334.646mil,179.134mil) on Top Layer And Track (1358.268mil,153.543mil)(1366.142mil,153.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(1334.646mil,179.134mil) on Top Layer And Track (1366.142mil,153.543mil)(1366.142mil,287.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2519.716mil,1620.11mil) on Top Layer And Track (2492.157mil,1595.701mil)(2492.157mil,1695.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-1(2519.716mil,1620.11mil) on Top Layer And Track (2492.157mil,1595.701mil)(2499.716mil,1595.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2519.716mil,1620.11mil) on Top Layer And Track (2492.157mil,1645.701mil)(2547.276mil,1645.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-1(2519.716mil,1620.11mil) on Top Layer And Track (2539.716mil,1595.701mil)(2547.276mil,1595.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2519.716mil,1620.11mil) on Top Layer And Track (2547.276mil,1595.701mil)(2547.276mil,1695.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2519.716mil,1671.291mil) on Top Layer And Track (2492.157mil,1595.701mil)(2492.157mil,1695.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2519.716mil,1671.291mil) on Top Layer And Track (2492.157mil,1645.701mil)(2547.276mil,1645.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-2(2519.716mil,1671.291mil) on Top Layer And Track (2492.157mil,1695.701mil)(2499.716mil,1695.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-2(2519.716mil,1671.291mil) on Top Layer And Track (2539.716mil,1695.701mil)(2547.276mil,1695.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2519.716mil,1671.291mil) on Top Layer And Track (2547.276mil,1595.701mil)(2547.276mil,1695.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(1517.717mil,401.575mil) on Top Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(1517.717mil,401.575mil) on Top Layer And Track (1409.449mil,370.079mil)(1543.307mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(1517.717mil,401.575mil) on Top Layer And Track (1409.449mil,433.071mil)(1543.307mil,433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(1517.717mil,401.575mil) on Top Layer And Track (1543.307mil,370.079mil)(1543.307mil,377.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(1517.717mil,401.575mil) on Top Layer And Track (1543.307mil,425.197mil)(1543.307mil,433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1435.039mil,401.575mil) on Top Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(1435.039mil,401.575mil) on Top Layer And Track (1409.449mil,370.079mil)(1409.449mil,377.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(1435.039mil,401.575mil) on Top Layer And Track (1409.449mil,370.079mil)(1543.307mil,370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(1435.039mil,401.575mil) on Top Layer And Track (1409.449mil,425.197mil)(1409.449mil,433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(1435.039mil,401.575mil) on Top Layer And Track (1409.449mil,433.071mil)(1543.307mil,433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-1(966.535mil,1744.094mil) on Top Layer And Track (863.189mil,1706.693mil)(995.079mil,1706.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-1(966.535mil,1744.094mil) on Top Layer And Track (863.189mil,1781.496mil)(995.079mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-1(966.535mil,1744.094mil) on Top Layer And Track (995.079mil,1706.693mil)(995.079mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-2(891.732mil,1744.094mil) on Top Layer And Track (863.189mil,1706.693mil)(863.189mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-2(891.732mil,1744.094mil) on Top Layer And Track (863.189mil,1706.693mil)(995.079mil,1706.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-2(891.732mil,1744.094mil) on Top Layer And Track (863.189mil,1781.496mil)(995.079mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(2320.866mil,1385.827mil) on Top Layer And Track (2212.599mil,1354.331mil)(2346.457mil,1354.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(2320.866mil,1385.827mil) on Top Layer And Track (2212.599mil,1417.323mil)(2346.457mil,1417.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(2320.866mil,1385.827mil) on Top Layer And Track (2346.457mil,1354.331mil)(2346.457mil,1362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(2320.866mil,1385.827mil) on Top Layer And Track (2346.457mil,1409.449mil)(2346.457mil,1417.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(2238.189mil,1385.827mil) on Top Layer And Track (2212.599mil,1354.331mil)(2212.599mil,1362.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(2238.189mil,1385.827mil) on Top Layer And Track (2212.599mil,1354.331mil)(2346.457mil,1354.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(2238.189mil,1385.827mil) on Top Layer And Track (2212.599mil,1409.449mil)(2212.599mil,1417.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(2238.189mil,1385.827mil) on Top Layer And Track (2212.599mil,1417.323mil)(2346.457mil,1417.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(2470.441mil,881.921mil) on Top Layer And Track (2394.85mil,854.362mil)(2494.85mil,854.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(2470.441mil,881.921mil) on Top Layer And Track (2394.85mil,909.48mil)(2494.85mil,909.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(2470.441mil,881.921mil) on Top Layer And Track (2444.85mil,854.362mil)(2444.85mil,909.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R19-1(2470.441mil,881.921mil) on Top Layer And Track (2494.85mil,854.362mil)(2494.85mil,861.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R19-1(2470.441mil,881.921mil) on Top Layer And Track (2494.85mil,901.921mil)(2494.85mil,909.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(2419.26mil,881.921mil) on Top Layer And Track (2394.85mil,854.362mil)(2394.85mil,861.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(2419.26mil,881.921mil) on Top Layer And Track (2394.85mil,854.362mil)(2494.85mil,854.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(2419.26mil,881.921mil) on Top Layer And Track (2394.85mil,901.921mil)(2394.85mil,909.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(2419.26mil,881.921mil) on Top Layer And Track (2394.85mil,909.48mil)(2494.85mil,909.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R19-2(2419.26mil,881.921mil) on Top Layer And Track (2444.85mil,854.362mil)(2444.85mil,909.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(1710.63mil,893.701mil) on Top Layer And Track (1602.362mil,862.205mil)(1736.22mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(1710.63mil,893.701mil) on Top Layer And Track (1602.362mil,925.197mil)(1736.22mil,925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(1710.63mil,893.701mil) on Top Layer And Track (1736.22mil,862.205mil)(1736.22mil,870.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(1710.63mil,893.701mil) on Top Layer And Track (1736.22mil,917.323mil)(1736.22mil,925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(1627.953mil,893.701mil) on Top Layer And Track (1602.362mil,862.205mil)(1602.362mil,870.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(1627.953mil,893.701mil) on Top Layer And Track (1602.362mil,862.205mil)(1736.22mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(1627.953mil,893.701mil) on Top Layer And Track (1602.362mil,917.323mil)(1602.362mil,925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(1627.953mil,893.701mil) on Top Layer And Track (1602.362mil,925.197mil)(1736.22mil,925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(990.158mil,1645.669mil) on Top Layer And Track (964.567mil,1614.173mil)(1098.425mil,1614.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(990.158mil,1645.669mil) on Top Layer And Track (964.567mil,1614.173mil)(964.567mil,1622.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(990.158mil,1645.669mil) on Top Layer And Track (964.567mil,1669.291mil)(964.567mil,1677.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(990.158mil,1645.669mil) on Top Layer And Track (964.567mil,1677.165mil)(1098.425mil,1677.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(2645.701mil,773.654mil) on Top Layer And Track (2618.142mil,749.244mil)(2618.142mil,849.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-1(2645.701mil,773.654mil) on Top Layer And Track (2618.142mil,749.244mil)(2625.701mil,749.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(2645.701mil,773.654mil) on Top Layer And Track (2618.142mil,799.244mil)(2673.26mil,799.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-1(2645.701mil,773.654mil) on Top Layer And Track (2665.701mil,749.244mil)(2673.26mil,749.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(2645.701mil,773.654mil) on Top Layer And Track (2673.26mil,749.244mil)(2673.26mil,849.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(2645.701mil,824.835mil) on Top Layer And Track (2618.142mil,749.244mil)(2618.142mil,849.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(2645.701mil,824.835mil) on Top Layer And Track (2618.142mil,799.244mil)(2673.26mil,799.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(2645.701mil,824.835mil) on Top Layer And Track (2618.142mil,849.244mil)(2625.701mil,849.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(2645.701mil,824.835mil) on Top Layer And Track (2665.701mil,849.244mil)(2673.26mil,849.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(2645.701mil,824.835mil) on Top Layer And Track (2673.26mil,749.244mil)(2673.26mil,849.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(1072.835mil,1645.669mil) on Top Layer And Track (1098.425mil,1614.173mil)(1098.425mil,1622.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(1072.835mil,1645.669mil) on Top Layer And Track (1098.425mil,1669.291mil)(1098.425mil,1677.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(1072.835mil,1645.669mil) on Top Layer And Track (964.567mil,1614.173mil)(1098.425mil,1614.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(1072.835mil,1645.669mil) on Top Layer And Track (964.567mil,1677.165mil)(1098.425mil,1677.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(1078.709mil,238.157mil) on Top Layer And Track (1051.15mil,162.567mil)(1051.15mil,262.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(1078.709mil,238.157mil) on Top Layer And Track (1051.15mil,212.567mil)(1106.268mil,212.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R22-1(1078.709mil,238.157mil) on Top Layer And Track (1051.15mil,262.567mil)(1058.709mil,262.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R22-1(1078.709mil,238.157mil) on Top Layer And Track (1098.709mil,262.567mil)(1106.268mil,262.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(1078.709mil,238.157mil) on Top Layer And Track (1106.268mil,162.567mil)(1106.268mil,262.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(1078.709mil,186.976mil) on Top Layer And Track (1051.15mil,162.567mil)(1051.15mil,262.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-2(1078.709mil,186.976mil) on Top Layer And Track (1051.15mil,162.567mil)(1058.709mil,162.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R22-2(1078.709mil,186.976mil) on Top Layer And Track (1051.15mil,212.567mil)(1106.268mil,212.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-2(1078.709mil,186.976mil) on Top Layer And Track (1098.709mil,162.567mil)(1106.268mil,162.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(1078.709mil,186.976mil) on Top Layer And Track (1106.268mil,162.567mil)(1106.268mil,262.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(2645.638mil,966.504mil) on Top Layer And Track (2618.079mil,890.913mil)(2618.079mil,990.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(2645.638mil,966.504mil) on Top Layer And Track (2618.079mil,940.913mil)(2673.197mil,940.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R23-1(2645.638mil,966.504mil) on Top Layer And Track (2618.079mil,990.913mil)(2625.638mil,990.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R23-1(2645.638mil,966.504mil) on Top Layer And Track (2665.638mil,990.913mil)(2673.197mil,990.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(2645.638mil,966.504mil) on Top Layer And Track (2673.197mil,890.913mil)(2673.197mil,990.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(2645.638mil,915.323mil) on Top Layer And Track (2618.079mil,890.913mil)(2618.079mil,990.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(2645.638mil,915.323mil) on Top Layer And Track (2618.079mil,890.913mil)(2625.638mil,890.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R23-2(2645.638mil,915.323mil) on Top Layer And Track (2618.079mil,940.913mil)(2673.197mil,940.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(2645.638mil,915.323mil) on Top Layer And Track (2665.638mil,890.913mil)(2673.197mil,890.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(2645.638mil,915.323mil) on Top Layer And Track (2673.197mil,890.913mil)(2673.197mil,990.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.874mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Track (141.732mil,1048.11mil)(141.732mil,1188.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Track (145.701mil,1064.205mil)(145.701mil,1164.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Track (145.701mil,1064.205mil)(153.26mil,1064.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Track (145.701mil,1114.205mil)(200.819mil,1114.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Track (193.26mil,1064.205mil)(200.819mil,1064.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(173.26mil,1088.614mil) on Top Layer And Track (200.819mil,1064.205mil)(200.819mil,1164.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.874mil < 10mil) Between Pad R24-2(173.26mil,1139.795mil) on Top Layer And Track (141.732mil,1048.11mil)(141.732mil,1188.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(173.26mil,1139.795mil) on Top Layer And Track (145.701mil,1064.205mil)(145.701mil,1164.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(173.26mil,1139.795mil) on Top Layer And Track (145.701mil,1114.205mil)(200.819mil,1114.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(173.26mil,1139.795mil) on Top Layer And Track (145.701mil,1164.205mil)(153.26mil,1164.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(173.26mil,1139.795mil) on Top Layer And Track (193.26mil,1164.205mil)(200.819mil,1164.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(173.26mil,1139.795mil) on Top Layer And Track (200.819mil,1064.205mil)(200.819mil,1164.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-1(960.63mil,572.835mil) on Top Layer And Track (923.228mil,544.291mil)(923.228mil,676.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-1(960.63mil,572.835mil) on Top Layer And Track (923.228mil,544.291mil)(998.032mil,544.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-1(960.63mil,572.835mil) on Top Layer And Track (998.032mil,544.291mil)(998.032mil,676.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-2(960.63mil,647.638mil) on Top Layer And Track (923.228mil,544.291mil)(923.228mil,676.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-2(960.63mil,647.638mil) on Top Layer And Track (923.228mil,676.181mil)(998.032mil,676.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-2(960.63mil,647.638mil) on Top Layer And Track (998.032mil,544.291mil)(998.032mil,676.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(1143.701mil,303.15mil) on Top Layer And Track (1035.433mil,271.654mil)(1169.291mil,271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(1143.701mil,303.15mil) on Top Layer And Track (1035.433mil,334.646mil)(1169.291mil,334.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(1143.701mil,303.15mil) on Top Layer And Track (1169.291mil,271.654mil)(1169.291mil,279.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(1143.701mil,303.15mil) on Top Layer And Track (1169.291mil,326.772mil)(1169.291mil,334.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(1061.024mil,303.15mil) on Top Layer And Track (1035.433mil,271.654mil)(1035.433mil,279.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(1061.024mil,303.15mil) on Top Layer And Track (1035.433mil,271.654mil)(1169.291mil,271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(1061.024mil,303.15mil) on Top Layer And Track (1035.433mil,326.772mil)(1035.433mil,334.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(1061.024mil,303.15mil) on Top Layer And Track (1035.433mil,334.646mil)(1169.291mil,334.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-1(2566.929mil,970.472mil) on Top Layer And Track (2535.433mil,862.205mil)(2535.433mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-1(2566.929mil,970.472mil) on Top Layer And Track (2535.433mil,996.063mil)(2543.307mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-1(2566.929mil,970.472mil) on Top Layer And Track (2590.551mil,996.063mil)(2598.425mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-1(2566.929mil,970.472mil) on Top Layer And Track (2598.425mil,862.205mil)(2598.425mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-2(2566.929mil,887.795mil) on Top Layer And Track (2535.433mil,862.205mil)(2535.433mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-2(2566.929mil,887.795mil) on Top Layer And Track (2535.433mil,862.205mil)(2543.307mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-2(2566.929mil,887.795mil) on Top Layer And Track (2590.551mil,862.205mil)(2598.425mil,862.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-2(2566.929mil,887.795mil) on Top Layer And Track (2598.425mil,862.205mil)(2598.425mil,996.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-1(84.646mil,1015.748mil) on Top Layer And Track (59.055mil,1039.37mil)(59.055mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-1(84.646mil,1015.748mil) on Top Layer And Track (59.055mil,1047.244mil)(192.913mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-1(84.646mil,1015.748mil) on Top Layer And Track (59.055mil,984.252mil)(192.913mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-1(84.646mil,1015.748mil) on Top Layer And Track (59.055mil,984.252mil)(59.055mil,992.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad R28-1(84.646mil,1015.748mil) on Top Layer And Track (78.74mil,1048.11mil)(78.74mil,1188.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad R28-1(84.646mil,1015.748mil) on Top Layer And Track (78.74mil,1048.11mil)(89.567mil,1048.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad R28-2(167.323mil,1015.748mil) on Top Layer And Track (130.905mil,1048.11mil)(141.732mil,1048.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad R28-2(167.323mil,1015.748mil) on Top Layer And Track (141.732mil,1048.11mil)(141.732mil,1188.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-2(167.323mil,1015.748mil) on Top Layer And Track (192.913mil,1039.37mil)(192.913mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-2(167.323mil,1015.748mil) on Top Layer And Track (192.913mil,984.252mil)(192.913mil,992.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-2(167.323mil,1015.748mil) on Top Layer And Track (59.055mil,1047.244mil)(192.913mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-2(167.323mil,1015.748mil) on Top Layer And Track (59.055mil,984.252mil)(192.913mil,984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(990.158mil,1574.803mil) on Top Layer And Track (964.567mil,1543.307mil)(1098.425mil,1543.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(990.158mil,1574.803mil) on Top Layer And Track (964.567mil,1543.307mil)(964.567mil,1551.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(990.158mil,1574.803mil) on Top Layer And Track (964.567mil,1598.425mil)(964.567mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(990.158mil,1574.803mil) on Top Layer And Track (964.567mil,1606.299mil)(1098.425mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(1072.835mil,1574.803mil) on Top Layer And Track (1098.425mil,1543.307mil)(1098.425mil,1551.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(1072.835mil,1574.803mil) on Top Layer And Track (1098.425mil,1598.425mil)(1098.425mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(1072.835mil,1574.803mil) on Top Layer And Track (964.567mil,1543.307mil)(1098.425mil,1543.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(1072.835mil,1574.803mil) on Top Layer And Track (964.567mil,1606.299mil)(1098.425mil,1606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-1(537.402mil,862.205mil) on Top Layer And Track (507.874mil,901.575mil)(641.732mil,901.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-1(537.402mil,862.205mil) on Top Layer And Track (508.858mil,824.803mil)(508.858mil,899.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-1(537.402mil,862.205mil) on Top Layer And Track (508.858mil,824.803mil)(640.748mil,824.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-1(537.402mil,862.205mil) on Top Layer And Track (508.858mil,899.606mil)(640.748mil,899.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-2(612.205mil,862.205mil) on Top Layer And Track (507.874mil,901.575mil)(641.732mil,901.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-2(612.205mil,862.205mil) on Top Layer And Track (508.858mil,824.803mil)(640.748mil,824.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-2(612.205mil,862.205mil) on Top Layer And Track (508.858mil,899.606mil)(640.748mil,899.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-2(612.205mil,862.205mil) on Top Layer And Track (640.748mil,824.803mil)(640.748mil,899.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(370.047mil,1092.488mil) on Top Layer And Track (342.488mil,1016.898mil)(342.488mil,1116.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(370.047mil,1092.488mil) on Top Layer And Track (342.488mil,1066.898mil)(397.606mil,1066.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R5-1(370.047mil,1092.488mil) on Top Layer And Track (342.488mil,1116.898mil)(350.047mil,1116.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R5-1(370.047mil,1092.488mil) on Top Layer And Track (390.047mil,1116.898mil)(397.606mil,1116.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(370.047mil,1092.488mil) on Top Layer And Track (397.606mil,1016.898mil)(397.606mil,1116.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(370.047mil,1041.307mil) on Top Layer And Track (342.488mil,1016.898mil)(342.488mil,1116.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(370.047mil,1041.307mil) on Top Layer And Track (342.488mil,1016.898mil)(350.047mil,1016.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-2(370.047mil,1041.307mil) on Top Layer And Track (342.488mil,1066.898mil)(397.606mil,1066.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(370.047mil,1041.307mil) on Top Layer And Track (390.047mil,1016.898mil)(397.606mil,1016.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(370.047mil,1041.307mil) on Top Layer And Track (397.606mil,1016.898mil)(397.606mil,1116.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(395.669mil,1370.079mil) on Top Layer And Track (287.402mil,1338.583mil)(421.26mil,1338.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(395.669mil,1370.079mil) on Top Layer And Track (287.402mil,1401.575mil)(421.26mil,1401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(395.669mil,1370.079mil) on Top Layer And Track (421.26mil,1338.583mil)(421.26mil,1346.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(395.669mil,1370.079mil) on Top Layer And Track (421.26mil,1393.701mil)(421.26mil,1401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(312.992mil,1370.079mil) on Top Layer And Track (287.402mil,1338.583mil)(287.402mil,1346.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(312.992mil,1370.079mil) on Top Layer And Track (287.402mil,1338.583mil)(421.26mil,1338.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(312.992mil,1370.079mil) on Top Layer And Track (287.402mil,1393.701mil)(287.402mil,1401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(312.992mil,1370.079mil) on Top Layer And Track (287.402mil,1401.575mil)(421.26mil,1401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-1(322.992mil,847.52mil) on Top Layer And Track (246.22mil,851.457mil)(293.465mil,851.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-1(322.992mil,847.52mil) on Top Layer And Track (293.465mil,792.402mil)(293.465mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(322.992mil,847.52mil) on Top Layer And Track (297.402mil,816.024mil)(297.402mil,823.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(322.992mil,847.52mil) on Top Layer And Track (297.402mil,816.024mil)(431.26mil,816.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(322.992mil,847.52mil) on Top Layer And Track (297.402mil,871.142mil)(297.402mil,879.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(322.992mil,847.52mil) on Top Layer And Track (297.402mil,879.016mil)(431.26mil,879.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(405.669mil,847.52mil) on Top Layer And Track (297.402mil,816.024mil)(431.26mil,816.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(405.669mil,847.52mil) on Top Layer And Track (297.402mil,879.016mil)(431.26mil,879.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(405.669mil,847.52mil) on Top Layer And Track (431.26mil,816.024mil)(431.26mil,823.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(405.669mil,847.52mil) on Top Layer And Track (431.26mil,871.142mil)(431.26mil,879.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (285.906mil,788.465mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (285.906mil,792.402mil)(293.465mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (293.465mil,670.354mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (293.465mil,792.402mil)(293.465mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (297.402mil,745.157mil)(297.402mil,753.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (297.402mil,745.157mil)(431.26mil,745.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (297.402mil,800.276mil)(297.402mil,808.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(322.992mil,776.654mil) on Top Layer And Track (297.402mil,808.15mil)(431.26mil,808.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(405.669mil,776.654mil) on Top Layer And Track (297.402mil,745.157mil)(431.26mil,745.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(405.669mil,776.654mil) on Top Layer And Track (297.402mil,808.15mil)(431.26mil,808.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(405.669mil,776.654mil) on Top Layer And Track (431.26mil,745.157mil)(431.26mil,753.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(405.669mil,776.654mil) on Top Layer And Track (431.26mil,800.276mil)(431.26mil,808.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R9-1(322.992mil,705.787mil) on Top Layer And Track (246.22mil,729.409mil)(293.465mil,729.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R9-1(322.992mil,705.787mil) on Top Layer And Track (293.465mil,670.354mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(322.992mil,705.787mil) on Top Layer And Track (297.402mil,674.291mil)(297.402mil,682.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(322.992mil,705.787mil) on Top Layer And Track (297.402mil,674.291mil)(431.26mil,674.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(322.992mil,705.787mil) on Top Layer And Track (297.402mil,729.409mil)(297.402mil,737.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(322.992mil,705.787mil) on Top Layer And Track (297.402mil,737.284mil)(431.26mil,737.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(405.669mil,705.787mil) on Top Layer And Track (297.402mil,674.291mil)(431.26mil,674.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(405.669mil,705.787mil) on Top Layer And Track (297.402mil,737.284mil)(431.26mil,737.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(405.669mil,705.787mil) on Top Layer And Track (431.26mil,674.291mil)(431.26mil,682.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(405.669mil,705.787mil) on Top Layer And Track (431.26mil,729.409mil)(431.26mil,737.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-1(771.654mil,1070.866mil) on Top Layer And Track (744.095mil,1035.433mil)(755.905mil,1051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U1-1(771.654mil,1070.866mil) on Top Layer And Track (811.024mil,1011.811mil)(811.024mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U1-1(771.654mil,1070.866mil) on Top Layer And Track (811.024mil,1078.74mil)(874.016mil,1078.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-16(496.063mil,1346.457mil) on Top Layer And Track (464.567mil,1322.835mil)(476.378mil,1322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-16(496.063mil,1346.457mil) on Top Layer And Track (464.567mil,1322.835mil)(476.378mil,1322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-17(440.945mil,1291.339mil) on Top Layer And Track (464.567mil,1311.024mil)(464.567mil,1322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U1-2(771.654mil,1102.362mil) on Top Layer And Track (811.024mil,1011.811mil)(811.024mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.89mil < 10mil) Between Pad U1-24(440.945mil,1070.866mil) on Top Layer And Track (464.567mil,1041.339mil)(464.567mil,1053.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.89mil < 10mil) Between Pad U1-24(440.945mil,1070.866mil) on Top Layer And Track (464.567mil,1041.339mil)(464.567mil,1053.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-25(496.063mil,1015.748mil) on Top Layer And Track (464.567mil,1041.339mil)(476.378mil,1041.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad U1-3(771.654mil,1133.858mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad U1-3(771.654mil,1133.858mil) on Top Layer And Track (807.48mil,1151.181mil)(877.559mil,1151.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad U1-3(771.654mil,1133.858mil) on Top Layer And Track (811.024mil,1011.811mil)(811.024mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad U1-3(771.654mil,1133.858mil) on Top Layer And Track (811.024mil,1145.669mil)(818.898mil,1145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U1-4(771.654mil,1165.354mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.149mil < 10mil) Between Pad U1-4(771.654mil,1165.354mil) on Top Layer And Track (807.48mil,1151.181mil)(877.559mil,1151.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U1-5(771.654mil,1196.85mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U1-6(771.654mil,1228.347mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U1-7(771.654mil,1259.843mil) on Top Layer And Track (807.48mil,1151.181mil)(807.48mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U1-7(771.654mil,1259.843mil) on Top Layer And Track (807.48mil,1266.142mil)(877.559mil,1266.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-8(771.654mil,1291.339mil) on Top Layer And Track (748.032mil,1311.024mil)(748.032mil,1322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-8(771.654mil,1291.339mil) on Top Layer And Track (748.032mil,1311.024mil)(748.032mil,1322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad U1-9(716.535mil,1346.457mil) on Top Layer And Track (736.221mil,1322.835mil)(748.032mil,1322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-1(514.173mil,444.882mil) on Top Layer And Track (486.22mil,498.031mil)(742.126mil,498.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-1(514.173mil,444.882mil) on Top Layer And Track (487.598mil,405.512mil)(487.598mil,484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-2(564.173mil,444.882mil) on Top Layer And Track (486.22mil,498.031mil)(742.126mil,498.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-3(614.173mil,444.882mil) on Top Layer And Track (486.22mil,498.031mil)(742.126mil,498.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-4(664.173mil,444.882mil) on Top Layer And Track (486.22mil,498.031mil)(742.126mil,498.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-5(714.173mil,444.882mil) on Top Layer And Track (486.22mil,498.031mil)(742.126mil,498.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-6(614.173mil,681.102mil) on Top Layer And Track (486.22mil,627.953mil)(742.126mil,627.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad U3-1(2449.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-10(1549.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-11(1449.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-12(1349.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-13(1249.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-14(1149.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-15(1149.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-16(1249.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-17(1349.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-18(1449.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-19(1549.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-2(2349.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-20(1649.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-21(1749.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-22(1849.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-23(1949.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-24(2049.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-25(2149.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-26(2249.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-27(2349.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-28(2449.213mil,487.795mil) on Multi-Layer And Track (1102.362mil,437.008mil)(2499.213mil,437.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-3(2249.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-4(2149.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-5(2049.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-6(1949.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-7(1849.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-8(1749.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.463mil < 10mil) Between Pad U3-9(1649.213mil,787.795mil) on Multi-Layer And Track (1102.362mil,838.583mil)(2499.213mil,838.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U4-1(659.449mil,1753.937mil) on Top Layer And Track (625.197mil,1402.953mil)(625.197mil,1755.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U4-1(659.449mil,1753.937mil) on Top Layer And Track (635.827mil,1775.591mil)(683.071mil,1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-1(659.449mil,1753.937mil) on Top Layer And Track (696.85mil,1659.449mil)(696.85mil,1773.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U4-2(659.449mil,1716.535mil) on Top Layer And Track (625.197mil,1402.953mil)(625.197mil,1755.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-2(659.449mil,1716.535mil) on Top Layer And Track (696.85mil,1659.449mil)(696.85mil,1773.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad U4-3(659.449mil,1679.134mil) on Top Layer And Track (625.197mil,1402.953mil)(625.197mil,1755.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-3(659.449mil,1679.134mil) on Top Layer And Track (696.85mil,1659.449mil)(696.85mil,1773.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-4(757.874mil,1679.134mil) on Top Layer And Track (720.472mil,1659.449mil)(720.472mil,1773.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad U4-4(757.874mil,1679.134mil) on Top Layer And Track (791.732mil,1659.055mil)(791.732mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U4-5(757.874mil,1753.937mil) on Top Layer And Track (720.472mil,1659.449mil)(720.472mil,1773.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad U4-5(757.874mil,1753.937mil) on Top Layer And Track (791.732mil,1659.055mil)(791.732mil,1774.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U5-1(789.37mil,651.575mil) on Top Layer And Track (765.748mil,673.228mil)(812.992mil,673.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-1(789.37mil,651.575mil) on Top Layer And Track (826.772mil,557.087mil)(826.772mil,671.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-2(789.37mil,614.173mil) on Top Layer And Track (826.772mil,557.087mil)(826.772mil,671.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-3(789.37mil,576.772mil) on Top Layer And Track (826.772mil,557.087mil)(826.772mil,671.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-4(887.795mil,576.772mil) on Top Layer And Track (850.394mil,557.087mil)(850.394mil,671.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U5-5(887.795mil,651.575mil) on Top Layer And Track (850.394mil,557.087mil)(850.394mil,671.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-1(2639.764mil,706.693mil) on Top Layer And Track (2545.276mil,669.291mil)(2659.449mil,669.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U6-1(2639.764mil,706.693mil) on Top Layer And Track (2661.417mil,683.071mil)(2661.417mil,730.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-2(2602.362mil,706.693mil) on Top Layer And Track (2545.276mil,669.291mil)(2659.449mil,669.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-3(2564.961mil,706.693mil) on Top Layer And Track (2545.276mil,669.291mil)(2659.449mil,669.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.41mil < 10mil) Between Pad U6-4(2564.961mil,608.268mil) on Top Layer And Track (2544.882mil,508.268mil)(2544.882mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U6-4(2564.961mil,608.268mil) on Top Layer And Track (2544.882mil,578.346mil)(2659.843mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-4(2564.961mil,608.268mil) on Top Layer And Track (2545.276mil,645.669mil)(2659.449mil,645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U6-5(2639.764mil,608.268mil) on Top Layer And Track (2544.882mil,578.346mil)(2659.843mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U6-5(2639.764mil,608.268mil) on Top Layer And Track (2545.276mil,645.669mil)(2659.449mil,645.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.41mil < 10mil) Between Pad U6-5(2639.764mil,608.268mil) on Top Layer And Track (2659.843mil,508.268mil)(2659.843mil,578.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U7-1(230.315mil,1009.842mil) on Top Layer And Track (208.661mil,986.221mil)(208.661mil,1033.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-1(230.315mil,1009.842mil) on Top Layer And Track (210.63mil,1047.244mil)(324.803mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-2(267.716mil,1009.842mil) on Top Layer And Track (210.63mil,1047.244mil)(324.803mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-3(305.118mil,1009.842mil) on Top Layer And Track (210.63mil,1047.244mil)(324.803mil,1047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U7-4(305.118mil,1108.268mil) on Top Layer And Track (210.236mil,1138.189mil)(325.197mil,1138.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-4(305.118mil,1108.268mil) on Top Layer And Track (210.63mil,1070.866mil)(324.803mil,1070.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.41mil < 10mil) Between Pad U7-4(305.118mil,1108.268mil) on Top Layer And Track (325.197mil,1138.189mil)(325.197mil,1208.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.41mil < 10mil) Between Pad U7-5(230.315mil,1108.268mil) on Top Layer And Track (210.236mil,1138.189mil)(210.236mil,1208.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad U7-5(230.315mil,1108.268mil) on Top Layer And Track (210.236mil,1138.189mil)(325.197mil,1138.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U7-5(230.315mil,1108.268mil) on Top Layer And Track (210.63mil,1070.866mil)(324.803mil,1070.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y1-1(952.756mil,1045.276mil) on Top Layer And Track (1015.748mil,1011.811mil)(1021.654mil,1011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y1-1(952.756mil,1045.276mil) on Top Layer And Track (883.858mil,1011.811mil)(889.764mil,1011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Pad Y1-1(952.756mil,1045.276mil) on Top Layer And Track (885.827mil,1003.937mil)(1019.685mil,1003.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y1-2(952.756mil,1214.567mil) on Top Layer And Track (1015.748mil,1248.032mil)(1021.654mil,1248.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.497mil < 10mil) Between Pad Y1-2(952.756mil,1214.567mil) on Top Layer And Track (1015.748mil,1255.906mil)(1015.748mil,1271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Pad Y1-2(952.756mil,1214.567mil) on Top Layer And Track (881.89mil,1255.906mil)(1015.748mil,1255.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y1-2(952.756mil,1214.567mil) on Top Layer And Track (883.858mil,1248.032mil)(889.764mil,1248.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-1(1651.575mil,1078.74mil) on Top Layer And Track (1618.11mil,1009.843mil)(1618.11mil,1015.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-1(1651.575mil,1078.74mil) on Top Layer And Track (1618.11mil,1141.732mil)(1618.11mil,1147.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-2(1820.866mil,1078.74mil) on Top Layer And Track (1854.331mil,1009.843mil)(1854.331mil,1015.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y2-2(1820.866mil,1078.74mil) on Top Layer And Track (1854.331mil,1141.732mil)(1854.331mil,1147.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z1-1(269.842mil,884.921mil) on Top Layer And Track (246.22mil,792.402mil)(246.22mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z1-1(269.842mil,884.921mil) on Top Layer And Track (246.22mil,910.512mil)(253.78mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z1-1(269.842mil,884.921mil) on Top Layer And Track (285.906mil,910.512mil)(293.465mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z1-1(269.842mil,884.921mil) on Top Layer And Track (293.465mil,792.402mil)(293.465mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z1-1(269.842mil,884.921mil) on Top Layer And Track (297.402mil,871.142mil)(297.402mil,879.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z1-1(269.842mil,884.921mil) on Top Layer And Track (297.402mil,879.016mil)(431.26mil,879.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.863mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (246.22mil,788.465mil)(253.78mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (246.22mil,792.402mil)(246.22mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (246.22mil,792.402mil)(253.78mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.862mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (285.906mil,788.465mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (285.906mil,792.402mil)(293.465mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (293.465mil,792.402mil)(293.465mil,910.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (297.402mil,800.276mil)(297.402mil,808.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (297.402mil,808.15mil)(431.26mil,808.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (297.402mil,816.024mil)(297.402mil,823.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z1-2(269.842mil,817.992mil) on Top Layer And Track (297.402mil,816.024mil)(431.26mil,816.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z2-1(269.842mil,695.945mil) on Top Layer And Track (246.22mil,670.354mil)(246.22mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z2-1(269.842mil,695.945mil) on Top Layer And Track (246.22mil,670.354mil)(253.78mil,670.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z2-1(269.842mil,695.945mil) on Top Layer And Track (285.906mil,670.354mil)(293.465mil,670.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z2-1(269.842mil,695.945mil) on Top Layer And Track (293.465mil,670.354mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z2-1(269.842mil,695.945mil) on Top Layer And Track (297.402mil,674.291mil)(297.402mil,682.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.497mil < 10mil) Between Pad Z2-1(269.842mil,695.945mil) on Top Layer And Track (297.402mil,674.291mil)(431.26mil,674.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (246.22mil,670.354mil)(246.22mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (246.22mil,788.465mil)(253.78mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.862mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (246.22mil,792.402mil)(253.78mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (285.906mil,788.465mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.862mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (285.906mil,792.402mil)(293.465mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (293.465mil,670.354mil)(293.465mil,788.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (297.402mil,745.157mil)(297.402mil,753.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Z2-2(269.842mil,762.874mil) on Top Layer And Track (297.402mil,745.157mil)(431.26mil,745.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
Rule Violations :840

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 10mil, Vertical Gap = 10mil ) (All),(All) 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between DIP Component U3-ATMEGA328P-PU (1799.213mil,637.795mil) on Top Layer And SMT Small Component SCKT FOR U1-4828-3004-CP (2443.504mil,795mil) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between SIP Component J7-HDR FEMALE 1*10 2.54mm (1640mil,2000mil) on Top Layer And Small Component MH4-MH_7.4MMNC_3.2MMD (600mil,2000mil) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between SIP Component J8-M20-7820646 (2000mil,100mil) on Top Layer And Small Component MH2-MH_7.4MMC_3.2MMD (2600mil,300mil) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between Small Component MH4-MH_7.4MMNC_3.2MMD (600mil,2000mil) on Top Layer And SMT Small Component FID1-FID_1MMC (381.89mil,2035.433mil) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between SMT Small Component R13-0R (1334.646mil,303.15mil) on Top Layer And SMT Small Component R14-0R (1334.646mil,220.472mil) on Top Layer 
Rule Violations :5

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 974
Waived Violations : 0
PCB Health Issues : 0
Time Elapsed        : 00:00:03