

\resumeProjectHeading
          {\textbf{8-Bit Custom CPU Design \& FPGA Implementation} $|$ \emph{VHDL, FPGA, Quartus II, ModelSim, Git}}{\textbf{Nov. 2023}}
          \resumeProjectDescription{Individual project at university}{\textbf{Designed and implemented} a custom 8-bit CPU architecture in \textbf{VHDL}, featuring an ALU and Control Unit (FSM and 4:16 Decoder) to perform arithmetic, logic (AND, OR, XOR), and bit-shifting operations.}
          % \resumeItem{\emph{Individual project at university}}
          % \vspace{-0.25cm}
          % \resumeItem{Designed and implemented a custom 8-bit CPU architecture using VHDL, focusing on executing arithmetic and logic operations.}
          \resumeItemListStart
            % \resumeItem{Engineered a custom CPU architecture using VHDL, integrating a robust Arithmetic Logic Unit (ALU), Control Unit (Finite State Machine and Decoder), and I/O registers to execute complex arithmetic and logic operations on 8-bit inputs.}
            % \resumeItem{Developed a high-performance ALU supporting operations such as addition, subtraction, bitwise manipulations (AND, OR, XOR), and advanced functions like bit shifts and rotations, controlled via a state-driven FSM and 4:16 decoder.}
            % \resumeItem{Simulated, verified and optimized the CPUâ€™s operation in Quartus, utilizing waveform analysis (timing analysis) to validate accurate real-time processing of input signals, control opcodes, and clock cycles before FPGA synthesis.}
            % \resumeItem{Synthesized and implemented the CPU on an FPGA, using external inputs and seven-segment displays to visualize real-time outputs, successfully demonstrating the integration and operation of all components.}
            % \resumeItem{Designed and implemented a robust ALU and Control Unit (FSM and 4:16 Decoder) to perform 8-bit operations, including addition, subtraction, bitwise logic (AND, OR, XOR), bit shifts, and rotations.}
            \resumeItem{\textbf{Simulated}, \textbf{verified}, \textbf{optimized}, and \textbf{synthesized} CPU performance in \textbf{Quartus} using \textbf{ModelSim} for waveform analysis.}
            \resumeItem{\textbf{Optimized the FSM} in the Control Unit with \textbf{state minimization}, increasing clock frequency by \textbf{10\%} and opcode execution by \textbf{25\%}. \textbf{Implemented} on \textbf{FPGA} with real-time output on seven-segment displays.}
            % \resumeItem{\textbf{Simulated}, \textbf{verified}, \textbf{optimized}, and \textbf{synthesized} CPU performance in \textbf{Quartus} using \textbf{ModelSim} for waveform analysis. \textbf{Optimized the FSM} in the Control Unit with \textbf{state minimization}, increasing clock frequency by \textbf{10\%} and opcode execution by \textbf{25\%}. \textbf{Implemented} on \textbf{FPGA} with real-time output on seven-segment displays.}
          \resumeItemListEnd

