

Implementation tool: Xilinx Vivado v.2019.1
Project:             HLS
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sat Dec 28 19:54:05 JST 2019

#=== Post-Implementation Resource usage ===
SLICE:         1432
LUT:           3563
FF:            2835
DSP:             49
BRAM:            35
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    10.298
CP achieved post-implementation:    9.833
Timing met
