

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 11 20:36:01 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution5_pipeline_func
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 13.33 ns | 10.210 ns |   1.67 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 79.998 ns | 79.998 ns |    5|    5| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|     18|      -|      -|    -|
|Expression       |        -|      0|      0|    373|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    201|    -|
|Register         |        -|      -|    487|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|     18|    487|    574|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|     27|      1|      3|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1   |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U2   |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U5   |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U6   |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U9   |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U10  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U13  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U14  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U17  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulcud_U3   |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U4   |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U7   |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U8   |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U11  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U12  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U15  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U16  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    |matrixmul_mac_mulcud_U18  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_434_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_442_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_466_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_473_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_494_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_500_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_518_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_525_p2              |     *    |      0|  0|  41|           8|           8|
    |grp_fu_546_p2              |     *    |      0|  0|  41|           8|           8|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 373|          74|          75|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  15|          3|    2|          6|
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_address0               |  15|          3|    2|          6|
    |res_address0             |  33|          6|    4|         24|
    |res_address1             |  27|          5|    4|         20|
    |res_d0                   |  33|          6|   16|         96|
    |res_d1                   |  27|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 201|         38|   47|        242|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln60_10_reg_731          |  16|   0|   16|          0|
    |add_ln60_12_reg_746          |  16|   0|   16|          0|
    |add_ln60_14_reg_751          |  16|   0|   16|          0|
    |add_ln60_17_reg_756          |  16|   0|   16|          0|
    |add_ln60_2_reg_623           |  16|   0|   16|          0|
    |add_ln60_4_reg_682           |  16|   0|   16|          0|
    |add_ln60_6_reg_699           |  16|   0|   16|          0|
    |add_ln60_8_reg_726           |  16|   0|   16|          0|
    |add_ln60_reg_601             |  16|   0|   16|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_252                      |   8|   0|    8|          0|
    |reg_256                      |   8|   0|    8|          0|
    |sext_ln60_10_reg_714         |  16|   0|   16|          0|
    |sext_ln60_11_reg_676         |  16|   0|   16|          0|
    |sext_ln60_12_reg_687         |  16|   0|   16|          0|
    |sext_ln60_13_reg_720         |  16|   0|   16|          0|
    |sext_ln60_14_reg_693         |  16|   0|   16|          0|
    |sext_ln60_15_reg_736         |  16|   0|   16|          0|
    |sext_ln60_17_reg_741         |  16|   0|   16|          0|
    |sext_ln60_1_reg_584          |  16|   0|   16|          0|
    |sext_ln60_2_reg_653          |  16|   0|   16|          0|
    |sext_ln60_3_reg_658          |  16|   0|   16|          0|
    |sext_ln60_4_reg_590          |  16|   0|   16|          0|
    |sext_ln60_5_reg_595          |  16|   0|   16|          0|
    |sext_ln60_6_reg_606          |  16|   0|   16|          0|
    |sext_ln60_7_reg_664          |  16|   0|   16|          0|
    |sext_ln60_8_reg_617          |  16|   0|   16|          0|
    |sext_ln60_9_reg_670          |  16|   0|   16|          0|
    |sext_ln60_reg_579            |  16|   0|   16|          0|
    |tmp_11_reg_709               |   8|   0|    8|          0|
    |tmp_6_reg_638                |   8|   0|    8|          0|
    |tmp_7_reg_612                |   8|   0|    8|          0|
    |tmp_9_reg_643                |   8|   0|    8|          0|
    |trunc_ln60_4_reg_633         |   8|   0|    8|          0|
    |trunc_ln60_5_reg_704         |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 487|   0|  487|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|a_address1    | out |    2|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   24|  ap_memory |       a      |     array    |
|b_address0    | out |    2|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   24|  ap_memory |       b      |     array    |
|b_address1    | out |    2|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   24|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_address1  | out |    4|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [3 x i24]* %a, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 8 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%a_load = load i24* %a_addr, align 4" [matrixmul.cpp:60]   --->   Operation 9 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [3 x i24]* %b, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 10 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%b_load = load i24* %b_addr, align 4" [matrixmul.cpp:60]   --->   Operation 11 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [3 x i24]* %b, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 12 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%b_load_1 = load i24* %b_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 13 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [3 x i24]* %a, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 14 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%a_load_1 = load i24* %a_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 15 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 9.51>
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%a_load = load i24* %a_addr, align 4" [matrixmul.cpp:60]   --->   Operation 16 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %a_load to i8" [matrixmul.cpp:60]   --->   Operation 17 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60 to i16" [matrixmul.cpp:60]   --->   Operation 18 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%b_load = load i24* %b_addr, align 4" [matrixmul.cpp:60]   --->   Operation 19 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i24 %b_load to i8" [matrixmul.cpp:60]   --->   Operation 20 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %trunc_ln60_1 to i16" [matrixmul.cpp:60]   --->   Operation 21 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.36ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 22 'mul' 'mul_ln60' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 24 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 25 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_4 to i16" [matrixmul.cpp:60]   --->   Operation 26 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 27 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_5 to i16" [matrixmul.cpp:60]   --->   Operation 28 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (4.17ns)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 29 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_2, %mul_ln60" [matrixmul.cpp:60]   --->   Operation 30 'add' 'add_ln60' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%b_load_1 = load i24* %b_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 31 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i24 %b_load_1 to i8" [matrixmul.cpp:60]   --->   Operation 32 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %trunc_ln60_2 to i16" [matrixmul.cpp:60]   --->   Operation 33 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_6, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 34 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 35 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 36 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %tmp_8 to i16" [matrixmul.cpp:60]   --->   Operation 37 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.17ns)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 38 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_5, %mul_ln60_3" [matrixmul.cpp:60]   --->   Operation 39 'add' 'add_ln60_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [3 x i24]* %b, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 40 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%b_load_2 = load i24* %b_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 41 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%a_load_1 = load i24* %a_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 42 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i24 %a_load_1 to i8" [matrixmul.cpp:60]   --->   Operation 43 'trunc' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 44 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [3 x i24]* %a, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 46 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%a_load_2 = load i24* %a_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 47 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 9.51>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 0" [matrixmul.cpp:57]   --->   Operation 48 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [9 x i16]* %res, i64 0, i64 1" [matrixmul.cpp:57]   --->   Operation 49 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_2 to i16" [matrixmul.cpp:60]   --->   Operation 50 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %tmp_3 to i16" [matrixmul.cpp:60]   --->   Operation 51 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 52 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_1, %add_ln60" [matrixmul.cpp:60]   --->   Operation 53 'add' 'add_ln60_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (2.32ns)   --->   "store i16 %add_ln60_1, i16* %res_addr, align 2" [matrixmul.cpp:60]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %tmp_7 to i16" [matrixmul.cpp:60]   --->   Operation 55 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 56 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_4, %add_ln60_2" [matrixmul.cpp:60]   --->   Operation 57 'add' 'add_ln60_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (2.32ns)   --->   "store i16 %add_ln60_3, i16* %res_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%b_load_2 = load i24* %b_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 59 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = trunc i24 %b_load_2 to i8" [matrixmul.cpp:60]   --->   Operation 60 'trunc' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i8 %trunc_ln60_3 to i16" [matrixmul.cpp:60]   --->   Operation 61 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_9, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 64 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i8 %tmp_1 to i16" [matrixmul.cpp:60]   --->   Operation 65 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (4.17ns)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 66 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_8, %mul_ln60_6" [matrixmul.cpp:60]   --->   Operation 67 'add' 'add_ln60_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i8 %trunc_ln60_4 to i16" [matrixmul.cpp:60]   --->   Operation 68 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_9 = mul i16 %sext_ln60_1, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 69 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i8 %tmp_9 to i16" [matrixmul.cpp:60]   --->   Operation 70 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (4.17ns)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_5, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 71 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_11, %mul_ln60_9" [matrixmul.cpp:60]   --->   Operation 72 'add' 'add_ln60_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%a_load_2 = load i24* %a_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 73 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = trunc i24 %a_load_2 to i8" [matrixmul.cpp:60]   --->   Operation 74 'trunc' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 75 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 76 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [9 x i16]* %res, i64 0, i64 2" [matrixmul.cpp:57]   --->   Operation 77 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [9 x i16]* %res, i64 0, i64 3" [matrixmul.cpp:57]   --->   Operation 78 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i8 %tmp_s to i16" [matrixmul.cpp:60]   --->   Operation 79 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 80 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %mul_ln60_7, %add_ln60_4" [matrixmul.cpp:60]   --->   Operation 81 'add' 'add_ln60_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (2.32ns)   --->   "store i16 %add_ln60_5, i16* %res_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i8 %tmp_6 to i16" [matrixmul.cpp:60]   --->   Operation 83 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_3, %sext_ln60_13" [matrixmul.cpp:60]   --->   Operation 84 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %mul_ln60_10, %add_ln60_6" [matrixmul.cpp:60]   --->   Operation 85 'add' 'add_ln60_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (2.32ns)   --->   "store i16 %add_ln60_7, i16* %res_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 87 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_12 = mul i16 %sext_ln60_6, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 87 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_8, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 88 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_14, %mul_ln60_12" [matrixmul.cpp:60]   --->   Operation 89 'add' 'add_ln60_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_15 = mul i16 %sext_ln60_9, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (4.17ns)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_11, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 91 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_17, %mul_ln60_15" [matrixmul.cpp:60]   --->   Operation 92 'add' 'add_ln60_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [9 x i16]* %res, i64 0, i64 4" [matrixmul.cpp:57]   --->   Operation 93 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [9 x i16]* %res, i64 0, i64 5" [matrixmul.cpp:57]   --->   Operation 94 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_7, %sext_ln60_13" [matrixmul.cpp:60]   --->   Operation 95 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %mul_ln60_13, %add_ln60_8" [matrixmul.cpp:60]   --->   Operation 96 'add' 'add_ln60_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (2.32ns)   --->   "store i16 %add_ln60_9, i16* %res_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 98 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_10, %sext_ln60_13" [matrixmul.cpp:60]   --->   Operation 98 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %mul_ln60_16, %add_ln60_10" [matrixmul.cpp:60]   --->   Operation 99 'add' 'add_ln60_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (2.32ns)   --->   "store i16 %add_ln60_11, i16* %res_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i8 %trunc_ln60_5 to i16" [matrixmul.cpp:60]   --->   Operation 101 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_18 = mul i16 %sext_ln60_1, %sext_ln60_15" [matrixmul.cpp:60]   --->   Operation 102 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %tmp_11 to i16" [matrixmul.cpp:60]   --->   Operation 103 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (4.17ns)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_5, %sext_ln60_17" [matrixmul.cpp:60]   --->   Operation 104 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_20, %mul_ln60_18" [matrixmul.cpp:60]   --->   Operation 105 'add' 'add_ln60_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_21 = mul i16 %sext_ln60_6, %sext_ln60_15" [matrixmul.cpp:60]   --->   Operation 106 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (4.17ns)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_8, %sext_ln60_17" [matrixmul.cpp:60]   --->   Operation 107 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_23, %mul_ln60_21" [matrixmul.cpp:60]   --->   Operation 108 'add' 'add_ln60_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 10.2>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [9 x i16]* %res, i64 0, i64 6" [matrixmul.cpp:57]   --->   Operation 109 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr [9 x i16]* %res, i64 0, i64 7" [matrixmul.cpp:57]   --->   Operation 110 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i8 %tmp_10 to i16" [matrixmul.cpp:60]   --->   Operation 111 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_3, %sext_ln60_16" [matrixmul.cpp:60]   --->   Operation 112 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %mul_ln60_19, %add_ln60_12" [matrixmul.cpp:60]   --->   Operation 113 'add' 'add_ln60_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (2.32ns)   --->   "store i16 %add_ln60_13, i16* %res_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 115 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_7, %sext_ln60_16" [matrixmul.cpp:60]   --->   Operation 115 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %mul_ln60_22, %add_ln60_14" [matrixmul.cpp:60]   --->   Operation 116 'add' 'add_ln60_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (2.32ns)   --->   "store i16 %add_ln60_15, i16* %res_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 118 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_24 = mul i16 %sext_ln60_9, %sext_ln60_15" [matrixmul.cpp:60]   --->   Operation 118 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (3.36ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_10, %sext_ln60_16" [matrixmul.cpp:60]   --->   Operation 119 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (4.17ns)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_11, %sext_ln60_17" [matrixmul.cpp:60]   --->   Operation 120 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_26, %mul_ln60_24" [matrixmul.cpp:60]   --->   Operation 121 'add' 'add_ln60_16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %mul_ln60_25, %add_ln60_16" [matrixmul.cpp:60]   --->   Operation 122 'add' 'add_ln60_17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr [9 x i16]* %res, i64 0, i64 8" [matrixmul.cpp:57]   --->   Operation 123 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %b), !map !7"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %a), !map !24"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !37"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 127 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:53]   --->   Operation 128 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (2.32ns)   --->   "store i16 %add_ln60_17, i16* %res_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:65]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr            (getelementptr) [ 00100000]
b_addr            (getelementptr) [ 00100000]
b_addr_1          (getelementptr) [ 00100000]
a_addr_1          (getelementptr) [ 00100000]
a_load            (load         ) [ 00000000]
trunc_ln60        (trunc        ) [ 00000000]
sext_ln60         (sext         ) [ 00010000]
b_load            (load         ) [ 00000000]
trunc_ln60_1      (trunc        ) [ 00000000]
sext_ln60_1       (sext         ) [ 00011100]
mul_ln60          (mul          ) [ 00000000]
tmp_2             (partselect   ) [ 00010000]
tmp_3             (partselect   ) [ 00010000]
tmp_4             (partselect   ) [ 00000000]
sext_ln60_4       (sext         ) [ 00010000]
tmp_5             (partselect   ) [ 00000000]
sext_ln60_5       (sext         ) [ 00011100]
mul_ln60_2        (mul          ) [ 00000000]
add_ln60          (add          ) [ 00010000]
b_load_1          (load         ) [ 00000000]
trunc_ln60_2      (trunc        ) [ 00000000]
sext_ln60_6       (sext         ) [ 00011100]
mul_ln60_3        (mul          ) [ 00000000]
tmp_7             (partselect   ) [ 00010000]
tmp_8             (partselect   ) [ 00000000]
sext_ln60_8       (sext         ) [ 00011100]
mul_ln60_5        (mul          ) [ 00000000]
add_ln60_2        (add          ) [ 00010000]
b_addr_2          (getelementptr) [ 00010000]
a_load_1          (load         ) [ 00000000]
trunc_ln60_4      (trunc        ) [ 00010000]
tmp_6             (partselect   ) [ 00011000]
tmp_9             (partselect   ) [ 00010000]
a_addr_2          (getelementptr) [ 00010000]
res_addr          (getelementptr) [ 00000000]
res_addr_1        (getelementptr) [ 00000000]
sext_ln60_2       (sext         ) [ 00001000]
sext_ln60_3       (sext         ) [ 01001110]
mul_ln60_1        (mul          ) [ 00000000]
add_ln60_1        (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
sext_ln60_7       (sext         ) [ 01001110]
mul_ln60_4        (mul          ) [ 00000000]
add_ln60_3        (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
b_load_2          (load         ) [ 00000000]
trunc_ln60_3      (trunc        ) [ 00000000]
sext_ln60_9       (sext         ) [ 01001110]
mul_ln60_6        (mul          ) [ 00000000]
tmp_s             (partselect   ) [ 00001000]
tmp_1             (partselect   ) [ 00000000]
sext_ln60_11      (sext         ) [ 01001110]
mul_ln60_8        (mul          ) [ 00000000]
add_ln60_4        (add          ) [ 00001000]
sext_ln60_12      (sext         ) [ 00001000]
mul_ln60_9        (mul          ) [ 00000000]
sext_ln60_14      (sext         ) [ 00001000]
mul_ln60_11       (mul          ) [ 00000000]
add_ln60_6        (add          ) [ 00001000]
a_load_2          (load         ) [ 00000000]
trunc_ln60_5      (trunc        ) [ 00001100]
tmp_10            (partselect   ) [ 01001110]
tmp_11            (partselect   ) [ 00001100]
res_addr_2        (getelementptr) [ 00000000]
res_addr_3        (getelementptr) [ 00000000]
sext_ln60_10      (sext         ) [ 01000110]
mul_ln60_7        (mul          ) [ 00000000]
add_ln60_5        (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
sext_ln60_13      (sext         ) [ 00000100]
mul_ln60_10       (mul          ) [ 00000000]
add_ln60_7        (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
mul_ln60_12       (mul          ) [ 00000000]
mul_ln60_14       (mul          ) [ 00000000]
add_ln60_8        (add          ) [ 00000100]
mul_ln60_15       (mul          ) [ 00000000]
mul_ln60_17       (mul          ) [ 00000000]
add_ln60_10       (add          ) [ 00000100]
res_addr_4        (getelementptr) [ 00000000]
res_addr_5        (getelementptr) [ 00000000]
mul_ln60_13       (mul          ) [ 00000000]
add_ln60_9        (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
mul_ln60_16       (mul          ) [ 00000000]
add_ln60_11       (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
sext_ln60_15      (sext         ) [ 01000010]
mul_ln60_18       (mul          ) [ 00000000]
sext_ln60_17      (sext         ) [ 01000010]
mul_ln60_20       (mul          ) [ 00000000]
add_ln60_12       (add          ) [ 01000010]
mul_ln60_21       (mul          ) [ 00000000]
mul_ln60_23       (mul          ) [ 00000000]
add_ln60_14       (add          ) [ 01000010]
res_addr_6        (getelementptr) [ 00000000]
res_addr_7        (getelementptr) [ 00000000]
sext_ln60_16      (sext         ) [ 00000000]
mul_ln60_19       (mul          ) [ 00000000]
add_ln60_13       (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
mul_ln60_22       (mul          ) [ 00000000]
add_ln60_15       (add          ) [ 00000000]
store_ln60        (store        ) [ 00000000]
mul_ln60_24       (mul          ) [ 00000000]
mul_ln60_25       (mul          ) [ 00000000]
mul_ln60_26       (mul          ) [ 00000000]
add_ln60_16       (add          ) [ 00000000]
add_ln60_17       (add          ) [ 00100001]
res_addr_8        (getelementptr) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
spectopmodule_ln0 (spectopmodule) [ 00000000]
specpipeline_ln53 (specpipeline ) [ 00000000]
store_ln60        (store        ) [ 00000000]
ret_ln65          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="24" slack="0"/>
<pin id="102" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 a_load_2/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="24" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="24" slack="0"/>
<pin id="89" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/1 b_load_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="24" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="a_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="24" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="a_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="res_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="res_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="4" slack="0"/>
<pin id="144" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/3 store_ln60/3 store_ln60/4 store_ln60/4 store_ln60/5 store_ln60/5 store_ln60/6 store_ln60/6 store_ln60/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="res_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="res_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="res_addr_4_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="res_addr_5_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="res_addr_6_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="res_addr_7_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="res_addr_8_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 tmp_10/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 tmp_s/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 tmp_1/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_10 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_s "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln60_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln60_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln60_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln60_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln60_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln60_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln60_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln60_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln60_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="5" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln60_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_8/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mul_ln60_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_5/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln60_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="24" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_4/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="24" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="0" index="3" bw="5" slack="0"/>
<pin id="337" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_9_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln60_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln60_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln60_7_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_7/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln60_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_3/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln60_9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_9/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln60_11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_11/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="mul_ln60_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="1"/>
<pin id="378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_8/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln60_12_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_12/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln60_14_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_14/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mul_ln60_11_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_11/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln60_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_5/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln60_10_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_10/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln60_13_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_13/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mul_ln60_14_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="2"/>
<pin id="404" dir="0" index="1" bw="8" slack="1"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_14/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln60_17_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="0" index="1" bw="8" slack="1"/>
<pin id="409" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_17/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln60_15_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_15/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln60_17_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_17/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mul_ln60_20_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="3"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_20/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mul_ln60_23_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="3"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_23/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln60_16_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="3"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_16/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln60_26_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="3"/>
<pin id="432" dir="0" index="1" bw="8" slack="1"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_26/6 "/>
</bind>
</comp>

<comp id="434" class="1007" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="16" slack="0"/>
<pin id="438" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/2 add_ln60/2 "/>
</bind>
</comp>

<comp id="442" class="1007" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="16" slack="0"/>
<pin id="446" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_3/2 add_ln60_2/2 "/>
</bind>
</comp>

<comp id="450" class="1007" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/3 add_ln60_1/3 "/>
</bind>
</comp>

<comp id="458" class="1007" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_4/3 add_ln60_3/3 "/>
</bind>
</comp>

<comp id="466" class="1007" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="1"/>
<pin id="469" dir="0" index="2" bw="16" slack="0"/>
<pin id="470" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_6/3 add_ln60_4/3 "/>
</bind>
</comp>

<comp id="473" class="1007" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="16" slack="0"/>
<pin id="477" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_9/3 add_ln60_6/3 "/>
</bind>
</comp>

<comp id="480" class="1007" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_7/4 add_ln60_5/4 "/>
</bind>
</comp>

<comp id="487" class="1007" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="491" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_10/4 add_ln60_7/4 "/>
</bind>
</comp>

<comp id="494" class="1007" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="2"/>
<pin id="496" dir="0" index="1" bw="8" slack="1"/>
<pin id="497" dir="0" index="2" bw="16" slack="0"/>
<pin id="498" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_12/4 add_ln60_8/4 "/>
</bind>
</comp>

<comp id="500" class="1007" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="0" index="1" bw="8" slack="1"/>
<pin id="503" dir="0" index="2" bw="16" slack="0"/>
<pin id="504" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_15/4 add_ln60_10/4 "/>
</bind>
</comp>

<comp id="506" class="1007" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="2"/>
<pin id="508" dir="0" index="1" bw="8" slack="1"/>
<pin id="509" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_13/5 add_ln60_9/5 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="0" index="1" bw="8" slack="1"/>
<pin id="515" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_16/5 add_ln60_11/5 "/>
</bind>
</comp>

<comp id="518" class="1007" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="3"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="0"/>
<pin id="522" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_18/5 add_ln60_12/5 "/>
</bind>
</comp>

<comp id="525" class="1007" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="3"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="16" slack="0"/>
<pin id="529" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_21/5 add_ln60_14/5 "/>
</bind>
</comp>

<comp id="532" class="1007" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="3"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_19/6 add_ln60_13/6 "/>
</bind>
</comp>

<comp id="539" class="1007" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="3"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_22/6 add_ln60_15/6 "/>
</bind>
</comp>

<comp id="546" class="1007" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="3"/>
<pin id="548" dir="0" index="1" bw="8" slack="1"/>
<pin id="549" dir="0" index="2" bw="16" slack="0"/>
<pin id="550" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_24/6 add_ln60_16/6 "/>
</bind>
</comp>

<comp id="552" class="1007" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="16" slack="0"/>
<pin id="556" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_25/6 add_ln60_17/6 "/>
</bind>
</comp>

<comp id="559" class="1005" name="a_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="1"/>
<pin id="561" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="b_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="b_addr_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="1"/>
<pin id="571" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="a_addr_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="1"/>
<pin id="576" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sext_ln60_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="584" class="1005" name="sext_ln60_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="sext_ln60_4_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="595" class="1005" name="sext_ln60_5_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="1"/>
<pin id="597" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln60_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="606" class="1005" name="sext_ln60_6_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="2"/>
<pin id="608" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_7_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sext_ln60_8_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="2"/>
<pin id="619" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_8 "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln60_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="1"/>
<pin id="625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="b_addr_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="1"/>
<pin id="630" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="trunc_ln60_4_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_4 "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_6_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="2"/>
<pin id="640" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_9_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="648" class="1005" name="a_addr_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="1"/>
<pin id="650" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="sext_ln60_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="1"/>
<pin id="655" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="sext_ln60_3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="1"/>
<pin id="660" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="sext_ln60_7_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="2"/>
<pin id="666" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_7 "/>
</bind>
</comp>

<comp id="670" class="1005" name="sext_ln60_9_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_9 "/>
</bind>
</comp>

<comp id="676" class="1005" name="sext_ln60_11_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="1"/>
<pin id="678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_11 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln60_4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="1"/>
<pin id="684" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sext_ln60_12_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_12 "/>
</bind>
</comp>

<comp id="693" class="1005" name="sext_ln60_14_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="1"/>
<pin id="695" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_14 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln60_6_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="1"/>
<pin id="701" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_6 "/>
</bind>
</comp>

<comp id="704" class="1005" name="trunc_ln60_5_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="2"/>
<pin id="706" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_11_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="2"/>
<pin id="711" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="714" class="1005" name="sext_ln60_10_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_10 "/>
</bind>
</comp>

<comp id="720" class="1005" name="sext_ln60_13_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="1"/>
<pin id="722" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_13 "/>
</bind>
</comp>

<comp id="726" class="1005" name="add_ln60_8_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_8 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln60_10_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_10 "/>
</bind>
</comp>

<comp id="736" class="1005" name="sext_ln60_15_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_15 "/>
</bind>
</comp>

<comp id="741" class="1005" name="sext_ln60_17_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_17 "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln60_12_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_12 "/>
</bind>
</comp>

<comp id="751" class="1005" name="add_ln60_14_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_14 "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln60_17_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="1"/>
<pin id="758" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="147"><net_src comp="122" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="166"><net_src comp="157" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="167" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="184"><net_src comp="175" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="202"><net_src comp="193" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="58" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="72" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="58" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="72" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="212" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="222" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="58" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="72" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="232" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="242" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="72" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="72" pin="7"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="72" pin="7"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="308" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="276" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="58" pin="7"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="10" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="58" pin="7"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="58" pin="7"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="252" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="256" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="72" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="242" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="58" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="256" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="413" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="252" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="439"><net_src comp="272" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="264" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="284" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="294" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="264" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="322" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="356" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="352" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="138" pin=4"/></net>

<net id="463"><net_src comp="360" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="352" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="471"><net_src comp="367" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="375" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="380" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="386" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="395" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="480" pin="3"/><net_sink comp="138" pin=4"/></net>

<net id="492"><net_src comp="399" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="499"><net_src comp="402" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="406" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="506" pin="3"/><net_sink comp="138" pin=4"/></net>

<net id="517"><net_src comp="512" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="523"><net_src comp="410" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="416" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="410" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="421" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="426" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="532" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="544"><net_src comp="426" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="539" pin="3"/><net_sink comp="138" pin=4"/></net>

<net id="551"><net_src comp="430" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="426" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="546" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="562"><net_src comp="50" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="567"><net_src comp="64" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="572"><net_src comp="78" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="577"><net_src comp="91" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="582"><net_src comp="264" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="587"><net_src comp="272" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="593"><net_src comp="276" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="598"><net_src comp="280" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="604"><net_src comp="434" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="609"><net_src comp="294" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="615"><net_src comp="298" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="620"><net_src comp="318" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="626"><net_src comp="442" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="631"><net_src comp="104" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="636"><net_src comp="328" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="641"><net_src comp="332" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="646"><net_src comp="342" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="651"><net_src comp="113" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="656"><net_src comp="352" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="661"><net_src comp="356" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="667"><net_src comp="360" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="673"><net_src comp="367" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="679"><net_src comp="371" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="685"><net_src comp="466" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="690"><net_src comp="380" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="696"><net_src comp="383" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="702"><net_src comp="473" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="707"><net_src comp="391" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="712"><net_src comp="232" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="717"><net_src comp="395" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="723"><net_src comp="399" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="729"><net_src comp="494" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="734"><net_src comp="500" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="739"><net_src comp="410" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="744"><net_src comp="413" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="749"><net_src comp="518" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="754"><net_src comp="525" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="759"><net_src comp="552" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 4 5 6 7 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
		b_load_1 : 1
		a_load_1 : 1
	State 2
		trunc_ln60 : 1
		sext_ln60 : 2
		trunc_ln60_1 : 1
		sext_ln60_1 : 2
		mul_ln60 : 3
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		sext_ln60_4 : 2
		tmp_5 : 1
		sext_ln60_5 : 2
		mul_ln60_2 : 3
		add_ln60 : 4
		trunc_ln60_2 : 1
		sext_ln60_6 : 2
		mul_ln60_3 : 3
		tmp_7 : 1
		tmp_8 : 1
		sext_ln60_8 : 2
		mul_ln60_5 : 3
		add_ln60_2 : 4
		b_load_2 : 1
		trunc_ln60_4 : 1
		tmp_6 : 1
		tmp_9 : 1
		a_load_2 : 1
	State 3
		mul_ln60_1 : 1
		add_ln60_1 : 2
		store_ln60 : 3
		mul_ln60_4 : 1
		add_ln60_3 : 2
		store_ln60 : 3
		trunc_ln60_3 : 1
		sext_ln60_9 : 2
		mul_ln60_6 : 3
		tmp_s : 1
		tmp_1 : 1
		sext_ln60_11 : 2
		mul_ln60_8 : 3
		add_ln60_4 : 4
		mul_ln60_9 : 1
		mul_ln60_11 : 1
		add_ln60_6 : 2
		trunc_ln60_5 : 1
		tmp_10 : 1
		tmp_11 : 1
	State 4
		mul_ln60_7 : 1
		add_ln60_5 : 2
		store_ln60 : 3
		mul_ln60_10 : 1
		add_ln60_7 : 2
		store_ln60 : 3
		add_ln60_8 : 1
		add_ln60_10 : 1
	State 5
		add_ln60_9 : 1
		store_ln60 : 2
		add_ln60_11 : 1
		store_ln60 : 2
		mul_ln60_18 : 1
		mul_ln60_20 : 1
		add_ln60_12 : 2
		mul_ln60_21 : 1
		mul_ln60_23 : 1
		add_ln60_14 : 2
	State 6
		mul_ln60_19 : 1
		add_ln60_13 : 2
		store_ln60 : 3
		mul_ln60_22 : 1
		add_ln60_15 : 2
		store_ln60 : 3
		mul_ln60_25 : 1
		add_ln60_16 : 1
		add_ln60_17 : 2
	State 7
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln60_2_fu_284  |    0    |    0    |    41   |
|          |  mul_ln60_5_fu_322  |    0    |    0    |    41   |
|          |  mul_ln60_8_fu_375  |    0    |    0    |    41   |
|          |  mul_ln60_11_fu_386 |    0    |    0    |    41   |
|    mul   |  mul_ln60_14_fu_402 |    0    |    0    |    41   |
|          |  mul_ln60_17_fu_406 |    0    |    0    |    41   |
|          |  mul_ln60_20_fu_416 |    0    |    0    |    41   |
|          |  mul_ln60_23_fu_421 |    0    |    0    |    41   |
|          |  mul_ln60_26_fu_430 |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_434     |    1    |    0    |    0    |
|          |      grp_fu_442     |    1    |    0    |    0    |
|          |      grp_fu_450     |    1    |    0    |    0    |
|          |      grp_fu_458     |    1    |    0    |    0    |
|          |      grp_fu_466     |    1    |    0    |    0    |
|          |      grp_fu_473     |    1    |    0    |    0    |
|          |      grp_fu_480     |    1    |    0    |    0    |
|          |      grp_fu_487     |    1    |    0    |    0    |
|  muladd  |      grp_fu_494     |    1    |    0    |    0    |
|          |      grp_fu_500     |    1    |    0    |    0    |
|          |      grp_fu_506     |    1    |    0    |    0    |
|          |      grp_fu_512     |    1    |    0    |    0    |
|          |      grp_fu_518     |    1    |    0    |    0    |
|          |      grp_fu_525     |    1    |    0    |    0    |
|          |      grp_fu_532     |    1    |    0    |    0    |
|          |      grp_fu_539     |    1    |    0    |    0    |
|          |      grp_fu_546     |    1    |    0    |    0    |
|          |      grp_fu_552     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_212     |    0    |    0    |    0    |
|          |      grp_fu_222     |    0    |    0    |    0    |
|          |      grp_fu_232     |    0    |    0    |    0    |
|partselect|      grp_fu_242     |    0    |    0    |    0    |
|          |     tmp_7_fu_298    |    0    |    0    |    0    |
|          |     tmp_8_fu_308    |    0    |    0    |    0    |
|          |     tmp_6_fu_332    |    0    |    0    |    0    |
|          |     tmp_9_fu_342    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln60_fu_260  |    0    |    0    |    0    |
|          | trunc_ln60_1_fu_268 |    0    |    0    |    0    |
|   trunc  | trunc_ln60_2_fu_290 |    0    |    0    |    0    |
|          | trunc_ln60_4_fu_328 |    0    |    0    |    0    |
|          | trunc_ln60_3_fu_363 |    0    |    0    |    0    |
|          | trunc_ln60_5_fu_391 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln60_fu_264  |    0    |    0    |    0    |
|          |  sext_ln60_1_fu_272 |    0    |    0    |    0    |
|          |  sext_ln60_4_fu_276 |    0    |    0    |    0    |
|          |  sext_ln60_5_fu_280 |    0    |    0    |    0    |
|          |  sext_ln60_6_fu_294 |    0    |    0    |    0    |
|          |  sext_ln60_8_fu_318 |    0    |    0    |    0    |
|          |  sext_ln60_2_fu_352 |    0    |    0    |    0    |
|          |  sext_ln60_3_fu_356 |    0    |    0    |    0    |
|   sext   |  sext_ln60_7_fu_360 |    0    |    0    |    0    |
|          |  sext_ln60_9_fu_367 |    0    |    0    |    0    |
|          | sext_ln60_11_fu_371 |    0    |    0    |    0    |
|          | sext_ln60_12_fu_380 |    0    |    0    |    0    |
|          | sext_ln60_14_fu_383 |    0    |    0    |    0    |
|          | sext_ln60_10_fu_395 |    0    |    0    |    0    |
|          | sext_ln60_13_fu_399 |    0    |    0    |    0    |
|          | sext_ln60_15_fu_410 |    0    |    0    |    0    |
|          | sext_ln60_17_fu_413 |    0    |    0    |    0    |
|          | sext_ln60_16_fu_426 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |    0    |   369   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_1_reg_574  |    2   |
|  a_addr_2_reg_648  |    2   |
|   a_addr_reg_559   |    2   |
| add_ln60_10_reg_731|   16   |
| add_ln60_12_reg_746|   16   |
| add_ln60_14_reg_751|   16   |
| add_ln60_17_reg_756|   16   |
| add_ln60_2_reg_623 |   16   |
| add_ln60_4_reg_682 |   16   |
| add_ln60_6_reg_699 |   16   |
| add_ln60_8_reg_726 |   16   |
|  add_ln60_reg_601  |   16   |
|  b_addr_1_reg_569  |    2   |
|  b_addr_2_reg_628  |    2   |
|   b_addr_reg_564   |    2   |
|       reg_252      |    8   |
|       reg_256      |    8   |
|sext_ln60_10_reg_714|   16   |
|sext_ln60_11_reg_676|   16   |
|sext_ln60_12_reg_687|   16   |
|sext_ln60_13_reg_720|   16   |
|sext_ln60_14_reg_693|   16   |
|sext_ln60_15_reg_736|   16   |
|sext_ln60_17_reg_741|   16   |
| sext_ln60_1_reg_584|   16   |
| sext_ln60_2_reg_653|   16   |
| sext_ln60_3_reg_658|   16   |
| sext_ln60_4_reg_590|   16   |
| sext_ln60_5_reg_595|   16   |
| sext_ln60_6_reg_606|   16   |
| sext_ln60_7_reg_664|   16   |
| sext_ln60_8_reg_617|   16   |
| sext_ln60_9_reg_670|   16   |
|  sext_ln60_reg_579 |   16   |
|   tmp_11_reg_709   |    8   |
|    tmp_6_reg_638   |    8   |
|    tmp_7_reg_612   |    8   |
|    tmp_9_reg_643   |    8   |
|trunc_ln60_4_reg_633|    8   |
|trunc_ln60_5_reg_704|    8   |
+--------------------+--------+
|        Total       |   492  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_58 |  p0  |   4  |   2  |    8   ||    21   |
|  grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_72 |  p0  |   4  |   2  |    8   ||    21   |
|  grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_138 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_138 |  p1  |   5  |  16  |   80   ||    27   |
| grp_access_fu_138 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_138 |  p4  |   4  |   4  |   16   ||    21   |
|     grp_fu_450    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_458    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_480    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_487    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_506    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_512    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_532    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_539    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   260  || 28.9445 ||   228   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   228  |
|  Register |    -   |    -   |   492  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   28   |   492  |   597  |
+-----------+--------+--------+--------+--------+
