Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 11:28:29 2024
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pipeline_top_timing_summary_routed.rpt -pb Pipeline_top_timing_summary_routed.pb -rpx Pipeline_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Pipeline_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/MemWriteE_r_reg/Q (HIGH)

 There are 7392 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[0]_rep__62/Q (HIGH)

 There are 5920 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[0]_rep__63/Q (HIGH)

 There are 3104 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[0]_rep__64/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[10]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[11]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[12]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[13]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[14]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[15]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[16]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[17]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[18]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[19]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[1]_rep__62/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[20]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[21]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[22]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[23]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[24]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[25]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[26]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[27]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[28]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]/Q (HIGH)

 There are 8544 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]_rep__30/Q (HIGH)

 There are 4512 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]_rep__31/Q (HIGH)

 There are 3328 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[2]_rep__32/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[30]/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]/Q (HIGH)

 There are 9760 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]_rep__6/Q (HIGH)

 There are 3296 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]_rep__7/Q (HIGH)

 There are 3296 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[3]_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[4]/Q (HIGH)

 There are 11552 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[4]_rep__0/Q (HIGH)

 There are 4832 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[4]_rep__1/Q (HIGH)

 There are 10272 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[5]_rep__0/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[5]_rep__1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[6]/Q (HIGH)

 There are 11808 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[6]_rep/Q (HIGH)

 There are 4544 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[6]_rep__0/Q (HIGH)

 There are 6016 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[7]/Q (HIGH)

 There are 7552 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[7]_rep/Q (HIGH)

 There are 2848 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[7]_rep__0/Q (HIGH)

 There are 2080 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep__0/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep__1/Q (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[8]_rep__2/Q (HIGH)

 There are 16416 register/latch pins with no clock driven by root clock pin: Execute/ResultE_r_reg[9]/Q (HIGH)

 There are 875 register/latch pins with no clock driven by root clock pin: debouncer_clock/r_State_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.834        0.000                      0                   55        0.243        0.000                      0                   55        2.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_100mhz  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz          1.834        0.000                      0                   55        0.243        0.000                      0                   55        2.000        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.704ns (26.303%)  route 1.973ns (73.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.704     7.911    debouncer_clock/p_0_in__14
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511     9.934    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[10]/C
                         clock pessimism              0.276    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429     9.745    debouncer_clock/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.704ns (26.303%)  route 1.973ns (73.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.704     7.911    debouncer_clock/p_0_in__14
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511     9.934    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[11]/C
                         clock pessimism              0.276    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429     9.745    debouncer_clock/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.704ns (26.303%)  route 1.973ns (73.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.704     7.911    debouncer_clock/p_0_in__14
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511     9.934    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[8]/C
                         clock pessimism              0.276    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429     9.745    debouncer_clock/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.704ns (26.303%)  route 1.973ns (73.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.704     7.911    debouncer_clock/p_0_in__14
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511     9.934    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  debouncer_clock/r_Count_reg[9]/C
                         clock pessimism              0.276    10.210    
                         clock uncertainty           -0.035    10.174    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429     9.745    debouncer_clock/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.704ns (27.744%)  route 1.834ns (72.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.565     7.772    debouncer_clock/p_0_in__14
    SLICE_X49Y92         FDRE                                         r  debouncer_clock/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512     9.935    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  debouncer_clock/r_Count_reg[16]/C
                         clock pessimism              0.276    10.211    
                         clock uncertainty           -0.035    10.175    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.429     9.746    debouncer_clock/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.704ns (27.744%)  route 1.834ns (72.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.565     7.772    debouncer_clock/p_0_in__14
    SLICE_X49Y92         FDRE                                         r  debouncer_clock/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512     9.935    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  debouncer_clock/r_Count_reg[17]/C
                         clock pessimism              0.276    10.211    
                         clock uncertainty           -0.035    10.175    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.429     9.746    debouncer_clock/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.704ns (27.836%)  route 1.825ns (72.164%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.557     7.764    debouncer_clock/p_0_in__14
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512     9.935    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[12]/C
                         clock pessimism              0.276    10.211    
                         clock uncertainty           -0.035    10.175    
    SLICE_X49Y91         FDRE (Setup_fdre_C_R)       -0.429     9.746    debouncer_clock/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.704ns (27.836%)  route 1.825ns (72.164%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.557     7.764    debouncer_clock/p_0_in__14
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512     9.935    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[13]/C
                         clock pessimism              0.276    10.211    
                         clock uncertainty           -0.035    10.175    
    SLICE_X49Y91         FDRE (Setup_fdre_C_R)       -0.429     9.746    debouncer_clock/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.704ns (27.836%)  route 1.825ns (72.164%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.557     7.764    debouncer_clock/p_0_in__14
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512     9.935    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[14]/C
                         clock pessimism              0.276    10.211    
                         clock uncertainty           -0.035    10.175    
    SLICE_X49Y91         FDRE (Setup_fdre_C_R)       -0.429     9.746    debouncer_clock/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 debouncer_clock/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.704ns (27.836%)  route 1.825ns (72.164%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 9.935 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.632     5.235    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  debouncer_clock/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_clock/r_Count_reg[4]/Q
                         net (fo=3, routed)           0.694     6.385    debouncer_clock/r_Count_reg[4]
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.509 f  debouncer_clock/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.574     7.083    debouncer_clock/r_Count[0]_i_4_n_10
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  debouncer_clock/r_Count[0]_i_1/O
                         net (fo=19, routed)          0.557     7.764    debouncer_clock/p_0_in__14
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512     9.935    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  debouncer_clock/r_Count_reg[15]/C
                         clock pessimism              0.276    10.211    
                         clock uncertainty           -0.035    10.175    
    SLICE_X49Y91         FDRE (Setup_fdre_C_R)       -0.429     9.746    debouncer_clock/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  1.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debouncer_clock/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            debouncer_clock/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.137%)  route 0.164ns (46.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.483    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  debouncer_clock/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  debouncer_clock/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.164     1.788    debouncer_clock/r_Count_reg[0]
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  debouncer_clock/r_State_i_1/O
                         net (fo=1, routed)           0.000     1.833    debouncer_clock/r_State_i_1_n_10
    SLICE_X48Y89         FDRE                                         r  debouncer_clock/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    debouncer_clock/clk_100mhz_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  debouncer_clock/r_State_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.091     1.590    debouncer_clock/r_State_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.553     1.472    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  displaying_ALU/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    displaying_ALU/count_reg_n_10_[11]
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  displaying_ALU/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    displaying_ALU/count_reg[8]_i_1_n_14
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.821     1.986    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X45Y120        FDCE (Hold_fdce_C_D)         0.105     1.577    displaying_ALU/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.555     1.474    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y118        FDCE                                         r  displaying_ALU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  displaying_ALU/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.724    displaying_ALU/count_reg_n_10_[3]
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  displaying_ALU/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    displaying_ALU/count_reg[0]_i_1_n_14
    SLICE_X45Y118        FDCE                                         r  displaying_ALU/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.822     1.988    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y118        FDCE                                         r  displaying_ALU/count_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X45Y118        FDCE (Hold_fdce_C_D)         0.105     1.579    displaying_ALU/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     1.473    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y119        FDCE                                         r  displaying_ALU/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  displaying_ALU/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.723    displaying_ALU/count_reg_n_10_[7]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  displaying_ALU/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    displaying_ALU/count_reg[4]_i_1_n_14
    SLICE_X45Y119        FDCE                                         r  displaying_ALU/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.822     1.987    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y119        FDCE                                         r  displaying_ALU/count_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X45Y119        FDCE (Hold_fdce_C_D)         0.105     1.578    displaying_ALU/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.552     1.471    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y121        FDCE                                         r  displaying_ALU/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  displaying_ALU/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.718    displaying_ALU/count_reg_n_10_[12]
    SLICE_X45Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  displaying_ALU/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    displaying_ALU/count_reg[12]_i_1_n_17
    SLICE_X45Y121        FDCE                                         r  displaying_ALU/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.820     1.985    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y121        FDCE                                         r  displaying_ALU/count_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X45Y121        FDCE (Hold_fdce_C_D)         0.105     1.576    displaying_ALU/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.553     1.472    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  displaying_ALU/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.719    displaying_ALU/count_reg_n_10_[8]
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  displaying_ALU/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    displaying_ALU/count_reg[8]_i_1_n_17
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.821     1.986    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X45Y120        FDCE (Hold_fdce_C_D)         0.105     1.577    displaying_ALU/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     1.473    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y119        FDCE                                         r  displaying_ALU/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  displaying_ALU/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.720    displaying_ALU/count_reg_n_10_[4]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  displaying_ALU/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    displaying_ALU/count_reg[4]_i_1_n_17
    SLICE_X45Y119        FDCE                                         r  displaying_ALU/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.822     1.987    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y119        FDCE                                         r  displaying_ALU/count_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X45Y119        FDCE (Hold_fdce_C_D)         0.105     1.578    displaying_ALU/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.552     1.471    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y121        FDCE                                         r  displaying_ALU/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  displaying_ALU/count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.722    displaying_ALU/count_reg_n_10_[14]
    SLICE_X45Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  displaying_ALU/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    displaying_ALU/count_reg[12]_i_1_n_15
    SLICE_X45Y121        FDCE                                         r  displaying_ALU/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.820     1.985    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y121        FDCE                                         r  displaying_ALU/count_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X45Y121        FDCE (Hold_fdce_C_D)         0.105     1.576    displaying_ALU/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.553     1.472    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  displaying_ALU/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.723    displaying_ALU/count_reg_n_10_[10]
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  displaying_ALU/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    displaying_ALU/count_reg[8]_i_1_n_15
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.821     1.986    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  displaying_ALU/count_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X45Y120        FDCE (Hold_fdce_C_D)         0.105     1.577    displaying_ALU/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displaying_ALU/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            displaying_ALU/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.555     1.474    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y118        FDCE                                         r  displaying_ALU/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  displaying_ALU/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    displaying_ALU/count_reg_n_10_[2]
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  displaying_ALU/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    displaying_ALU/count_reg[0]_i_1_n_15
    SLICE_X45Y118        FDCE                                         r  displaying_ALU/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.822     1.988    displaying_ALU/clk_100mhz_IBUF_BUFG
    SLICE_X45Y118        FDCE                                         r  displaying_ALU/count_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X45Y118        FDCE (Hold_fdce_C_D)         0.105     1.579    displaying_ALU/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y88    debouncer_clock/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y92    debouncer_clock/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y92    debouncer_clock/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y89    debouncer_clock/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y89    debouncer_clock/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y89    debouncer_clock/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y89    debouncer_clock/r_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X48Y89    debouncer_clock/r_State_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X45Y118   displaying_ALU/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y91    debouncer_clock/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y92    debouncer_clock/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y92    debouncer_clock/r_Count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X45Y122   displaying_ALU/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X45Y122   displaying_ALU/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y88    debouncer_clock/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y90    debouncer_clock/r_Count_reg[10]/C



