{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670510000218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670510000218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 22:33:20 2022 " "Processing started: Thu Dec 08 22:33:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670510000218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670510000218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Nixie_Display -c Nixie_Display --generate_functional_sim_netlist " "Command: quartus_map Nixie_Display -c Nixie_Display --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670510000218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670510000355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/selector_8_1/rtl/selector_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/selector_8_1/rtl/selector_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_8_1 " "Found entity 1: Selector_8_1" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/divider/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/divider/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../../tools/Divider/rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Divider/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/decoder_3_8/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/decoder_3_8/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/count_8/rtl/count_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/count_8/rtl/count_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_8 " "Found entity 1: Count_8" {  } { { "../../tools/Count_8/rtl/Count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_8/rtl/Count_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/bcd_7_seg/rtl/bcd_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/bcd_7_seg/rtl/bcd_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_SEG " "Found entity 1: BCD_7_SEG" {  } { { "../../tools/BCD_7_SEG/rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/BCD_7_SEG/rtl/BCD_7_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"U3\";  expecting \";\" Nixie_Display.v(13) " "Verilog HDL syntax error at Nixie_Display.v(13) near text \"U3\";  expecting \";\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class_pro/rtl/Nixie_Display.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1670510000384 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Nixie_Display Nixie_Display.v(1) " "Ignored design unit \"Nixie_Display\" at Nixie_Display.v(1) due to previous errors" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class_pro/rtl/Nixie_Display.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1670510000395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class_pro/rtl/nixie_display.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class_pro/rtl/nixie_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670510000395 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670510000395 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 08 22:33:20 2022 " "Processing ended: Thu Dec 08 22:33:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670510000395 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670510000395 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670510000395 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670510000395 ""}
