// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        loopWidth,
        pix_5,
        pix,
        conv2_i_i_i254,
        conv2_i_i_i236_cast_cast,
        conv2_i_i_i_cast,
        conv2_i_i10_i252_cast_cast_cast_cast,
        conv2_i_i10_i234,
        conv2_i_i10_i229,
        rampStart_1,
        Zplate_Hor_Control_Start,
        bckgndId_load,
        cmp2_i224,
        zext_ln1032,
        y,
        colorFormatLocal,
        barWidth_cast,
        barWidth,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        loopWidth_cast29,
        loopHeight_cast23,
        zext_ln520,
        trunc_ln,
        cmp35_i429,
        Sel,
        dpDynamicRange_1,
        dpYUVCoef_1,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        p_0_2_0_0_0460_out_i,
        p_0_2_0_0_0460_out_o,
        p_0_2_0_0_0460_out_o_ap_vld,
        p_0_1_0_0_0458_out_i,
        p_0_1_0_0_0458_out_o,
        p_0_1_0_0_0458_out_o_ap_vld,
        p_0_0_0_0_0456_out_i,
        p_0_0_0_0_0456_out_o,
        p_0_0_0_0_0456_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] loopWidth;
input  [7:0] pix_5;
input  [7:0] pix;
input  [7:0] conv2_i_i_i254;
input  [4:0] conv2_i_i_i236_cast_cast;
input  [0:0] conv2_i_i_i_cast;
input  [2:0] conv2_i_i10_i252_cast_cast_cast_cast;
input  [7:0] conv2_i_i10_i234;
input  [7:0] conv2_i_i10_i229;
input  [7:0] rampStart_1;
input  [15:0] Zplate_Hor_Control_Start;
input  [7:0] bckgndId_load;
input  [0:0] cmp2_i224;
input  [7:0] zext_ln1032;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [15:0] loopWidth_cast29;
input  [15:0] loopHeight_cast23;
input  [15:0] zext_ln520;
input  [7:0] trunc_ln;
input  [0:0] cmp35_i429;
input  [1:0] Sel;
input  [7:0] dpDynamicRange_1;
input  [7:0] dpYUVCoef_1;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0460_out_i;
output  [7:0] p_0_2_0_0_0460_out_o;
output   p_0_2_0_0_0460_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0458_out_i;
output  [7:0] p_0_1_0_0_0458_out_o;
output   p_0_1_0_0_0458_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0456_out_i;
output  [7:0] p_0_0_0_0_0456_out_o;
output   p_0_0_0_0_0456_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0460_out_o;
reg p_0_2_0_0_0460_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0458_out_o;
reg p_0_1_0_0_0458_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0456_out_o;
reg p_0_0_0_0_0456_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
reg    ap_block_state22_pp0_stage0_iter21;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_1613_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [7:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire   [1:0] grp_fu_1501_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln520_reg_5037;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter17_reg;
reg   [7:0] bckgndId_load_read_reg_4968;
reg   [7:0] colorFormatLocal_read_reg_4943;
reg   [0:0] or_ln1449_reg_5147;
reg   [0:0] or_ln1449_reg_5147_pp0_iter17_reg;
reg   [0:0] cmp35_i429_read_reg_4901;
reg   [9:0] barWidthMinSamples_read_reg_4912;
reg   [10:0] sub_i_i_i_read_reg_4921;
reg   [15:0] Zplate_Ver_Control_Delta_read_reg_4928;
reg  signed [15:0] Zplate_Hor_Control_Delta_read_reg_4933;
reg   [10:0] barWidth_read_reg_4938;
wire   [7:0] colorFormatLocal_read_read_fu_602_p2;
reg   [0:0] cmp2_i224_read_reg_4950;
wire   [7:0] bckgndId_load_read_read_fu_626_p2;
reg   [15:0] Zplate_Hor_Control_Start_read_reg_4972;
reg   [7:0] pix_read_reg_4987;
reg   [7:0] pix_5_read_reg_4995;
wire   [11:0] barWidth_cast_cast_fu_1541_p1;
reg   [11:0] barWidth_cast_cast_reg_5003;
wire   [15:0] zext_ln1032_cast_fu_1545_p1;
reg   [15:0] zext_ln1032_cast_reg_5008;
wire   [0:0] trunc_ln520_fu_1597_p1;
reg   [0:0] trunc_ln520_reg_5013;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter1_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter2_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter3_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter4_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter5_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter6_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter7_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter8_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter9_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter10_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter11_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter12_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter13_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter14_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter15_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter16_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter17_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter18_reg;
reg   [0:0] trunc_ln520_reg_5013_pp0_iter19_reg;
wire   [16:0] zext_ln520_1_fu_1601_p1;
wire   [10:0] trunc_ln520_2_fu_1609_p1;
reg   [10:0] trunc_ln520_2_reg_5030;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter1_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter2_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter3_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter4_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter5_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter6_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter7_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter8_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter9_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter10_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter11_reg;
reg   [10:0] trunc_ln520_2_reg_5030_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter11_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter13_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter14_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter15_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter16_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter18_reg;
reg   [0:0] icmp_ln520_reg_5037_pp0_iter19_reg;
wire   [0:0] icmp_ln1027_fu_1619_p2;
reg   [0:0] icmp_ln1027_reg_5041;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter17_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter18_reg;
reg   [0:0] icmp_ln1027_reg_5041_pp0_iter19_reg;
wire   [10:0] add_ln504_fu_1631_p2;
reg   [10:0] add_ln504_reg_5051;
reg   [10:0] add_ln504_reg_5051_pp0_iter1_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter2_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter3_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter4_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter5_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter6_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter7_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter8_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter9_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter10_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter11_reg;
reg   [10:0] add_ln504_reg_5051_pp0_iter12_reg;
wire   [0:0] icmp_ln1701_fu_1643_p2;
reg   [0:0] icmp_ln1701_reg_5057;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter1_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter2_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter3_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter4_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter5_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter6_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter7_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter8_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter9_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter10_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter11_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter12_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter13_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter14_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter15_reg;
reg   [0:0] icmp_ln1701_reg_5057_pp0_iter16_reg;
wire   [0:0] cmp59_i_fu_1655_p2;
reg   [0:0] cmp59_i_reg_5061;
reg   [0:0] cmp59_i_reg_5061_pp0_iter1_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter2_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter3_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter4_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter5_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter6_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter7_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter8_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter9_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter10_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter11_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter12_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter13_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter14_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter15_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter16_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter17_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter18_reg;
reg   [0:0] cmp59_i_reg_5061_pp0_iter19_reg;
wire   [0:0] cmp126_i_fu_1661_p2;
reg   [0:0] cmp126_i_reg_5065;
reg   [0:0] cmp126_i_reg_5065_pp0_iter1_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter2_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter3_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter4_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter5_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter6_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter7_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter8_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter9_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter10_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter11_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter12_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter13_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter14_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter15_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter16_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter17_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter18_reg;
reg   [0:0] cmp126_i_reg_5065_pp0_iter19_reg;
wire   [0:0] icmp_ln1584_fu_1667_p2;
reg   [0:0] icmp_ln1584_reg_5069;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter1_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter2_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter3_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter4_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter5_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter6_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter7_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter8_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter9_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter10_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter11_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter12_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter13_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter14_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter15_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter16_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter17_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter18_reg;
reg   [0:0] icmp_ln1584_reg_5069_pp0_iter19_reg;
wire   [0:0] icmp_ln1518_fu_1679_p2;
reg   [0:0] icmp_ln1518_reg_5074;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter1_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter2_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter3_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter4_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter5_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter6_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter7_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter8_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter9_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter10_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter11_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter12_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter13_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter14_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter15_reg;
reg   [0:0] icmp_ln1518_reg_5074_pp0_iter16_reg;
wire   [0:0] icmp_ln1404_fu_1715_p2;
reg   [0:0] icmp_ln1404_reg_5078;
wire   [0:0] and_ln1404_fu_1733_p2;
reg   [0:0] and_ln1404_reg_5082;
wire   [0:0] icmp_ln1428_fu_1751_p2;
reg   [0:0] icmp_ln1428_reg_5086;
wire   [0:0] icmp_ln1336_fu_1775_p2;
reg   [0:0] icmp_ln1336_reg_5090;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter1_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter2_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter3_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter4_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter5_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter6_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter7_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter8_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter9_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter10_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter11_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter12_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter13_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter14_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter15_reg;
reg   [0:0] icmp_ln1336_reg_5090_pp0_iter16_reg;
wire   [0:0] icmp_ln1285_fu_1799_p2;
reg   [0:0] icmp_ln1285_reg_5094;
reg   [0:0] icmp_ln1285_reg_5094_pp0_iter1_reg;
reg   [0:0] icmp_ln1285_reg_5094_pp0_iter2_reg;
reg   [0:0] icmp_ln1285_reg_5094_pp0_iter3_reg;
reg   [0:0] icmp_ln1285_reg_5094_pp0_iter4_reg;
wire   [0:0] and_ln1292_fu_1805_p2;
reg   [0:0] and_ln1292_reg_5098;
reg   [0:0] and_ln1292_reg_5098_pp0_iter1_reg;
reg   [0:0] and_ln1292_reg_5098_pp0_iter2_reg;
reg   [0:0] and_ln1292_reg_5098_pp0_iter3_reg;
reg   [0:0] and_ln1292_reg_5098_pp0_iter4_reg;
wire   [0:0] icmp_ln1050_fu_1901_p2;
reg   [0:0] icmp_ln1050_reg_5102;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter10_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter11_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter12_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter13_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter14_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter15_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter16_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter17_reg;
reg   [0:0] icmp_ln1050_reg_5102_pp0_iter18_reg;
wire   [10:0] add_ln504_1_fu_1912_p2;
reg   [10:0] add_ln504_1_reg_5106;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter2_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter3_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter4_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter5_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter6_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter7_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter8_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter9_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter10_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter11_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter12_reg;
reg   [10:0] add_ln504_1_reg_5106_pp0_iter13_reg;
wire   [0:0] and_ln1706_fu_1927_p2;
reg   [0:0] and_ln1706_reg_5112;
reg   [0:0] and_ln1706_reg_5112_pp0_iter2_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter3_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter4_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter5_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter6_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter7_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter8_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter9_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter10_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter11_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter12_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter13_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter14_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter15_reg;
reg   [0:0] and_ln1706_reg_5112_pp0_iter16_reg;
wire   [0:0] and_ln1523_fu_1963_p2;
reg   [0:0] and_ln1523_reg_5116;
reg   [0:0] and_ln1523_reg_5116_pp0_iter2_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter3_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter4_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter5_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter6_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter7_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter8_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter9_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter10_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter11_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter12_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter13_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter14_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter15_reg;
reg   [0:0] and_ln1523_reg_5116_pp0_iter16_reg;
wire   [0:0] icmp_ln1541_fu_1990_p2;
reg   [0:0] icmp_ln1541_reg_5120;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter2_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter3_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter4_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter5_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter6_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter7_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter8_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter9_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter10_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter11_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter12_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter13_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter14_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter15_reg;
reg   [0:0] icmp_ln1541_reg_5120_pp0_iter16_reg;
wire   [0:0] icmp_ln1433_fu_2082_p2;
wire   [0:0] icmp_ln1438_fu_2088_p2;
wire   [0:0] and_ln1341_fu_2137_p2;
reg   [0:0] and_ln1341_reg_5135;
reg   [0:0] and_ln1341_reg_5135_pp0_iter2_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter3_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter4_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter5_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter6_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter7_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter8_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter9_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter10_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter11_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter12_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter13_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter14_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter15_reg;
reg   [0:0] and_ln1341_reg_5135_pp0_iter16_reg;
wire   [0:0] icmp_ln1360_fu_2164_p2;
reg   [0:0] icmp_ln1360_reg_5139;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter2_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter3_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter4_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter5_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter6_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter7_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter8_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter9_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter10_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter11_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter12_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter13_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter14_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter15_reg;
reg   [0:0] icmp_ln1360_reg_5139_pp0_iter16_reg;
wire   [0:0] icmp_ln1205_fu_2206_p2;
reg   [0:0] icmp_ln1205_reg_5143;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter2_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter3_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter4_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter5_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter6_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter7_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter8_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter9_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter10_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter11_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter12_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter13_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter14_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter15_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter16_reg;
reg   [0:0] icmp_ln1205_reg_5143_pp0_iter17_reg;
wire   [0:0] or_ln1449_fu_2238_p2;
reg   [0:0] or_ln1449_reg_5147_pp0_iter3_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter4_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter5_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter6_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter7_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter8_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter9_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter10_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter11_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter12_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter13_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter14_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter15_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter16_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter18_reg;
reg   [0:0] or_ln1449_reg_5147_pp0_iter19_reg;
wire  signed [15:0] grp_reg_int_s_fu_2293_ap_return;
reg   [10:0] lshr_ln3_reg_5161;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter8_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter13_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter14_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter15_reg;
reg   [10:0] lshr_ln3_reg_5161_pp0_iter16_reg;
wire  signed [8:0] trunc_ln1236_1_fu_2466_p7;
reg  signed [8:0] trunc_ln1236_1_reg_5216;
wire  signed [8:0] trunc_ln1244_1_fu_2530_p7;
reg  signed [8:0] trunc_ln1244_1_reg_5247;
wire  signed [8:0] r_fu_2576_p3;
reg  signed [8:0] r_reg_5253;
reg  signed [8:0] r_reg_5253_pp0_iter16_reg;
reg  signed [8:0] r_reg_5253_pp0_iter17_reg;
reg  signed [8:0] r_reg_5253_pp0_iter18_reg;
reg  signed [8:0] r_reg_5253_pp0_iter19_reg;
wire  signed [8:0] trunc_ln1240_1_fu_2604_p7;
reg  signed [8:0] trunc_ln1240_1_reg_5259;
wire  signed [8:0] b_fu_2650_p3;
reg  signed [8:0] b_reg_5265;
reg  signed [8:0] b_reg_5265_pp0_iter16_reg;
reg  signed [8:0] b_reg_5265_pp0_iter17_reg;
reg  signed [8:0] b_reg_5265_pp0_iter18_reg;
wire   [22:0] zext_ln1257_fu_2662_p1;
wire  signed [15:0] sext_ln1257_2_fu_2666_p1;
reg  signed [15:0] sext_ln1257_2_reg_5277;
reg  signed [15:0] sext_ln1257_2_reg_5277_pp0_iter16_reg;
reg  signed [15:0] sext_ln1257_2_reg_5277_pp0_iter17_reg;
reg  signed [15:0] sext_ln1257_2_reg_5277_pp0_iter18_reg;
wire  signed [8:0] g_fu_2734_p3;
reg  signed [8:0] g_reg_5287;
reg  signed [8:0] g_reg_5287_pp0_iter17_reg;
reg  signed [8:0] g_reg_5287_pp0_iter18_reg;
reg  signed [8:0] g_reg_5287_pp0_iter19_reg;
wire   [23:0] zext_ln1257_1_fu_2746_p1;
reg   [23:0] zext_ln1257_1_reg_5292;
wire  signed [23:0] mul_ln1259_fu_2940_p2;
reg   [16:0] v_reg_5332;
wire   [0:0] icmp_ln1262_fu_3151_p2;
reg   [0:0] icmp_ln1262_reg_5337;
reg  signed [19:0] tpgSinTableArray_load_reg_5347;
wire   [15:0] trunc_ln1257_fu_3291_p1;
reg   [15:0] trunc_ln1257_reg_5442;
wire   [15:0] trunc_ln1257_1_fu_3295_p1;
reg   [15:0] trunc_ln1257_1_reg_5447;
reg   [16:0] u_reg_5452;
reg   [8:0] tmp_20_reg_5457;
wire   [0:0] icmp_ln1261_fu_3358_p2;
reg   [0:0] icmp_ln1261_reg_5462;
wire   [7:0] b_2_fu_3388_p3;
reg   [7:0] b_2_reg_5467;
wire   [27:0] mul_ln1311_fu_3418_p2;
reg   [27:0] mul_ln1311_reg_5515;
reg   [7:0] trunc_ln1311_1_reg_5521;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1709_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1709_ap_ce;
reg    ap_predicate_op111_call_state1;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp111;
wire   [15:0] grp_reg_int_s_fu_2293_d;
reg    grp_reg_int_s_fu_2293_ap_ce;
reg    ap_predicate_op278_call_state4;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call5;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call5;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call5;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call5;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call5;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call5;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp278;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1402;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1402;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1402;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1474_reg_1424;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1459_reg_1435;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1183_reg_1446;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1162_reg_1457;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1141_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1120_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1099_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490;
wire   [63:0] zext_ln1236_fu_2409_p1;
wire   [63:0] zext_ln1244_fu_2437_p1;
wire   [63:0] zext_ln1240_fu_2501_p1;
wire   [63:0] zext_ln1310_fu_3017_p1;
wire   [63:0] zext_ln1739_fu_3051_p1;
wire   [63:0] zext_ln1555_fu_3086_p1;
wire   [63:0] zext_ln1374_fu_3187_p1;
wire   [63:0] zext_ln1739_1_fu_3242_p1;
wire   [63:0] zext_ln1555_1_fu_3262_p1;
wire   [63:0] zext_ln1474_fu_3395_p1;
wire   [63:0] zext_ln1459_fu_3400_p1;
wire   [63:0] zext_ln1374_1_fu_3405_p1;
wire   [63:0] zext_ln1215_fu_3448_p1;
wire   [63:0] zext_ln1183_fu_3458_p1;
wire   [63:0] zext_ln1162_fu_3463_p1;
wire   [63:0] zext_ln1141_fu_3468_p1;
wire   [63:0] zext_ln1120_fu_3473_p1;
wire   [63:0] zext_ln1099_fu_3478_p1;
wire   [15:0] zext_ln544_fu_4721_p1;
wire   [15:0] zext_ln1056_fu_3497_p1;
wire   [7:0] zext_ln1212_fu_3214_p1;
wire   [7:0] empty_72_fu_3196_p1;
wire   [15:0] add_ln1296_fu_2307_p2;
wire   [15:0] shl_ln_fu_2336_p3;
wire   [7:0] zext_ln1348_fu_2959_p1;
wire   [7:0] zext_ln1367_fu_2995_p1;
wire   [15:0] zext_ln648_fu_4136_p1;
wire   [7:0] add_ln1530_fu_2880_p2;
wire   [7:0] zext_ln1548_fu_2918_p1;
wire   [15:0] add_ln1619_fu_3766_p2;
wire   [7:0] zext_ln1713_fu_2776_p1;
wire   [7:0] zext_ln1730_fu_2838_p1;
wire   [0:0] icmp_ln1723_fu_2806_p2;
wire  signed [7:0] pix_11_cast_fu_3593_p1;
wire  signed [7:0] sext_ln1741_fu_3623_p1;
wire   [7:0] select_ln673_fu_3645_p3;
wire   [7:0] tmp_27_fu_3734_p3;
wire   [7:0] tmp_1_fu_3977_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_4094_p1;
wire   [7:0] select_ln1495_fu_4123_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4409_p1;
wire   [7:0] select_ln1316_fu_4454_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4544_p1;
wire   [7:0] select_ln1077_fu_4638_p3;
wire   [7:0] select_ln1062_fu_4669_p3;
wire   [7:0] select_ln1034_fu_4708_p3;
wire   [7:0] conv2_i_i_i236_cast_cast_cast_fu_1565_p1;
wire   [7:0] conv2_i_i_i_cast_cast_fu_1557_p3;
wire   [7:0] pix_16_fu_3533_p3;
wire   [7:0] pix_13_fu_3559_p3;
wire  signed [7:0] pix_10_cast_fu_3589_p1;
wire  signed [7:0] sext_ln1740_fu_3619_p1;
wire   [7:0] tmp_9_fu_3754_p5;
wire   [7:0] select_ln1817_fu_4003_p3;
wire   [7:0] select_ln520_2_fu_4068_p3;
wire   [7:0] g_2_fu_4239_p3;
wire   [7:0] select_ln520_1_fu_4383_p3;
wire   [7:0] select_ln520_fu_4518_p3;
wire  signed [7:0] pix_9_cast_fu_3585_p1;
wire  signed [7:0] sext_ln1739_fu_3615_p1;
wire   [7:0] tmp_29_fu_3701_p3;
wire   [7:0] trunc_ln1_fu_3955_p3;
wire   [7:0] phi_ln1554_fu_4033_p3;
wire   [7:0] select_ln1487_fu_4116_p3;
wire   [7:0] r_2_fu_4232_p3;
wire   [7:0] phi_ln1373_fu_4348_p3;
wire   [7:0] add_ln1314_fu_4448_p2;
wire   [7:0] phi_ln1215_fu_4483_p3;
wire   [7:0] empty_fu_4665_p1;
wire   [7:0] select_ln1027_fu_4702_p3;
wire   [7:0] conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1;
wire   [7:0] add_ln1056_fu_3491_p2;
wire   [10:0] sub_ln1211_fu_2217_p2;
wire   [10:0] add_ln1207_fu_2211_p2;
wire   [15:0] add_ln1298_fu_2319_p2;
wire   [2:0] add_ln1367_fu_2989_p2;
wire   [9:0] sub_ln1366_fu_2169_p2;
wire   [9:0] add_ln1362_fu_2180_p2;
wire   [9:0] add_ln1343_fu_2148_p2;
wire   [2:0] add_ln1348_fu_2953_p2;
wire   [9:0] sub_ln1445_fu_2094_p2;
wire   [9:0] add_ln1435_fu_2112_p2;
wire   [0:0] and_ln1409_fu_2037_p2;
wire   [9:0] add_ln1416_fu_2042_p2;
wire   [2:0] add_ln1548_fu_2912_p2;
wire   [9:0] sub_ln1547_fu_1995_p2;
wire   [9:0] add_ln1543_fu_2006_p2;
wire   [9:0] add_ln1525_fu_1974_p2;
wire   [27:0] lfsr_r_1_fu_3839_p3;
wire   [27:0] lfsr_g_1_fu_3885_p3;
wire   [27:0] lfsr_b_1_fu_3931_p3;
wire   [2:0] add_ln1730_fu_2832_p2;
wire   [9:0] add_ln1729_fu_2816_p2;
wire   [9:0] zext_ln1725_fu_2860_p1;
wire   [5:0] add_ln1708_fu_1938_p2;
wire   [0:0] xor_ln1713_fu_2770_p2;
reg   [15:0] phi_mul_fu_486;
wire   [15:0] add_ln528_fu_2358_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_490;
wire   [15:0] add_ln520_fu_1625_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_494;
reg   [0:0] hdata_flag_1_fu_498;
reg   [0:0] rampVal_3_flag_1_fu_502;
reg    ap_block_pp0_stage0_01001;
wire  signed [4:0] conv2_i_i10_i252_cast_cast_cast_cast_cast_fu_1549_p1;
wire   [15:0] or_ln1701_fu_1637_p2;
wire   [7:0] trunc_ln520_1_fu_1605_p1;
wire   [15:0] or_ln1518_fu_1673_p2;
wire   [3:0] grp_fu_1697_p1;
wire   [10:0] grp_fu_1703_p0;
wire   [3:0] grp_fu_1703_p1;
wire   [16:0] loopHeight_cast23_cast_fu_1533_p1;
wire   [16:0] add_ln1404_fu_1721_p2;
wire   [16:0] zext_ln520_cast_fu_1529_p1;
wire   [0:0] icmp_ln1404_1_fu_1727_p2;
wire   [16:0] loopWidth_cast29_cast_fu_1537_p1;
wire   [16:0] sub40_i_fu_1745_p2;
wire   [15:0] or_ln1336_fu_1769_p2;
wire   [15:0] or_ln1285_fu_1793_p2;
wire   [15:0] or_ln1050_fu_1895_p2;
wire   [0:0] icmp_ln1706_fu_1921_p2;
wire   [10:0] zext_ln1523_fu_1954_p1;
wire   [0:0] icmp_ln1523_fu_1958_p2;
wire   [10:0] grp_fu_2018_p0;
wire   [3:0] grp_fu_2018_p1;
wire   [10:0] zext_ln1409_fu_2028_p1;
wire   [0:0] icmp_ln1409_fu_2032_p2;
wire   [10:0] zext_ln1341_fu_2128_p1;
wire   [0:0] icmp_ln1341_fu_2132_p2;
wire   [11:0] zext_ln1205_fu_2196_p1;
wire   [11:0] add_ln1205_fu_2200_p2;
wire  signed [16:0] grp_fu_4795_p3;
wire  signed [15:0] lshr_ln3_fu_2381_p1;
wire   [15:0] grp_fu_4804_p3;
wire   [10:0] mul_ln1236_fu_2393_p0;
wire   [12:0] mul_ln1236_fu_2393_p1;
wire   [22:0] mul_ln1236_fu_2393_p2;
wire   [8:0] tmp_fu_2399_p4;
wire   [10:0] mul_ln1244_fu_2421_p0;
wire   [12:0] mul_ln1244_fu_2421_p1;
wire   [22:0] mul_ln1244_fu_2421_p2;
wire   [8:0] tmp_18_fu_2427_p4;
wire   [2:0] grp_fu_1697_p2;
wire  signed [8:0] trunc_ln1236_1_fu_2466_p1;
wire  signed [8:0] trunc_ln1236_1_fu_2466_p2;
wire  signed [8:0] trunc_ln1236_1_fu_2466_p4;
wire  signed [8:0] trunc_ln1236_1_fu_2466_p5;
wire   [2:0] trunc_ln1236_1_fu_2466_p6;
wire   [10:0] mul_ln1240_fu_2485_p0;
wire   [12:0] mul_ln1240_fu_2485_p1;
wire   [22:0] mul_ln1240_fu_2485_p2;
wire   [8:0] tmp_13_fu_2491_p4;
wire   [2:0] grp_fu_1703_p2;
wire  signed [8:0] trunc_ln1244_1_fu_2530_p1;
wire  signed [8:0] trunc_ln1244_1_fu_2530_p2;
wire  signed [8:0] trunc_ln1244_1_fu_2530_p4;
wire  signed [8:0] trunc_ln1244_1_fu_2530_p5;
wire   [2:0] trunc_ln1244_1_fu_2530_p6;
wire  signed [9:0] sext_ln1236_fu_2546_p1;
wire   [9:0] add_ln1236_fu_2549_p2;
wire   [1:0] tmp_4_fu_2560_p4;
wire   [0:0] icmp_ln1236_fu_2570_p2;
wire   [8:0] add_ln1236_1_fu_2555_p2;
wire   [2:0] grp_fu_2018_p2;
wire  signed [8:0] trunc_ln1240_1_fu_2604_p1;
wire  signed [8:0] trunc_ln1240_1_fu_2604_p2;
wire  signed [8:0] trunc_ln1240_1_fu_2604_p4;
wire  signed [8:0] trunc_ln1240_1_fu_2604_p5;
wire   [2:0] trunc_ln1240_1_fu_2604_p6;
wire  signed [9:0] sext_ln1244_fu_2620_p1;
wire   [9:0] add_ln1244_fu_2623_p2;
wire   [1:0] tmp_19_fu_2634_p4;
wire   [0:0] icmp_ln1244_fu_2644_p2;
wire   [8:0] add_ln1244_1_fu_2629_p2;
wire  signed [15:0] sext_ln1257_fu_2658_p1;
wire  signed [9:0] sext_ln1240_fu_2704_p1;
wire   [9:0] add_ln1240_fu_2707_p2;
wire   [1:0] tmp_17_fu_2718_p4;
wire   [0:0] icmp_ln1240_fu_2728_p2;
wire   [8:0] add_ln1240_1_fu_2713_p2;
wire  signed [15:0] sext_ln1257_1_fu_2742_p1;
wire   [0:0] trunc_ln520_8_fu_2766_p1;
wire   [2:0] trunc_ln520_11_fu_2828_p1;
wire   [5:0] trunc_ln1723_fu_2802_p1;
wire   [5:0] add_ln1725_fu_2854_p2;
wire   [2:0] trunc_ln520_10_fu_2908_p1;
wire   [15:0] mul_ln1259_fu_2940_p0;
wire  signed [7:0] mul_ln1259_fu_2940_p1;
wire   [2:0] trunc_ln520_7_fu_2949_p1;
wire   [2:0] trunc_ln520_9_fu_2985_p1;
wire   [0:0] trunc_ln1733_fu_3025_p1;
wire   [3:0] shl_ln3_fu_3029_p3;
wire   [3:0] trunc_ln1733_1_fu_3041_p1;
wire   [3:0] or_ln1733_fu_3045_p2;
wire   [0:0] trunc_ln1551_fu_3060_p1;
wire   [4:0] trunc_ln1551_1_fu_3076_p1;
wire   [4:0] shl_ln2_fu_3064_p3;
wire   [4:0] tBarSel_fu_3080_p2;
wire   [22:0] grp_fu_4812_p3;
wire  signed [22:0] grp_fu_4821_p3;
wire   [15:0] tmp_6_fu_3097_p3;
wire  signed [22:0] sext_ln1259_2_fu_3104_p1;
wire   [23:0] zext_ln1259_fu_3108_p1;
wire   [23:0] add_ln1259_fu_3112_p2;
wire  signed [23:0] grp_fu_4830_p3;
wire  signed [24:0] sext_ln1259_1_fu_3122_p1;
wire   [24:0] zext_ln1259_1_fu_3118_p1;
wire   [24:0] add_ln1259_2_fu_3125_p2;
wire   [8:0] tmp_22_fu_3141_p4;
wire   [2:0] trunc_ln1370_fu_3161_p1;
wire   [5:0] shl_ln1_fu_3165_p3;
wire   [5:0] trunc_ln1370_1_fu_3177_p1;
wire   [5:0] or_ln1370_fu_3181_p2;
wire   [2:0] trunc_ln520_6_fu_3204_p1;
wire   [2:0] add_ln1212_fu_3208_p2;
wire  signed [2:0] sext_ln1555_fu_3258_p1;
wire   [15:0] mul_ln1257_1_fu_3278_p0;
wire   [5:0] mul_ln1257_1_fu_3278_p1;
wire   [20:0] mul_ln1257_1_fu_3278_p2;
wire   [23:0] grp_fu_4839_p3;
wire   [24:0] zext_ln1257_6_fu_3288_p1;
wire   [24:0] zext_ln1257_4_fu_3284_p1;
wire   [15:0] tmp_5_fu_3304_p3;
wire  signed [22:0] sext_ln1258_2_fu_3311_p1;
wire  signed [23:0] grp_fu_4849_p3;
wire  signed [24:0] sext_ln1258_1_fu_3319_p1;
wire   [24:0] zext_ln1258_fu_3315_p1;
wire   [24:0] add_ln1258_2_fu_3322_p2;
wire   [24:0] add_ln1257_2_fu_3298_p2;
wire   [8:0] tmp_21_fu_3348_p4;
wire   [16:0] select_ln1262_fu_3364_p3;
wire   [0:0] icmp_ln1262_1_fu_3370_p2;
wire   [7:0] trunc_ln1262_fu_3376_p1;
wire   [7:0] trunc_ln1243_fu_3272_p1;
wire   [7:0] b_1_fu_3380_p3;
wire   [8:0] mul_ln1311_fu_3418_p1;
wire   [26:0] trunc_ln1311_fu_3424_p1;
wire   [26:0] sub_ln1311_fu_3428_p2;
wire   [7:0] trunc_ln520_5_fu_3487_p1;
wire   [0:0] cmp141_i_fu_3523_p2;
wire   [0:0] and_ln1756_fu_3528_p2;
wire   [15:0] select_ln1584_fu_3674_p3;
wire   [0:0] icmp_ln1592_fu_3685_p2;
wire   [0:0] icmp_ln1592_1_fu_3690_p2;
wire   [0:0] or_ln1592_fu_3695_p2;
wire   [7:0] tmp_26_fu_3681_p1;
wire   [0:0] icmp_ln1592_2_fu_3709_p2;
wire   [0:0] or_ln1592_1_fu_3714_p2;
wire   [0:0] or_ln1592_2_fu_3728_p2;
wire   [0:0] and_ln1616_fu_3742_p2;
wire   [7:0] tmp_9_fu_3754_p2;
wire   [7:0] tmp_9_fu_3754_p3;
wire   [1:0] tmp_9_fu_3754_p4;
wire   [0:0] tmp_23_fu_3815_p3;
wire   [0:0] trunc_ln1793_fu_3811_p1;
wire   [0:0] xor_ln1794_fu_3833_p2;
wire   [26:0] lshr_ln_fu_3823_p4;
wire   [0:0] tmp_24_fu_3861_p3;
wire   [0:0] trunc_ln1800_fu_3857_p1;
wire   [0:0] xor_ln1801_fu_3879_p2;
wire   [26:0] lshr_ln1_fu_3869_p4;
wire   [0:0] tmp_25_fu_3907_p3;
wire   [0:0] trunc_ln1807_fu_3903_p1;
wire   [0:0] xor_ln1808_fu_3925_p2;
wire   [26:0] lshr_ln2_fu_3915_p4;
wire   [6:0] tmp_7_fu_3945_p4;
wire   [6:0] tmp_8_fu_3967_p4;
wire   [6:0] tmp_2_fu_3985_p4;
wire   [0:0] and_ln1817_fu_3963_p2;
wire   [7:0] tmp_3_fu_3995_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_4029_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_2_cast_fu_4040_p1;
wire   [0:0] grp_fu_1513_p2;
wire   [0:0] xor_ln520_2_fu_4051_p2;
wire   [0:0] grp_fu_1508_p2;
wire   [0:0] and_ln520_2_fu_4056_p2;
wire   [0:0] or_ln520_2_fu_4062_p2;
wire   [7:0] select_ln1558_fu_4044_p3;
wire   [7:0] add_ln1488_fu_4108_p2;
wire   [7:0] trunc_ln520_4_fu_4112_p1;
wire   [7:0] add_ln1500_fu_4130_p2;
wire   [15:0] add_ln1257_3_fu_4181_p2;
wire   [0:0] icmp_ln1260_fu_4185_p2;
wire   [7:0] trunc_ln8_fu_4190_p4;
wire   [16:0] select_ln1261_fu_4208_p3;
wire   [0:0] icmp_ln1261_1_fu_4214_p2;
wire   [7:0] trunc_ln1261_fu_4220_p1;
wire   [7:0] trunc_ln1235_fu_4175_p1;
wire   [7:0] r_1_fu_4200_p3;
wire   [7:0] trunc_ln1239_fu_4178_p1;
wire   [7:0] g_1_fu_4224_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_4344_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_1_cast_fu_4355_p1;
wire   [0:0] xor_ln520_1_fu_4366_p2;
wire   [0:0] and_ln520_1_fu_4371_p2;
wire   [0:0] or_ln520_1_fu_4377_p2;
wire   [7:0] select_ln1377_fu_4359_p3;
wire   [0:0] tmp_30_fu_4419_p3;
wire   [7:0] sub_ln1311_1_fu_4426_p2;
wire   [7:0] trunc_ln1311_2_fu_4431_p4;
wire   [7:0] select_ln1311_fu_4440_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_4479_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_cast_fu_4490_p1;
wire   [0:0] xor_ln520_fu_4501_p2;
wire   [0:0] and_ln520_fu_4506_p2;
wire   [0:0] or_ln520_fu_4512_p2;
wire   [7:0] select_ln1217_fu_4494_p3;
wire   [7:0] trunc_ln520_3_fu_4698_p1;
wire   [7:0] add_ln1039_fu_4715_p2;
wire   [15:0] grp_fu_4795_p0;
wire  signed [0:0] grp_fu_4795_p1;
wire   [15:0] grp_fu_4795_p2;
wire   [15:0] grp_fu_4804_p2;
wire   [15:0] grp_fu_4812_p0;
wire   [6:0] grp_fu_4812_p1;
wire   [12:0] grp_fu_4812_p2;
wire   [15:0] grp_fu_4821_p0;
wire  signed [6:0] grp_fu_4821_p1;
wire   [15:0] grp_fu_4821_p2;
wire   [15:0] grp_fu_4830_p0;
wire  signed [5:0] grp_fu_4830_p1;
wire   [15:0] grp_fu_4839_p0;
wire   [7:0] grp_fu_4839_p1;
wire   [22:0] grp_fu_4839_p2;
wire   [15:0] grp_fu_4849_p0;
wire  signed [7:0] grp_fu_4849_p1;
reg    grp_fu_1697_ce;
reg    grp_fu_1703_ce;
reg    grp_fu_2018_ce;
reg    grp_fu_4795_ce;
reg    grp_fu_4804_ce;
reg    grp_fu_4812_ce;
reg    grp_fu_4821_ce;
reg    grp_fu_4830_ce;
reg    grp_fu_4839_ce;
reg    grp_fu_4849_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [21:0] grp_fu_4830_p00;
wire   [23:0] grp_fu_4839_p20;
wire   [22:0] mul_ln1236_fu_2393_p00;
wire   [22:0] mul_ln1240_fu_2485_p00;
wire   [22:0] mul_ln1244_fu_2421_p00;
wire   [20:0] mul_ln1257_1_fu_3278_p00;
reg    ap_condition_625;
reg    ap_condition_618;
reg    ap_condition_611;
reg    ap_condition_604;
reg    ap_condition_597;
reg    ap_condition_590;
reg    ap_condition_587;
reg    ap_condition_2016;
reg    ap_condition_1781;
reg    ap_condition_1991;
reg    ap_condition_1966;
reg    ap_condition_1941;
reg    ap_condition_1916;
reg    ap_condition_1890;
reg    ap_condition_1866;
reg    ap_condition_4356;
reg    ap_condition_4360;
reg    ap_condition_4365;
reg    ap_condition_4368;
reg    ap_condition_4372;
reg    ap_condition_4377;
reg    ap_condition_4380;
reg    ap_condition_4385;
reg    ap_condition_4392;
reg    ap_condition_4396;
reg    ap_condition_4401;
reg    ap_condition_4406;
reg    ap_condition_4411;
reg    ap_condition_4416;
reg    ap_condition_4420;
reg    ap_condition_4424;
reg    ap_condition_4428;
reg    ap_condition_4431;
reg    ap_condition_4436;
reg    ap_condition_4440;
reg    ap_condition_4443;
reg    ap_condition_4448;
reg    ap_condition_4452;
reg    ap_condition_4455;
reg    ap_condition_4460;
reg    ap_condition_4466;
reg    ap_condition_4471;
reg    ap_condition_4475;
reg    ap_condition_4481;
reg    ap_condition_4486;
reg    ap_condition_4489;
reg    ap_condition_4495;
reg    ap_condition_4500;
reg    ap_condition_4505;
reg    ap_condition_4511;
reg    ap_condition_4516;
reg    ap_condition_4521;
reg    ap_condition_4526;
reg    ap_condition_4531;
reg    ap_condition_4536;
reg    ap_condition_4540;
reg    ap_condition_4546;
reg    ap_condition_4552;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 ap_done_reg = 1'b0;
end

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1709(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d_val(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1709_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1709_ap_ce)
);

mpsoc_preset_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2293_d),
    .ap_return(grp_reg_int_s_fu_2293_ap_return),
    .ap_ce(grp_reg_int_s_fu_2293_ap_ce)
);

mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln520_2_fu_1609_p1),
    .din1(grp_fu_1697_p1),
    .ce(grp_fu_1697_ce),
    .dout(grp_fu_1697_p2)
);

mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1703_p0),
    .din1(grp_fu_1703_p1),
    .ce(grp_fu_1703_ce),
    .dout(grp_fu_1703_p2)
);

mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2018_p0),
    .din1(grp_fu_2018_p1),
    .ce(grp_fu_2018_ce),
    .dout(grp_fu_2018_p2)
);

mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U7(
    .din0(mul_ln1236_fu_2393_p0),
    .din1(mul_ln1236_fu_2393_p1),
    .dout(mul_ln1236_fu_2393_p2)
);

mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U8(
    .din0(mul_ln1244_fu_2421_p0),
    .din1(mul_ln1244_fu_2421_p1),
    .dout(mul_ln1244_fu_2421_p2)
);

mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
mux_5_3_9_1_1_U9(
    .din0(trunc_ln1236_1_fu_2466_p1),
    .din1(trunc_ln1236_1_fu_2466_p2),
    .din2(tpgSinTableArray_9bit_2_q2),
    .din3(trunc_ln1236_1_fu_2466_p4),
    .din4(trunc_ln1236_1_fu_2466_p5),
    .din5(trunc_ln1236_1_fu_2466_p6),
    .dout(trunc_ln1236_1_fu_2466_p7)
);

mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U10(
    .din0(mul_ln1240_fu_2485_p0),
    .din1(mul_ln1240_fu_2485_p1),
    .dout(mul_ln1240_fu_2485_p2)
);

mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
mux_5_3_9_1_1_U11(
    .din0(trunc_ln1244_1_fu_2530_p1),
    .din1(trunc_ln1244_1_fu_2530_p2),
    .din2(tpgSinTableArray_9bit_2_q1),
    .din3(trunc_ln1244_1_fu_2530_p4),
    .din4(trunc_ln1244_1_fu_2530_p5),
    .din5(trunc_ln1244_1_fu_2530_p6),
    .dout(trunc_ln1244_1_fu_2530_p7)
);

mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
mux_5_3_9_1_1_U12(
    .din0(trunc_ln1240_1_fu_2604_p1),
    .din1(trunc_ln1240_1_fu_2604_p2),
    .din2(tpgSinTableArray_9bit_2_q0),
    .din3(trunc_ln1240_1_fu_2604_p4),
    .din4(trunc_ln1240_1_fu_2604_p5),
    .din5(trunc_ln1240_1_fu_2604_p6),
    .dout(trunc_ln1240_1_fu_2604_p7)
);

mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16ns_8s_24_1_1_U13(
    .din0(mul_ln1259_fu_2940_p0),
    .din1(mul_ln1259_fu_2940_p1),
    .dout(mul_ln1259_fu_2940_p2)
);

mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16ns_6ns_21_1_1_U14(
    .din0(mul_ln1257_1_fu_3278_p0),
    .din1(mul_ln1257_1_fu_3278_p1),
    .dout(mul_ln1257_1_fu_3278_p2)
);

mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_1_1_U15(
    .din0(tpgSinTableArray_load_reg_5347),
    .din1(mul_ln1311_fu_3418_p1),
    .dout(mul_ln1311_fu_3418_p2)
);

mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_3_2_8_1_1_U16(
    .din0(8'd0),
    .din1(tmp_9_fu_3754_p2),
    .din2(tmp_9_fu_3754_p3),
    .din3(tmp_9_fu_3754_p4),
    .dout(tmp_9_fu_3754_p5)
);

mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4795_p0),
    .din1(grp_fu_4795_p1),
    .din2(grp_fu_4795_p2),
    .ce(grp_fu_4795_ce),
    .dout(grp_fu_4795_p3)
);

mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta_read_reg_4933),
    .din1(grp_reg_int_s_fu_2293_ap_return),
    .din2(grp_fu_4804_p2),
    .ce(grp_fu_4804_ce),
    .dout(grp_fu_4804_p3)
);

mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7ns_13ns_23_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4812_p0),
    .din1(grp_fu_4812_p1),
    .din2(grp_fu_4812_p2),
    .ce(grp_fu_4812_ce),
    .dout(grp_fu_4812_p3)
);

mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7s_16ns_23_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4821_p0),
    .din1(grp_fu_4821_p1),
    .din2(grp_fu_4821_p2),
    .ce(grp_fu_4821_ce),
    .dout(grp_fu_4821_p3)
);

mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_6s_24s_24_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4830_p0),
    .din1(grp_fu_4830_p1),
    .din2(mul_ln1259_fu_2940_p2),
    .ce(grp_fu_4830_ce),
    .dout(grp_fu_4830_p3)
);

mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8ns_23ns_24_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4839_p0),
    .din1(grp_fu_4839_p1),
    .din2(grp_fu_4839_p2),
    .ce(grp_fu_4839_ce),
    .dout(grp_fu_4839_p3)
);

mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8s_23s_24_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4849_p0),
    .din1(grp_fu_4849_p1),
    .din2(grp_fu_4821_p3),
    .ce(grp_fu_4849_ce),
    .dout(grp_fu_4849_p3)
);

mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_625)) begin
            ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_618)) begin
            ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1479;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_611)) begin
            ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_604)) begin
            ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1457;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_597)) begin
            ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_590)) begin
            ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1435;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_587)) begin
            ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424 <= grp_fu_1501_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1027_fu_1619_p2 == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_fu_1619_p2 == 1'd0) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1428_fu_1751_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1402 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1402 <= ap_phi_reg_pp0_iter0_hHatch_reg_1402;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1781)) begin
        if ((1'b1 == ap_condition_2016)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1781)) begin
        if ((1'b1 == ap_condition_1991)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1781)) begin
        if ((1'b1 == ap_condition_1966)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1781)) begin
        if ((1'b1 == ap_condition_1941)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1457;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1781)) begin
        if ((1'b1 == ap_condition_1916)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1438_fu_2088_p2 == 1'd1) & (icmp_ln1433_fu_2082_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1428_reg_5086 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1402 <= 1'd1;
    end else if ((((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1438_fu_2088_p2 == 1'd0) & (icmp_ln1433_fu_2082_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1428_reg_5086 == 1'd0)) | ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1433_fu_2082_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1428_reg_5086 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1402 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1402 <= ap_phi_reg_pp0_iter1_hHatch_reg_1402;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1890)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1435;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1866)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_498 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14))) begin
            hdata_flag_1_fu_498 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_486 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_486 <= add_ln528_fu_2358_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_494 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17))) begin
            rampVal_2_flag_1_fu_494 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_502 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1))) begin
            rampVal_3_flag_1_fu_502 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((bckgndId_load_read_reg_4968 == 8'd12) & (1'd1 == and_ln1404_reg_5082) & (icmp_ln1404_reg_5078 == 1'd0)) | ((icmp_ln1027_reg_5041 == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln1404_reg_5078 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((bckgndId_load_read_reg_4968 == 8'd12) & (1'd0 == and_ln1404_reg_5082) & (1'd1 == and_ln1409_fu_2037_p2) & (icmp_ln1404_reg_5078 == 1'd0)) | ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (1'd1 == and_ln1409_fu_2037_p2) & (icmp_ln1404_reg_5078 == 1'd1)))))) begin
        vHatch <= 1'd1;
    end else if (((icmp_ln1027_reg_5041 == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd12) & (1'd0 == and_ln1409_fu_2037_p2) & (1'd0 == and_ln1404_reg_5082) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1404_reg_5078 == 1'd0))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4436)) begin
            xBar_0 <= 11'd0;
        end else if ((1'b1 == ap_condition_4431)) begin
            xBar_0 <= add_ln1207_fu_2211_p2;
        end else if ((1'b1 == ap_condition_4428)) begin
            xBar_0 <= sub_ln1211_fu_2217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4448)) begin
            xCount_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4443)) begin
            xCount_0 <= add_ln1362_fu_2180_p2;
        end else if ((1'b1 == ap_condition_4440)) begin
            xCount_0 <= sub_ln1366_fu_2169_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4460)) begin
            xCount_3_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4455)) begin
            xCount_3_0 <= add_ln1543_fu_2006_p2;
        end else if ((1'b1 == ap_condition_4452)) begin
            xCount_3_0 <= sub_ln1547_fu_1995_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4486)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4481)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4475)) begin
            xCount_4_0 <= add_ln1435_fu_2112_p2;
        end else if ((1'b1 == ap_condition_4471)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4466)) begin
            xCount_4_0 <= sub_ln1445_fu_2094_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            xCount_5_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4489)) begin
            xCount_5_0 <= zext_ln1725_fu_2860_p1;
        end else if ((1'b1 == ap_condition_4377)) begin
            xCount_5_0 <= add_ln1729_fu_2816_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0))) begin
            x_fu_490 <= add_ln520_fu_1625_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_490 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4505)) begin
            yCount <= 10'd0;
        end else if ((1'b1 == ap_condition_4500)) begin
            yCount <= add_ln1343_fu_2148_p2;
        end else if ((1'b1 == ap_condition_4495)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4521)) begin
            yCount_1 <= 6'd0;
        end else if ((1'b1 == ap_condition_4516)) begin
            yCount_1 <= add_ln1708_fu_1938_p2;
        end else if ((1'b1 == ap_condition_4511)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((bckgndId_load_read_reg_4968 == 8'd12) & (1'd0 == and_ln1404_reg_5082) & (1'd1 == and_ln1409_fu_2037_p2) & (icmp_ln1404_reg_5078 == 1'd0)) | ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (1'd1 == and_ln1409_fu_2037_p2) & (icmp_ln1404_reg_5078 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1027_fu_1619_p2 == 1'd1) & (bckgndId_load == 8'd12) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1404_fu_1715_p2 == 1'd1)) | ((bckgndId_load == 8'd12) & (1'd1 == and_ln1404_fu_1733_p2) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1404_fu_1715_p2 == 1'd0)))))) begin
        yCount_2 <= 10'd0;
    end else if (((icmp_ln1027_reg_5041 == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd12) & (1'd0 == and_ln1409_fu_2037_p2) & (1'd0 == and_ln1404_reg_5082) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1404_reg_5078 == 1'd0))) begin
        yCount_2 <= add_ln1416_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4536)) begin
            yCount_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4531)) begin
            yCount_3 <= add_ln1525_fu_1974_p2;
        end else if ((1'b1 == ap_condition_4526)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_4552)) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_4546)) begin
            zonePlateVDelta <= add_ln1298_fu_2319_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Zplate_Hor_Control_Delta_read_reg_4933 <= Zplate_Hor_Control_Delta;
        Zplate_Hor_Control_Start_read_reg_4972 <= Zplate_Hor_Control_Start;
        Zplate_Ver_Control_Delta_read_reg_4928 <= Zplate_Ver_Control_Delta;
        add_ln504_1_reg_5106 <= add_ln504_1_fu_1912_p2;
        add_ln504_reg_5051_pp0_iter1_reg <= add_ln504_reg_5051;
        and_ln1292_reg_5098_pp0_iter1_reg <= and_ln1292_reg_5098;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidthMinSamples_read_reg_4912 <= barWidthMinSamples;
        barWidth_cast_cast_reg_5003[10 : 0] <= barWidth_cast_cast_fu_1541_p1[10 : 0];
        barWidth_read_reg_4938 <= barWidth;
        bckgndId_load_read_reg_4968 <= bckgndId_load;
        cmp126_i_reg_5065_pp0_iter1_reg <= cmp126_i_reg_5065;
        cmp2_i224_read_reg_4950 <= cmp2_i224;
        cmp35_i429_read_reg_4901 <= cmp35_i429;
        cmp59_i_reg_5061_pp0_iter1_reg <= cmp59_i_reg_5061;
        colorFormatLocal_read_reg_4943 <= colorFormatLocal;
        icmp_ln1027_reg_5041 <= icmp_ln1027_fu_1619_p2;
        icmp_ln1027_reg_5041_pp0_iter1_reg <= icmp_ln1027_reg_5041;
        icmp_ln1050_reg_5102_pp0_iter1_reg <= icmp_ln1050_reg_5102;
        icmp_ln1285_reg_5094_pp0_iter1_reg <= icmp_ln1285_reg_5094;
        icmp_ln1336_reg_5090_pp0_iter1_reg <= icmp_ln1336_reg_5090;
        icmp_ln1518_reg_5074_pp0_iter1_reg <= icmp_ln1518_reg_5074;
        icmp_ln1584_reg_5069_pp0_iter1_reg <= icmp_ln1584_reg_5069;
        icmp_ln1701_reg_5057_pp0_iter1_reg <= icmp_ln1701_reg_5057;
        icmp_ln520_reg_5037 <= icmp_ln520_fu_1613_p2;
        icmp_ln520_reg_5037_pp0_iter1_reg <= icmp_ln520_reg_5037;
        pix_5_read_reg_4995 <= pix_5;
        pix_read_reg_4987 <= pix;
        sub_i_i_i_read_reg_4921 <= sub_i_i_i;
        trunc_ln520_2_reg_5030 <= trunc_ln520_2_fu_1609_p1;
        trunc_ln520_2_reg_5030_pp0_iter1_reg <= trunc_ln520_2_reg_5030;
        trunc_ln520_reg_5013 <= trunc_ln520_fu_1597_p1;
        trunc_ln520_reg_5013_pp0_iter1_reg <= trunc_ln520_reg_5013;
        zext_ln1032_cast_reg_5008[7 : 0] <= zext_ln1032_cast_fu_1545_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln504_1_reg_5106_pp0_iter10_reg <= add_ln504_1_reg_5106_pp0_iter9_reg;
        add_ln504_1_reg_5106_pp0_iter11_reg <= add_ln504_1_reg_5106_pp0_iter10_reg;
        add_ln504_1_reg_5106_pp0_iter12_reg <= add_ln504_1_reg_5106_pp0_iter11_reg;
        add_ln504_1_reg_5106_pp0_iter13_reg <= add_ln504_1_reg_5106_pp0_iter12_reg;
        add_ln504_1_reg_5106_pp0_iter2_reg <= add_ln504_1_reg_5106;
        add_ln504_1_reg_5106_pp0_iter3_reg <= add_ln504_1_reg_5106_pp0_iter2_reg;
        add_ln504_1_reg_5106_pp0_iter4_reg <= add_ln504_1_reg_5106_pp0_iter3_reg;
        add_ln504_1_reg_5106_pp0_iter5_reg <= add_ln504_1_reg_5106_pp0_iter4_reg;
        add_ln504_1_reg_5106_pp0_iter6_reg <= add_ln504_1_reg_5106_pp0_iter5_reg;
        add_ln504_1_reg_5106_pp0_iter7_reg <= add_ln504_1_reg_5106_pp0_iter6_reg;
        add_ln504_1_reg_5106_pp0_iter8_reg <= add_ln504_1_reg_5106_pp0_iter7_reg;
        add_ln504_1_reg_5106_pp0_iter9_reg <= add_ln504_1_reg_5106_pp0_iter8_reg;
        add_ln504_reg_5051_pp0_iter10_reg <= add_ln504_reg_5051_pp0_iter9_reg;
        add_ln504_reg_5051_pp0_iter11_reg <= add_ln504_reg_5051_pp0_iter10_reg;
        add_ln504_reg_5051_pp0_iter12_reg <= add_ln504_reg_5051_pp0_iter11_reg;
        add_ln504_reg_5051_pp0_iter2_reg <= add_ln504_reg_5051_pp0_iter1_reg;
        add_ln504_reg_5051_pp0_iter3_reg <= add_ln504_reg_5051_pp0_iter2_reg;
        add_ln504_reg_5051_pp0_iter4_reg <= add_ln504_reg_5051_pp0_iter3_reg;
        add_ln504_reg_5051_pp0_iter5_reg <= add_ln504_reg_5051_pp0_iter4_reg;
        add_ln504_reg_5051_pp0_iter6_reg <= add_ln504_reg_5051_pp0_iter5_reg;
        add_ln504_reg_5051_pp0_iter7_reg <= add_ln504_reg_5051_pp0_iter6_reg;
        add_ln504_reg_5051_pp0_iter8_reg <= add_ln504_reg_5051_pp0_iter7_reg;
        add_ln504_reg_5051_pp0_iter9_reg <= add_ln504_reg_5051_pp0_iter8_reg;
        and_ln1292_reg_5098_pp0_iter2_reg <= and_ln1292_reg_5098_pp0_iter1_reg;
        and_ln1292_reg_5098_pp0_iter3_reg <= and_ln1292_reg_5098_pp0_iter2_reg;
        and_ln1292_reg_5098_pp0_iter4_reg <= and_ln1292_reg_5098_pp0_iter3_reg;
        and_ln1341_reg_5135_pp0_iter10_reg <= and_ln1341_reg_5135_pp0_iter9_reg;
        and_ln1341_reg_5135_pp0_iter11_reg <= and_ln1341_reg_5135_pp0_iter10_reg;
        and_ln1341_reg_5135_pp0_iter12_reg <= and_ln1341_reg_5135_pp0_iter11_reg;
        and_ln1341_reg_5135_pp0_iter13_reg <= and_ln1341_reg_5135_pp0_iter12_reg;
        and_ln1341_reg_5135_pp0_iter14_reg <= and_ln1341_reg_5135_pp0_iter13_reg;
        and_ln1341_reg_5135_pp0_iter15_reg <= and_ln1341_reg_5135_pp0_iter14_reg;
        and_ln1341_reg_5135_pp0_iter16_reg <= and_ln1341_reg_5135_pp0_iter15_reg;
        and_ln1341_reg_5135_pp0_iter2_reg <= and_ln1341_reg_5135;
        and_ln1341_reg_5135_pp0_iter3_reg <= and_ln1341_reg_5135_pp0_iter2_reg;
        and_ln1341_reg_5135_pp0_iter4_reg <= and_ln1341_reg_5135_pp0_iter3_reg;
        and_ln1341_reg_5135_pp0_iter5_reg <= and_ln1341_reg_5135_pp0_iter4_reg;
        and_ln1341_reg_5135_pp0_iter6_reg <= and_ln1341_reg_5135_pp0_iter5_reg;
        and_ln1341_reg_5135_pp0_iter7_reg <= and_ln1341_reg_5135_pp0_iter6_reg;
        and_ln1341_reg_5135_pp0_iter8_reg <= and_ln1341_reg_5135_pp0_iter7_reg;
        and_ln1341_reg_5135_pp0_iter9_reg <= and_ln1341_reg_5135_pp0_iter8_reg;
        and_ln1523_reg_5116_pp0_iter10_reg <= and_ln1523_reg_5116_pp0_iter9_reg;
        and_ln1523_reg_5116_pp0_iter11_reg <= and_ln1523_reg_5116_pp0_iter10_reg;
        and_ln1523_reg_5116_pp0_iter12_reg <= and_ln1523_reg_5116_pp0_iter11_reg;
        and_ln1523_reg_5116_pp0_iter13_reg <= and_ln1523_reg_5116_pp0_iter12_reg;
        and_ln1523_reg_5116_pp0_iter14_reg <= and_ln1523_reg_5116_pp0_iter13_reg;
        and_ln1523_reg_5116_pp0_iter15_reg <= and_ln1523_reg_5116_pp0_iter14_reg;
        and_ln1523_reg_5116_pp0_iter16_reg <= and_ln1523_reg_5116_pp0_iter15_reg;
        and_ln1523_reg_5116_pp0_iter2_reg <= and_ln1523_reg_5116;
        and_ln1523_reg_5116_pp0_iter3_reg <= and_ln1523_reg_5116_pp0_iter2_reg;
        and_ln1523_reg_5116_pp0_iter4_reg <= and_ln1523_reg_5116_pp0_iter3_reg;
        and_ln1523_reg_5116_pp0_iter5_reg <= and_ln1523_reg_5116_pp0_iter4_reg;
        and_ln1523_reg_5116_pp0_iter6_reg <= and_ln1523_reg_5116_pp0_iter5_reg;
        and_ln1523_reg_5116_pp0_iter7_reg <= and_ln1523_reg_5116_pp0_iter6_reg;
        and_ln1523_reg_5116_pp0_iter8_reg <= and_ln1523_reg_5116_pp0_iter7_reg;
        and_ln1523_reg_5116_pp0_iter9_reg <= and_ln1523_reg_5116_pp0_iter8_reg;
        and_ln1706_reg_5112_pp0_iter10_reg <= and_ln1706_reg_5112_pp0_iter9_reg;
        and_ln1706_reg_5112_pp0_iter11_reg <= and_ln1706_reg_5112_pp0_iter10_reg;
        and_ln1706_reg_5112_pp0_iter12_reg <= and_ln1706_reg_5112_pp0_iter11_reg;
        and_ln1706_reg_5112_pp0_iter13_reg <= and_ln1706_reg_5112_pp0_iter12_reg;
        and_ln1706_reg_5112_pp0_iter14_reg <= and_ln1706_reg_5112_pp0_iter13_reg;
        and_ln1706_reg_5112_pp0_iter15_reg <= and_ln1706_reg_5112_pp0_iter14_reg;
        and_ln1706_reg_5112_pp0_iter16_reg <= and_ln1706_reg_5112_pp0_iter15_reg;
        and_ln1706_reg_5112_pp0_iter2_reg <= and_ln1706_reg_5112;
        and_ln1706_reg_5112_pp0_iter3_reg <= and_ln1706_reg_5112_pp0_iter2_reg;
        and_ln1706_reg_5112_pp0_iter4_reg <= and_ln1706_reg_5112_pp0_iter3_reg;
        and_ln1706_reg_5112_pp0_iter5_reg <= and_ln1706_reg_5112_pp0_iter4_reg;
        and_ln1706_reg_5112_pp0_iter6_reg <= and_ln1706_reg_5112_pp0_iter5_reg;
        and_ln1706_reg_5112_pp0_iter7_reg <= and_ln1706_reg_5112_pp0_iter6_reg;
        and_ln1706_reg_5112_pp0_iter8_reg <= and_ln1706_reg_5112_pp0_iter7_reg;
        and_ln1706_reg_5112_pp0_iter9_reg <= and_ln1706_reg_5112_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_5265_pp0_iter16_reg <= b_reg_5265;
        b_reg_5265_pp0_iter17_reg <= b_reg_5265_pp0_iter16_reg;
        b_reg_5265_pp0_iter18_reg <= b_reg_5265_pp0_iter17_reg;
        cmp126_i_reg_5065_pp0_iter10_reg <= cmp126_i_reg_5065_pp0_iter9_reg;
        cmp126_i_reg_5065_pp0_iter11_reg <= cmp126_i_reg_5065_pp0_iter10_reg;
        cmp126_i_reg_5065_pp0_iter12_reg <= cmp126_i_reg_5065_pp0_iter11_reg;
        cmp126_i_reg_5065_pp0_iter13_reg <= cmp126_i_reg_5065_pp0_iter12_reg;
        cmp126_i_reg_5065_pp0_iter14_reg <= cmp126_i_reg_5065_pp0_iter13_reg;
        cmp126_i_reg_5065_pp0_iter15_reg <= cmp126_i_reg_5065_pp0_iter14_reg;
        cmp126_i_reg_5065_pp0_iter16_reg <= cmp126_i_reg_5065_pp0_iter15_reg;
        cmp126_i_reg_5065_pp0_iter17_reg <= cmp126_i_reg_5065_pp0_iter16_reg;
        cmp126_i_reg_5065_pp0_iter18_reg <= cmp126_i_reg_5065_pp0_iter17_reg;
        cmp126_i_reg_5065_pp0_iter19_reg <= cmp126_i_reg_5065_pp0_iter18_reg;
        cmp126_i_reg_5065_pp0_iter2_reg <= cmp126_i_reg_5065_pp0_iter1_reg;
        cmp126_i_reg_5065_pp0_iter3_reg <= cmp126_i_reg_5065_pp0_iter2_reg;
        cmp126_i_reg_5065_pp0_iter4_reg <= cmp126_i_reg_5065_pp0_iter3_reg;
        cmp126_i_reg_5065_pp0_iter5_reg <= cmp126_i_reg_5065_pp0_iter4_reg;
        cmp126_i_reg_5065_pp0_iter6_reg <= cmp126_i_reg_5065_pp0_iter5_reg;
        cmp126_i_reg_5065_pp0_iter7_reg <= cmp126_i_reg_5065_pp0_iter6_reg;
        cmp126_i_reg_5065_pp0_iter8_reg <= cmp126_i_reg_5065_pp0_iter7_reg;
        cmp126_i_reg_5065_pp0_iter9_reg <= cmp126_i_reg_5065_pp0_iter8_reg;
        cmp59_i_reg_5061_pp0_iter10_reg <= cmp59_i_reg_5061_pp0_iter9_reg;
        cmp59_i_reg_5061_pp0_iter11_reg <= cmp59_i_reg_5061_pp0_iter10_reg;
        cmp59_i_reg_5061_pp0_iter12_reg <= cmp59_i_reg_5061_pp0_iter11_reg;
        cmp59_i_reg_5061_pp0_iter13_reg <= cmp59_i_reg_5061_pp0_iter12_reg;
        cmp59_i_reg_5061_pp0_iter14_reg <= cmp59_i_reg_5061_pp0_iter13_reg;
        cmp59_i_reg_5061_pp0_iter15_reg <= cmp59_i_reg_5061_pp0_iter14_reg;
        cmp59_i_reg_5061_pp0_iter16_reg <= cmp59_i_reg_5061_pp0_iter15_reg;
        cmp59_i_reg_5061_pp0_iter17_reg <= cmp59_i_reg_5061_pp0_iter16_reg;
        cmp59_i_reg_5061_pp0_iter18_reg <= cmp59_i_reg_5061_pp0_iter17_reg;
        cmp59_i_reg_5061_pp0_iter19_reg <= cmp59_i_reg_5061_pp0_iter18_reg;
        cmp59_i_reg_5061_pp0_iter2_reg <= cmp59_i_reg_5061_pp0_iter1_reg;
        cmp59_i_reg_5061_pp0_iter3_reg <= cmp59_i_reg_5061_pp0_iter2_reg;
        cmp59_i_reg_5061_pp0_iter4_reg <= cmp59_i_reg_5061_pp0_iter3_reg;
        cmp59_i_reg_5061_pp0_iter5_reg <= cmp59_i_reg_5061_pp0_iter4_reg;
        cmp59_i_reg_5061_pp0_iter6_reg <= cmp59_i_reg_5061_pp0_iter5_reg;
        cmp59_i_reg_5061_pp0_iter7_reg <= cmp59_i_reg_5061_pp0_iter6_reg;
        cmp59_i_reg_5061_pp0_iter8_reg <= cmp59_i_reg_5061_pp0_iter7_reg;
        cmp59_i_reg_5061_pp0_iter9_reg <= cmp59_i_reg_5061_pp0_iter8_reg;
        g_reg_5287_pp0_iter17_reg <= g_reg_5287;
        g_reg_5287_pp0_iter18_reg <= g_reg_5287_pp0_iter17_reg;
        g_reg_5287_pp0_iter19_reg <= g_reg_5287_pp0_iter18_reg;
        icmp_ln1027_reg_5041_pp0_iter10_reg <= icmp_ln1027_reg_5041_pp0_iter9_reg;
        icmp_ln1027_reg_5041_pp0_iter11_reg <= icmp_ln1027_reg_5041_pp0_iter10_reg;
        icmp_ln1027_reg_5041_pp0_iter12_reg <= icmp_ln1027_reg_5041_pp0_iter11_reg;
        icmp_ln1027_reg_5041_pp0_iter13_reg <= icmp_ln1027_reg_5041_pp0_iter12_reg;
        icmp_ln1027_reg_5041_pp0_iter14_reg <= icmp_ln1027_reg_5041_pp0_iter13_reg;
        icmp_ln1027_reg_5041_pp0_iter15_reg <= icmp_ln1027_reg_5041_pp0_iter14_reg;
        icmp_ln1027_reg_5041_pp0_iter16_reg <= icmp_ln1027_reg_5041_pp0_iter15_reg;
        icmp_ln1027_reg_5041_pp0_iter17_reg <= icmp_ln1027_reg_5041_pp0_iter16_reg;
        icmp_ln1027_reg_5041_pp0_iter18_reg <= icmp_ln1027_reg_5041_pp0_iter17_reg;
        icmp_ln1027_reg_5041_pp0_iter19_reg <= icmp_ln1027_reg_5041_pp0_iter18_reg;
        icmp_ln1027_reg_5041_pp0_iter2_reg <= icmp_ln1027_reg_5041_pp0_iter1_reg;
        icmp_ln1027_reg_5041_pp0_iter3_reg <= icmp_ln1027_reg_5041_pp0_iter2_reg;
        icmp_ln1027_reg_5041_pp0_iter4_reg <= icmp_ln1027_reg_5041_pp0_iter3_reg;
        icmp_ln1027_reg_5041_pp0_iter5_reg <= icmp_ln1027_reg_5041_pp0_iter4_reg;
        icmp_ln1027_reg_5041_pp0_iter6_reg <= icmp_ln1027_reg_5041_pp0_iter5_reg;
        icmp_ln1027_reg_5041_pp0_iter7_reg <= icmp_ln1027_reg_5041_pp0_iter6_reg;
        icmp_ln1027_reg_5041_pp0_iter8_reg <= icmp_ln1027_reg_5041_pp0_iter7_reg;
        icmp_ln1027_reg_5041_pp0_iter9_reg <= icmp_ln1027_reg_5041_pp0_iter8_reg;
        icmp_ln1050_reg_5102_pp0_iter10_reg <= icmp_ln1050_reg_5102_pp0_iter9_reg;
        icmp_ln1050_reg_5102_pp0_iter11_reg <= icmp_ln1050_reg_5102_pp0_iter10_reg;
        icmp_ln1050_reg_5102_pp0_iter12_reg <= icmp_ln1050_reg_5102_pp0_iter11_reg;
        icmp_ln1050_reg_5102_pp0_iter13_reg <= icmp_ln1050_reg_5102_pp0_iter12_reg;
        icmp_ln1050_reg_5102_pp0_iter14_reg <= icmp_ln1050_reg_5102_pp0_iter13_reg;
        icmp_ln1050_reg_5102_pp0_iter15_reg <= icmp_ln1050_reg_5102_pp0_iter14_reg;
        icmp_ln1050_reg_5102_pp0_iter16_reg <= icmp_ln1050_reg_5102_pp0_iter15_reg;
        icmp_ln1050_reg_5102_pp0_iter17_reg <= icmp_ln1050_reg_5102_pp0_iter16_reg;
        icmp_ln1050_reg_5102_pp0_iter18_reg <= icmp_ln1050_reg_5102_pp0_iter17_reg;
        icmp_ln1050_reg_5102_pp0_iter2_reg <= icmp_ln1050_reg_5102_pp0_iter1_reg;
        icmp_ln1050_reg_5102_pp0_iter3_reg <= icmp_ln1050_reg_5102_pp0_iter2_reg;
        icmp_ln1050_reg_5102_pp0_iter4_reg <= icmp_ln1050_reg_5102_pp0_iter3_reg;
        icmp_ln1050_reg_5102_pp0_iter5_reg <= icmp_ln1050_reg_5102_pp0_iter4_reg;
        icmp_ln1050_reg_5102_pp0_iter6_reg <= icmp_ln1050_reg_5102_pp0_iter5_reg;
        icmp_ln1050_reg_5102_pp0_iter7_reg <= icmp_ln1050_reg_5102_pp0_iter6_reg;
        icmp_ln1050_reg_5102_pp0_iter8_reg <= icmp_ln1050_reg_5102_pp0_iter7_reg;
        icmp_ln1050_reg_5102_pp0_iter9_reg <= icmp_ln1050_reg_5102_pp0_iter8_reg;
        icmp_ln1205_reg_5143_pp0_iter10_reg <= icmp_ln1205_reg_5143_pp0_iter9_reg;
        icmp_ln1205_reg_5143_pp0_iter11_reg <= icmp_ln1205_reg_5143_pp0_iter10_reg;
        icmp_ln1205_reg_5143_pp0_iter12_reg <= icmp_ln1205_reg_5143_pp0_iter11_reg;
        icmp_ln1205_reg_5143_pp0_iter13_reg <= icmp_ln1205_reg_5143_pp0_iter12_reg;
        icmp_ln1205_reg_5143_pp0_iter14_reg <= icmp_ln1205_reg_5143_pp0_iter13_reg;
        icmp_ln1205_reg_5143_pp0_iter15_reg <= icmp_ln1205_reg_5143_pp0_iter14_reg;
        icmp_ln1205_reg_5143_pp0_iter16_reg <= icmp_ln1205_reg_5143_pp0_iter15_reg;
        icmp_ln1205_reg_5143_pp0_iter17_reg <= icmp_ln1205_reg_5143_pp0_iter16_reg;
        icmp_ln1205_reg_5143_pp0_iter2_reg <= icmp_ln1205_reg_5143;
        icmp_ln1205_reg_5143_pp0_iter3_reg <= icmp_ln1205_reg_5143_pp0_iter2_reg;
        icmp_ln1205_reg_5143_pp0_iter4_reg <= icmp_ln1205_reg_5143_pp0_iter3_reg;
        icmp_ln1205_reg_5143_pp0_iter5_reg <= icmp_ln1205_reg_5143_pp0_iter4_reg;
        icmp_ln1205_reg_5143_pp0_iter6_reg <= icmp_ln1205_reg_5143_pp0_iter5_reg;
        icmp_ln1205_reg_5143_pp0_iter7_reg <= icmp_ln1205_reg_5143_pp0_iter6_reg;
        icmp_ln1205_reg_5143_pp0_iter8_reg <= icmp_ln1205_reg_5143_pp0_iter7_reg;
        icmp_ln1205_reg_5143_pp0_iter9_reg <= icmp_ln1205_reg_5143_pp0_iter8_reg;
        icmp_ln1285_reg_5094_pp0_iter2_reg <= icmp_ln1285_reg_5094_pp0_iter1_reg;
        icmp_ln1285_reg_5094_pp0_iter3_reg <= icmp_ln1285_reg_5094_pp0_iter2_reg;
        icmp_ln1285_reg_5094_pp0_iter4_reg <= icmp_ln1285_reg_5094_pp0_iter3_reg;
        icmp_ln1336_reg_5090_pp0_iter10_reg <= icmp_ln1336_reg_5090_pp0_iter9_reg;
        icmp_ln1336_reg_5090_pp0_iter11_reg <= icmp_ln1336_reg_5090_pp0_iter10_reg;
        icmp_ln1336_reg_5090_pp0_iter12_reg <= icmp_ln1336_reg_5090_pp0_iter11_reg;
        icmp_ln1336_reg_5090_pp0_iter13_reg <= icmp_ln1336_reg_5090_pp0_iter12_reg;
        icmp_ln1336_reg_5090_pp0_iter14_reg <= icmp_ln1336_reg_5090_pp0_iter13_reg;
        icmp_ln1336_reg_5090_pp0_iter15_reg <= icmp_ln1336_reg_5090_pp0_iter14_reg;
        icmp_ln1336_reg_5090_pp0_iter16_reg <= icmp_ln1336_reg_5090_pp0_iter15_reg;
        icmp_ln1336_reg_5090_pp0_iter2_reg <= icmp_ln1336_reg_5090_pp0_iter1_reg;
        icmp_ln1336_reg_5090_pp0_iter3_reg <= icmp_ln1336_reg_5090_pp0_iter2_reg;
        icmp_ln1336_reg_5090_pp0_iter4_reg <= icmp_ln1336_reg_5090_pp0_iter3_reg;
        icmp_ln1336_reg_5090_pp0_iter5_reg <= icmp_ln1336_reg_5090_pp0_iter4_reg;
        icmp_ln1336_reg_5090_pp0_iter6_reg <= icmp_ln1336_reg_5090_pp0_iter5_reg;
        icmp_ln1336_reg_5090_pp0_iter7_reg <= icmp_ln1336_reg_5090_pp0_iter6_reg;
        icmp_ln1336_reg_5090_pp0_iter8_reg <= icmp_ln1336_reg_5090_pp0_iter7_reg;
        icmp_ln1336_reg_5090_pp0_iter9_reg <= icmp_ln1336_reg_5090_pp0_iter8_reg;
        icmp_ln1360_reg_5139_pp0_iter10_reg <= icmp_ln1360_reg_5139_pp0_iter9_reg;
        icmp_ln1360_reg_5139_pp0_iter11_reg <= icmp_ln1360_reg_5139_pp0_iter10_reg;
        icmp_ln1360_reg_5139_pp0_iter12_reg <= icmp_ln1360_reg_5139_pp0_iter11_reg;
        icmp_ln1360_reg_5139_pp0_iter13_reg <= icmp_ln1360_reg_5139_pp0_iter12_reg;
        icmp_ln1360_reg_5139_pp0_iter14_reg <= icmp_ln1360_reg_5139_pp0_iter13_reg;
        icmp_ln1360_reg_5139_pp0_iter15_reg <= icmp_ln1360_reg_5139_pp0_iter14_reg;
        icmp_ln1360_reg_5139_pp0_iter16_reg <= icmp_ln1360_reg_5139_pp0_iter15_reg;
        icmp_ln1360_reg_5139_pp0_iter2_reg <= icmp_ln1360_reg_5139;
        icmp_ln1360_reg_5139_pp0_iter3_reg <= icmp_ln1360_reg_5139_pp0_iter2_reg;
        icmp_ln1360_reg_5139_pp0_iter4_reg <= icmp_ln1360_reg_5139_pp0_iter3_reg;
        icmp_ln1360_reg_5139_pp0_iter5_reg <= icmp_ln1360_reg_5139_pp0_iter4_reg;
        icmp_ln1360_reg_5139_pp0_iter6_reg <= icmp_ln1360_reg_5139_pp0_iter5_reg;
        icmp_ln1360_reg_5139_pp0_iter7_reg <= icmp_ln1360_reg_5139_pp0_iter6_reg;
        icmp_ln1360_reg_5139_pp0_iter8_reg <= icmp_ln1360_reg_5139_pp0_iter7_reg;
        icmp_ln1360_reg_5139_pp0_iter9_reg <= icmp_ln1360_reg_5139_pp0_iter8_reg;
        icmp_ln1518_reg_5074_pp0_iter10_reg <= icmp_ln1518_reg_5074_pp0_iter9_reg;
        icmp_ln1518_reg_5074_pp0_iter11_reg <= icmp_ln1518_reg_5074_pp0_iter10_reg;
        icmp_ln1518_reg_5074_pp0_iter12_reg <= icmp_ln1518_reg_5074_pp0_iter11_reg;
        icmp_ln1518_reg_5074_pp0_iter13_reg <= icmp_ln1518_reg_5074_pp0_iter12_reg;
        icmp_ln1518_reg_5074_pp0_iter14_reg <= icmp_ln1518_reg_5074_pp0_iter13_reg;
        icmp_ln1518_reg_5074_pp0_iter15_reg <= icmp_ln1518_reg_5074_pp0_iter14_reg;
        icmp_ln1518_reg_5074_pp0_iter16_reg <= icmp_ln1518_reg_5074_pp0_iter15_reg;
        icmp_ln1518_reg_5074_pp0_iter2_reg <= icmp_ln1518_reg_5074_pp0_iter1_reg;
        icmp_ln1518_reg_5074_pp0_iter3_reg <= icmp_ln1518_reg_5074_pp0_iter2_reg;
        icmp_ln1518_reg_5074_pp0_iter4_reg <= icmp_ln1518_reg_5074_pp0_iter3_reg;
        icmp_ln1518_reg_5074_pp0_iter5_reg <= icmp_ln1518_reg_5074_pp0_iter4_reg;
        icmp_ln1518_reg_5074_pp0_iter6_reg <= icmp_ln1518_reg_5074_pp0_iter5_reg;
        icmp_ln1518_reg_5074_pp0_iter7_reg <= icmp_ln1518_reg_5074_pp0_iter6_reg;
        icmp_ln1518_reg_5074_pp0_iter8_reg <= icmp_ln1518_reg_5074_pp0_iter7_reg;
        icmp_ln1518_reg_5074_pp0_iter9_reg <= icmp_ln1518_reg_5074_pp0_iter8_reg;
        icmp_ln1541_reg_5120_pp0_iter10_reg <= icmp_ln1541_reg_5120_pp0_iter9_reg;
        icmp_ln1541_reg_5120_pp0_iter11_reg <= icmp_ln1541_reg_5120_pp0_iter10_reg;
        icmp_ln1541_reg_5120_pp0_iter12_reg <= icmp_ln1541_reg_5120_pp0_iter11_reg;
        icmp_ln1541_reg_5120_pp0_iter13_reg <= icmp_ln1541_reg_5120_pp0_iter12_reg;
        icmp_ln1541_reg_5120_pp0_iter14_reg <= icmp_ln1541_reg_5120_pp0_iter13_reg;
        icmp_ln1541_reg_5120_pp0_iter15_reg <= icmp_ln1541_reg_5120_pp0_iter14_reg;
        icmp_ln1541_reg_5120_pp0_iter16_reg <= icmp_ln1541_reg_5120_pp0_iter15_reg;
        icmp_ln1541_reg_5120_pp0_iter2_reg <= icmp_ln1541_reg_5120;
        icmp_ln1541_reg_5120_pp0_iter3_reg <= icmp_ln1541_reg_5120_pp0_iter2_reg;
        icmp_ln1541_reg_5120_pp0_iter4_reg <= icmp_ln1541_reg_5120_pp0_iter3_reg;
        icmp_ln1541_reg_5120_pp0_iter5_reg <= icmp_ln1541_reg_5120_pp0_iter4_reg;
        icmp_ln1541_reg_5120_pp0_iter6_reg <= icmp_ln1541_reg_5120_pp0_iter5_reg;
        icmp_ln1541_reg_5120_pp0_iter7_reg <= icmp_ln1541_reg_5120_pp0_iter6_reg;
        icmp_ln1541_reg_5120_pp0_iter8_reg <= icmp_ln1541_reg_5120_pp0_iter7_reg;
        icmp_ln1541_reg_5120_pp0_iter9_reg <= icmp_ln1541_reg_5120_pp0_iter8_reg;
        icmp_ln1584_reg_5069_pp0_iter10_reg <= icmp_ln1584_reg_5069_pp0_iter9_reg;
        icmp_ln1584_reg_5069_pp0_iter11_reg <= icmp_ln1584_reg_5069_pp0_iter10_reg;
        icmp_ln1584_reg_5069_pp0_iter12_reg <= icmp_ln1584_reg_5069_pp0_iter11_reg;
        icmp_ln1584_reg_5069_pp0_iter13_reg <= icmp_ln1584_reg_5069_pp0_iter12_reg;
        icmp_ln1584_reg_5069_pp0_iter14_reg <= icmp_ln1584_reg_5069_pp0_iter13_reg;
        icmp_ln1584_reg_5069_pp0_iter15_reg <= icmp_ln1584_reg_5069_pp0_iter14_reg;
        icmp_ln1584_reg_5069_pp0_iter16_reg <= icmp_ln1584_reg_5069_pp0_iter15_reg;
        icmp_ln1584_reg_5069_pp0_iter17_reg <= icmp_ln1584_reg_5069_pp0_iter16_reg;
        icmp_ln1584_reg_5069_pp0_iter18_reg <= icmp_ln1584_reg_5069_pp0_iter17_reg;
        icmp_ln1584_reg_5069_pp0_iter19_reg <= icmp_ln1584_reg_5069_pp0_iter18_reg;
        icmp_ln1584_reg_5069_pp0_iter2_reg <= icmp_ln1584_reg_5069_pp0_iter1_reg;
        icmp_ln1584_reg_5069_pp0_iter3_reg <= icmp_ln1584_reg_5069_pp0_iter2_reg;
        icmp_ln1584_reg_5069_pp0_iter4_reg <= icmp_ln1584_reg_5069_pp0_iter3_reg;
        icmp_ln1584_reg_5069_pp0_iter5_reg <= icmp_ln1584_reg_5069_pp0_iter4_reg;
        icmp_ln1584_reg_5069_pp0_iter6_reg <= icmp_ln1584_reg_5069_pp0_iter5_reg;
        icmp_ln1584_reg_5069_pp0_iter7_reg <= icmp_ln1584_reg_5069_pp0_iter6_reg;
        icmp_ln1584_reg_5069_pp0_iter8_reg <= icmp_ln1584_reg_5069_pp0_iter7_reg;
        icmp_ln1584_reg_5069_pp0_iter9_reg <= icmp_ln1584_reg_5069_pp0_iter8_reg;
        icmp_ln1701_reg_5057_pp0_iter10_reg <= icmp_ln1701_reg_5057_pp0_iter9_reg;
        icmp_ln1701_reg_5057_pp0_iter11_reg <= icmp_ln1701_reg_5057_pp0_iter10_reg;
        icmp_ln1701_reg_5057_pp0_iter12_reg <= icmp_ln1701_reg_5057_pp0_iter11_reg;
        icmp_ln1701_reg_5057_pp0_iter13_reg <= icmp_ln1701_reg_5057_pp0_iter12_reg;
        icmp_ln1701_reg_5057_pp0_iter14_reg <= icmp_ln1701_reg_5057_pp0_iter13_reg;
        icmp_ln1701_reg_5057_pp0_iter15_reg <= icmp_ln1701_reg_5057_pp0_iter14_reg;
        icmp_ln1701_reg_5057_pp0_iter16_reg <= icmp_ln1701_reg_5057_pp0_iter15_reg;
        icmp_ln1701_reg_5057_pp0_iter2_reg <= icmp_ln1701_reg_5057_pp0_iter1_reg;
        icmp_ln1701_reg_5057_pp0_iter3_reg <= icmp_ln1701_reg_5057_pp0_iter2_reg;
        icmp_ln1701_reg_5057_pp0_iter4_reg <= icmp_ln1701_reg_5057_pp0_iter3_reg;
        icmp_ln1701_reg_5057_pp0_iter5_reg <= icmp_ln1701_reg_5057_pp0_iter4_reg;
        icmp_ln1701_reg_5057_pp0_iter6_reg <= icmp_ln1701_reg_5057_pp0_iter5_reg;
        icmp_ln1701_reg_5057_pp0_iter7_reg <= icmp_ln1701_reg_5057_pp0_iter6_reg;
        icmp_ln1701_reg_5057_pp0_iter8_reg <= icmp_ln1701_reg_5057_pp0_iter7_reg;
        icmp_ln1701_reg_5057_pp0_iter9_reg <= icmp_ln1701_reg_5057_pp0_iter8_reg;
        icmp_ln520_reg_5037_pp0_iter10_reg <= icmp_ln520_reg_5037_pp0_iter9_reg;
        icmp_ln520_reg_5037_pp0_iter11_reg <= icmp_ln520_reg_5037_pp0_iter10_reg;
        icmp_ln520_reg_5037_pp0_iter12_reg <= icmp_ln520_reg_5037_pp0_iter11_reg;
        icmp_ln520_reg_5037_pp0_iter13_reg <= icmp_ln520_reg_5037_pp0_iter12_reg;
        icmp_ln520_reg_5037_pp0_iter14_reg <= icmp_ln520_reg_5037_pp0_iter13_reg;
        icmp_ln520_reg_5037_pp0_iter15_reg <= icmp_ln520_reg_5037_pp0_iter14_reg;
        icmp_ln520_reg_5037_pp0_iter16_reg <= icmp_ln520_reg_5037_pp0_iter15_reg;
        icmp_ln520_reg_5037_pp0_iter17_reg <= icmp_ln520_reg_5037_pp0_iter16_reg;
        icmp_ln520_reg_5037_pp0_iter18_reg <= icmp_ln520_reg_5037_pp0_iter17_reg;
        icmp_ln520_reg_5037_pp0_iter19_reg <= icmp_ln520_reg_5037_pp0_iter18_reg;
        icmp_ln520_reg_5037_pp0_iter2_reg <= icmp_ln520_reg_5037_pp0_iter1_reg;
        icmp_ln520_reg_5037_pp0_iter3_reg <= icmp_ln520_reg_5037_pp0_iter2_reg;
        icmp_ln520_reg_5037_pp0_iter4_reg <= icmp_ln520_reg_5037_pp0_iter3_reg;
        icmp_ln520_reg_5037_pp0_iter5_reg <= icmp_ln520_reg_5037_pp0_iter4_reg;
        icmp_ln520_reg_5037_pp0_iter6_reg <= icmp_ln520_reg_5037_pp0_iter5_reg;
        icmp_ln520_reg_5037_pp0_iter7_reg <= icmp_ln520_reg_5037_pp0_iter6_reg;
        icmp_ln520_reg_5037_pp0_iter8_reg <= icmp_ln520_reg_5037_pp0_iter7_reg;
        icmp_ln520_reg_5037_pp0_iter9_reg <= icmp_ln520_reg_5037_pp0_iter8_reg;
        lshr_ln3_reg_5161_pp0_iter10_reg <= lshr_ln3_reg_5161_pp0_iter9_reg;
        lshr_ln3_reg_5161_pp0_iter11_reg <= lshr_ln3_reg_5161_pp0_iter10_reg;
        lshr_ln3_reg_5161_pp0_iter12_reg <= lshr_ln3_reg_5161_pp0_iter11_reg;
        lshr_ln3_reg_5161_pp0_iter13_reg <= lshr_ln3_reg_5161_pp0_iter12_reg;
        lshr_ln3_reg_5161_pp0_iter14_reg <= lshr_ln3_reg_5161_pp0_iter13_reg;
        lshr_ln3_reg_5161_pp0_iter15_reg <= lshr_ln3_reg_5161_pp0_iter14_reg;
        lshr_ln3_reg_5161_pp0_iter16_reg <= lshr_ln3_reg_5161_pp0_iter15_reg;
        lshr_ln3_reg_5161_pp0_iter8_reg <= lshr_ln3_reg_5161;
        lshr_ln3_reg_5161_pp0_iter9_reg <= lshr_ln3_reg_5161_pp0_iter8_reg;
        or_ln1449_reg_5147_pp0_iter10_reg <= or_ln1449_reg_5147_pp0_iter9_reg;
        or_ln1449_reg_5147_pp0_iter11_reg <= or_ln1449_reg_5147_pp0_iter10_reg;
        or_ln1449_reg_5147_pp0_iter12_reg <= or_ln1449_reg_5147_pp0_iter11_reg;
        or_ln1449_reg_5147_pp0_iter13_reg <= or_ln1449_reg_5147_pp0_iter12_reg;
        or_ln1449_reg_5147_pp0_iter14_reg <= or_ln1449_reg_5147_pp0_iter13_reg;
        or_ln1449_reg_5147_pp0_iter15_reg <= or_ln1449_reg_5147_pp0_iter14_reg;
        or_ln1449_reg_5147_pp0_iter16_reg <= or_ln1449_reg_5147_pp0_iter15_reg;
        or_ln1449_reg_5147_pp0_iter17_reg <= or_ln1449_reg_5147_pp0_iter16_reg;
        or_ln1449_reg_5147_pp0_iter18_reg <= or_ln1449_reg_5147_pp0_iter17_reg;
        or_ln1449_reg_5147_pp0_iter19_reg <= or_ln1449_reg_5147_pp0_iter18_reg;
        or_ln1449_reg_5147_pp0_iter3_reg <= or_ln1449_reg_5147;
        or_ln1449_reg_5147_pp0_iter4_reg <= or_ln1449_reg_5147_pp0_iter3_reg;
        or_ln1449_reg_5147_pp0_iter5_reg <= or_ln1449_reg_5147_pp0_iter4_reg;
        or_ln1449_reg_5147_pp0_iter6_reg <= or_ln1449_reg_5147_pp0_iter5_reg;
        or_ln1449_reg_5147_pp0_iter7_reg <= or_ln1449_reg_5147_pp0_iter6_reg;
        or_ln1449_reg_5147_pp0_iter8_reg <= or_ln1449_reg_5147_pp0_iter7_reg;
        or_ln1449_reg_5147_pp0_iter9_reg <= or_ln1449_reg_5147_pp0_iter8_reg;
        r_reg_5253_pp0_iter16_reg <= r_reg_5253;
        r_reg_5253_pp0_iter17_reg <= r_reg_5253_pp0_iter16_reg;
        r_reg_5253_pp0_iter18_reg <= r_reg_5253_pp0_iter17_reg;
        r_reg_5253_pp0_iter19_reg <= r_reg_5253_pp0_iter18_reg;
        sext_ln1257_2_reg_5277_pp0_iter16_reg <= sext_ln1257_2_reg_5277;
        sext_ln1257_2_reg_5277_pp0_iter17_reg <= sext_ln1257_2_reg_5277_pp0_iter16_reg;
        sext_ln1257_2_reg_5277_pp0_iter18_reg <= sext_ln1257_2_reg_5277_pp0_iter17_reg;
        trunc_ln520_2_reg_5030_pp0_iter10_reg <= trunc_ln520_2_reg_5030_pp0_iter9_reg;
        trunc_ln520_2_reg_5030_pp0_iter11_reg <= trunc_ln520_2_reg_5030_pp0_iter10_reg;
        trunc_ln520_2_reg_5030_pp0_iter12_reg <= trunc_ln520_2_reg_5030_pp0_iter11_reg;
        trunc_ln520_2_reg_5030_pp0_iter2_reg <= trunc_ln520_2_reg_5030_pp0_iter1_reg;
        trunc_ln520_2_reg_5030_pp0_iter3_reg <= trunc_ln520_2_reg_5030_pp0_iter2_reg;
        trunc_ln520_2_reg_5030_pp0_iter4_reg <= trunc_ln520_2_reg_5030_pp0_iter3_reg;
        trunc_ln520_2_reg_5030_pp0_iter5_reg <= trunc_ln520_2_reg_5030_pp0_iter4_reg;
        trunc_ln520_2_reg_5030_pp0_iter6_reg <= trunc_ln520_2_reg_5030_pp0_iter5_reg;
        trunc_ln520_2_reg_5030_pp0_iter7_reg <= trunc_ln520_2_reg_5030_pp0_iter6_reg;
        trunc_ln520_2_reg_5030_pp0_iter8_reg <= trunc_ln520_2_reg_5030_pp0_iter7_reg;
        trunc_ln520_2_reg_5030_pp0_iter9_reg <= trunc_ln520_2_reg_5030_pp0_iter8_reg;
        trunc_ln520_reg_5013_pp0_iter10_reg <= trunc_ln520_reg_5013_pp0_iter9_reg;
        trunc_ln520_reg_5013_pp0_iter11_reg <= trunc_ln520_reg_5013_pp0_iter10_reg;
        trunc_ln520_reg_5013_pp0_iter12_reg <= trunc_ln520_reg_5013_pp0_iter11_reg;
        trunc_ln520_reg_5013_pp0_iter13_reg <= trunc_ln520_reg_5013_pp0_iter12_reg;
        trunc_ln520_reg_5013_pp0_iter14_reg <= trunc_ln520_reg_5013_pp0_iter13_reg;
        trunc_ln520_reg_5013_pp0_iter15_reg <= trunc_ln520_reg_5013_pp0_iter14_reg;
        trunc_ln520_reg_5013_pp0_iter16_reg <= trunc_ln520_reg_5013_pp0_iter15_reg;
        trunc_ln520_reg_5013_pp0_iter17_reg <= trunc_ln520_reg_5013_pp0_iter16_reg;
        trunc_ln520_reg_5013_pp0_iter18_reg <= trunc_ln520_reg_5013_pp0_iter17_reg;
        trunc_ln520_reg_5013_pp0_iter19_reg <= trunc_ln520_reg_5013_pp0_iter18_reg;
        trunc_ln520_reg_5013_pp0_iter2_reg <= trunc_ln520_reg_5013_pp0_iter1_reg;
        trunc_ln520_reg_5013_pp0_iter3_reg <= trunc_ln520_reg_5013_pp0_iter2_reg;
        trunc_ln520_reg_5013_pp0_iter4_reg <= trunc_ln520_reg_5013_pp0_iter3_reg;
        trunc_ln520_reg_5013_pp0_iter5_reg <= trunc_ln520_reg_5013_pp0_iter4_reg;
        trunc_ln520_reg_5013_pp0_iter6_reg <= trunc_ln520_reg_5013_pp0_iter5_reg;
        trunc_ln520_reg_5013_pp0_iter7_reg <= trunc_ln520_reg_5013_pp0_iter6_reg;
        trunc_ln520_reg_5013_pp0_iter8_reg <= trunc_ln520_reg_5013_pp0_iter7_reg;
        trunc_ln520_reg_5013_pp0_iter9_reg <= trunc_ln520_reg_5013_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln504_reg_5051 <= add_ln504_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_fu_1799_p2 == 1'd0))) begin
        and_ln1292_reg_5098 <= and_ln1292_fu_1805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1336_reg_5090 == 1'd0))) begin
        and_ln1341_reg_5135 <= and_ln1341_fu_2137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1404_fu_1715_p2 == 1'd0))) begin
        and_ln1404_reg_5082 <= and_ln1404_fu_1733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_5074 == 1'd0))) begin
        and_ln1523_reg_5116 <= and_ln1523_fu_1963_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_5057 == 1'd0))) begin
        and_ln1706_reg_5112 <= and_ln1706_fu_1927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter10_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter10_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter10_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter10_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter10_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter10_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter11_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter11_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter11_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter11_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter11_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter11_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter12_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter12_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter12_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter12_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter12_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter12_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter13_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter13_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter13_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter13_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter13_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter13_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter14_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter14_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter14_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter14_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter14_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter14_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter15_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter15_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter15_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter15_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter15_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter15_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter16_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter16_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter16_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter16_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter16_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter16_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter17_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter17_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter17_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter17_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter17_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter17_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter18_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter18_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter18_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter18_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter18_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter18_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter1_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter2_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter2_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter2_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter2_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter2_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter2_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter3_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter3_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter3_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter3_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter4_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter4_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter4_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter4_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter4_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter4_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter5_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter5_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter5_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter5_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter5_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter5_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter6_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter6_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter6_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter6_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter6_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter6_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter7_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter7_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter7_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter7_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter7_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter7_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter8_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter8_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter8_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter8_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter8_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter8_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1099_reg_1490 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1490;
        ap_phi_reg_pp0_iter9_phi_ln1120_reg_1479 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1479;
        ap_phi_reg_pp0_iter9_phi_ln1141_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1468;
        ap_phi_reg_pp0_iter9_phi_ln1162_reg_1457 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1457;
        ap_phi_reg_pp0_iter9_phi_ln1183_reg_1446 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1446;
        ap_phi_reg_pp0_iter9_phi_ln1459_reg_1435 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1435;
        ap_phi_reg_pp0_iter9_phi_ln1474_reg_1424 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_3931_p3;
        gSerie <= lfsr_g_1_fu_3885_p3;
        rSerie <= lfsr_r_1_fu_3839_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_2_reg_5467 <= b_2_fu_3388_p3;
        b_reg_5265 <= b_fu_2650_p3;
        g_reg_5287 <= g_fu_2734_p3;
        r_reg_5253 <= r_fu_2576_p3;
        sext_ln1257_2_reg_5277 <= sext_ln1257_2_fu_2666_p1;
        trunc_ln1236_1_reg_5216 <= trunc_ln1236_1_fu_2466_p7;
        trunc_ln1240_1_reg_5259 <= trunc_ln1240_1_fu_2604_p7;
        trunc_ln1244_1_reg_5247 <= trunc_ln1244_1_fu_2530_p7;
        zext_ln1257_1_reg_5292[15 : 0] <= zext_ln1257_1_fu_2746_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_626_p2 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp126_i_reg_5065 <= cmp126_i_fu_1661_p2;
        cmp59_i_reg_5061 <= cmp59_i_fu_1655_p2;
        icmp_ln1701_reg_5057 <= icmp_ln1701_fu_1643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_626_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1050_reg_5102 <= icmp_ln1050_fu_1901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1205_reg_5143 <= icmp_ln1205_fu_2206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i224_read_reg_4950 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1261_reg_5462 <= icmp_ln1261_fu_3358_p2;
        icmp_ln1262_reg_5337 <= icmp_ln1262_fu_3151_p2;
        tmp_20_reg_5457 <= {{add_ln1257_2_fu_3298_p2[24:16]}};
        trunc_ln1257_1_reg_5447 <= trunc_ln1257_1_fu_3295_p1;
        trunc_ln1257_reg_5442 <= trunc_ln1257_fu_3291_p1;
        u_reg_5452 <= {{add_ln1258_2_fu_3322_p2[24:8]}};
        v_reg_5332 <= {{add_ln1259_2_fu_3125_p2[24:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1285_reg_5094 <= icmp_ln1285_fu_1799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_626_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1336_reg_5090 <= icmp_ln1336_fu_1775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1360_reg_5139 <= icmp_ln1360_fu_2164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1404_reg_5078 <= icmp_ln1404_fu_1715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_1619_p2 == 1'd0) & (bckgndId_load == 8'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1428_reg_5086 <= icmp_ln1428_fu_1751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_626_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1518_reg_5074 <= icmp_ln1518_fu_1679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1541_reg_5120 <= icmp_ln1541_fu_1990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_read_fu_626_p2 == 8'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1584_reg_5069 <= icmp_ln1584_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln3_reg_5161 <= {{lshr_ln3_fu_2381_p1[15:5]}};
        mul_ln1311_reg_5515 <= mul_ln1311_fu_3418_p2;
        tpgSinTableArray_load_reg_5347 <= tpgSinTableArray_q0;
        trunc_ln1311_1_reg_5521 <= {{sub_ln1311_fu_3428_p2[26:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4968 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln1449_reg_5147 <= or_ln1449_fu_2238_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_490;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1697_ce = 1'b1;
    end else begin
        grp_fu_1697_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1703_ce = 1'b1;
    end else begin
        grp_fu_1703_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2018_ce = 1'b1;
    end else begin
        grp_fu_2018_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4795_ce = 1'b1;
    end else begin
        grp_fu_4795_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4804_ce = 1'b1;
    end else begin
        grp_fu_4804_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4812_ce = 1'b1;
    end else begin
        grp_fu_4812_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4821_ce = 1'b1;
    end else begin
        grp_fu_4821_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4830_ce = 1'b1;
    end else begin
        grp_fu_4830_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4839_ce = 1'b1;
    end else begin
        grp_fu_4839_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4849_ce = 1'b1;
    end else begin
        grp_fu_4849_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp111))) begin
        grp_reg_ap_uint_10_s_fu_1709_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1709_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp278))) begin
        grp_reg_int_s_fu_2293_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2293_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            hBarSel_0 = 3'd0;
        end else if ((1'b1 == ap_condition_4356)) begin
            hBarSel_0 = add_ln1367_fu_2989_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (icmp_ln1360_reg_5139_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4360)) begin
        if ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (icmp_ln1360_reg_5139_pp0_iter16_reg == 1'd0))) begin
            hBarSel_0_loc_1_out_o = zext_ln1367_fu_2995_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (icmp_ln1360_reg_5139_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            hBarSel_3_0 = 3'd0;
        end else if ((1'b1 == ap_condition_4365)) begin
            hBarSel_3_0 = add_ln1548_fu_2912_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (icmp_ln1541_reg_5120_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4368)) begin
        if ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (icmp_ln1541_reg_5120_pp0_iter16_reg == 1'd0))) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1548_fu_2918_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (icmp_ln1541_reg_5120_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4372)) begin
        if ((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd1)) begin
            hBarSel_4_0 = empty_72_fu_3196_p1;
        end else if (((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd0) & (icmp_ln1205_reg_5143_pp0_iter17_reg == 1'd0))) begin
            hBarSel_4_0 = zext_ln1212_fu_3214_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (icmp_ln1205_reg_5143_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4372)) begin
        if ((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd1)) begin
            hBarSel_4_0_loc_1_out_o = empty_72_fu_3196_p1;
        end else if (((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd0) & (icmp_ln1205_reg_5143_pp0_iter17_reg == 1'd0))) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1212_fu_3214_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (icmp_ln1205_reg_5143_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            hBarSel_5_0 = 3'd0;
        end else if ((1'b1 == ap_condition_4377)) begin
            hBarSel_5_0 = add_ln1730_fu_2832_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (icmp_ln1723_fu_2806_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4380)) begin
        if ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (icmp_ln1723_fu_2806_p2 == 1'd0))) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1730_fu_2838_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (icmp_ln1723_fu_2806_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_5037_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln648_fu_4136_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd4) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0456_out_o = conv2_i_i10_i229;
    end else if (((~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd5) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0456_out_o = conv2_i_i10_i234;
    end else if (((~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd6) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0456_out_o = conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = select_ln1027_fu_4702_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = empty_fu_4665_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = rampStart_1;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = phi_ln1215_fu_4483_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = add_ln1314_fu_4448_p2;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = phi_ln1373_fu_4348_p3;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = 8'd0;
    end else if (((~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd13)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13)))))) begin
        p_0_0_0_0_0456_out_o = r_2_fu_4232_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = select_ln1487_fu_4116_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = phi_ln1554_fu_4033_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = trunc_ln1_fu_3955_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = tmp_29_fu_3701_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0456_out_o = select_ln673_fu_3645_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd1))) begin
        p_0_0_0_0_0456_out_o = sext_ln1739_fu_3615_p1;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd0))) begin
        p_0_0_0_0_0456_out_o = pix_9_cast_fu_3585_p1;
    end else if (((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd1))) begin
        p_0_0_0_0_0456_out_o = DPtpgBarSelYuv_601_y_q0;
    end else if (((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd0))) begin
        p_0_0_0_0_0456_out_o = DPtpgBarSelYuv_709_y_q0;
    end else begin
        p_0_0_0_0_0456_out_o = p_0_0_0_0_0456_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_602_p2 
    == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 
    1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd13)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13)))) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd4) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd5) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd6) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd1)) 
    | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd0)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd1)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd0)))) begin
        p_0_0_0_0_0456_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0456_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln1034_fu_4708_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln1062_fu_4669_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln1077_fu_4638_p3;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = bluYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = blkYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln520_fu_4518_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln1316_fu_4454_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln520_1_fu_4383_p3;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = whiYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = blkYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = b_2_reg_5467;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd13)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13)))))) begin
        p_0_1_0_0_0458_out_o = g_2_fu_4239_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln1495_fu_4123_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln520_2_fu_4068_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln1817_fu_4003_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = tmp_9_fu_3754_p5;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0458_out_o = select_ln673_fu_3645_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd1))) begin
        p_0_1_0_0_0458_out_o = sext_ln1740_fu_3619_p1;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd0))) begin
        p_0_1_0_0_0458_out_o = pix_10_cast_fu_3589_p1;
    end else if (((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd1))) begin
        p_0_1_0_0_0458_out_o = pix_13_fu_3559_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd0))) begin
        p_0_1_0_0_0458_out_o = pix_16_fu_3533_p3;
    end else begin
        p_0_1_0_0_0458_out_o = p_0_1_0_0_0458_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 
    == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 
    == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_reg_5147_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd13)) | (~(colorFormatLocal_read_reg_4943 
    == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13)))) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd1)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd0)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd1)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 
    == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd0)))) begin
        p_0_1_0_0_0458_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0458_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd4) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0460_out_o = conv2_i_i_i_cast_cast_fu_1557_p3;
    end else if (((~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd5) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0460_out_o = conv2_i_i_i236_cast_cast_cast_fu_1565_p1;
    end else if (((~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd6) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0460_out_o = conv2_i_i_i254;
    end else if (((~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0460_out_o = pix_5_read_reg_4995;
    end else if (((~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0460_out_o = pix_read_reg_4987;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = select_ln1034_fu_4708_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = select_ln1062_fu_4669_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = select_ln1077_fu_4638_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = tpgBarSelRgb_b_load_cast_fu_4544_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = select_ln1316_fu_4454_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = tpgBarSelRgb_b_load_1_cast_fu_4409_p1;
    end else if (((~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd13)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13)))))) begin
        p_0_2_0_0_0460_out_o = b_2_reg_5467;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = select_ln1495_fu_4123_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = tpgBarSelRgb_b_load_2_cast_fu_4094_p1;
    end else if ((((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0460_out_o = tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = tmp_1_fu_3977_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = tmp_27_fu_3734_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0460_out_o = select_ln673_fu_3645_p3;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd1))) begin
        p_0_2_0_0_0460_out_o = sext_ln1741_fu_3623_p1;
    end else if (((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd0))) begin
        p_0_2_0_0_0460_out_o = pix_11_cast_fu_3593_p1;
    end else if (((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd1))) begin
        p_0_2_0_0_0460_out_o = DPtpgBarSelYuv_601_v_q0;
    end else if (((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd0))) begin
        p_0_2_0_0_0460_out_o = DPtpgBarSelYuv_709_v_q0;
    end else begin
        p_0_2_0_0_0460_out_o = p_0_2_0_0_0460_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 
    == 8'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln1449_fu_2238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (bckgndId_load_read_read_fu_626_p2 == 8'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4943 == 8'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd13)) | (~(colorFormatLocal_read_reg_4943 == 8'd0) & (trunc_ln520_reg_5013_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd13)))) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd4) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd5) & (colorFormatLocal_read_read_fu_602_p2 
    == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_read_fu_626_p2 == 8'd6) & (colorFormatLocal_read_read_fu_602_p2 == 8'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i_reg_5061_pp0_iter19_reg 
    == 1'd1)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i_reg_5061_pp0_iter19_reg == 1'd0)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp126_i_reg_5065_pp0_iter19_reg == 1'd1)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp126_i_reg_5065_pp0_iter19_reg 
    == 1'd0)))) begin
        p_0_2_0_0_0460_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0460_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4385)) begin
        if ((icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1027_reg_5041_pp0_iter18_reg == 1'd1) & (icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd0))) begin
            rampVal = add_ln1056_fu_3491_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_5037_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1619_fu_3766_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln520_reg_5037_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln544_fu_4721_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter18_reg == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4385)) begin
        if ((icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_5008;
        end else if (((icmp_ln1027_reg_5041_pp0_iter18_reg == 1'd1) & (icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd0))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_3497_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter18_reg == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (icmp_ln1050_reg_5102_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4392)) begin
        if ((bckgndId_load_read_reg_4968 == 8'd9)) begin
            tpgBarSelRgb_b_address0 = zext_ln1215_fu_3448_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = zext_ln1374_1_fu_3405_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = zext_ln1555_1_fu_3262_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4392)) begin
        if ((bckgndId_load_read_reg_4968 == 8'd9)) begin
            tpgBarSelRgb_g_address0 = zext_ln1215_fu_3448_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = zext_ln1374_1_fu_3405_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = zext_ln1555_1_fu_3262_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4392)) begin
        if ((bckgndId_load_read_reg_4968 == 8'd9)) begin
            tpgBarSelRgb_r_address0 = zext_ln1215_fu_3448_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = zext_ln1374_1_fu_3405_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = zext_ln1555_1_fu_3262_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((bckgndId_load_read_reg_4968 == 8'd9)) begin
            tpgBarSelYuv_u_address0 = zext_ln1215_fu_3448_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = zext_ln1374_1_fu_3405_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = zext_ln1555_1_fu_3262_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((bckgndId_load_read_reg_4968 == 8'd9)) begin
            tpgBarSelYuv_v_address0 = zext_ln1215_fu_3448_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd11)) begin
            tpgBarSelYuv_v_address0 = zext_ln1374_1_fu_3405_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd15)) begin
            tpgBarSelYuv_v_address0 = zext_ln1555_1_fu_3262_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4396)) begin
        if ((bckgndId_load_read_reg_4968 == 8'd9)) begin
            tpgBarSelYuv_y_address0 = zext_ln1215_fu_3448_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = zext_ln1374_1_fu_3405_p1;
        end else if ((bckgndId_load_read_reg_4968 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = zext_ln1555_1_fu_3262_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1336_reg_5090_pp0_iter15_reg == 1'd1))) begin
            vBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_4401)) begin
            vBarSel = add_ln1348_fu_2953_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1701_reg_5057_pp0_iter15_reg == 1'd1))) begin
            vBarSel_1 = 1'd0;
        end else if ((1'b1 == ap_condition_4406)) begin
            vBarSel_1 = xor_ln1713_fu_2770_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'd0 == and_ln1706_reg_5112_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_5057_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_5057_pp0_iter15_reg == 1'd1)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1518_reg_5074_pp0_iter15_reg == 1'd1))) begin
            vBarSel_2 = 8'd0;
        end else if ((1'b1 == ap_condition_4411)) begin
            vBarSel_2 = add_ln1530_fu_2880_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'd0 == and_ln1523_reg_5116_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_5074_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_5074_pp0_iter15_reg == 1'd1)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4368)) begin
        if ((icmp_ln1518_reg_5074_pp0_iter16_reg == 1'd1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4416)) begin
            vBarSel_2_loc_1_out_o = add_ln1530_fu_2880_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'd0 == and_ln1523_reg_5116_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_5074_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_5074_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4380)) begin
        if ((icmp_ln1701_reg_5057_pp0_iter16_reg == 1'd1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4420)) begin
            vBarSel_3_loc_1_out_o = zext_ln1713_fu_2776_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'd0 == and_ln1706_reg_5112_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_5057_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_5057_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'd0 == and_ln1341_reg_5135_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1336_reg_5090_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1336_reg_5090_pp0_iter15_reg == 1'd1)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4360)) begin
        if ((icmp_ln1336_reg_5090_pp0_iter16_reg == 1'd1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4424)) begin
            vBarSel_loc_1_out_o = zext_ln1348_fu_2959_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'd0 == and_ln1341_reg_5135_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1336_reg_5090_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1336_reg_5090_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4540)) begin
        if ((icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr = shl_ln_fu_2336_p3;
        end else if (((1'd1 == and_ln1292_reg_5098_pp0_iter4_reg) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd0))) begin
            zonePlateVAddr = add_ln1296_fu_2307_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4968 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd1)) | ((bckgndId_load_read_reg_4968 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1292_reg_5098_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd0)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4540)) begin
        if ((icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln_fu_2336_p3;
        end else if (((1'd1 == and_ln1292_reg_5098_pp0_iter4_reg) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd0))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_2307_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4968 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd1)) | ((bckgndId_load_read_reg_4968 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1292_reg_5098_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd0)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1739_fu_3051_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1739_1_fu_3242_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1739_1_fu_3242_p1;

assign add_ln1039_fu_4715_p2 = (select_ln1027_fu_4702_p3 + 8'd1);

assign add_ln1056_fu_3491_p2 = (trunc_ln520_5_fu_3487_p1 + 8'd1);

assign add_ln1205_fu_2200_p2 = (zext_ln1205_fu_2196_p1 + 12'd1);

assign add_ln1207_fu_2211_p2 = (xBar_0 + 11'd1);

assign add_ln1212_fu_3208_p2 = (trunc_ln520_6_fu_3204_p1 + 3'd1);

assign add_ln1236_1_fu_2555_p2 = ($signed(trunc_ln1236_1_reg_5216) + $signed(9'd128));

assign add_ln1236_fu_2549_p2 = ($signed(sext_ln1236_fu_2546_p1) + $signed(10'd128));

assign add_ln1240_1_fu_2713_p2 = ($signed(trunc_ln1240_1_reg_5259) + $signed(9'd128));

assign add_ln1240_fu_2707_p2 = ($signed(sext_ln1240_fu_2704_p1) + $signed(10'd128));

assign add_ln1244_1_fu_2629_p2 = ($signed(trunc_ln1244_1_reg_5247) + $signed(9'd128));

assign add_ln1244_fu_2623_p2 = ($signed(sext_ln1244_fu_2620_p1) + $signed(10'd128));

assign add_ln1257_2_fu_3298_p2 = (zext_ln1257_6_fu_3288_p1 + zext_ln1257_4_fu_3284_p1);

assign add_ln1257_3_fu_4181_p2 = (trunc_ln1257_1_reg_5447 + trunc_ln1257_reg_5442);

assign add_ln1258_2_fu_3322_p2 = ($signed(sext_ln1258_1_fu_3319_p1) + $signed(zext_ln1258_fu_3315_p1));

assign add_ln1259_2_fu_3125_p2 = ($signed(sext_ln1259_1_fu_3122_p1) + $signed(zext_ln1259_1_fu_3118_p1));

assign add_ln1259_fu_3112_p2 = (zext_ln1259_fu_3108_p1 + 24'd32896);

assign add_ln1296_fu_2307_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1298_fu_2319_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta_read_reg_4928);

assign add_ln1314_fu_4448_p2 = ($signed(select_ln1311_fu_4440_p3) + $signed(8'd144));

assign add_ln1343_fu_2148_p2 = (yCount + 10'd1);

assign add_ln1348_fu_2953_p2 = (trunc_ln520_7_fu_2949_p1 + 3'd1);

assign add_ln1362_fu_2180_p2 = (xCount_0 + 10'd1);

assign add_ln1367_fu_2989_p2 = (trunc_ln520_9_fu_2985_p1 + 3'd1);

assign add_ln1404_fu_1721_p2 = ($signed(loopHeight_cast23_cast_fu_1533_p1) + $signed(17'd131071));

assign add_ln1416_fu_2042_p2 = (yCount_2 + 10'd1);

assign add_ln1435_fu_2112_p2 = (xCount_4_0 + 10'd1);

assign add_ln1488_fu_4108_p2 = (rampStart_1 + trunc_ln);

assign add_ln1500_fu_4130_p2 = (select_ln1487_fu_4116_p3 + 8'd1);

assign add_ln1525_fu_1974_p2 = (yCount_3 + 10'd1);

assign add_ln1530_fu_2880_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1543_fu_2006_p2 = (xCount_3_0 + 10'd1);

assign add_ln1548_fu_2912_p2 = (trunc_ln520_10_fu_2908_p1 + 3'd1);

assign add_ln1619_fu_3766_p2 = (select_ln1584_fu_3674_p3 + 16'd1);

assign add_ln1708_fu_1938_p2 = (yCount_1 + 6'd1);

assign add_ln1725_fu_2854_p2 = (trunc_ln1723_fu_2802_p1 + 6'd1);

assign add_ln1729_fu_2816_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1730_fu_2832_p2 = (trunc_ln520_11_fu_2828_p1 + 3'd1);

assign add_ln504_1_fu_1912_p2 = (trunc_ln520_2_reg_5030 + 11'd682);

assign add_ln504_fu_1631_p2 = ($signed(trunc_ln520_2_fu_1609_p1) + $signed(11'd1364));

assign add_ln520_fu_1625_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln528_fu_2358_p2 = (phi_mul_fu_486 + Zplate_Hor_Control_Start_read_reg_4972);

assign and_ln1292_fu_1805_p2 = (icmp_ln1027_fu_1619_p2 & cmp12_i);

assign and_ln1341_fu_2137_p2 = (icmp_ln1341_fu_2132_p2 & icmp_ln1027_reg_5041);

assign and_ln1404_fu_1733_p2 = (icmp_ln1404_1_fu_1727_p2 & icmp_ln1027_fu_1619_p2);

assign and_ln1409_fu_2037_p2 = (icmp_ln1409_fu_2032_p2 & icmp_ln1027_reg_5041);

assign and_ln1523_fu_1963_p2 = (icmp_ln1523_fu_1958_p2 & icmp_ln1027_reg_5041);

assign and_ln1616_fu_3742_p2 = (trunc_ln520_reg_5013_pp0_iter19_reg & cmp35_i429_read_reg_4901);

assign and_ln1706_fu_1927_p2 = (icmp_ln1706_fu_1921_p2 & icmp_ln1027_reg_5041);

assign and_ln1756_fu_3528_p2 = (trunc_ln520_reg_5013_pp0_iter19_reg & cmp141_i_fu_3523_p2);

assign and_ln1817_fu_3963_p2 = (trunc_ln520_reg_5013_pp0_iter19_reg & cmp35_i429_read_reg_4901);

assign and_ln520_1_fu_4371_p2 = (xor_ln520_1_fu_4366_p2 & grp_fu_1513_p2);

assign and_ln520_2_fu_4056_p2 = (xor_ln520_2_fu_4051_p2 & grp_fu_1513_p2);

assign and_ln520_fu_4506_p2 = (xor_ln520_fu_4501_p2 & grp_fu_1513_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp111 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp278 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1781 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1866 = ((icmp_ln520_reg_5037_pp0_iter1_reg == 1'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_fu_2238_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1890 = ((icmp_ln520_reg_5037_pp0_iter1_reg == 1'd0) & (colorFormatLocal_read_reg_4943 == 8'd1) & (bckgndId_load_read_reg_4968 == 8'd12) & (or_ln1449_fu_2238_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1916 = ((bckgndId_load_read_read_fu_626_p2 == 8'd8) & (colorFormatLocal_read_read_fu_602_p2 == 8'd1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1941 = ((bckgndId_load_read_read_fu_626_p2 == 8'd7) & (colorFormatLocal_read_read_fu_602_p2 == 8'd1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1966 = ((bckgndId_load_read_read_fu_626_p2 == 8'd6) & (colorFormatLocal_read_read_fu_602_p2 == 8'd1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1991 = ((bckgndId_load_read_read_fu_626_p2 == 8'd5) & (colorFormatLocal_read_read_fu_602_p2 == 8'd1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2016 = ((bckgndId_load_read_read_fu_626_p2 == 8'd4) & (colorFormatLocal_read_read_fu_602_p2 == 8'd1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4356 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1360_reg_5139_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4360 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4365 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1541_reg_5120_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4368 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4372 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd9) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4377 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1723_fu_2806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4380 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4385 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4968 == 8'd2) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4392 = ((cmp2_i224_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4396 = ((cmp2_i224_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4401 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'd0 == and_ln1341_reg_5135_pp0_iter16_reg) & (icmp_ln1336_reg_5090_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4406 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'd0 == and_ln1706_reg_5112_pp0_iter16_reg) & (icmp_ln1701_reg_5057_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4411 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'd0 == and_ln1523_reg_5116_pp0_iter16_reg) & (icmp_ln1518_reg_5074_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4416 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (1'd0 == and_ln1523_reg_5116_pp0_iter16_reg) & (icmp_ln1518_reg_5074_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4420 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (1'd0 == and_ln1706_reg_5112_pp0_iter16_reg) & (icmp_ln1701_reg_5057_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4424 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd1) & (1'd0 == and_ln1341_reg_5135_pp0_iter16_reg) & (icmp_ln1336_reg_5090_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4428 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1205_fu_2206_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4431 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1205_fu_2206_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4436 = ((icmp_ln1027_fu_1619_p2 == 1'd1) & (bckgndId_load_read_read_fu_626_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4440 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1360_fu_2164_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4443 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1360_fu_2164_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4448 = ((icmp_ln1027_fu_1619_p2 == 1'd1) & (bckgndId_load_read_read_fu_626_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4452 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1541_fu_1990_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4455 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1541_fu_1990_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4460 = ((icmp_ln1027_fu_1619_p2 == 1'd1) & (bckgndId_load_read_read_fu_626_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4466 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1438_fu_2088_p2 == 1'd0) & (icmp_ln1433_fu_2082_p2 == 1'd0) & (icmp_ln1428_reg_5086 == 1'd0));
end

always @ (*) begin
    ap_condition_4471 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1438_fu_2088_p2 == 1'd1) & (icmp_ln1433_fu_2082_p2 == 1'd0) & (icmp_ln1428_reg_5086 == 1'd0));
end

always @ (*) begin
    ap_condition_4475 = ((icmp_ln1027_reg_5041 == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1433_fu_2082_p2 == 1'd1) & (icmp_ln1428_reg_5086 == 1'd0));
end

always @ (*) begin
    ap_condition_4481 = ((icmp_ln1027_fu_1619_p2 == 1'd0) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1428_fu_1751_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4486 = ((icmp_ln1027_fu_1619_p2 == 1'd1) & (bckgndId_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4489 = ((icmp_ln1027_reg_5041_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1723_fu_2806_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4495 = ((icmp_ln1027_reg_5041 == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd11) & (1'd0 == and_ln1341_fu_2137_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1336_reg_5090 == 1'd0));
end

always @ (*) begin
    ap_condition_4500 = ((bckgndId_load_read_reg_4968 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1341_fu_2137_p2) & (icmp_ln1336_reg_5090 == 1'd0));
end

always @ (*) begin
    ap_condition_4505 = ((bckgndId_load_read_read_fu_626_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1336_fu_1775_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4511 = ((icmp_ln1027_reg_5041 == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd19) & (1'd0 == and_ln1706_fu_1927_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1701_reg_5057 == 1'd0));
end

always @ (*) begin
    ap_condition_4516 = ((bckgndId_load_read_reg_4968 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1706_fu_1927_p2) & (icmp_ln1701_reg_5057 == 1'd0));
end

always @ (*) begin
    ap_condition_4521 = ((bckgndId_load_read_read_fu_626_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1701_fu_1643_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4526 = ((icmp_ln1027_reg_5041 == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd15) & (1'd0 == and_ln1523_fu_1963_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1518_reg_5074 == 1'd0));
end

always @ (*) begin
    ap_condition_4531 = ((bckgndId_load_read_reg_4968 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1523_fu_1963_p2) & (icmp_ln1518_reg_5074 == 1'd0));
end

always @ (*) begin
    ap_condition_4536 = ((bckgndId_load_read_read_fu_626_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1518_fu_1679_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4540 = ((bckgndId_load_read_reg_4968 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4546 = ((bckgndId_load_read_reg_4968 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1292_reg_5098_pp0_iter4_reg) & (icmp_ln1285_reg_5094_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4552 = ((bckgndId_load == 8'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1613_p2 == 1'd0) & (icmp_ln1285_fu_1799_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_587 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (or_ln1449_reg_5147_pp0_iter17_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_590 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (or_ln1449_reg_5147_pp0_iter17_reg == 1'd1) & (bckgndId_load_read_reg_4968 == 8'd12) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_597 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd8) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_604 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd7) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_611 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd6) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_618 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd5) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_625 = (~(colorFormatLocal_read_reg_4943 == 8'd1) & ~(colorFormatLocal_read_reg_4943 == 8'd0) & (bckgndId_load_read_reg_4968 == 8'd4) & (icmp_ln520_reg_5037_pp0_iter17_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1402 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1099_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1120_reg_1479 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1141_reg_1468 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1162_reg_1457 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1183_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1459_reg_1435 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1474_reg_1424 = 'bx;

always @ (*) begin
    ap_predicate_op111_call_state1 = ((bckgndId_load == 8'd12) & (icmp_ln520_fu_1613_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op278_call_state4 = ((icmp_ln520_reg_5037_pp0_iter2_reg == 1'd0) & (bckgndId_load_read_reg_4968 == 8'd10));
end

assign b_1_fu_3380_p3 = ((icmp_ln1262_1_fu_3370_p2[0:0] == 1'b1) ? trunc_ln1262_fu_3376_p1 : 8'd0);

assign b_2_fu_3388_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? trunc_ln1243_fu_3272_p1 : b_1_fu_3380_p3);

assign b_fu_2650_p3 = ((icmp_ln1244_fu_2644_p2[0:0] == 1'b1) ? 9'd255 : add_ln1244_1_fu_2629_p2);

assign barWidth_cast_cast_fu_1541_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_626_p2 = bckgndId_load;

assign bckgndYUV_din = {{{p_0_2_0_0_0460_out_i}, {p_0_1_0_0_0458_out_i}}, {p_0_0_0_0_0456_out_i}};

assign blkYuv_1_address0 = zext_ln1474_fu_3395_p1;

assign blkYuv_address0 = zext_ln1162_fu_3463_p1;

assign bluYuv_address0 = zext_ln1141_fu_3468_p1;

assign cmp126_i_fu_1661_p2 = ((dpYUVCoef_1 == 8'd0) ? 1'b1 : 1'b0);

assign cmp141_i_fu_3523_p2 = ((colorFormatLocal_read_reg_4943 != 8'd1) ? 1'b1 : 1'b0);

assign cmp59_i_fu_1655_p2 = ((dpDynamicRange_1 == 8'd0) ? 1'b1 : 1'b0);

assign colorFormatLocal_read_read_fu_602_p2 = colorFormatLocal;

assign conv2_i_i10_i252_cast_cast_cast_cast_cast_cast_fu_1553_p1 = $unsigned(conv2_i_i10_i252_cast_cast_cast_cast_cast_fu_1549_p1);

assign conv2_i_i10_i252_cast_cast_cast_cast_cast_fu_1549_p1 = $signed(conv2_i_i10_i252_cast_cast_cast_cast);

assign conv2_i_i_i236_cast_cast_cast_fu_1565_p1 = conv2_i_i_i236_cast_cast;

assign conv2_i_i_i_cast_cast_fu_1557_p3 = ((conv2_i_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_72_fu_3196_p1 = s[7:0];

assign empty_fu_4665_p1 = rampVal_loc_1_out_i[7:0];

assign g_1_fu_4224_p3 = ((icmp_ln1261_1_fu_4214_p2[0:0] == 1'b1) ? trunc_ln1261_fu_4220_p1 : 8'd0);

assign g_2_fu_4239_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? trunc_ln1239_fu_4178_p1 : g_1_fu_4224_p3);

assign g_fu_2734_p3 = ((icmp_ln1240_fu_2728_p2[0:0] == 1'b1) ? 9'd255 : add_ln1240_1_fu_2713_p2);

assign grnYuv_address0 = zext_ln1120_fu_3473_p1;

assign grp_fu_1501_p3 = ((trunc_ln520_reg_5013_pp0_iter17_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1508_p2 = ((colorFormatLocal_read_reg_4943 == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1513_p2 = ((colorFormatLocal_read_reg_4943 != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_1697_p1 = 11'd5;

assign grp_fu_1703_p0 = ($signed(trunc_ln520_2_fu_1609_p1) + $signed(11'd1364));

assign grp_fu_1703_p1 = 11'd5;

assign grp_fu_2018_p0 = (trunc_ln520_2_reg_5030 + 11'd682);

assign grp_fu_2018_p1 = 11'd5;

assign grp_fu_4795_p0 = zext_ln520_1_fu_1601_p1;

assign grp_fu_4795_p1 = 17'd131071;

assign grp_fu_4795_p2 = zext_ln520_1_fu_1601_p1;

assign grp_fu_4804_p2 = (phi_mul_fu_486 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4812_p0 = zext_ln1257_fu_2662_p1;

assign grp_fu_4812_p1 = 23'd77;

assign grp_fu_4812_p2 = 23'd4224;

assign grp_fu_4821_p0 = zext_ln1257_fu_2662_p1;

assign grp_fu_4821_p1 = 23'd8388565;

assign grp_fu_4821_p2 = 23'd32896;

assign grp_fu_4830_p0 = grp_fu_4830_p00;

assign grp_fu_4830_p00 = $unsigned(sext_ln1257_2_fu_2666_p1);

assign grp_fu_4830_p1 = 22'd4194283;

assign grp_fu_4839_p0 = zext_ln1257_1_fu_2746_p1;

assign grp_fu_4839_p1 = 24'd150;

assign grp_fu_4839_p2 = grp_fu_4839_p20;

assign grp_fu_4839_p20 = grp_fu_4812_p3;

assign grp_fu_4849_p0 = zext_ln1257_1_fu_2746_p1;

assign grp_fu_4849_p1 = 24'd16777131;

assign grp_reg_int_s_fu_2293_d = {{grp_fu_4795_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_498;

assign hdata_new_1_out = add_ln1500_fu_4130_p2;

assign icmp_ln1027_fu_1619_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_1901_p2 = ((or_ln1050_fu_1895_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1205_fu_2206_p2 = ((add_ln1205_fu_2200_p2 < barWidth_cast_cast_reg_5003) ? 1'b1 : 1'b0);

assign icmp_ln1236_fu_2570_p2 = ((tmp_4_fu_2560_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_2728_p2 = ((tmp_17_fu_2718_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1244_fu_2644_p2 = ((tmp_19_fu_2634_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1260_fu_4185_p2 = ((tmp_20_reg_5457 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1261_1_fu_4214_p2 = (($signed(select_ln1261_fu_4208_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1261_fu_3358_p2 = (($signed(tmp_21_fu_3348_p4) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_1_fu_3370_p2 = (($signed(select_ln1262_fu_3364_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_3151_p2 = (($signed(tmp_22_fu_3141_p4) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_1799_p2 = ((or_ln1285_fu_1793_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_1775_p2 = ((or_ln1336_fu_1769_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1341_fu_2132_p2 = (($signed(sub_i_i_i_read_reg_4921) > $signed(zext_ln1341_fu_2128_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1360_fu_2164_p2 = ((xCount_0 < barWidthMinSamples_read_reg_4912) ? 1'b1 : 1'b0);

assign icmp_ln1404_1_fu_1727_p2 = ((add_ln1404_fu_1721_p2 == zext_ln520_cast_fu_1529_p1) ? 1'b1 : 1'b0);

assign icmp_ln1404_fu_1715_p2 = ((y == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1409_fu_2032_p2 = ((sub_i_i_i_read_reg_4921 == zext_ln1409_fu_2028_p1) ? 1'b1 : 1'b0);

assign icmp_ln1428_fu_1751_p2 = ((sub40_i_fu_1745_p2 == zext_ln520_1_fu_1601_p1) ? 1'b1 : 1'b0);

assign icmp_ln1433_fu_2082_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_1709_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1438_fu_2088_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_1709_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_1679_p2 = ((or_ln1518_fu_1673_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1523_fu_1958_p2 = (($signed(sub_i_i_i_read_reg_4921) > $signed(zext_ln1523_fu_1954_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1541_fu_1990_p2 = ((xCount_3_0 < barWidthMinSamples_read_reg_4912) ? 1'b1 : 1'b0);

assign icmp_ln1584_fu_1667_p2 = ((trunc_ln520_1_fu_1605_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1592_1_fu_3690_p2 = ((Sel == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1592_2_fu_3709_p2 = ((Sel == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1592_fu_3685_p2 = ((Sel == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1701_fu_1643_p2 = ((or_ln1701_fu_1637_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1706_fu_1921_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1723_fu_2806_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_1613_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3931_p3 = {{xor_ln1808_fu_3925_p2}, {lshr_ln2_fu_3915_p4}};

assign lfsr_g_1_fu_3885_p3 = {{xor_ln1801_fu_3879_p2}, {lshr_ln1_fu_3869_p4}};

assign lfsr_r_1_fu_3839_p3 = {{xor_ln1794_fu_3833_p2}, {lshr_ln_fu_3823_p4}};

assign loopHeight_cast23_cast_fu_1533_p1 = loopHeight_cast23;

assign loopWidth_cast29_cast_fu_1537_p1 = loopWidth_cast29;

assign lshr_ln1_fu_3869_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3915_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_2381_p1 = grp_fu_4804_p3;

assign lshr_ln_fu_3823_p4 = {{rSerie[27:1]}};

assign mul_ln1236_fu_2393_p0 = mul_ln1236_fu_2393_p00;

assign mul_ln1236_fu_2393_p00 = trunc_ln520_2_reg_5030_pp0_iter12_reg;

assign mul_ln1236_fu_2393_p1 = 23'd3277;

assign mul_ln1240_fu_2485_p0 = mul_ln1240_fu_2485_p00;

assign mul_ln1240_fu_2485_p00 = add_ln504_1_reg_5106_pp0_iter13_reg;

assign mul_ln1240_fu_2485_p1 = 23'd3277;

assign mul_ln1244_fu_2421_p0 = mul_ln1244_fu_2421_p00;

assign mul_ln1244_fu_2421_p00 = add_ln504_reg_5051_pp0_iter12_reg;

assign mul_ln1244_fu_2421_p1 = 23'd3277;

assign mul_ln1257_1_fu_3278_p0 = mul_ln1257_1_fu_3278_p00;

assign mul_ln1257_1_fu_3278_p00 = $unsigned(sext_ln1257_2_reg_5277_pp0_iter18_reg);

assign mul_ln1257_1_fu_3278_p1 = 21'd29;

assign mul_ln1259_fu_2940_p0 = zext_ln1257_1_reg_5292;

assign mul_ln1259_fu_2940_p1 = 24'd16777109;

assign mul_ln1311_fu_3418_p1 = 28'd221;

assign or_ln1050_fu_1895_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1285_fu_1793_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1336_fu_1769_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1370_fu_3181_p2 = (trunc_ln1370_1_fu_3177_p1 | shl_ln1_fu_3165_p3);

assign or_ln1449_fu_2238_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1402);

assign or_ln1518_fu_1673_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1592_1_fu_3714_p2 = (icmp_ln1592_2_fu_3709_p2 | icmp_ln1592_1_fu_3690_p2);

assign or_ln1592_2_fu_3728_p2 = (icmp_ln1592_fu_3685_p2 | icmp_ln1592_2_fu_3709_p2);

assign or_ln1592_fu_3695_p2 = (icmp_ln1592_fu_3685_p2 | icmp_ln1592_1_fu_3690_p2);

assign or_ln1701_fu_1637_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1733_fu_3045_p2 = (trunc_ln1733_1_fu_3041_p1 | shl_ln3_fu_3029_p3);

assign or_ln520_1_fu_4377_p2 = (grp_fu_1508_p2 | and_ln520_1_fu_4371_p2);

assign or_ln520_2_fu_4062_p2 = (grp_fu_1508_p2 | and_ln520_2_fu_4056_p2);

assign or_ln520_fu_4512_p2 = (grp_fu_1508_p2 | and_ln520_fu_4506_p2);

assign phi_ln1215_fu_4483_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4479_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1373_fu_4348_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4344_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1554_fu_4033_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_4029_p1 : tpgBarSelYuv_y_q0);

assign pix_10_cast_fu_3589_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_11_cast_fu_3593_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_13_fu_3559_p3 = ((and_ln1756_fu_3528_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign pix_16_fu_3533_p3 = ((and_ln1756_fu_3528_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_9_cast_fu_3585_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign r_1_fu_4200_p3 = ((icmp_ln1260_fu_4185_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln8_fu_4190_p4);

assign r_2_fu_4232_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? trunc_ln1235_fu_4175_p1 : r_1_fu_4200_p3);

assign r_fu_2576_p3 = ((icmp_ln1236_fu_2570_p2[0:0] == 1'b1) ? 9'd255 : add_ln1236_1_fu_2555_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_494;

assign rampVal_2_new_1_out = (select_ln1584_fu_3674_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_502;

assign rampVal_3_new_1_out = add_ln1039_fu_4715_p2;

assign redYuv_address0 = zext_ln1099_fu_3478_p1;

assign select_ln1027_fu_4702_p3 = ((icmp_ln1027_reg_5041_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_3_fu_4698_p1);

assign select_ln1034_fu_4708_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? select_ln1027_fu_4702_p3 : 8'd128);

assign select_ln1062_fu_4669_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? empty_fu_4665_p1 : 8'd128);

assign select_ln1077_fu_4638_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? rampStart_1 : 8'd128);

assign select_ln1217_fu_4494_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4490_p1 : tpgBarSelYuv_v_q0);

assign select_ln1261_fu_4208_p3 = ((icmp_ln1261_reg_5462[0:0] == 1'b1) ? 17'd255 : u_reg_5452);

assign select_ln1262_fu_3364_p3 = ((icmp_ln1262_reg_5337[0:0] == 1'b1) ? 17'd255 : v_reg_5332);

assign select_ln1311_fu_4440_p3 = ((tmp_30_fu_4419_p3[0:0] == 1'b1) ? sub_ln1311_1_fu_4426_p2 : trunc_ln1311_2_fu_4431_p4);

assign select_ln1316_fu_4454_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? add_ln1314_fu_4448_p2 : 8'd128);

assign select_ln1377_fu_4359_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_4355_p1 : tpgBarSelYuv_v_q0);

assign select_ln1487_fu_4116_p3 = ((icmp_ln1027_reg_5041_pp0_iter19_reg[0:0] == 1'b1) ? add_ln1488_fu_4108_p2 : trunc_ln520_4_fu_4112_p1);

assign select_ln1495_fu_4123_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? select_ln1487_fu_4116_p3 : 8'd128);

assign select_ln1558_fu_4044_p3 = ((cmp2_i224_read_reg_4950[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_4040_p1 : tpgBarSelYuv_v_q0);

assign select_ln1584_fu_3674_p3 = ((icmp_ln1584_reg_5069_pp0_iter19_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1817_fu_4003_p3 = ((and_ln1817_fu_3963_p2[0:0] == 1'b1) ? tmp_1_fu_3977_p3 : tmp_3_fu_3995_p3);

assign select_ln520_1_fu_4383_p3 = ((or_ln520_1_fu_4377_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1377_fu_4359_p3);

assign select_ln520_2_fu_4068_p3 = ((or_ln520_2_fu_4062_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1558_fu_4044_p3);

assign select_ln520_fu_4518_p3 = ((or_ln520_fu_4512_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1217_fu_4494_p3);

assign select_ln673_fu_3645_p3 = ((trunc_ln520_reg_5013_pp0_iter19_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1236_fu_2546_p1 = trunc_ln1236_1_reg_5216;

assign sext_ln1240_fu_2704_p1 = trunc_ln1240_1_reg_5259;

assign sext_ln1244_fu_2620_p1 = trunc_ln1244_1_reg_5247;

assign sext_ln1257_1_fu_2742_p1 = g_fu_2734_p3;

assign sext_ln1257_2_fu_2666_p1 = b_fu_2650_p3;

assign sext_ln1257_fu_2658_p1 = r_fu_2576_p3;

assign sext_ln1258_1_fu_3319_p1 = grp_fu_4849_p3;

assign sext_ln1258_2_fu_3311_p1 = $signed(tmp_5_fu_3304_p3);

assign sext_ln1259_1_fu_3122_p1 = grp_fu_4830_p3;

assign sext_ln1259_2_fu_3104_p1 = $signed(tmp_6_fu_3097_p3);

assign sext_ln1555_fu_3258_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1739_fu_3615_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln1740_fu_3619_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln1741_fu_3623_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign shl_ln1_fu_3165_p3 = {{trunc_ln1370_fu_3161_p1}, {3'd0}};

assign shl_ln2_fu_3064_p3 = {{trunc_ln1551_fu_3060_p1}, {4'd0}};

assign shl_ln3_fu_3029_p3 = {{trunc_ln1733_fu_3025_p1}, {3'd0}};

assign shl_ln_fu_2336_p3 = {{rampStart_1}, {8'd0}};

assign sub40_i_fu_1745_p2 = ($signed(loopWidth_cast29_cast_fu_1537_p1) + $signed(17'd131071));

assign sub_ln1211_fu_2217_p2 = (add_ln1207_fu_2211_p2 - barWidth_read_reg_4938);

assign sub_ln1311_1_fu_4426_p2 = (8'd0 - trunc_ln1311_1_reg_5521);

assign sub_ln1311_fu_3428_p2 = (27'd0 - trunc_ln1311_fu_3424_p1);

assign sub_ln1366_fu_2169_p2 = (xCount_0 - barWidthMinSamples_read_reg_4912);

assign sub_ln1445_fu_2094_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_1709_ap_return);

assign sub_ln1547_fu_1995_p2 = (xCount_3_0 - barWidthMinSamples_read_reg_4912);

assign tBarSel_fu_3080_p2 = (trunc_ln1551_1_fu_3076_p1 | shl_ln2_fu_3064_p3);

assign tmp_13_fu_2491_p4 = {{mul_ln1240_fu_2485_p2[22:14]}};

assign tmp_17_fu_2718_p4 = {{add_ln1240_fu_2707_p2[9:8]}};

assign tmp_18_fu_2427_p4 = {{mul_ln1244_fu_2421_p2[22:14]}};

assign tmp_19_fu_2634_p4 = {{add_ln1244_fu_2623_p2[9:8]}};

assign tmp_1_fu_3977_p3 = {{xor_ln1808_fu_3925_p2}, {tmp_8_fu_3967_p4}};

assign tmp_21_fu_3348_p4 = {{add_ln1258_2_fu_3322_p2[24:16]}};

assign tmp_22_fu_3141_p4 = {{add_ln1259_2_fu_3125_p2[24:16]}};

assign tmp_23_fu_3815_p3 = rSerie[32'd3];

assign tmp_24_fu_3861_p3 = gSerie[32'd3];

assign tmp_25_fu_3907_p3 = bSerie[32'd3];

assign tmp_26_fu_3681_p1 = select_ln1584_fu_3674_p3[7:0];

assign tmp_27_fu_3734_p3 = ((or_ln1592_2_fu_3728_p2[0:0] == 1'b1) ? 8'd0 : tmp_26_fu_3681_p1);

assign tmp_29_fu_3701_p3 = ((or_ln1592_fu_3695_p2[0:0] == 1'b1) ? 8'd0 : tmp_26_fu_3681_p1);

assign tmp_2_fu_3985_p4 = {{gSerie[27:21]}};

assign tmp_30_fu_4419_p3 = mul_ln1311_reg_5515[32'd27];

assign tmp_3_fu_3995_p3 = {{xor_ln1801_fu_3879_p2}, {tmp_2_fu_3985_p4}};

assign tmp_4_fu_2560_p4 = {{add_ln1236_fu_2549_p2[9:8]}};

assign tmp_5_fu_3304_p3 = {{b_reg_5265_pp0_iter18_reg}, {7'd0}};

assign tmp_6_fu_3097_p3 = {{r_reg_5253_pp0_iter17_reg}, {7'd0}};

assign tmp_7_fu_3945_p4 = {{rSerie[27:21]}};

assign tmp_8_fu_3967_p4 = {{bSerie[27:21]}};

assign tmp_9_fu_3754_p2 = ((or_ln1592_1_fu_3714_p2[0:0] == 1'b1) ? 8'd0 : tmp_26_fu_3681_p1);

assign tmp_9_fu_3754_p3 = ((or_ln1592_2_fu_3728_p2[0:0] == 1'b1) ? 8'd0 : tmp_26_fu_3681_p1);

assign tmp_9_fu_3754_p4 = ((and_ln1616_fu_3742_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign tmp_fu_2399_p4 = {{mul_ln1236_fu_2393_p2[22:14]}};

assign tpgBarSelRgb_b_load_1_cast_fu_4409_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_4094_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4544_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_4355_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_4040_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4490_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4344_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_4029_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4479_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1555_fu_3086_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1240_fu_2501_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1244_fu_2437_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1236_fu_2409_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1240_fu_2501_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1244_fu_2437_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1236_fu_2409_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1240_fu_2501_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1244_fu_2437_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1236_fu_2409_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1240_fu_2501_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1244_fu_2437_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1236_fu_2409_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1240_fu_2501_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1244_fu_2437_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1236_fu_2409_p1;

assign tpgSinTableArray_address0 = zext_ln1310_fu_3017_p1;

assign tpgTartanBarArray_address0 = zext_ln1374_fu_3187_p1;

assign trunc_ln1235_fu_4175_p1 = r_reg_5253_pp0_iter19_reg[7:0];

assign trunc_ln1236_1_fu_2466_p1 = $signed(tpgSinTableArray_9bit_0_q2);

assign trunc_ln1236_1_fu_2466_p2 = $signed(tpgSinTableArray_9bit_1_q2);

assign trunc_ln1236_1_fu_2466_p4 = $signed(tpgSinTableArray_9bit_3_q2);

assign trunc_ln1236_1_fu_2466_p5 = $signed(tpgSinTableArray_9bit_4_q2);

assign trunc_ln1236_1_fu_2466_p6 = grp_fu_1697_p2[2:0];

assign trunc_ln1239_fu_4178_p1 = g_reg_5287_pp0_iter19_reg[7:0];

assign trunc_ln1240_1_fu_2604_p1 = $signed(tpgSinTableArray_9bit_0_q0);

assign trunc_ln1240_1_fu_2604_p2 = $signed(tpgSinTableArray_9bit_1_q0);

assign trunc_ln1240_1_fu_2604_p4 = $signed(tpgSinTableArray_9bit_3_q0);

assign trunc_ln1240_1_fu_2604_p5 = $signed(tpgSinTableArray_9bit_4_q0);

assign trunc_ln1240_1_fu_2604_p6 = grp_fu_2018_p2[2:0];

assign trunc_ln1243_fu_3272_p1 = b_reg_5265_pp0_iter18_reg[7:0];

assign trunc_ln1244_1_fu_2530_p1 = $signed(tpgSinTableArray_9bit_0_q1);

assign trunc_ln1244_1_fu_2530_p2 = $signed(tpgSinTableArray_9bit_1_q1);

assign trunc_ln1244_1_fu_2530_p4 = $signed(tpgSinTableArray_9bit_3_q1);

assign trunc_ln1244_1_fu_2530_p5 = $signed(tpgSinTableArray_9bit_4_q1);

assign trunc_ln1244_1_fu_2530_p6 = grp_fu_1703_p2[2:0];

assign trunc_ln1257_1_fu_3295_p1 = grp_fu_4839_p3[15:0];

assign trunc_ln1257_fu_3291_p1 = mul_ln1257_1_fu_3278_p2[15:0];

assign trunc_ln1261_fu_4220_p1 = select_ln1261_fu_4208_p3[7:0];

assign trunc_ln1262_fu_3376_p1 = select_ln1262_fu_3364_p3[7:0];

assign trunc_ln1311_2_fu_4431_p4 = {{mul_ln1311_reg_5515[26:19]}};

assign trunc_ln1311_fu_3424_p1 = mul_ln1311_fu_3418_p2[26:0];

assign trunc_ln1370_1_fu_3177_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1370_fu_3161_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1551_1_fu_3076_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1551_fu_3060_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1723_fu_2802_p1 = xCount_5_0[5:0];

assign trunc_ln1733_1_fu_3041_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1733_fu_3025_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1793_fu_3811_p1 = rSerie[0:0];

assign trunc_ln1800_fu_3857_p1 = gSerie[0:0];

assign trunc_ln1807_fu_3903_p1 = bSerie[0:0];

assign trunc_ln1_fu_3955_p3 = {{xor_ln1794_fu_3833_p2}, {tmp_7_fu_3945_p4}};

assign trunc_ln520_10_fu_2908_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln520_11_fu_2828_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln520_1_fu_1605_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln520_2_fu_1609_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln520_3_fu_4698_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln520_4_fu_4112_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln520_5_fu_3487_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln520_6_fu_3204_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln520_7_fu_2949_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln520_8_fu_2766_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_9_fu_2985_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln520_fu_1597_p1 = ap_sig_allocacmp_x_4[0:0];

assign trunc_ln8_fu_4190_p4 = {{add_ln1257_3_fu_4181_p2[15:8]}};

assign whiYuv_1_address0 = zext_ln1459_fu_3400_p1;

assign whiYuv_address0 = zext_ln1183_fu_3458_p1;

assign xor_ln1713_fu_2770_p2 = (trunc_ln520_8_fu_2766_p1 ^ 1'd1);

assign xor_ln1794_fu_3833_p2 = (trunc_ln1793_fu_3811_p1 ^ tmp_23_fu_3815_p3);

assign xor_ln1801_fu_3879_p2 = (trunc_ln1800_fu_3857_p1 ^ tmp_24_fu_3861_p3);

assign xor_ln1808_fu_3925_p2 = (trunc_ln1807_fu_3903_p1 ^ tmp_25_fu_3907_p3);

assign xor_ln520_1_fu_4366_p2 = (trunc_ln520_reg_5013_pp0_iter19_reg ^ 1'd1);

assign xor_ln520_2_fu_4051_p2 = (trunc_ln520_reg_5013_pp0_iter19_reg ^ 1'd1);

assign xor_ln520_fu_4501_p2 = (trunc_ln520_reg_5013_pp0_iter19_reg ^ 1'd1);

assign zext_ln1032_cast_fu_1545_p1 = zext_ln1032;

assign zext_ln1056_fu_3497_p1 = add_ln1056_fu_3491_p2;

assign zext_ln1099_fu_3478_p1 = ap_phi_reg_pp0_iter19_phi_ln1099_reg_1490;

assign zext_ln1120_fu_3473_p1 = ap_phi_reg_pp0_iter19_phi_ln1120_reg_1479;

assign zext_ln1141_fu_3468_p1 = ap_phi_reg_pp0_iter19_phi_ln1141_reg_1468;

assign zext_ln1162_fu_3463_p1 = ap_phi_reg_pp0_iter19_phi_ln1162_reg_1457;

assign zext_ln1183_fu_3458_p1 = ap_phi_reg_pp0_iter19_phi_ln1183_reg_1446;

assign zext_ln1205_fu_2196_p1 = xBar_0;

assign zext_ln1212_fu_3214_p1 = add_ln1212_fu_3208_p2;

assign zext_ln1215_fu_3448_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1236_fu_2409_p1 = tmp_fu_2399_p4;

assign zext_ln1240_fu_2501_p1 = tmp_13_fu_2491_p4;

assign zext_ln1244_fu_2437_p1 = tmp_18_fu_2427_p4;

assign zext_ln1257_1_fu_2746_p1 = $unsigned(sext_ln1257_1_fu_2742_p1);

assign zext_ln1257_4_fu_3284_p1 = mul_ln1257_1_fu_3278_p2;

assign zext_ln1257_6_fu_3288_p1 = grp_fu_4839_p3;

assign zext_ln1257_fu_2662_p1 = $unsigned(sext_ln1257_fu_2658_p1);

assign zext_ln1258_fu_3315_p1 = $unsigned(sext_ln1258_2_fu_3311_p1);

assign zext_ln1259_1_fu_3118_p1 = add_ln1259_fu_3112_p2;

assign zext_ln1259_fu_3108_p1 = $unsigned(sext_ln1259_2_fu_3104_p1);

assign zext_ln1310_fu_3017_p1 = lshr_ln3_reg_5161_pp0_iter16_reg;

assign zext_ln1341_fu_2128_p1 = yCount;

assign zext_ln1348_fu_2959_p1 = add_ln1348_fu_2953_p2;

assign zext_ln1367_fu_2995_p1 = add_ln1367_fu_2989_p2;

assign zext_ln1374_1_fu_3405_p1 = tpgTartanBarArray_q0;

assign zext_ln1374_fu_3187_p1 = or_ln1370_fu_3181_p2;

assign zext_ln1409_fu_2028_p1 = yCount_2;

assign zext_ln1459_fu_3400_p1 = ap_phi_reg_pp0_iter19_phi_ln1459_reg_1435;

assign zext_ln1474_fu_3395_p1 = ap_phi_reg_pp0_iter19_phi_ln1474_reg_1424;

assign zext_ln1523_fu_1954_p1 = yCount_3;

assign zext_ln1548_fu_2918_p1 = add_ln1548_fu_2912_p2;

assign zext_ln1555_1_fu_3262_p1 = $unsigned(sext_ln1555_fu_3258_p1);

assign zext_ln1555_fu_3086_p1 = tBarSel_fu_3080_p2;

assign zext_ln1713_fu_2776_p1 = xor_ln1713_fu_2770_p2;

assign zext_ln1725_fu_2860_p1 = add_ln1725_fu_2854_p2;

assign zext_ln1730_fu_2838_p1 = add_ln1730_fu_2832_p2;

assign zext_ln1739_1_fu_3242_p1 = DPtpgBarArray_q0;

assign zext_ln1739_fu_3051_p1 = or_ln1733_fu_3045_p2;

assign zext_ln520_1_fu_1601_p1 = ap_sig_allocacmp_x_4;

assign zext_ln520_cast_fu_1529_p1 = zext_ln520;

assign zext_ln544_fu_4721_p1 = add_ln1039_fu_4715_p2;

assign zext_ln648_fu_4136_p1 = add_ln1500_fu_4130_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_5003[11] <= 1'b0;
    zext_ln1032_cast_reg_5008[15:8] <= 8'b00000000;
    zext_ln1257_1_reg_5292[23:16] <= 8'b00000000;
end

endmodule //mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
