module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);
    //combinational logic
    assign out_assign=a&b;

    //sequential logic
    always@(*)
        begin
            out_alwaysblock=a&b;
        end

endmodule
