{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/tmp/06cdf3ce8403458e844ea36996dc5c25.lib ",
   "modules": {
      "\\overvoltage_dig": {
         "num_wires":         16,
         "num_wire_bits":     34,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         30,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_NOT_": 2,
            "$_ORNOT_": 2,
            "$_OR_": 9
         }
      }
   },
      "design": {
         "num_wires":         16,
         "num_wire_bits":     34,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         30,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_NOT_": 2,
            "$_ORNOT_": 2,
            "$_OR_": 9
         }
      }
}

