{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455212121375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455212121375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 18:35:21 2016 " "Processing started: Thu Feb 11 18:35:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455212121375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455212121375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455212121375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455212122545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardsploit_template.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hardsploit_template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HARDSPLOIT_TEMPLATE " "Found entity 1: HARDSPLOIT_TEMPLATE" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212122654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455212122654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HARDSPLOIT_TEMPLATE " "Elaborating entity \"HARDSPLOIT_TEMPLATE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455212122794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_master.vhd 2 1 " "Using design file spi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "spi_master.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/spi_master.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212123543 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212123543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1455212123543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:data_spi_master " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:data_spi_master\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "data_spi_master" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 656 1248 1440 832 "data_spi_master" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.vhd 2 1 " "Using design file pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212123715 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212123715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1455212123715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "inst" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 416 696 952 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/pll.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/pll.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 1048575 " "Parameter \"gate_lock_counter\" = \"1048575\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212123933 ""}  } { { "pll.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/pll.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455212123933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_machine_spi_command.vhd 2 1 " "Using design file state_machine_spi_command.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_spi_command-behavior " "Found design unit 1: state_machine_spi_command-behavior" {  } { { "state_machine_spi_command.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/state_machine_spi_command.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212124042 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_spi_command " "Found entity 1: state_machine_spi_command" {  } { { "state_machine_spi_command.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/state_machine_spi_command.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212124042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1455212124042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_spi_command state_machine_spi_command:state_machine_spi_slave " "Elaborating entity \"state_machine_spi_command\" for hierarchy \"state_machine_spi_command:state_machine_spi_slave\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "state_machine_spi_slave" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 416 1816 2104 688 "state_machine_spi_slave" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212124058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.vhd 2 1 " "Using design file spi_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-rtl " "Found design unit 1: spi_slave-rtl" {  } { { "spi_slave.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/spi_slave.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212124308 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/spi_slave.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212124308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1455212124308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:command_spi_slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:command_spi_slave\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "command_spi_slave" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 448 1280 1472 592 "command_spi_slave" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212124323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led.vhd 2 1 " "Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-rtl " "Found design unit 1: LED-rtl" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212124448 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455212124448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1455212124448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:LED " "Elaborating entity \"LED\" for hierarchy \"LED:LED\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "LED" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 304 2120 2304 448 "LED" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455212124464 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validClock led.vhd(41) " "VHDL Process Statement warning at led.vhd(41): signal \"validClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455212124479 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA led.vhd(54) " "VHDL Process Statement warning at led.vhd(54): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1455212124479 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MR led.vhd(39) " "VHDL Process Statement warning at led.vhd(39): inferring latch(es) for signal or variable \"MR\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455212124479 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OE led.vhd(39) " "VHDL Process Statement warning at led.vhd(39): inferring latch(es) for signal or variable \"OE\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1455212124479 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE led.vhd(39) " "Inferred latch for \"OE\" at led.vhd(39)" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455212124479 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR led.vhd(39) " "Inferred latch for \"MR\" at led.vhd(39)" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1455212124479 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slave.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/spi_slave.vhd" 209 -1 0 } } { "state_machine_spi_command.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/state_machine_spi_command.vhd" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1455212125587 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1455212125587 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[0\] LED:LED\|DATA_signal\[0\]~_emulated LED:LED\|DATA_signal\[0\]~1 " "Register \"LED:LED\|DATA_signal\[0\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[0\]~_emulated\" and latch \"LED:LED\|DATA_signal\[0\]~1\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[18\] LED:LED\|DATA_signal\[18\]~_emulated LED:LED\|DATA_signal\[18\]~5 " "Register \"LED:LED\|DATA_signal\[18\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[18\]~_emulated\" and latch \"LED:LED\|DATA_signal\[18\]~5\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[17\] LED:LED\|DATA_signal\[17\]~_emulated LED:LED\|DATA_signal\[17\]~9 " "Register \"LED:LED\|DATA_signal\[17\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[17\]~_emulated\" and latch \"LED:LED\|DATA_signal\[17\]~9\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[16\] LED:LED\|DATA_signal\[16\]~_emulated LED:LED\|DATA_signal\[16\]~13 " "Register \"LED:LED\|DATA_signal\[16\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[16\]~_emulated\" and latch \"LED:LED\|DATA_signal\[16\]~13\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[19\] LED:LED\|DATA_signal\[19\]~_emulated LED:LED\|DATA_signal\[19\]~17 " "Register \"LED:LED\|DATA_signal\[19\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[19\]~_emulated\" and latch \"LED:LED\|DATA_signal\[19\]~17\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[21\] LED:LED\|DATA_signal\[21\]~_emulated LED:LED\|DATA_signal\[21\]~21 " "Register \"LED:LED\|DATA_signal\[21\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[21\]~_emulated\" and latch \"LED:LED\|DATA_signal\[21\]~21\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[22\] LED:LED\|DATA_signal\[22\]~_emulated LED:LED\|DATA_signal\[22\]~25 " "Register \"LED:LED\|DATA_signal\[22\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[22\]~_emulated\" and latch \"LED:LED\|DATA_signal\[22\]~25\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[20\] LED:LED\|DATA_signal\[20\]~_emulated LED:LED\|DATA_signal\[20\]~29 " "Register \"LED:LED\|DATA_signal\[20\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[20\]~_emulated\" and latch \"LED:LED\|DATA_signal\[20\]~29\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[23\] LED:LED\|DATA_signal\[23\]~_emulated LED:LED\|DATA_signal\[23\]~33 " "Register \"LED:LED\|DATA_signal\[23\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[23\]~_emulated\" and latch \"LED:LED\|DATA_signal\[23\]~33\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[10\] LED:LED\|DATA_signal\[10\]~_emulated LED:LED\|DATA_signal\[10\]~37 " "Register \"LED:LED\|DATA_signal\[10\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[10\]~_emulated\" and latch \"LED:LED\|DATA_signal\[10\]~37\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[9\] LED:LED\|DATA_signal\[9\]~_emulated LED:LED\|DATA_signal\[9\]~41 " "Register \"LED:LED\|DATA_signal\[9\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[9\]~_emulated\" and latch \"LED:LED\|DATA_signal\[9\]~41\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[8\] LED:LED\|DATA_signal\[8\]~_emulated LED:LED\|DATA_signal\[8\]~45 " "Register \"LED:LED\|DATA_signal\[8\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[8\]~_emulated\" and latch \"LED:LED\|DATA_signal\[8\]~45\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[11\] LED:LED\|DATA_signal\[11\]~_emulated LED:LED\|DATA_signal\[11\]~49 " "Register \"LED:LED\|DATA_signal\[11\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[11\]~_emulated\" and latch \"LED:LED\|DATA_signal\[11\]~49\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[13\] LED:LED\|DATA_signal\[13\]~_emulated LED:LED\|DATA_signal\[13\]~53 " "Register \"LED:LED\|DATA_signal\[13\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[13\]~_emulated\" and latch \"LED:LED\|DATA_signal\[13\]~53\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[14\] LED:LED\|DATA_signal\[14\]~_emulated LED:LED\|DATA_signal\[14\]~57 " "Register \"LED:LED\|DATA_signal\[14\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[14\]~_emulated\" and latch \"LED:LED\|DATA_signal\[14\]~57\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[12\] LED:LED\|DATA_signal\[12\]~_emulated LED:LED\|DATA_signal\[12\]~61 " "Register \"LED:LED\|DATA_signal\[12\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[12\]~_emulated\" and latch \"LED:LED\|DATA_signal\[12\]~61\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[15\] LED:LED\|DATA_signal\[15\]~_emulated LED:LED\|DATA_signal\[15\]~65 " "Register \"LED:LED\|DATA_signal\[15\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[15\]~_emulated\" and latch \"LED:LED\|DATA_signal\[15\]~65\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[2\] LED:LED\|DATA_signal\[2\]~_emulated LED:LED\|DATA_signal\[2\]~69 " "Register \"LED:LED\|DATA_signal\[2\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[2\]~_emulated\" and latch \"LED:LED\|DATA_signal\[2\]~69\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[3\] LED:LED\|DATA_signal\[3\]~_emulated LED:LED\|DATA_signal\[3\]~73 " "Register \"LED:LED\|DATA_signal\[3\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[3\]~_emulated\" and latch \"LED:LED\|DATA_signal\[3\]~73\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[4\] LED:LED\|DATA_signal\[4\]~_emulated LED:LED\|DATA_signal\[4\]~77 " "Register \"LED:LED\|DATA_signal\[4\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[4\]~_emulated\" and latch \"LED:LED\|DATA_signal\[4\]~77\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[5\] LED:LED\|DATA_signal\[5\]~_emulated LED:LED\|DATA_signal\[5\]~81 " "Register \"LED:LED\|DATA_signal\[5\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[5\]~_emulated\" and latch \"LED:LED\|DATA_signal\[5\]~81\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[1\] LED:LED\|DATA_signal\[1\]~_emulated LED:LED\|DATA_signal\[1\]~85 " "Register \"LED:LED\|DATA_signal\[1\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[1\]~_emulated\" and latch \"LED:LED\|DATA_signal\[1\]~85\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[6\] LED:LED\|DATA_signal\[6\]~_emulated LED:LED\|DATA_signal\[6\]~89 " "Register \"LED:LED\|DATA_signal\[6\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[6\]~_emulated\" and latch \"LED:LED\|DATA_signal\[6\]~89\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[7\] LED:LED\|DATA_signal\[7\]~_emulated LED:LED\|DATA_signal\[7\]~93 " "Register \"LED:LED\|DATA_signal\[7\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[7\]~_emulated\" and latch \"LED:LED\|DATA_signal\[7\]~93\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[26\] LED:LED\|DATA_signal\[26\]~_emulated LED:LED\|DATA_signal\[26\]~97 " "Register \"LED:LED\|DATA_signal\[26\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[26\]~_emulated\" and latch \"LED:LED\|DATA_signal\[26\]~97\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[25\] LED:LED\|DATA_signal\[25\]~_emulated LED:LED\|DATA_signal\[25\]~101 " "Register \"LED:LED\|DATA_signal\[25\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[25\]~_emulated\" and latch \"LED:LED\|DATA_signal\[25\]~101\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[24\] LED:LED\|DATA_signal\[24\]~_emulated LED:LED\|DATA_signal\[24\]~105 " "Register \"LED:LED\|DATA_signal\[24\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[24\]~_emulated\" and latch \"LED:LED\|DATA_signal\[24\]~105\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[27\] LED:LED\|DATA_signal\[27\]~_emulated LED:LED\|DATA_signal\[27\]~109 " "Register \"LED:LED\|DATA_signal\[27\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[27\]~_emulated\" and latch \"LED:LED\|DATA_signal\[27\]~109\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[29\] LED:LED\|DATA_signal\[29\]~_emulated LED:LED\|DATA_signal\[29\]~113 " "Register \"LED:LED\|DATA_signal\[29\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[29\]~_emulated\" and latch \"LED:LED\|DATA_signal\[29\]~113\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[30\] LED:LED\|DATA_signal\[30\]~_emulated LED:LED\|DATA_signal\[30\]~117 " "Register \"LED:LED\|DATA_signal\[30\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[30\]~_emulated\" and latch \"LED:LED\|DATA_signal\[30\]~117\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[28\] LED:LED\|DATA_signal\[28\]~_emulated LED:LED\|DATA_signal\[28\]~121 " "Register \"LED:LED\|DATA_signal\[28\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[28\]~_emulated\" and latch \"LED:LED\|DATA_signal\[28\]~121\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[31\] LED:LED\|DATA_signal\[31\]~_emulated LED:LED\|DATA_signal\[31\]~125 " "Register \"LED:LED\|DATA_signal\[31\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[31\]~_emulated\" and latch \"LED:LED\|DATA_signal\[31\]~125\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[42\] LED:LED\|DATA_signal\[42\]~_emulated LED:LED\|DATA_signal\[42\]~129 " "Register \"LED:LED\|DATA_signal\[42\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[42\]~_emulated\" and latch \"LED:LED\|DATA_signal\[42\]~129\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[38\] LED:LED\|DATA_signal\[38\]~_emulated LED:LED\|DATA_signal\[38\]~133 " "Register \"LED:LED\|DATA_signal\[38\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[38\]~_emulated\" and latch \"LED:LED\|DATA_signal\[38\]~133\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[34\] LED:LED\|DATA_signal\[34\]~_emulated LED:LED\|DATA_signal\[34\]~137 " "Register \"LED:LED\|DATA_signal\[34\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[34\]~_emulated\" and latch \"LED:LED\|DATA_signal\[34\]~137\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[46\] LED:LED\|DATA_signal\[46\]~_emulated LED:LED\|DATA_signal\[46\]~141 " "Register \"LED:LED\|DATA_signal\[46\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[46\]~_emulated\" and latch \"LED:LED\|DATA_signal\[46\]~141\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[41\] LED:LED\|DATA_signal\[41\]~_emulated LED:LED\|DATA_signal\[41\]~145 " "Register \"LED:LED\|DATA_signal\[41\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[41\]~_emulated\" and latch \"LED:LED\|DATA_signal\[41\]~145\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[37\] LED:LED\|DATA_signal\[37\]~_emulated LED:LED\|DATA_signal\[37\]~149 " "Register \"LED:LED\|DATA_signal\[37\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[37\]~_emulated\" and latch \"LED:LED\|DATA_signal\[37\]~149\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[33\] LED:LED\|DATA_signal\[33\]~_emulated LED:LED\|DATA_signal\[33\]~153 " "Register \"LED:LED\|DATA_signal\[33\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[33\]~_emulated\" and latch \"LED:LED\|DATA_signal\[33\]~153\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[45\] LED:LED\|DATA_signal\[45\]~_emulated LED:LED\|DATA_signal\[45\]~157 " "Register \"LED:LED\|DATA_signal\[45\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[45\]~_emulated\" and latch \"LED:LED\|DATA_signal\[45\]~157\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[40\] LED:LED\|DATA_signal\[40\]~_emulated LED:LED\|DATA_signal\[40\]~161 " "Register \"LED:LED\|DATA_signal\[40\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[40\]~_emulated\" and latch \"LED:LED\|DATA_signal\[40\]~161\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[36\] LED:LED\|DATA_signal\[36\]~_emulated LED:LED\|DATA_signal\[36\]~165 " "Register \"LED:LED\|DATA_signal\[36\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[36\]~_emulated\" and latch \"LED:LED\|DATA_signal\[36\]~165\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[32\] LED:LED\|DATA_signal\[32\]~_emulated LED:LED\|DATA_signal\[32\]~169 " "Register \"LED:LED\|DATA_signal\[32\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[32\]~_emulated\" and latch \"LED:LED\|DATA_signal\[32\]~169\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[44\] LED:LED\|DATA_signal\[44\]~_emulated LED:LED\|DATA_signal\[44\]~173 " "Register \"LED:LED\|DATA_signal\[44\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[44\]~_emulated\" and latch \"LED:LED\|DATA_signal\[44\]~173\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[39\] LED:LED\|DATA_signal\[39\]~_emulated LED:LED\|DATA_signal\[39\]~177 " "Register \"LED:LED\|DATA_signal\[39\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[39\]~_emulated\" and latch \"LED:LED\|DATA_signal\[39\]~177\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[43\] LED:LED\|DATA_signal\[43\]~_emulated LED:LED\|DATA_signal\[43\]~181 " "Register \"LED:LED\|DATA_signal\[43\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[43\]~_emulated\" and latch \"LED:LED\|DATA_signal\[43\]~181\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[35\] LED:LED\|DATA_signal\[35\]~_emulated LED:LED\|DATA_signal\[35\]~185 " "Register \"LED:LED\|DATA_signal\[35\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[35\]~_emulated\" and latch \"LED:LED\|DATA_signal\[35\]~185\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[47\] LED:LED\|DATA_signal\[47\]~_emulated LED:LED\|DATA_signal\[47\]~189 " "Register \"LED:LED\|DATA_signal\[47\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[47\]~_emulated\" and latch \"LED:LED\|DATA_signal\[47\]~189\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[57\] LED:LED\|DATA_signal\[57\]~_emulated LED:LED\|DATA_signal\[57\]~193 " "Register \"LED:LED\|DATA_signal\[57\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[57\]~_emulated\" and latch \"LED:LED\|DATA_signal\[57\]~193\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[53\] LED:LED\|DATA_signal\[53\]~_emulated LED:LED\|DATA_signal\[53\]~197 " "Register \"LED:LED\|DATA_signal\[53\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[53\]~_emulated\" and latch \"LED:LED\|DATA_signal\[53\]~197\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[49\] LED:LED\|DATA_signal\[49\]~_emulated LED:LED\|DATA_signal\[49\]~201 " "Register \"LED:LED\|DATA_signal\[49\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[49\]~_emulated\" and latch \"LED:LED\|DATA_signal\[49\]~201\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[61\] LED:LED\|DATA_signal\[61\]~_emulated LED:LED\|DATA_signal\[61\]~205 " "Register \"LED:LED\|DATA_signal\[61\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[61\]~_emulated\" and latch \"LED:LED\|DATA_signal\[61\]~205\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[54\] LED:LED\|DATA_signal\[54\]~_emulated LED:LED\|DATA_signal\[54\]~209 " "Register \"LED:LED\|DATA_signal\[54\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[54\]~_emulated\" and latch \"LED:LED\|DATA_signal\[54\]~209\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[58\] LED:LED\|DATA_signal\[58\]~_emulated LED:LED\|DATA_signal\[58\]~213 " "Register \"LED:LED\|DATA_signal\[58\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[58\]~_emulated\" and latch \"LED:LED\|DATA_signal\[58\]~213\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[50\] LED:LED\|DATA_signal\[50\]~_emulated LED:LED\|DATA_signal\[50\]~217 " "Register \"LED:LED\|DATA_signal\[50\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[50\]~_emulated\" and latch \"LED:LED\|DATA_signal\[50\]~217\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[62\] LED:LED\|DATA_signal\[62\]~_emulated LED:LED\|DATA_signal\[62\]~221 " "Register \"LED:LED\|DATA_signal\[62\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[62\]~_emulated\" and latch \"LED:LED\|DATA_signal\[62\]~221\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[56\] LED:LED\|DATA_signal\[56\]~_emulated LED:LED\|DATA_signal\[56\]~225 " "Register \"LED:LED\|DATA_signal\[56\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[56\]~_emulated\" and latch \"LED:LED\|DATA_signal\[56\]~225\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[52\] LED:LED\|DATA_signal\[52\]~_emulated LED:LED\|DATA_signal\[52\]~229 " "Register \"LED:LED\|DATA_signal\[52\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[52\]~_emulated\" and latch \"LED:LED\|DATA_signal\[52\]~229\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[48\] LED:LED\|DATA_signal\[48\]~_emulated LED:LED\|DATA_signal\[48\]~233 " "Register \"LED:LED\|DATA_signal\[48\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[48\]~_emulated\" and latch \"LED:LED\|DATA_signal\[48\]~233\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[60\] LED:LED\|DATA_signal\[60\]~_emulated LED:LED\|DATA_signal\[60\]~237 " "Register \"LED:LED\|DATA_signal\[60\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[60\]~_emulated\" and latch \"LED:LED\|DATA_signal\[60\]~237\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[55\] LED:LED\|DATA_signal\[55\]~_emulated LED:LED\|DATA_signal\[55\]~241 " "Register \"LED:LED\|DATA_signal\[55\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[55\]~_emulated\" and latch \"LED:LED\|DATA_signal\[55\]~241\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[59\] LED:LED\|DATA_signal\[59\]~_emulated LED:LED\|DATA_signal\[59\]~245 " "Register \"LED:LED\|DATA_signal\[59\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[59\]~_emulated\" and latch \"LED:LED\|DATA_signal\[59\]~245\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[51\] LED:LED\|DATA_signal\[51\]~_emulated LED:LED\|DATA_signal\[51\]~249 " "Register \"LED:LED\|DATA_signal\[51\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[51\]~_emulated\" and latch \"LED:LED\|DATA_signal\[51\]~249\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[63\] LED:LED\|DATA_signal\[63\]~_emulated LED:LED\|DATA_signal\[63\]~253 " "Register \"LED:LED\|DATA_signal\[63\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[63\]~_emulated\" and latch \"LED:LED\|DATA_signal\[63\]~253\"" {  } { { "led.vhd" "" { Text "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1455212125587 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[63]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1455212125587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MR VCC " "Pin \"MR\" is stuck at VCC" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 344 2320 2496 360 "MR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455212125821 "|HARDSPLOIT_TEMPLATE|MR"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE GND " "Pin \"OE\" is stuck at GND" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 392 2320 2496 408 "OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455212125821 "|HARDSPLOIT_TEMPLATE|OE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1455212125821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455212126866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455212126866 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uc_buffer_busy " "No output dependent on input pin \"uc_buffer_busy\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "Z:/GIT_OPALE/hardsploit-template/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 552 1600 1776 568 "uc_buffer_busy" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455212127100 "|HARDSPLOIT_TEMPLATE|uc_buffer_busy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455212127100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "715 " "Implemented 715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455212127116 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455212127116 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1455212127116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455212127116 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1455212127116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455212127116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455212127194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 18:35:27 2016 " "Processing ended: Thu Feb 11 18:35:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455212127194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455212127194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455212127194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455212127194 ""}
