0 1 1 register
1 2 2 35
2 3 3 has
3 4 4 a
4 5 5 function
5 6 6 of
6 7 7 delaying
7 8 8 the
8 9 9 signal
9 10 10 not
10 11 11 taken
11 12 12 for
12 13 13 1
13 14 14 clock
14 15 15 cycle
15 16 16 .
16
