// Seed: 2356703321
module module_0 ();
  wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri0 id_0
    , id_6,
    output tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  always @(*) if (id_6) if (id_2) assign id_3 = 1;
  module_0 modCall_1 ();
  always @(posedge 1 or negedge 1)
    if (id_6) begin : LABEL_0
      #1;
      begin : LABEL_0
        id_6 <= 1 == 1;
      end
    end
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_2
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_10 :
  assert property (@(posedge id_3) id_10)
  else $display(1'b0, 1, id_10 + 1);
  assign id_10 = id_10;
  module_0 modCall_1 ();
endmodule
