Analysis & Synthesis report for Project2
Wed Nov 11 20:20:11 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |Project2
 17. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: Mux3to1:pcMux
 19. Parameter Settings for User Entity Instance: Register:pc
 20. Parameter Settings for User Entity Instance: InstMemory:instMemory
 21. Parameter Settings for User Entity Instance: SignExtension:signExtension
 22. Parameter Settings for User Entity Instance: RegisterFile:dprf
 23. Parameter Settings for User Entity Instance: Mux2to1:aluMux
 24. Parameter Settings for User Entity Instance: ALU:alu
 25. Parameter Settings for User Entity Instance: buffer:pipeline
 26. Parameter Settings for User Entity Instance: DataMemory:dataMemory
 27. Parameter Settings for User Entity Instance: Mux3to1:dataMux
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: DataMemory:dataMemory|altsyncram:data_rtl_0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "DataMemory:dataMemory"
 33. Port Connectivity Checks: "Register:pc"
 34. SignalTap II Logic Analyzer Settings
 35. Elapsed Time Per Partition
 36. Connections to In-System Debugging Instance "auto_signaltap_0"
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 11 20:20:11 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Project2                                        ;
; Top-level Entity Name              ; Project2                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,948                                           ;
;     Total combinational functions  ; 2,643                                           ;
;     Dedicated logic registers      ; 3,121                                           ;
; Total registers                    ; 3121                                            ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 108,800                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Project2           ; Project2           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; Project2.v                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Project2.v             ;         ;
; Test2.mif                                                                      ; yes             ; User Memory Initialization File        ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Test2.mif              ;         ;
; SevenSeg.v                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/SevenSeg.v             ;         ;
; PLL.v                                                                          ; yes             ; User Wizard-Generated File             ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/PLL.v                  ;         ;
; SignExtension.v                                                                ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/SignExtension.v        ;         ;
; ALU.v                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/ALU.v                  ;         ;
; DataMemory.v                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/DataMemory.v           ;         ;
; InstMemory.v                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/InstMemory.v           ;         ;
; Mux2to1.v                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Mux2to1.v              ;         ;
; Mux3to1.v                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Mux3to1.v              ;         ;
; PCAdder.v                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/PCAdder.v              ;         ;
; PCIncrement.v                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/PCIncrement.v          ;         ;
; Register.v                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Register.v             ;         ;
; RegisterFile.v                                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/RegisterFile.v         ;         ;
; SCProcController.v                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/SCProcController.v     ;         ;
; buffer.v                                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/buffer.v               ;         ;
; altpll.tdf                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; sld_signaltap.vhd                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_at14.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/altsyncram_at14.tdf ;         ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/mux_aoc.tdf         ;         ;
; lpm_decode.tdf                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/decode_rqf.tdf      ;         ;
; lpm_counter.tdf                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_pdi.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cntr_pdi.tdf        ;         ;
; db/cmpr_dcc.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cmpr_dcc.tdf        ;         ;
; db/cntr_02j.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cntr_02j.tdf        ;         ;
; db/cntr_sbi.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cntr_sbi.tdf        ;         ;
; db/cmpr_8cc.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cmpr_8cc.tdf        ;         ;
; db/cntr_gui.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cntr_gui.tdf        ;         ;
; db/cmpr_5cc.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/cmpr_5cc.tdf        ;         ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_5b61.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/altsyncram_5b61.tdf ;         ;
; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/altsyncram_j961.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/db/altsyncram_j961.tdf ;         ;
; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/test.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/test.mif               ;         ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,948    ;
;                                             ;          ;
; Total combinational functions               ; 2643     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1740     ;
;     -- 3 input functions                    ; 696      ;
;     -- <=2 input functions                  ; 207      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2414     ;
;     -- arithmetic mode                      ; 229      ;
;                                             ;          ;
; Total registers                             ; 3121     ;
;     -- Dedicated logic registers            ; 3121     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 61       ;
; Total memory bits                           ; 108800   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2177     ;
; Total fan-out                               ; 23976    ;
; Average fan-out                             ; 3.87     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Project2                                                                                               ; 2643 (12)         ; 3121 (0)     ; 108800      ; 0            ; 0       ; 0         ; 61   ; 0            ; |Project2                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ALU:alu|                                                                                            ; 459 (459)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|ALU:alu                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |DataMemory:dataMemory|                                                                              ; 46 (46)           ; 48 (48)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|DataMemory:dataMemory                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altsyncram:data_rtl_0|                                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|DataMemory:dataMemory|altsyncram:data_rtl_0                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_5b61:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |InstMemory:instMemory|                                                                              ; 413 (413)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|InstMemory:instMemory                                                                                                                                                                                                                                                                                                                ; work         ;
;    |Mux2to1:aluMux|                                                                                     ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Mux2to1:aluMux                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Mux3to1:dataMux|                                                                                    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Mux3to1:dataMux                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |PCAdder:pcAdder|                                                                                    ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PCAdder:pcAdder                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |PCIncrement:pcIncrement|                                                                            ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PCIncrement:pcIncrement                                                                                                                                                                                                                                                                                                              ; work         ;
;    |PLL:PLL_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PLL:PLL_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Register:pc|                                                                                        ; 3 (3)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Register:pc                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |RegisterFile:dprf|                                                                                  ; 743 (743)         ; 512 (512)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RegisterFile:dprf                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |SCProcController:controller|                                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SCProcController:controller                                                                                                                                                                                                                                                                                                          ; work         ;
;    |SevenSeg:sevenSeg0|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg0                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |SevenSeg:sevenSeg1|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg1                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |SevenSeg:sevenSeg2|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg2                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |SevenSeg:sevenSeg3|                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg3                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |buffer:pipeline|                                                                                    ; 0 (0)             ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|buffer:pipeline                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 577 (1)           ; 2339 (354)   ; 43264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 576 (0)           ; 1985 (0)     ; 43264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 576 (20)          ; 1985 (1378)  ; 43264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 43264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_at14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 43264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 39 (1)            ; 96 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 32 (0)            ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 405 (9)           ; 389 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_pdi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pdi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 338 (338)         ; 338 (338)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; Test2.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 338          ; 128          ; 338          ; 43264 ; None      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Project2|PLL:PLL_inst ; C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/PLL.v ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; DataMemory:dataMemory|key_reg[4..31]   ; Stuck at GND due to stuck port data_in ;
; DataMemory:dataMemory|sw_reg[10..31]   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 50 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3121  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 518   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 812   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+---------------------------------------+----------------------------------+------+
; Register Name                         ; Megafunction                     ; Type ;
+---------------------------------------+----------------------------------+------+
; DataMemory:dataMemory|addr_reg[0..10] ; DataMemory:dataMemory|data_rtl_0 ; RAM  ;
+---------------------------------------+----------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project2|Register:pc|dataOut[1]                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Project2|Register:pc|dataOut[22]                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project2|Mux3to1:dataMux|dOut[25]                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project2|DataMemory:dataMemory|dOut[8]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project2|DataMemory:dataMemory|dOut[3]                                                                         ;
; 11:1               ; 15 bits   ; 105 LEs       ; 90 LEs               ; 15 LEs                 ; No         ; |Project2|ALU:alu|dOut[14]                                                                                      ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |Project2|ALU:alu|dOut[18]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Project2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project2      ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; ADDR_KEY                 ; 11110000000000000000000000010000 ; Unsigned Binary ;
; ADDR_SW                  ; 11110000000000000000000000010100 ; Unsigned Binary ;
; ADDR_HEX                 ; 11110000000000000000000000000000 ; Unsigned Binary ;
; ADDR_LEDR                ; 11110000000000000000000000000100 ; Unsigned Binary ;
; ADDR_LEDG                ; 11110000000000000000000000001000 ; Unsigned Binary ;
; DBITS                    ; 32                               ; Signed Integer  ;
; INST_BIT_WIDTH           ; 32                               ; Signed Integer  ;
; START_PC                 ; 00000000000000000000000000000000 ; Unsigned Binary ;
; REG_INDEX_BIT_WIDTH      ; 4                                ; Signed Integer  ;
; IMEM_INIT_FILE           ; Test2.mif                        ; String          ;
; IMEM_ADDR_BIT_WIDTH      ; 11                               ; Signed Integer  ;
; IMEM_DATA_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; TRUE_DMEM_ADDR_BIT_WIDTH ; 11                               ; Signed Integer  ;
; DMEM_ADDR_BIT_WIDTH      ; 30                               ; Signed Integer  ;
; DMEM_DATA_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; IMEM_PC_BITS_HI          ; 13                               ; Signed Integer  ;
; IMEM_PC_BITS_LO          ; 2                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; YES                   ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 5000                  ; Signed Integer            ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 65                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:pcMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:pc            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMemory:instMemory ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; MEM_INIT_FILE  ; Test2.mif ; String                                ;
; ADDR_BIT_WIDTH ; 11        ; Signed Integer                        ;
; DATA_BIT_WIDTH ; 32        ; Signed Integer                        ;
; N_WORDS        ; 2048      ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtension:signExtension ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; IN_BIT_WIDTH   ; 16    ; Signed Integer                                  ;
; OUT_BIT_WIDTH  ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:dprf ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                        ;
; REG_WIDTH      ; 4     ; Signed Integer                        ;
; REG_SIZE       ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:aluMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:pipeline ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:dataMemory ;
+---------------------+-----------+----------------------------------+
; Parameter Name      ; Value     ; Type                             ;
+---------------------+-----------+----------------------------------+
; MEM_INIT_FILE       ; Test2.mif ; String                           ;
; ADDR_BIT_WIDTH      ; 30        ; Signed Integer                   ;
; DATA_BIT_WIDTH      ; 32        ; Signed Integer                   ;
; TRUE_ADDR_BIT_WIDTH ; 11        ; Signed Integer                   ;
; N_WORDS             ; 2048      ; Signed Integer                   ;
+---------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:dataMux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 338                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 38211                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 33249                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                  ; String         ;
; sld_inversion_mask_length                       ; 69                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:dataMemory|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Test2.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_5b61      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; DataMemory:dataMemory|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 2048                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:dataMemory"                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (30 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "Register:pc" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; wrtEn ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 338              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                 ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                       ; Details ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------+---------+
; ALU:alu|dIn1[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[0]~2           ; N/A     ;
; ALU:alu|dIn1[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[10]~3          ; N/A     ;
; ALU:alu|dIn1[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[11]~4          ; N/A     ;
; ALU:alu|dIn1[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[12]~5          ; N/A     ;
; ALU:alu|dIn1[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[13]~6          ; N/A     ;
; ALU:alu|dIn1[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[14]~7          ; N/A     ;
; ALU:alu|dIn1[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[15]~8          ; N/A     ;
; ALU:alu|dIn1[16]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[16]~9          ; N/A     ;
; ALU:alu|dIn1[17]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[17]~10         ; N/A     ;
; ALU:alu|dIn1[18]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[18]~11         ; N/A     ;
; ALU:alu|dIn1[19]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[19]~12         ; N/A     ;
; ALU:alu|dIn1[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[1]~13          ; N/A     ;
; ALU:alu|dIn1[20]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[20]~14         ; N/A     ;
; ALU:alu|dIn1[21]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[21]~15         ; N/A     ;
; ALU:alu|dIn1[22]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[22]~16         ; N/A     ;
; ALU:alu|dIn1[23]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[23]~17         ; N/A     ;
; ALU:alu|dIn1[24]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[24]~18         ; N/A     ;
; ALU:alu|dIn1[25]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[25]~19         ; N/A     ;
; ALU:alu|dIn1[26]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[26]~20         ; N/A     ;
; ALU:alu|dIn1[27]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[27]~21         ; N/A     ;
; ALU:alu|dIn1[28]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[28]~22         ; N/A     ;
; ALU:alu|dIn1[29]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[29]~23         ; N/A     ;
; ALU:alu|dIn1[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[2]~24          ; N/A     ;
; ALU:alu|dIn1[30]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[30]~25         ; N/A     ;
; ALU:alu|dIn1[31]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[31]~26         ; N/A     ;
; ALU:alu|dIn1[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[3]~27          ; N/A     ;
; ALU:alu|dIn1[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[4]~28          ; N/A     ;
; ALU:alu|dIn1[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[5]~29          ; N/A     ;
; ALU:alu|dIn1[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[6]~30          ; N/A     ;
; ALU:alu|dIn1[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[7]~31          ; N/A     ;
; ALU:alu|dIn1[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[8]~32          ; N/A     ;
; ALU:alu|dIn1[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RegisterFile:dprf|sr1Out[9]~33          ; N/A     ;
; ALU:alu|dIn2[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[0]~0                ; N/A     ;
; ALU:alu|dIn2[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[10]~1               ; N/A     ;
; ALU:alu|dIn2[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[11]~4               ; N/A     ;
; ALU:alu|dIn2[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[12]~6               ; N/A     ;
; ALU:alu|dIn2[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[13]~7               ; N/A     ;
; ALU:alu|dIn2[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[14]~8               ; N/A     ;
; ALU:alu|dIn2[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[15]~10              ; N/A     ;
; ALU:alu|dIn2[16]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[16]~13              ; N/A     ;
; ALU:alu|dIn2[17]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[17]~14              ; N/A     ;
; ALU:alu|dIn2[18]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[18]~15              ; N/A     ;
; ALU:alu|dIn2[19]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[19]~16              ; N/A     ;
; ALU:alu|dIn2[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[1]~17               ; N/A     ;
; ALU:alu|dIn2[20]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[20]~18              ; N/A     ;
; ALU:alu|dIn2[21]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[21]~19              ; N/A     ;
; ALU:alu|dIn2[22]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[22]~20              ; N/A     ;
; ALU:alu|dIn2[23]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[23]~21              ; N/A     ;
; ALU:alu|dIn2[24]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[24]~22              ; N/A     ;
; ALU:alu|dIn2[25]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[25]~23              ; N/A     ;
; ALU:alu|dIn2[26]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[26]~24              ; N/A     ;
; ALU:alu|dIn2[27]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[27]~25              ; N/A     ;
; ALU:alu|dIn2[28]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[28]~26              ; N/A     ;
; ALU:alu|dIn2[29]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[29]~27              ; N/A     ;
; ALU:alu|dIn2[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[2]~28               ; N/A     ;
; ALU:alu|dIn2[30]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[30]~29              ; N/A     ;
; ALU:alu|dIn2[31]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[31]~30              ; N/A     ;
; ALU:alu|dIn2[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[3]~31               ; N/A     ;
; ALU:alu|dIn2[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[4]~32               ; N/A     ;
; ALU:alu|dIn2[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[5]~34               ; N/A     ;
; ALU:alu|dIn2[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[6]~35               ; N/A     ;
; ALU:alu|dIn2[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[7]~36               ; N/A     ;
; ALU:alu|dIn2[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[8]~38               ; N/A     ;
; ALU:alu|dIn2[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux2to1:aluMux|dOut[9]~40               ; N/A     ;
; ALU:alu|dOut[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[0]~13                      ; N/A     ;
; ALU:alu|dOut[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[10]~29                     ; N/A     ;
; ALU:alu|dOut[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[11]~35                     ; N/A     ;
; ALU:alu|dOut[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[12]~41                     ; N/A     ;
; ALU:alu|dOut[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[13]~47                     ; N/A     ;
; ALU:alu|dOut[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[14]~53                     ; N/A     ;
; ALU:alu|dOut[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[15]~59                     ; N/A     ;
; ALU:alu|dOut[16]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[16]~67                     ; N/A     ;
; ALU:alu|dOut[17]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[17]~73                     ; N/A     ;
; ALU:alu|dOut[18]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[18]~79                     ; N/A     ;
; ALU:alu|dOut[19]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[19]~85                     ; N/A     ;
; ALU:alu|dOut[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[1]~91                      ; N/A     ;
; ALU:alu|dOut[20]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[20]~98                     ; N/A     ;
; ALU:alu|dOut[21]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[21]~104                    ; N/A     ;
; ALU:alu|dOut[22]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[22]~111                    ; N/A     ;
; ALU:alu|dOut[23]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[23]~117                    ; N/A     ;
; ALU:alu|dOut[24]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[24]~124                    ; N/A     ;
; ALU:alu|dOut[25]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[25]~130                    ; N/A     ;
; ALU:alu|dOut[26]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[26]~137                    ; N/A     ;
; ALU:alu|dOut[27]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[27]~143                    ; N/A     ;
; ALU:alu|dOut[28]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[28]~150                    ; N/A     ;
; ALU:alu|dOut[29]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[29]~156                    ; N/A     ;
; ALU:alu|dOut[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[2]~162                     ; N/A     ;
; ALU:alu|dOut[30]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[30]~169                    ; N/A     ;
; ALU:alu|dOut[31]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[31]~175                    ; N/A     ;
; ALU:alu|dOut[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[3]~181                     ; N/A     ;
; ALU:alu|dOut[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[4]~187                     ; N/A     ;
; ALU:alu|dOut[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[5]~193                     ; N/A     ;
; ALU:alu|dOut[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[6]~199                     ; N/A     ;
; ALU:alu|dOut[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[7]~205                     ; N/A     ;
; ALU:alu|dOut[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[8]~211                     ; N/A     ;
; ALU:alu|dOut[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:alu|dOut[9]~217                     ; N/A     ;
; ALU:alu|op1[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~385_wirecell ; N/A     ;
; ALU:alu|op1[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~385_wirecell ; N/A     ;
; ALU:alu|op1[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~331          ; N/A     ;
; ALU:alu|op1[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~331          ; N/A     ;
; ALU:alu|op1[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~93_wirecell  ; N/A     ;
; ALU:alu|op1[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~93_wirecell  ; N/A     ;
; ALU:alu|op1[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~386_wirecell ; N/A     ;
; ALU:alu|op1[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~386_wirecell ; N/A     ;
; ALU:alu|op2[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~366          ; N/A     ;
; ALU:alu|op2[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~366          ; N/A     ;
; ALU:alu|op2[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~365_wirecell ; N/A     ;
; ALU:alu|op2[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~365_wirecell ; N/A     ;
; ALU:alu|op2[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~354          ; N/A     ;
; ALU:alu|op2[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~354          ; N/A     ;
; ALU:alu|op2[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~380_wirecell ; N/A     ;
; ALU:alu|op2[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~380_wirecell ; N/A     ;
; CLOCK_50                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                ; N/A     ;
; DataMemory:dataMemory|addr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[0]             ; N/A     ;
; DataMemory:dataMemory|addr[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[10]            ; N/A     ;
; DataMemory:dataMemory|addr[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[11]            ; N/A     ;
; DataMemory:dataMemory|addr[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[12]            ; N/A     ;
; DataMemory:dataMemory|addr[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[13]            ; N/A     ;
; DataMemory:dataMemory|addr[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[14]            ; N/A     ;
; DataMemory:dataMemory|addr[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[15]            ; N/A     ;
; DataMemory:dataMemory|addr[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[16]            ; N/A     ;
; DataMemory:dataMemory|addr[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[17]            ; N/A     ;
; DataMemory:dataMemory|addr[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[18]            ; N/A     ;
; DataMemory:dataMemory|addr[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[19]            ; N/A     ;
; DataMemory:dataMemory|addr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[1]             ; N/A     ;
; DataMemory:dataMemory|addr[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[20]            ; N/A     ;
; DataMemory:dataMemory|addr[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[21]            ; N/A     ;
; DataMemory:dataMemory|addr[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[22]            ; N/A     ;
; DataMemory:dataMemory|addr[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[23]            ; N/A     ;
; DataMemory:dataMemory|addr[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[24]            ; N/A     ;
; DataMemory:dataMemory|addr[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[25]            ; N/A     ;
; DataMemory:dataMemory|addr[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[26]            ; N/A     ;
; DataMemory:dataMemory|addr[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[27]            ; N/A     ;
; DataMemory:dataMemory|addr[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[28]            ; N/A     ;
; DataMemory:dataMemory|addr[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[29]            ; N/A     ;
; DataMemory:dataMemory|addr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[2]             ; N/A     ;
; DataMemory:dataMemory|addr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[3]             ; N/A     ;
; DataMemory:dataMemory|addr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[4]             ; N/A     ;
; DataMemory:dataMemory|addr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[5]             ; N/A     ;
; DataMemory:dataMemory|addr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[6]             ; N/A     ;
; DataMemory:dataMemory|addr[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[7]             ; N/A     ;
; DataMemory:dataMemory|addr[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[8]             ; N/A     ;
; DataMemory:dataMemory|addr[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[9]             ; N/A     ;
; DataMemory:dataMemory|dIn[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[0]             ; N/A     ;
; DataMemory:dataMemory|dIn[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[10]            ; N/A     ;
; DataMemory:dataMemory|dIn[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[11]            ; N/A     ;
; DataMemory:dataMemory|dIn[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[12]            ; N/A     ;
; DataMemory:dataMemory|dIn[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[13]            ; N/A     ;
; DataMemory:dataMemory|dIn[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[14]            ; N/A     ;
; DataMemory:dataMemory|dIn[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[15]            ; N/A     ;
; DataMemory:dataMemory|dIn[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[16]            ; N/A     ;
; DataMemory:dataMemory|dIn[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[17]            ; N/A     ;
; DataMemory:dataMemory|dIn[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[18]            ; N/A     ;
; DataMemory:dataMemory|dIn[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[19]            ; N/A     ;
; DataMemory:dataMemory|dIn[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[1]             ; N/A     ;
; DataMemory:dataMemory|dIn[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[20]            ; N/A     ;
; DataMemory:dataMemory|dIn[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[21]            ; N/A     ;
; DataMemory:dataMemory|dIn[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[22]            ; N/A     ;
; DataMemory:dataMemory|dIn[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[23]            ; N/A     ;
; DataMemory:dataMemory|dIn[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[24]            ; N/A     ;
; DataMemory:dataMemory|dIn[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[25]            ; N/A     ;
; DataMemory:dataMemory|dIn[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[26]            ; N/A     ;
; DataMemory:dataMemory|dIn[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[27]            ; N/A     ;
; DataMemory:dataMemory|dIn[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[28]            ; N/A     ;
; DataMemory:dataMemory|dIn[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[29]            ; N/A     ;
; DataMemory:dataMemory|dIn[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[2]             ; N/A     ;
; DataMemory:dataMemory|dIn[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[30]            ; N/A     ;
; DataMemory:dataMemory|dIn[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[31]            ; N/A     ;
; DataMemory:dataMemory|dIn[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[3]             ; N/A     ;
; DataMemory:dataMemory|dIn[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[4]             ; N/A     ;
; DataMemory:dataMemory|dIn[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[5]             ; N/A     ;
; DataMemory:dataMemory|dIn[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[6]             ; N/A     ;
; DataMemory:dataMemory|dIn[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[7]             ; N/A     ;
; DataMemory:dataMemory|dIn[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[8]             ; N/A     ;
; DataMemory:dataMemory|dIn[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|sr2Out_P[9]             ; N/A     ;
; DataMemory:dataMemory|dOut[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[0]~1         ; N/A     ;
; DataMemory:dataMemory|dOut[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[10]~13       ; N/A     ;
; DataMemory:dataMemory|dOut[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[11]~14       ; N/A     ;
; DataMemory:dataMemory|dOut[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[12]~15       ; N/A     ;
; DataMemory:dataMemory|dOut[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[13]~16       ; N/A     ;
; DataMemory:dataMemory|dOut[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[14]~17       ; N/A     ;
; DataMemory:dataMemory|dOut[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[15]~18       ; N/A     ;
; DataMemory:dataMemory|dOut[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[16]~19       ; N/A     ;
; DataMemory:dataMemory|dOut[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[17]~20       ; N/A     ;
; DataMemory:dataMemory|dOut[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[18]~21       ; N/A     ;
; DataMemory:dataMemory|dOut[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[19]~22       ; N/A     ;
; DataMemory:dataMemory|dOut[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[1]~3         ; N/A     ;
; DataMemory:dataMemory|dOut[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[20]~23       ; N/A     ;
; DataMemory:dataMemory|dOut[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[21]~24       ; N/A     ;
; DataMemory:dataMemory|dOut[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[22]~25       ; N/A     ;
; DataMemory:dataMemory|dOut[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[23]~26       ; N/A     ;
; DataMemory:dataMemory|dOut[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[24]~27       ; N/A     ;
; DataMemory:dataMemory|dOut[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[25]~28       ; N/A     ;
; DataMemory:dataMemory|dOut[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[26]~29       ; N/A     ;
; DataMemory:dataMemory|dOut[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[27]~30       ; N/A     ;
; DataMemory:dataMemory|dOut[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[28]~31       ; N/A     ;
; DataMemory:dataMemory|dOut[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[29]~32       ; N/A     ;
; DataMemory:dataMemory|dOut[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[2]~5         ; N/A     ;
; DataMemory:dataMemory|dOut[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[30]~33       ; N/A     ;
; DataMemory:dataMemory|dOut[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[31]~34       ; N/A     ;
; DataMemory:dataMemory|dOut[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[3]~7         ; N/A     ;
; DataMemory:dataMemory|dOut[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[4]~8         ; N/A     ;
; DataMemory:dataMemory|dOut[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[5]~9         ; N/A     ;
; DataMemory:dataMemory|dOut[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[6]~10        ; N/A     ;
; DataMemory:dataMemory|dOut[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[7]~11        ; N/A     ;
; DataMemory:dataMemory|dOut[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[8]~12        ; N/A     ;
; DataMemory:dataMemory|dOut[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[9]~35        ; N/A     ;
; DataMemory:dataMemory|key[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                  ; N/A     ;
; DataMemory:dataMemory|key[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                  ; N/A     ;
; DataMemory:dataMemory|key[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[2]                                  ; N/A     ;
; DataMemory:dataMemory|key[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[3]                                  ; N/A     ;
; Mux3to1:dataMux|dInSrc1[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[0]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[10]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[11]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[12]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[13]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[14]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[15]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[16]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[16]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[17]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[17]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[18]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[18]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[19]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[19]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[1]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[20]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[20]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[21]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[21]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[22]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[22]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[23]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[23]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[24]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[24]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[25]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[25]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[26]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[26]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[27]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[27]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[28]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[28]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[29]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[29]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[2]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[30]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[30]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[31]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[31]            ; N/A     ;
; Mux3to1:dataMux|dInSrc1[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[3]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[4]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[5]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[6]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[7]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[8]             ; N/A     ;
; Mux3to1:dataMux|dInSrc1[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|aluOut_P[9]             ; N/A     ;
; Mux3to1:dataMux|dInSrc2[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[0]~1         ; N/A     ;
; Mux3to1:dataMux|dInSrc2[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[10]~13       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[11]~14       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[12]~15       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[13]~16       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[14]~17       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[15]~18       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[16]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[16]~19       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[17]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[17]~20       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[18]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[18]~21       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[19]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[19]~22       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[1]~3         ; N/A     ;
; Mux3to1:dataMux|dInSrc2[20]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[20]~23       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[21]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[21]~24       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[22]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[22]~25       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[23]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[23]~26       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[24]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[24]~27       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[25]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[25]~28       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[26]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[26]~29       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[27]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[27]~30       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[28]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[28]~31       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[29]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[29]~32       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[2]~5         ; N/A     ;
; Mux3to1:dataMux|dInSrc2[30]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[30]~33       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[31]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[31]~34       ; N/A     ;
; Mux3to1:dataMux|dInSrc2[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[3]~7         ; N/A     ;
; Mux3to1:dataMux|dInSrc2[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[4]~8         ; N/A     ;
; Mux3to1:dataMux|dInSrc2[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[5]~9         ; N/A     ;
; Mux3to1:dataMux|dInSrc2[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[6]~10        ; N/A     ;
; Mux3to1:dataMux|dInSrc2[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[7]~11        ; N/A     ;
; Mux3to1:dataMux|dInSrc2[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[8]~12        ; N/A     ;
; Mux3to1:dataMux|dInSrc2[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DataMemory:dataMemory|dOut[9]~35        ; N/A     ;
; Mux3to1:dataMux|dInSrc3[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[0]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[10]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[11]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[12]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[13]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[14]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[15]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[16]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[16]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[17]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[17]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[18]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[18]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[19]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[19]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[1]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[20]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[20]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[21]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[21]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[22]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[22]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[23]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[23]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[24]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[24]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[25]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[25]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[26]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[26]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[27]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[27]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[28]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[28]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[29]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[29]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[2]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[30]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[30]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[31]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[31]     ; N/A     ;
; Mux3to1:dataMux|dInSrc3[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[3]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[4]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[5]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[6]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[7]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[8]      ; N/A     ;
; Mux3to1:dataMux|dInSrc3[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; buffer:pipeline|incrementedPC_P[9]      ; N/A     ;
; Mux3to1:dataMux|dOut[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[0]~1               ; N/A     ;
; Mux3to1:dataMux|dOut[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[10]~3              ; N/A     ;
; Mux3to1:dataMux|dOut[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[11]~5              ; N/A     ;
; Mux3to1:dataMux|dOut[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[12]~7              ; N/A     ;
; Mux3to1:dataMux|dOut[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[13]~9              ; N/A     ;
; Mux3to1:dataMux|dOut[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[14]~11             ; N/A     ;
; Mux3to1:dataMux|dOut[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[15]~13             ; N/A     ;
; Mux3to1:dataMux|dOut[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[16]~15             ; N/A     ;
; Mux3to1:dataMux|dOut[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[17]~17             ; N/A     ;
; Mux3to1:dataMux|dOut[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[18]~19             ; N/A     ;
; Mux3to1:dataMux|dOut[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[19]~21             ; N/A     ;
; Mux3to1:dataMux|dOut[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[1]~23              ; N/A     ;
; Mux3to1:dataMux|dOut[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[20]~25             ; N/A     ;
; Mux3to1:dataMux|dOut[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[21]~27             ; N/A     ;
; Mux3to1:dataMux|dOut[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[22]~29             ; N/A     ;
; Mux3to1:dataMux|dOut[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[23]~31             ; N/A     ;
; Mux3to1:dataMux|dOut[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[24]~33             ; N/A     ;
; Mux3to1:dataMux|dOut[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[25]~35             ; N/A     ;
; Mux3to1:dataMux|dOut[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[26]~37             ; N/A     ;
; Mux3to1:dataMux|dOut[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[27]~39             ; N/A     ;
; Mux3to1:dataMux|dOut[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[28]~41             ; N/A     ;
; Mux3to1:dataMux|dOut[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[29]~43             ; N/A     ;
; Mux3to1:dataMux|dOut[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[2]~45              ; N/A     ;
; Mux3to1:dataMux|dOut[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[30]~47             ; N/A     ;
; Mux3to1:dataMux|dOut[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[31]~49             ; N/A     ;
; Mux3to1:dataMux|dOut[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[3]~51              ; N/A     ;
; Mux3to1:dataMux|dOut[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[4]~53              ; N/A     ;
; Mux3to1:dataMux|dOut[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[5]~55              ; N/A     ;
; Mux3to1:dataMux|dOut[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[6]~57              ; N/A     ;
; Mux3to1:dataMux|dOut[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[7]~59              ; N/A     ;
; Mux3to1:dataMux|dOut[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[8]~61              ; N/A     ;
; Mux3to1:dataMux|dOut[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Mux3to1:dataMux|dOut[9]~64              ; N/A     ;
; SCProcController:controller|aluControl[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~366          ; N/A     ;
; SCProcController:controller|aluControl[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~366          ; N/A     ;
; SCProcController:controller|aluControl[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~365_wirecell ; N/A     ;
; SCProcController:controller|aluControl[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~365_wirecell ; N/A     ;
; SCProcController:controller|aluControl[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~354          ; N/A     ;
; SCProcController:controller|aluControl[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~354          ; N/A     ;
; SCProcController:controller|aluControl[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~380_wirecell ; N/A     ;
; SCProcController:controller|aluControl[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~380_wirecell ; N/A     ;
; SCProcController:controller|aluControl[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~385_wirecell ; N/A     ;
; SCProcController:controller|aluControl[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~385_wirecell ; N/A     ;
; SCProcController:controller|aluControl[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~331          ; N/A     ;
; SCProcController:controller|aluControl[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~331          ; N/A     ;
; SCProcController:controller|aluControl[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~93_wirecell  ; N/A     ;
; SCProcController:controller|aluControl[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~93_wirecell  ; N/A     ;
; SCProcController:controller|aluControl[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~386_wirecell ; N/A     ;
; SCProcController:controller|aluControl[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; InstMemory:instMemory|data~386_wirecell ; N/A     ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 11 20:19:53 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file project2.v
    Info (12023): Found entity 1: Project2
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file signextension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1.v
    Info (12023): Found entity 1: Mux3to1
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.v
    Info (12023): Found entity 1: PCAdder
Info (12021): Found 1 design units, including 1 entities, in source file pcincrement.v
    Info (12023): Found entity 1: PCIncrement
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file scproccontroller.v
    Info (12023): Found entity 1: SCProcController
Info (12021): Found 1 design units, including 1 entities, in source file buffer.v
    Info (12023): Found entity 1: buffer
Info (12127): Elaborating entity "Project2" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "65"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_counter" = "5000"
    Info (12134): Parameter "gate_lock_signal" = "YES"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Mux3to1" for hierarchy "Mux3to1:pcMux"
Info (12128): Elaborating entity "Register" for hierarchy "Register:pc"
Info (12128): Elaborating entity "PCIncrement" for hierarchy "PCIncrement:pcIncrement"
Info (12128): Elaborating entity "InstMemory" for hierarchy "InstMemory:instMemory"
Warning (10858): Verilog HDL warning at InstMemory.v(11): object data used but never assigned
Info (12128): Elaborating entity "SCProcController" for hierarchy "SCProcController:controller"
Info (12128): Elaborating entity "SignExtension" for hierarchy "SignExtension:signExtension"
Info (12128): Elaborating entity "PCAdder" for hierarchy "PCAdder:pcAdder"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:dprf"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:aluMux"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Warning (10764): Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned
Info (12128): Elaborating entity "buffer" for hierarchy "buffer:pipeline"
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:dataMemory"
Warning (10230): Verilog HDL assignment warning at DataMemory.v(39): truncated value with size 12 to match size of target (11)
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:sevenSeg3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_at14.tdf
    Info (12023): Found entity 1: altsyncram_at14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pdi.tdf
    Info (12023): Found entity 1: cntr_pdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf
    Info (12023): Found entity 1: cmpr_dcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (276021): Created node "DataMemory:dataMemory|data" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RegisterFile:dprf|regs" is uninferred due to asynchronous read logic
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:dataMemory|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to Test2.mif
Info (12130): Elaborated megafunction instantiation "DataMemory:dataMemory|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:dataMemory|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "Test2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b61.tdf
    Info (12023): Found entity 1: altsyncram_5b61
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Project2.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 355 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5623 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 5186 logic cells
    Info (21064): Implemented 370 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 614 megabytes
    Info: Processing ended: Wed Nov 11 20:20:12 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/HM/Downloads/CS3220+Project+2/CS3220 Project 2/Project2.map.smsg.


