{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568301325093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568301325094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 11:15:24 2019 " "Processing started: Thu Sep 12 11:15:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568301325094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568301325094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MMU_v1 -c MMU_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MMU_v1 -c MMU_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568301325094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568301325242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568301325242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MMU_v1.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file MMU_v1.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568301337441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F2-behav " "Found design unit 1: F2-behav" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568301337443 ""} { "Info" "ISGN_ENTITY_NAME" "1 F2 " "Found entity 1: F2" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568301337443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568301337443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "F2 " "Elaborating entity \"F2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568301337487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "gOUT GND " "Pin \"gOUT\" is stuck at GND" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568301337881 "|F2|gOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "bOUT GND " "Pin \"bOUT\" is stuck at GND" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568301337881 "|F2|bOUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568301337881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568301337955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568301338343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568301338343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568301338367 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568301338367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568301338367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568301338367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568301338371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 11:15:38 2019 " "Processing ended: Thu Sep 12 11:15:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568301338371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568301338371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568301338371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568301338371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1568301339004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568301339005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 11:15:38 2019 " "Processing started: Thu Sep 12 11:15:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568301339005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1568301339005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MMU_v1 -c MMU_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MMU_v1 -c MMU_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1568301339005 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1568301339039 ""}
{ "Info" "0" "" "Project  = MMU_v1" {  } {  } 0 0 "Project  = MMU_v1" 0 0 "Fitter" 0 0 1568301339040 ""}
{ "Info" "0" "" "Revision = MMU_v1" {  } {  } 0 0 "Revision = MMU_v1" 0 0 "Fitter" 0 0 1568301339040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1568301339085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1568301339085 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MMU_v1 EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"MMU_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1568301339088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568301339145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568301339145 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1568301339242 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1568301339245 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568301339287 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568301339287 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568301339287 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568301339287 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568301339287 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1568301339287 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568301339289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568301339289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568301339289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568301339289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568301339289 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1568301339289 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA out1 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin out1, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { out1 } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "out1" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA out2 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin out2, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { out2 } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "out2" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA rOUT 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin rOUT, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { rOUT } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rOUT" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA gOUT 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin gOUT, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { gOUT } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gOUT" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA bOUT 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin bOUT, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { bOUT } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bOUT" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA dbg1 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin dbg1, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { dbg1 } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dbg1" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_NOT_SUPPORTED" "12mA dbg2 3.3-V LVTTL " "Current Strength logic option is set to 12mA for pin dbg2, but setting  is not supported by I/O standard 3.3-V LVTTL" {  } { { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { dbg2 } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dbg2" } } } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169055 "Current Strength logic option is set to %1!s! for pin %2!s!, but setting  is not supported by I/O standard %3!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568301339501 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1568301339530 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gOUT GND " "Pin gOUT has GND driving its datain port" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { gOUT } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gOUT" } } } } { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1568301339531 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "bOUT GND " "Pin bOUT has GND driving its datain port" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { bOUT } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bOUT" } } } } { "Register.vhdl" "" { Text "/home/codetector/projects/imsai/MMU_VHDL/Register.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/codetector/projects/imsai/MMU_VHDL/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1568301339531 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1568301339531 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568301339569 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 12 11:15:39 2019 " "Processing ended: Thu Sep 12 11:15:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568301339569 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568301339569 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568301339569 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568301339569 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568301340200 ""}
