//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_62
.address_size 64

    .file   1 "/home/maleadt/Julia/CUDAnative/src/execution.jl"
    // .globl   ptxcall_Kernel_11

.visible .entry ptxcall_Kernel_11(
    .param .align 8 .b8 ptxcall_Kernel_11_param_0[24],
    .param .align 8 .b8 ptxcall_Kernel_11_param_1[64],
    .param .align 1 .b8 ptxcall_Kernel_11_param_2[4],
    .param .align 8 .b8 ptxcall_Kernel_11_param_3[32],
    .param .align 8 .b8 ptxcall_Kernel_11_param_4[16]
)
{
    .reg .pred  %p<14>;
    .reg .s16   %rs<13>;
    .reg .f32   %f<12>;
    .reg .s32   %r<8>;
    .reg .s64   %rd<72>;

    ld.param.u64    %rd1, [ptxcall_Kernel_11_param_4];
    ld.param.u64    %rd34, [ptxcall_Kernel_11_param_4+8];
    mov.u32 %r1, %ctaid.x;
    mov.u32 %r2, %ntid.x;
    mul.wide.u32    %rd2, %r2, %r1;
    mov.u32 %r3, %tid.x;
    cvt.u64.u32 %rd3, %r3;
    add.s64     %rd35, %rd3, %rd2;
    add.s64     %rd36, %rd35, 1;
    mul.lo.s64  %rd37, %rd1, %rd34;
    setp.lt.s64 %p1, %rd37, %rd36;
    @%p1 bra    LBB0_7;
    setp.ne.s64 %p2, %rd1, 0;
    @%p2 bra    LBB0_3;
    bra.uni     LBB0_2;
LBB0_3:
    ld.param.u64    %rd33, [ptxcall_Kernel_11_param_3+24];
    ld.param.u64    %rd32, [ptxcall_Kernel_11_param_3+16];
    ld.param.u64    %rd31, [ptxcall_Kernel_11_param_3+8];
    ld.param.u64    %rd30, [ptxcall_Kernel_11_param_3];
    ld.param.u8     %rs8, [ptxcall_Kernel_11_param_2+3];
    ld.param.u8     %rs7, [ptxcall_Kernel_11_param_2+2];
    ld.param.u8     %rs6, [ptxcall_Kernel_11_param_2+1];
    ld.param.u8     %rs5, [ptxcall_Kernel_11_param_2];
    ld.param.u64    %rd29, [ptxcall_Kernel_11_param_1+56];
    ld.param.u64    %rd27, [ptxcall_Kernel_11_param_1+40];
    ld.param.f32    %f4, [ptxcall_Kernel_11_param_1+28];
    ld.param.f32    %f3, [ptxcall_Kernel_11_param_1+24];
    ld.param.u64    %rd25, [ptxcall_Kernel_11_param_1+16];
    ld.param.u64    %rd23, [ptxcall_Kernel_11_param_1];
    ld.param.u64    %rd22, [ptxcall_Kernel_11_param_0+16];
    ld.param.u64    %rd20, [ptxcall_Kernel_11_param_0];
    add.s64     %rd14, %rd2, %rd3;
    or.b64      %rd38, %rd14, %rd1;
    and.b64     %rd39, %rd38, -4294967296;
    setp.ne.s64 %p3, %rd39, 0;
    @%p3 bra    LBB0_5;
    bra.uni     LBB0_4;
LBB0_5:
    div.s64     %rd71, %rd14, %rd1;
    bra.uni     LBB0_6;
LBB0_4:
    cvt.u32.u64 %r4, %rd1;
    cvt.u32.u64 %r5, %rd14;
    div.u32     %r6, %r5, %r4;
    cvt.u64.u32 %rd71, %r6;
LBB0_6:
    mul.lo.s64  %rd40, %rd71, %rd1;
    sub.s64     %rd41, %rd14, %rd40;
    add.s64     %rd42, %rd41, 1;
    add.s64     %rd43, %rd71, 1;
    and.b16     %rs9, %rs5, 1;
    setp.eq.b16 %p4, %rs9, 1;
    not.pred    %p5, %p4;
    selp.b64    %rd44, %rd30, %rd42, %p5;
    and.b16     %rs10, %rs6, 1;
    setp.eq.b16 %p6, %rs10, 1;
    not.pred    %p7, %p6;
    selp.b64    %rd45, %rd31, %rd43, %p7;
    and.b16     %rs11, %rs7, 1;
    setp.eq.b16 %p8, %rs11, 1;
    not.pred    %p9, %p8;
    selp.b64    %rd46, %rd32, %rd42, %p9;
    and.b16     %rs12, %rs8, 1;
    setp.eq.b16 %p10, %rs12, 1;
    not.pred    %p11, %p10;
    selp.b64    %rd47, %rd33, %rd42, %p11;
    mov.u64     %rd48, 0;
    max.s64     %rd49, %rd23, %rd48;
    add.s64     %rd50, %rd45, -1;
    mul.lo.s64  %rd51, %rd50, %rd49;
    add.s64     %rd52, %rd51, %rd44;
    shl.b64     %rd53, %rd52, 2;
    add.s64     %rd54, %rd25, %rd53;
    add.s64     %rd55, %rd54, -4;
    cvta.to.global.u64  %rd56, %rd55;
    ld.global.f32   %f5, [%rd56];
    shl.b64     %rd57, %rd46, 2;
    add.s64     %rd58, %rd27, %rd57;
    add.s64     %rd59, %rd58, -4;
    cvta.to.global.u64  %rd60, %rd59;
    ld.global.f32   %f6, [%rd60];
    shl.b64     %rd61, %rd47, 2;
    add.s64     %rd62, %rd29, %rd61;
    add.s64     %rd63, %rd62, -4;
    cvta.to.global.u64  %rd64, %rd63;
    ld.global.f32   %f7, [%rd64];
    setp.eq.f32 %p12, %f6, %f4;
    setp.neu.f32    %p13, %f7, %f3;
    selp.f32    %f8, %f3, %f4, %p13;
    selp.f32    %f9, %f8, %f4, %p12;
    selp.f32    %f10, %f4, %f8, %p12;
    fma.rn.f32  %f11, %f10, %f5, %f9;
    max.s64     %rd65, %rd20, %rd48;
    mul.lo.s64  %rd66, %rd71, %rd65;
    add.s64     %rd67, %rd41, %rd66;
    shl.b64     %rd68, %rd67, 2;
    add.s64     %rd69, %rd22, %rd68;
    cvta.to.global.u64  %rd70, %rd69;
    st.global.f32   [%rd70], %f11;
LBB0_7:
    ret;
LBB0_2:
    .loc 1 53 0
    trap;
}
