Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Nov 30 14:51:31 2025
| Host         : P2-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sending_tx_timing_summary_routed.rpt -pb sending_tx_timing_summary_routed.pb -rpx sending_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : sending_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.767        0.000                      0                   64        0.144        0.000                      0                   64        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.767        0.000                      0                   64        0.144        0.000                      0                   64        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 uut/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.932ns (28.852%)  route 2.298ns (71.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.614     5.216    uut/CLK
    SLICE_X48Y112        FDRE                                         r  uut/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  uut/bit_counter_reg[1]/Q
                         net (fo=4, routed)           1.694     7.367    uut/bit_counter_reg_n_0_[1]
    SLICE_X48Y112        LUT2 (Prop_lut2_I0_O)        0.150     7.517 f  uut/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.604     8.121    uut/FSM_sequential_state[0]_i_3_n_0
    SLICE_X50Y112        LUT6 (Prop_lut6_I5_O)        0.326     8.447 r  uut/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.447    uut/FSM_sequential_state[0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  uut/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.491    14.913    uut/CLK
    SLICE_X50Y112        FDRE                                         r  uut/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X50Y112        FDRE (Setup_fdre_C_D)        0.077    15.214    uut/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 uut/cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/BAUD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.761ns (29.931%)  route 1.781ns (70.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.612     5.214    uut/CLK
    SLICE_X50Y112        FDRE                                         r  uut/cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  uut/cycle_counter_reg[6]/Q
                         net (fo=6, routed)           0.833     6.566    uut/cycle_counter[6]
    SLICE_X49Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  uut/BAUD_CLK_i_2/O
                         net (fo=1, routed)           0.473     7.163    uut/BAUD_CLK_i_2_n_0
    SLICE_X49Y113        LUT5 (Prop_lut5_I0_O)        0.119     7.282 r  uut/BAUD_CLK_i_1/O
                         net (fo=1, routed)           0.475     7.757    uut/BAUD_CLK
    SLICE_X49Y113        FDRE                                         r  uut/BAUD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.492    14.914    uut/CLK
    SLICE_X49Y113        FDRE                                         r  uut/BAUD_CLK_reg/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X49Y113        FDRE (Setup_fdre_C_D)       -0.275    14.863    uut/BAUD_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[0]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[1]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[2]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[3]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[4]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[5]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 getting_gcode/see_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.565%)  route 1.869ns (74.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.611     5.213    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  getting_gcode/see_ready_reg/Q
                         net (fo=7, routed)           1.390     7.122    getting_gcode/see_ready
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  getting_gcode/tx_data[6]_i_1/O
                         net (fo=7, routed)           0.479     7.725    getting_gcode/tx_data[6]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.483    14.905    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[6]/C
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.853    getting_gcode/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.670ns (30.292%)  route 1.542ns (69.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.612     5.214    uut/CLK
    SLICE_X50Y112        FDRE                                         r  uut/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.518     5.732 f  uut/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.018     6.750    uut/state__0[1]
    SLICE_X49Y114        LUT3 (Prop_lut3_I2_O)        0.152     6.902 r  uut/bit_counter[3]_i_1/O
                         net (fo=4, routed)           0.524     7.426    uut/state__1[0]
    SLICE_X48Y112        FDRE                                         r  uut/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          1.493    14.915    uut/CLK
    SLICE_X48Y112        FDRE                                         r  uut/bit_counter_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X48Y112        FDRE (Setup_fdre_C_CE)      -0.413    14.726    uut/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 getting_gcode/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  getting_gcode/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  getting_gcode/index_reg[1]/Q
                         net (fo=11, routed)          0.099     1.714    getting_gcode/index_reg[1]
    SLICE_X54Y114        LUT5 (Prop_lut5_I2_O)        0.048     1.762 r  getting_gcode/index[4]_i_1/O
                         net (fo=1, routed)           0.000     1.762    getting_gcode/p_0_in[4]
    SLICE_X54Y114        FDRE                                         r  getting_gcode/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  getting_gcode/index_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.131     1.617    getting_gcode/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 getting_gcode/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  getting_gcode/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  getting_gcode/index_reg[1]/Q
                         net (fo=11, routed)          0.099     1.714    getting_gcode/index_reg[1]
    SLICE_X54Y114        LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  getting_gcode/index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.759    getting_gcode/p_0_in[3]
    SLICE_X54Y114        FDRE                                         r  getting_gcode/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  getting_gcode/index_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.120     1.606    getting_gcode/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 getting_gcode/first_cycle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/see_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.555     1.474    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/first_cycle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.148     1.622 r  getting_gcode/first_cycle_reg/Q
                         net (fo=1, routed)           0.059     1.682    getting_gcode/first_cycle
    SLICE_X50Y114        LUT5 (Prop_lut5_I0_O)        0.098     1.780 r  getting_gcode/see_ready_i_1/O
                         net (fo=1, routed)           0.000     1.780    getting_gcode/see_ready_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.989    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  getting_gcode/see_ready_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X50Y114        FDRE (Hold_fdre_C_D)         0.120     1.594    getting_gcode/see_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut/shifted_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/tx_sdata_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.299%)  route 0.143ns (40.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.555     1.474    uut/CLK
    SLICE_X50Y115        FDRE                                         r  uut/shifted_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  uut/shifted_data_reg[0]/Q
                         net (fo=1, routed)           0.143     1.782    uut/shifted_data_reg_n_0_[0]
    SLICE_X49Y114        LUT3 (Prop_lut3_I1_O)        0.045     1.827 r  uut/tx_sdata_i_2/O
                         net (fo=1, routed)           0.000     1.827    uut/tx_sdata_i_2_n_0
    SLICE_X49Y114        FDSE                                         r  uut/tx_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.826     1.991    uut/CLK
    SLICE_X49Y114        FDSE                                         r  uut/tx_sdata_reg/C
                         clock pessimism             -0.479     1.511    
    SLICE_X49Y114        FDSE (Hold_fdse_C_D)         0.091     1.602    uut/tx_sdata_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 getting_gcode/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shifted_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.083%)  route 0.155ns (44.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  getting_gcode/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.155     1.769    uut/Q[4]
    SLICE_X52Y114        LUT3 (Prop_lut3_I2_O)        0.049     1.818 r  uut/shifted_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    uut/shifted_data[4]
    SLICE_X52Y114        FDRE                                         r  uut/shifted_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    uut/CLK
    SLICE_X52Y114        FDRE                                         r  uut/shifted_data_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.107     1.593    uut/shifted_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uut/cycle_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.753%)  route 0.160ns (46.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.476    uut/CLK
    SLICE_X49Y112        FDRE                                         r  uut/cycle_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uut/cycle_counter_reg[9]/Q
                         net (fo=9, routed)           0.160     1.777    uut/cycle_counter[9]
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.045     1.822 r  uut/cycle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uut/cycle_counter_0[3]
    SLICE_X48Y113        FDRE                                         r  uut/cycle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.826     1.991    uut/CLK
    SLICE_X48Y113        FDRE                                         r  uut/cycle_counter_reg[3]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X48Y113        FDRE (Hold_fdre_C_D)         0.092     1.582    uut/cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 getting_gcode/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.129%)  route 0.181ns (48.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  getting_gcode/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 f  getting_gcode/index_reg[0]/Q
                         net (fo=12, routed)          0.181     1.795    getting_gcode/index_reg[0]
    SLICE_X53Y114        LUT5 (Prop_lut5_I0_O)        0.048     1.843 r  getting_gcode/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    getting_gcode/tx_data[2]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.107     1.595    getting_gcode/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 getting_gcode/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.122%)  route 0.182ns (48.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  getting_gcode/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  getting_gcode/index_reg[0]/Q
                         net (fo=12, routed)          0.182     1.796    getting_gcode/index_reg[0]
    SLICE_X53Y114        LUT5 (Prop_lut5_I0_O)        0.049     1.845 r  getting_gcode/tx_data[6]_i_2/O
                         net (fo=1, routed)           0.000     1.845    getting_gcode/tx_data[6]_i_2_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.107     1.595    getting_gcode/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uut/shifted_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shifted_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    uut/CLK
    SLICE_X52Y114        FDRE                                         r  uut/shifted_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uut/shifted_data_reg[6]/Q
                         net (fo=1, routed)           0.164     1.778    uut/shifted_data_reg_n_0_[6]
    SLICE_X52Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  uut/shifted_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    uut/shifted_data[5]
    SLICE_X52Y114        FDRE                                         r  uut/shifted_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    uut/CLK
    SLICE_X52Y114        FDRE                                         r  uut/shifted_data_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.092     1.565    uut/shifted_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 getting_gcode/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.729%)  route 0.181ns (49.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.473    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  getting_gcode/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 f  getting_gcode/index_reg[0]/Q
                         net (fo=12, routed)          0.181     1.795    getting_gcode/index_reg[0]
    SLICE_X53Y114        LUT5 (Prop_lut5_I2_O)        0.045     1.840 r  getting_gcode/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    getting_gcode/tx_data[0]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ledtwo_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ledtwo_OBUF_BUFG_inst/O
                         net (fo=42, routed)          0.822     1.988    getting_gcode/ledtwo_OBUF_BUFG
    SLICE_X53Y114        FDRE                                         r  getting_gcode/tx_data_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.091     1.579    getting_gcode/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ledtwo_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y114   getting_gcode/first_cycle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y114   getting_gcode/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y114   getting_gcode/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y114   getting_gcode/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y114   getting_gcode/index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y114   getting_gcode/index_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y114   getting_gcode/prev_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y114   getting_gcode/see_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y114   getting_gcode/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y114   getting_gcode/first_cycle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y114   getting_gcode/first_cycle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   getting_gcode/index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   getting_gcode/index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y114   getting_gcode/first_cycle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y114   getting_gcode/first_cycle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114   getting_gcode/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   getting_gcode/index_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   getting_gcode/index_reg[3]/C



