// Seed: 3554070822
program module_0 (
    id_1
);
  output tri0 id_1;
  assign id_1 = -1;
endprogram
module module_1 #(
    parameter id_7 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_3 = -1;
  always_comb begin : LABEL_0
    if (1) id_2[-1 : id_7] <= id_5;
  end : SymbolIdentifier
  module_0 modCall_1 (id_3);
  assign modCall_1.id_1 = 0;
endmodule
