// Seed: 2087033495
module module_0 ();
  always begin
    id_1 <= id_1 * id_1;
  end
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri id_13,
    output wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    output uwire id_17
);
  module_0();
endmodule
