<module HW_revision="" XML_version="1" description="USCI_A0  SPI Mode" id="USCI_A0  SPI Mode">
<register acronym="UCA0CTLW0__SPI" description="USCI A0 Control Word Register 0" id="UCA0CTLW0__SPI" offset=" 0x05C0" width="16"></register>
<register acronym="UCA0CTL0__SPI" description="USCI A0 Control Register 0" id="UCA0CTL0__SPI" offset=" 0x05C1" width="8">
<bitfield begin="0" description="Sync-Mode  0:UART-Mode / 1:SPI-Mode" end="0" id="UCSYNC" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="Sync. Mode: USCI Mode 1" end="1" id="UCMODE" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="Sync. Mode: USCI Mode: 0" id="UCMODE_0" token="UCMODE_0" value="0"></bitenum>
<bitenum description="Sync. Mode: USCI Mode: 1" id="UCMODE_1" token="UCMODE_1" value="1"></bitenum>
<bitenum description="Sync. Mode: USCI Mode: 2" id="UCMODE_2" token="UCMODE_2" value="2"></bitenum>
<bitenum description="Sync. Mode: USCI Mode: 3" id="UCMODE_3" token="UCMODE_3" value="3"></bitenum></bitfield>
<bitfield begin="3" description="Sync. Mode: Master Select" end="3" id="UCMST" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="Sync. Mode: Data Bits 0:8-bits / 1:7-bits" end="4" id="UC7BIT" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="Sync. Mode: MSB first 0:LSB / 1:MSB" end="5" id="UCMSB" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="Sync. Mode: Clock Polarity" end="6" id="UCCKPL" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="Sync. Mode: Clock Phase" end="7" id="UCCKPH" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="UCA0CTL1__SPI" description="USCI A0 Control Register 1" id="UCA0CTL1__SPI" offset=" 0x05C0" width="8">
<bitfield begin="0" description="USCI Software Reset" end="0" id="UCSWRST" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="USCI 1 Clock Source Select 1" end="6" id="UCSSEL" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="USCI 0 Clock Source: 0" id="UCSSEL_0" token="UCSSEL_0" value="0"></bitenum>
<bitenum description="USCI 0 Clock Source: 1" id="UCSSEL_1" token="UCSSEL_1" value="1"></bitenum>
<bitenum description="USCI 0 Clock Source: 2" id="UCSSEL_2" token="UCSSEL_2" value="2"></bitenum>
<bitenum description="USCI 0 Clock Source: 3" id="UCSSEL_3" token="UCSSEL_3" value="3"></bitenum></bitfield></register>
<register acronym="UCA0BRW__SPI" description="USCI A0 Baud Word Rate 0" id="UCA0BRW__SPI" offset=" 0x05C6" width="16"></register>
<register acronym="UCA0BR0__SPI" description="USCI A0 Baud Rate 0" id="UCA0BR0__SPI" offset=" 0x05C6" width="8"></register>
<register acronym="UCA0BR1__SPI" description="USCI A0 Baud Rate 1" id="UCA0BR1__SPI" offset=" 0x05C7" width="8"></register>
<register acronym="UCA0MCTL__SPI" description="USCI A0 Modulation Control" id="UCA0MCTL__SPI" offset=" 0x05C8" width="8"></register>
<register acronym="UCA0STAT__SPI" description="USCI A0 Status Register" id="UCA0STAT__SPI" offset=" 0x05CA" width="8">
<bitfield begin="0" description="USCI Busy Flag" end="0" id="UCBUSY" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="USCI Overrun Error Flag" end="5" id="UCOE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="USCI Frame Error Flag" end="6" id="UCFE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="USCI Listen mode" end="7" id="UCLISTEN" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="UCA0RXBUF__SPI" description="USCI A0 Receive Buffer" id="UCA0RXBUF__SPI" offset=" 0x05CC" width="8"></register>
<register acronym="UCA0TXBUF__SPI" description="USCI A0 Transmit Buffer" id="UCA0TXBUF__SPI" offset=" 0x05CE" width="8"></register>
<register acronym="UCA0ICTL__SPI" description="USCI A0 Interrupt Enable Register" id="UCA0ICTL__SPI" offset=" 0x05DC" width="16"></register>
<register acronym="UCA0IE__SPI" description="USCI A0 Interrupt Enable Register" id="UCA0IE__SPI" offset=" 0x05DC" width="8">
<bitfield begin="0" description="USCI Receive Interrupt Enable" end="0" id="UCRXIE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="USCI Transmit Interrupt Enable" end="1" id="UCTXIE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="START Condition interrupt enable" end="2" id="UCSTTIE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="STOP Condition interrupt enable" end="3" id="UCSTPIE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="Arbitration Lost interrupt enable" end="4" id="UCALIE" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="NACK Condition interrupt enable" end="5" id="UCNACKIE" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="UCA0IFG__SPI" description="USCI A0 Interrupt Flags Register" id="UCA0IFG__SPI" offset=" 0x05DD" width="8">
<bitfield begin="0" description="USCI Receive Interrupt Flag" end="0" id="UCRXIFG" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="USCI Transmit Interrupt Flag" end="1" id="UCTXIFG" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="UCA0IV__SPI" description="USCI A0 Interrupt Vector Register" id="UCA0IV__SPI" offset=" 0x05DE" width="16"></register>
</module>