
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado_2020.2/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5137
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.457 ; gain = 0.000 ; free physical = 9095 ; free virtual = 42527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_harness_axi_ip_v1_0_0_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_harness_axi_ip_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_harness_axi_ip_v1_0_0_0' (1#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_harness_axi_ip_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (2#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:112]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:112]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 49 connections declared, but only 47 given [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:112]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:240]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:555]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (3#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (5#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:555]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (6#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:240]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (7#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:224]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:224]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:224]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:224]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:224]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (8#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/.Xil/Vivado-5131-newielab45/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:231]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (9#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (10#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2333.457 ; gain = 0.000 ; free physical = 9057 ; free virtual = 42490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2333.457 ; gain = 0.000 ; free physical = 9803 ; free virtual = 43236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2333.457 ; gain = 0.000 ; free physical = 9803 ; free virtual = 43236
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2333.457 ; gain = 0.000 ; free physical = 9746 ; free virtual = 43178
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_harness_axi_ip_v1_0_0_0/design_1_harness_axi_ip_v1_0_0_0/design_1_harness_axi_ip_v1_0_0_0_in_context.xdc] for cell 'design_1_i/harness_axi_ip_v1_0_0'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_harness_axi_ip_v1_0_0_0/design_1_harness_axi_ip_v1_0_0_0/design_1_harness_axi_ip_v1_0_0_0_in_context.xdc] for cell 'design_1_i/harness_axi_ip_v1_0_0'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.430 ; gain = 0.000 ; free physical = 9711 ; free virtual = 43144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.430 ; gain = 0.000 ; free physical = 9711 ; free virtual = 43144
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9778 ; free virtual = 43211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9778 ; free virtual = 43211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc}, line 116).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/harness_axi_ip_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9778 ; free virtual = 43211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9778 ; free virtual = 43212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9768 ; free virtual = 43204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9644 ; free virtual = 43080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9644 ; free virtual = 43080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_auto_cc_0               |         1|
|2     |design_1_auto_pc_0               |         1|
|3     |design_1_harness_axi_ip_v1_0_0_0 |         1|
|4     |design_1_processing_system7_0_0  |         1|
|5     |design_1_rst_ps7_0_100M_0        |         1|
|6     |design_1_rst_ps7_0_50M_0         |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_auto_cc               |     1|
|2     |design_1_auto_pc               |     1|
|3     |design_1_harness_axi_ip_v1_0_0 |     1|
|4     |design_1_processing_system7_0  |     1|
|5     |design_1_rst_ps7_0_100M        |     1|
|6     |design_1_rst_ps7_0_50M         |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9639 ; free virtual = 43076
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2397.430 ; gain = 0.000 ; free physical = 9699 ; free virtual = 43136
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2397.430 ; gain = 63.973 ; free physical = 9699 ; free virtual = 43136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2397.430 ; gain = 0.000 ; free physical = 9701 ; free virtual = 43137
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.430 ; gain = 0.000 ; free physical = 9723 ; free virtual = 43160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2397.430 ; gain = 64.031 ; free physical = 9857 ; free virtual = 43294
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 20:40:00 2022...
