// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue16_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_0_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_0_PRD,
                io_enq_bits_decoded_instruction_0_PRDold,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_0_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_needs_memory,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_FENCE,
                io_enq_bits_decoded_instruction_0_MRET,
                io_enq_bits_decoded_instruction_0_IS_IMM,
                io_enq_bits_decoded_instruction_0_ECALL,
                io_enq_bits_decoded_instruction_0_mem_signed,
  input  [1:0]  io_enq_bits_decoded_instruction_0_memory_type,
                io_enq_bits_decoded_instruction_0_access_width,
  input         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_1_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_1_PRD,
                io_enq_bits_decoded_instruction_1_PRDold,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_1_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_needs_memory,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_FENCE,
                io_enq_bits_decoded_instruction_1_MRET,
                io_enq_bits_decoded_instruction_1_IS_IMM,
                io_enq_bits_decoded_instruction_1_ECALL,
                io_enq_bits_decoded_instruction_1_mem_signed,
  input  [1:0]  io_enq_bits_decoded_instruction_1_memory_type,
                io_enq_bits_decoded_instruction_1_access_width,
  input         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_2_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_2_PRD,
                io_enq_bits_decoded_instruction_2_PRDold,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_2_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_needs_memory,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_FENCE,
                io_enq_bits_decoded_instruction_2_MRET,
                io_enq_bits_decoded_instruction_2_IS_IMM,
                io_enq_bits_decoded_instruction_2_ECALL,
                io_enq_bits_decoded_instruction_2_mem_signed,
  input  [1:0]  io_enq_bits_decoded_instruction_2_memory_type,
                io_enq_bits_decoded_instruction_2_access_width,
  input         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_3_RD,
  input  [6:0]  io_enq_bits_decoded_instruction_3_PRD,
                io_enq_bits_decoded_instruction_3_PRDold,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_3_MOB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_needs_memory,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_FENCE,
                io_enq_bits_decoded_instruction_3_MRET,
                io_enq_bits_decoded_instruction_3_IS_IMM,
                io_enq_bits_decoded_instruction_3_ECALL,
                io_enq_bits_decoded_instruction_3_mem_signed,
  input  [1:0]  io_enq_bits_decoded_instruction_3_memory_type,
                io_enq_bits_decoded_instruction_3_access_width,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_TOS,
                io_enq_bits_NEXT,
  input         io_enq_bits_prediction_hit,
  input  [31:0] io_enq_bits_prediction_target,
  input  [2:0]  io_enq_bits_prediction_br_type,
  input         io_enq_bits_prediction_br_mask_0,
                io_enq_bits_prediction_br_mask_1,
                io_enq_bits_prediction_br_mask_2,
                io_enq_bits_prediction_br_mask_3,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_0_RD,
  output [6:0]  io_deq_bits_decoded_instruction_0_PRD,
                io_deq_bits_decoded_instruction_0_PRDold,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_0_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_needs_memory,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_FENCE,
                io_deq_bits_decoded_instruction_0_MRET,
                io_deq_bits_decoded_instruction_0_IS_IMM,
                io_deq_bits_decoded_instruction_0_ECALL,
                io_deq_bits_decoded_instruction_0_mem_signed,
  output [1:0]  io_deq_bits_decoded_instruction_0_memory_type,
                io_deq_bits_decoded_instruction_0_access_width,
  output        io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_1_RD,
  output [6:0]  io_deq_bits_decoded_instruction_1_PRD,
                io_deq_bits_decoded_instruction_1_PRDold,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_1_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_needs_memory,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_FENCE,
                io_deq_bits_decoded_instruction_1_MRET,
                io_deq_bits_decoded_instruction_1_IS_IMM,
                io_deq_bits_decoded_instruction_1_ECALL,
                io_deq_bits_decoded_instruction_1_mem_signed,
  output [1:0]  io_deq_bits_decoded_instruction_1_memory_type,
                io_deq_bits_decoded_instruction_1_access_width,
  output        io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_2_RD,
  output [6:0]  io_deq_bits_decoded_instruction_2_PRD,
                io_deq_bits_decoded_instruction_2_PRDold,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_2_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_needs_memory,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_FENCE,
                io_deq_bits_decoded_instruction_2_MRET,
                io_deq_bits_decoded_instruction_2_IS_IMM,
                io_deq_bits_decoded_instruction_2_ECALL,
                io_deq_bits_decoded_instruction_2_mem_signed,
  output [1:0]  io_deq_bits_decoded_instruction_2_memory_type,
                io_deq_bits_decoded_instruction_2_access_width,
  output        io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_3_RD,
  output [6:0]  io_deq_bits_decoded_instruction_3_PRD,
                io_deq_bits_decoded_instruction_3_PRDold,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_3_MOB_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_needs_memory,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_FENCE,
                io_deq_bits_decoded_instruction_3_MRET,
                io_deq_bits_decoded_instruction_3_IS_IMM,
                io_deq_bits_decoded_instruction_3_ECALL,
                io_deq_bits_decoded_instruction_3_mem_signed,
  output [1:0]  io_deq_bits_decoded_instruction_3_memory_type,
                io_deq_bits_decoded_instruction_3_access_width,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_TOS,
                io_deq_bits_NEXT,
  output        io_deq_bits_prediction_hit,
  output [31:0] io_deq_bits_prediction_target,
  output [2:0]  io_deq_bits_prediction_br_type,
  output        io_deq_bits_prediction_br_mask_0,
                io_deq_bits_prediction_br_mask_1,
                io_deq_bits_prediction_br_mask_2,
                io_deq_bits_prediction_br_mask_3,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  wire [505:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x506 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_prediction_br_mask_3,
        io_enq_bits_prediction_br_mask_2,
        io_enq_bits_prediction_br_mask_1,
        io_enq_bits_prediction_br_mask_0,
        io_enq_bits_prediction_br_type,
        io_enq_bits_prediction_target,
        io_enq_bits_prediction_hit,
        io_enq_bits_NEXT,
        io_enq_bits_TOS,
        io_enq_bits_GHR,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_access_width,
        io_enq_bits_decoded_instruction_3_memory_type,
        io_enq_bits_decoded_instruction_3_mem_signed,
        io_enq_bits_decoded_instruction_3_ECALL,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MRET,
        io_enq_bits_decoded_instruction_3_FENCE,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_memory,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_MOB_index,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_PRDold,
        io_enq_bits_decoded_instruction_3_PRD,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_access_width,
        io_enq_bits_decoded_instruction_2_memory_type,
        io_enq_bits_decoded_instruction_2_mem_signed,
        io_enq_bits_decoded_instruction_2_ECALL,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MRET,
        io_enq_bits_decoded_instruction_2_FENCE,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_memory,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_MOB_index,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_PRDold,
        io_enq_bits_decoded_instruction_2_PRD,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_access_width,
        io_enq_bits_decoded_instruction_1_memory_type,
        io_enq_bits_decoded_instruction_1_mem_signed,
        io_enq_bits_decoded_instruction_1_ECALL,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MRET,
        io_enq_bits_decoded_instruction_1_FENCE,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_memory,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_MOB_index,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_PRDold,
        io_enq_bits_decoded_instruction_1_PRD,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_access_width,
        io_enq_bits_decoded_instruction_0_memory_type,
        io_enq_bits_decoded_instruction_0_mem_signed,
        io_enq_bits_decoded_instruction_0_ECALL,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MRET,
        io_enq_bits_decoded_instruction_0_FENCE,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_memory,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_MOB_index,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_PRDold,
        io_enq_bits_decoded_instruction_0_PRD,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready = _ram_ext_R0_data[32];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready = _ram_ext_R0_data[33];
  assign io_deq_bits_decoded_instruction_0_RD = _ram_ext_R0_data[38:34];
  assign io_deq_bits_decoded_instruction_0_PRD = _ram_ext_R0_data[45:39];
  assign io_deq_bits_decoded_instruction_0_PRDold = _ram_ext_R0_data[52:46];
  assign io_deq_bits_decoded_instruction_0_RD_valid = _ram_ext_R0_data[53];
  assign io_deq_bits_decoded_instruction_0_RS1 = _ram_ext_R0_data[60:54];
  assign io_deq_bits_decoded_instruction_0_RS1_valid = _ram_ext_R0_data[61];
  assign io_deq_bits_decoded_instruction_0_RS2 = _ram_ext_R0_data[68:62];
  assign io_deq_bits_decoded_instruction_0_RS2_valid = _ram_ext_R0_data[69];
  assign io_deq_bits_decoded_instruction_0_IMM = _ram_ext_R0_data[90:70];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 = _ram_ext_R0_data[93:91];
  assign io_deq_bits_decoded_instruction_0_packet_index = _ram_ext_R0_data[95:94];
  assign io_deq_bits_decoded_instruction_0_ROB_index = _ram_ext_R0_data[101:96];
  assign io_deq_bits_decoded_instruction_0_MOB_index = _ram_ext_R0_data[105:102];
  assign io_deq_bits_decoded_instruction_0_instructionType = _ram_ext_R0_data[110:106];
  assign io_deq_bits_decoded_instruction_0_portID = _ram_ext_R0_data[112:111];
  assign io_deq_bits_decoded_instruction_0_RS_type = _ram_ext_R0_data[114:113];
  assign io_deq_bits_decoded_instruction_0_needs_ALU = _ram_ext_R0_data[115];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit = _ram_ext_R0_data[116];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs = _ram_ext_R0_data[117];
  assign io_deq_bits_decoded_instruction_0_needs_memory = _ram_ext_R0_data[118];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT = _ram_ext_R0_data[119];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY = _ram_ext_R0_data[120];
  assign io_deq_bits_decoded_instruction_0_FENCE = _ram_ext_R0_data[121];
  assign io_deq_bits_decoded_instruction_0_MRET = _ram_ext_R0_data[122];
  assign io_deq_bits_decoded_instruction_0_IS_IMM = _ram_ext_R0_data[123];
  assign io_deq_bits_decoded_instruction_0_ECALL = _ram_ext_R0_data[124];
  assign io_deq_bits_decoded_instruction_0_mem_signed = _ram_ext_R0_data[125];
  assign io_deq_bits_decoded_instruction_0_memory_type = _ram_ext_R0_data[127:126];
  assign io_deq_bits_decoded_instruction_0_access_width = _ram_ext_R0_data[129:128];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready = _ram_ext_R0_data[130];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready = _ram_ext_R0_data[131];
  assign io_deq_bits_decoded_instruction_1_RD = _ram_ext_R0_data[136:132];
  assign io_deq_bits_decoded_instruction_1_PRD = _ram_ext_R0_data[143:137];
  assign io_deq_bits_decoded_instruction_1_PRDold = _ram_ext_R0_data[150:144];
  assign io_deq_bits_decoded_instruction_1_RD_valid = _ram_ext_R0_data[151];
  assign io_deq_bits_decoded_instruction_1_RS1 = _ram_ext_R0_data[158:152];
  assign io_deq_bits_decoded_instruction_1_RS1_valid = _ram_ext_R0_data[159];
  assign io_deq_bits_decoded_instruction_1_RS2 = _ram_ext_R0_data[166:160];
  assign io_deq_bits_decoded_instruction_1_RS2_valid = _ram_ext_R0_data[167];
  assign io_deq_bits_decoded_instruction_1_IMM = _ram_ext_R0_data[188:168];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 = _ram_ext_R0_data[191:189];
  assign io_deq_bits_decoded_instruction_1_packet_index = _ram_ext_R0_data[193:192];
  assign io_deq_bits_decoded_instruction_1_ROB_index = _ram_ext_R0_data[199:194];
  assign io_deq_bits_decoded_instruction_1_MOB_index = _ram_ext_R0_data[203:200];
  assign io_deq_bits_decoded_instruction_1_instructionType = _ram_ext_R0_data[208:204];
  assign io_deq_bits_decoded_instruction_1_portID = _ram_ext_R0_data[210:209];
  assign io_deq_bits_decoded_instruction_1_RS_type = _ram_ext_R0_data[212:211];
  assign io_deq_bits_decoded_instruction_1_needs_ALU = _ram_ext_R0_data[213];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit = _ram_ext_R0_data[214];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs = _ram_ext_R0_data[215];
  assign io_deq_bits_decoded_instruction_1_needs_memory = _ram_ext_R0_data[216];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT = _ram_ext_R0_data[217];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY = _ram_ext_R0_data[218];
  assign io_deq_bits_decoded_instruction_1_FENCE = _ram_ext_R0_data[219];
  assign io_deq_bits_decoded_instruction_1_MRET = _ram_ext_R0_data[220];
  assign io_deq_bits_decoded_instruction_1_IS_IMM = _ram_ext_R0_data[221];
  assign io_deq_bits_decoded_instruction_1_ECALL = _ram_ext_R0_data[222];
  assign io_deq_bits_decoded_instruction_1_mem_signed = _ram_ext_R0_data[223];
  assign io_deq_bits_decoded_instruction_1_memory_type = _ram_ext_R0_data[225:224];
  assign io_deq_bits_decoded_instruction_1_access_width = _ram_ext_R0_data[227:226];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready = _ram_ext_R0_data[228];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready = _ram_ext_R0_data[229];
  assign io_deq_bits_decoded_instruction_2_RD = _ram_ext_R0_data[234:230];
  assign io_deq_bits_decoded_instruction_2_PRD = _ram_ext_R0_data[241:235];
  assign io_deq_bits_decoded_instruction_2_PRDold = _ram_ext_R0_data[248:242];
  assign io_deq_bits_decoded_instruction_2_RD_valid = _ram_ext_R0_data[249];
  assign io_deq_bits_decoded_instruction_2_RS1 = _ram_ext_R0_data[256:250];
  assign io_deq_bits_decoded_instruction_2_RS1_valid = _ram_ext_R0_data[257];
  assign io_deq_bits_decoded_instruction_2_RS2 = _ram_ext_R0_data[264:258];
  assign io_deq_bits_decoded_instruction_2_RS2_valid = _ram_ext_R0_data[265];
  assign io_deq_bits_decoded_instruction_2_IMM = _ram_ext_R0_data[286:266];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 = _ram_ext_R0_data[289:287];
  assign io_deq_bits_decoded_instruction_2_packet_index = _ram_ext_R0_data[291:290];
  assign io_deq_bits_decoded_instruction_2_ROB_index = _ram_ext_R0_data[297:292];
  assign io_deq_bits_decoded_instruction_2_MOB_index = _ram_ext_R0_data[301:298];
  assign io_deq_bits_decoded_instruction_2_instructionType = _ram_ext_R0_data[306:302];
  assign io_deq_bits_decoded_instruction_2_portID = _ram_ext_R0_data[308:307];
  assign io_deq_bits_decoded_instruction_2_RS_type = _ram_ext_R0_data[310:309];
  assign io_deq_bits_decoded_instruction_2_needs_ALU = _ram_ext_R0_data[311];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit = _ram_ext_R0_data[312];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs = _ram_ext_R0_data[313];
  assign io_deq_bits_decoded_instruction_2_needs_memory = _ram_ext_R0_data[314];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT = _ram_ext_R0_data[315];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY = _ram_ext_R0_data[316];
  assign io_deq_bits_decoded_instruction_2_FENCE = _ram_ext_R0_data[317];
  assign io_deq_bits_decoded_instruction_2_MRET = _ram_ext_R0_data[318];
  assign io_deq_bits_decoded_instruction_2_IS_IMM = _ram_ext_R0_data[319];
  assign io_deq_bits_decoded_instruction_2_ECALL = _ram_ext_R0_data[320];
  assign io_deq_bits_decoded_instruction_2_mem_signed = _ram_ext_R0_data[321];
  assign io_deq_bits_decoded_instruction_2_memory_type = _ram_ext_R0_data[323:322];
  assign io_deq_bits_decoded_instruction_2_access_width = _ram_ext_R0_data[325:324];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready = _ram_ext_R0_data[326];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready = _ram_ext_R0_data[327];
  assign io_deq_bits_decoded_instruction_3_RD = _ram_ext_R0_data[332:328];
  assign io_deq_bits_decoded_instruction_3_PRD = _ram_ext_R0_data[339:333];
  assign io_deq_bits_decoded_instruction_3_PRDold = _ram_ext_R0_data[346:340];
  assign io_deq_bits_decoded_instruction_3_RD_valid = _ram_ext_R0_data[347];
  assign io_deq_bits_decoded_instruction_3_RS1 = _ram_ext_R0_data[354:348];
  assign io_deq_bits_decoded_instruction_3_RS1_valid = _ram_ext_R0_data[355];
  assign io_deq_bits_decoded_instruction_3_RS2 = _ram_ext_R0_data[362:356];
  assign io_deq_bits_decoded_instruction_3_RS2_valid = _ram_ext_R0_data[363];
  assign io_deq_bits_decoded_instruction_3_IMM = _ram_ext_R0_data[384:364];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 = _ram_ext_R0_data[387:385];
  assign io_deq_bits_decoded_instruction_3_packet_index = _ram_ext_R0_data[389:388];
  assign io_deq_bits_decoded_instruction_3_ROB_index = _ram_ext_R0_data[395:390];
  assign io_deq_bits_decoded_instruction_3_MOB_index = _ram_ext_R0_data[399:396];
  assign io_deq_bits_decoded_instruction_3_instructionType = _ram_ext_R0_data[404:400];
  assign io_deq_bits_decoded_instruction_3_portID = _ram_ext_R0_data[406:405];
  assign io_deq_bits_decoded_instruction_3_RS_type = _ram_ext_R0_data[408:407];
  assign io_deq_bits_decoded_instruction_3_needs_ALU = _ram_ext_R0_data[409];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit = _ram_ext_R0_data[410];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs = _ram_ext_R0_data[411];
  assign io_deq_bits_decoded_instruction_3_needs_memory = _ram_ext_R0_data[412];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT = _ram_ext_R0_data[413];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY = _ram_ext_R0_data[414];
  assign io_deq_bits_decoded_instruction_3_FENCE = _ram_ext_R0_data[415];
  assign io_deq_bits_decoded_instruction_3_MRET = _ram_ext_R0_data[416];
  assign io_deq_bits_decoded_instruction_3_IS_IMM = _ram_ext_R0_data[417];
  assign io_deq_bits_decoded_instruction_3_ECALL = _ram_ext_R0_data[418];
  assign io_deq_bits_decoded_instruction_3_mem_signed = _ram_ext_R0_data[419];
  assign io_deq_bits_decoded_instruction_3_memory_type = _ram_ext_R0_data[421:420];
  assign io_deq_bits_decoded_instruction_3_access_width = _ram_ext_R0_data[423:422];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[424];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[425];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[426];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[427];
  assign io_deq_bits_GHR = _ram_ext_R0_data[443:428];
  assign io_deq_bits_TOS = _ram_ext_R0_data[450:444];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[457:451];
  assign io_deq_bits_prediction_hit = _ram_ext_R0_data[458];
  assign io_deq_bits_prediction_target = _ram_ext_R0_data[490:459];
  assign io_deq_bits_prediction_br_type = _ram_ext_R0_data[493:491];
  assign io_deq_bits_prediction_br_mask_0 = _ram_ext_R0_data[494];
  assign io_deq_bits_prediction_br_mask_1 = _ram_ext_R0_data[495];
  assign io_deq_bits_prediction_br_mask_2 = _ram_ext_R0_data[496];
  assign io_deq_bits_prediction_br_mask_3 = _ram_ext_R0_data[497];
  assign io_deq_bits_free_list_front_pointer = _ram_ext_R0_data[505:498];
endmodule

