{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575666099710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575666099711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:01:39 2019 " "Processing started: Fri Dec 06 15:01:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575666099711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575666099711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575666099711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575666099967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file fpaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPaddsub " "Found entity 1: FPaddsub" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666099999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666099999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file fpmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPmultiply " "Found entity 1: FPmultiply" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdivide.v 1 1 " "Found 1 design units, including 1 entities, in source file fpdivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPdivide " "Found entity 1: FPdivide" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci.v 1 1 " "Found 1 design units, including 1 entities, in source file sci.v" { { "Info" "ISGN_ENTITY_NAME" "1 sci " "Found entity 1: sci" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldA lda MiniS08starter.v(15) " "Verilog HDL Declaration information at MiniS08starter.v(15): object \"ldA\" differs only in case from object \"lda\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666100011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldX ldx MiniS08starter.v(15) " "Verilog HDL Declaration information at MiniS08starter.v(15): object \"ldX\" differs only in case from object \"ldx\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666100011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldHX ldhx MiniS08starter.v(15) " "Verilog HDL Declaration information at MiniS08starter.v(15): object \"ldHX\" differs only in case from object \"ldhx\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666100011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aiX aix MiniS08starter.v(19) " "Verilog HDL Declaration information at MiniS08starter.v(19): object \"aiX\" differs only in case from object \"aix\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666100011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minis08starter.v 1 1 " "Found 1 design units, including 1 entities, in source file minis08starter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniS08 " "Found entity 1: MiniS08" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniS08 " "Elaborating entity \"MiniS08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575666100099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MiniS08starter.v(58) " "Verilog HDL assignment warning at MiniS08starter.v(58): truncated value with size 32 to match size of target (28)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MiniS08starter.v(85) " "Verilog HDL assignment warning at MiniS08starter.v(85): truncated value with size 32 to match size of target (9)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MiniS08starter.v(86) " "Verilog HDL assignment warning at MiniS08starter.v(86): truncated value with size 32 to match size of target (11)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MiniS08starter.v(89) " "Verilog HDL assignment warning at MiniS08starter.v(89): truncated value with size 32 to match size of target (3)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MiniS08starter.v(93) " "Verilog HDL assignment warning at MiniS08starter.v(93): truncated value with size 32 to match size of target (9)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MiniS08starter.v(95) " "Verilog HDL assignment warning at MiniS08starter.v(95): truncated value with size 32 to match size of target (8)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MiniS08starter.v(96) " "Verilog HDL assignment warning at MiniS08starter.v(96): truncated value with size 32 to match size of target (11)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MiniS08starter.v(97) " "Verilog HDL assignment warning at MiniS08starter.v(97): truncated value with size 32 to match size of target (9)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100105 "|MiniS08"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:A2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:A2\"" {  } { { "MiniS08starter.v" "A2" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sevenseg.v(4) " "Verilog HDL assignment warning at sevenseg.v(4): truncated value with size 32 to match size of target (7)" {  } { { "sevenseg.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sevenseg.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100111 "|MiniS08|sevenseg:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sci sci:S08sci " "Elaborating entity \"sci\" for hierarchy \"sci:S08sci\"" {  } { { "MiniS08starter.v" "S08sci" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sci.v(35) " "Verilog HDL assignment warning at sci.v(35): truncated value with size 32 to match size of target (8)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sci.v(41) " "Verilog HDL assignment warning at sci.v(41): truncated value with size 32 to match size of target (6)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(47) " "Verilog HDL assignment warning at sci.v(47): truncated value with size 32 to match size of target (1)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(48) " "Verilog HDL assignment warning at sci.v(48): truncated value with size 32 to match size of target (1)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(49) " "Verilog HDL assignment warning at sci.v(49): truncated value with size 32 to match size of target (1)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(54) " "Verilog HDL assignment warning at sci.v(54): truncated value with size 32 to match size of target (3)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(58) " "Verilog HDL assignment warning at sci.v(58): truncated value with size 32 to match size of target (3)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(60) " "Verilog HDL assignment warning at sci.v(60): truncated value with size 32 to match size of target (3)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sci.v(67) " "Verilog HDL assignment warning at sci.v(67): truncated value with size 32 to match size of target (4)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100123 "|MiniS08|sci:S08sci"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:S08ram " "Elaborating entity \"ram\" for hierarchy \"ram:S08ram\"" {  } { { "MiniS08starter.v" "S08ram" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:S08ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:S08ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:S08ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:S08ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:S08ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:S08ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100200 ""}  } { { "ram.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575666100200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cra1 " "Found entity 1: altsyncram_cra1" {  } { { "db/altsyncram_cra1.tdf" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/db/altsyncram_cra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cra1 ram:S08ram\|altsyncram:altsyncram_component\|altsyncram_cra1:auto_generated " "Elaborating entity \"altsyncram_cra1\" for hierarchy \"ram:S08ram\|altsyncram:altsyncram_component\|altsyncram_cra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 rom2:S08rom " "Elaborating entity \"rom2\" for hierarchy \"rom2:S08rom\"" {  } { { "MiniS08starter.v" "S08rom" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom2:S08rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom2:S08rom\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "altsyncram_component" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom2:S08rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom2:S08rom\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom2:S08rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom2:S08rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MiniS08FPUtest.mif " "Parameter \"init_file\" = \"MiniS08FPUtest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100274 ""}  } { { "rom2.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575666100274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl81 " "Found entity 1: altsyncram_pl81" {  } { { "db/altsyncram_pl81.tdf" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/db/altsyncram_pl81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666100317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666100317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl81 rom2:S08rom\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated " "Elaborating entity \"altsyncram_pl81\" for hierarchy \"rom2:S08rom\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU FPU:S08fpu " "Elaborating entity \"FPU\" for hierarchy \"FPU:S08fpu\"" {  } { { "MiniS08starter.v" "S08fpu" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FPU.v(34) " "Verilog HDL assignment warning at FPU.v(34): truncated value with size 32 to match size of target (3)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100330 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FPU.v(35) " "Verilog HDL assignment warning at FPU.v(35): truncated value with size 32 to match size of target (2)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100330 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(37) " "Verilog HDL assignment warning at FPU.v(37): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100330 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(38) " "Verilog HDL assignment warning at FPU.v(38): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100330 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(39) " "Verilog HDL assignment warning at FPU.v(39): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100330 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(41) " "Verilog HDL assignment warning at FPU.v(41): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100330 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(42) " "Verilog HDL assignment warning at FPU.v(42): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100331 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(43) " "Verilog HDL assignment warning at FPU.v(43): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100331 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(45) " "Verilog HDL assignment warning at FPU.v(45): truncated value with size 32 to match size of target (1)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100331 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(48) " "Verilog HDL assignment warning at FPU.v(48): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100331 "|MiniS08|FPU:S08fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPdivide FPU:S08fpu\|FPdivide:FPdivUnit " "Elaborating entity \"FPdivide\" for hierarchy \"FPU:S08fpu\|FPdivide:FPdivUnit\"" {  } { { "FPU.v" "FPdivUnit" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FPdivide.v(18) " "Verilog HDL assignment warning at FPdivide.v(18): truncated value with size 32 to match size of target (24)" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100336 "|MiniS08|FPU:S08fpu|FPdivide:FPdivUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 FPdivide.v(20) " "Verilog HDL assignment warning at FPdivide.v(20): truncated value with size 32 to match size of target (25)" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100336 "|MiniS08|FPU:S08fpu|FPdivide:FPdivUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPdivide.v(22) " "Verilog HDL assignment warning at FPdivide.v(22): truncated value with size 32 to match size of target (10)" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100336 "|MiniS08|FPU:S08fpu|FPdivide:FPdivUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmultiply FPU:S08fpu\|FPmultiply:FPmultUnit " "Elaborating entity \"FPmultiply\" for hierarchy \"FPU:S08fpu\|FPmultiply:FPmultUnit\"" {  } { { "FPU.v" "FPmultUnit" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 FPmultiply.v(24) " "Verilog HDL assignment warning at FPmultiply.v(24): truncated value with size 32 to match size of target (25)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100342 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPmultiply.v(28) " "Verilog HDL assignment warning at FPmultiply.v(28): truncated value with size 32 to match size of target (10)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100342 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPmultiply.v(29) " "Verilog HDL assignment warning at FPmultiply.v(29): truncated value with size 32 to match size of target (1)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100342 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPmultiply.v(30) " "Verilog HDL assignment warning at FPmultiply.v(30): truncated value with size 32 to match size of target (1)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100342 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FPmultiply.v(34) " "Verilog HDL assignment warning at FPmultiply.v(34): truncated value with size 32 to match size of target (24)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100342 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPaddsub FPU:S08fpu\|FPaddsub:FPaddsubUnit " "Elaborating entity \"FPaddsub\" for hierarchy \"FPU:S08fpu\|FPaddsub:FPaddsubUnit\"" {  } { { "FPU.v" "FPaddsubUnit" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666100343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPaddsub.v(28) " "Verilog HDL assignment warning at FPaddsub.v(28): truncated value with size 32 to match size of target (8)" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100345 "|MiniS08|FPU:S08fpu|FPaddsub:FPaddsubUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPaddsub.v(30) " "Verilog HDL assignment warning at FPaddsub.v(30): truncated value with size 32 to match size of target (8)" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100345 "|MiniS08|FPU:S08fpu|FPaddsub:FPaddsubUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 FPaddsub.v(32) " "Verilog HDL assignment warning at FPaddsub.v(32): truncated value with size 32 to match size of target (29)" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666100345 "|MiniS08|FPU:S08fpu|FPaddsub:FPaddsubUnit"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575666107579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/output_files/MiniS08.map.smsg " "Generated suppressed messages file C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/output_files/MiniS08.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575666107680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575666107864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575666107864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1712 " "Implemented 1712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575666108040 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575666108040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1631 " "Implemented 1631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575666108040 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575666108040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575666108040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575666108073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:01:48 2019 " "Processing ended: Fri Dec 06 15:01:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575666108073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575666108073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575666108073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575666108073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575666109744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575666109744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:01:48 2019 " "Processing started: Fri Dec 06 15:01:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575666109744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575666109744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575666109745 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575666110051 ""}
{ "Info" "0" "" "Project  = MiniS08" {  } {  } 0 0 "Project  = MiniS08" 0 0 "Fitter" 0 0 1575666110051 ""}
{ "Info" "0" "" "Revision = MiniS08" {  } {  } 0 0 "Revision = MiniS08" 0 0 "Fitter" 0 0 1575666110051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1575666110201 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniS08 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MiniS08\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575666110300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575666110341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575666110341 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575666110580 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575666111014 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575666111014 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575666111014 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 3028 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575666111017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 3029 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575666111017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 3030 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575666111017 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575666111017 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575666111020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniS08.sdc " "Synopsys Design Constraints File file not found: 'MiniS08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575666111285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575666111285 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575666111298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575666111372 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575666111372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S08clk  " "Automatically promoted node S08clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575666111372 ""}  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S08clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575666111372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sci:S08sci\|baudgen\[0\]  " "Automatically promoted node sci:S08sci\|baudgen\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575666111372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgen\[2\]~0 " "Destination node sci:S08sci\|baudgen\[2\]~0" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 1678 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgen\[1\]~1 " "Destination node sci:S08sci\|baudgen\[1\]~1" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgen\[0\]~2 " "Destination node sci:S08sci\|baudgen\[0\]~2" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2815 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111372 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575666111372 ""}  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575666111372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sci:S08sci\|baudgen\[2\]  " "Automatically promoted node sci:S08sci\|baudgen\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgen\[2\]~0 " "Destination node sci:S08sci\|baudgen\[2\]~0" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 1678 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575666111373 ""}  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575666111373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sci:S08sci\|baudgenA\[5\]  " "Automatically promoted node sci:S08sci\|baudgenA\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Add0~8 " "Destination node sci:S08sci\|Add0~8" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Add0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgenA~0 " "Destination node sci:S08sci\|baudgenA~0" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgenA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgenA~1 " "Destination node sci:S08sci\|baudgenA~1" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgenA~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2714 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgenA~2 " "Destination node sci:S08sci\|baudgenA~2" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgenA~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2715 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|baudgenA~3 " "Destination node sci:S08sci\|baudgenA~3" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgenA~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 2716 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575666111373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575666111373 ""}  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgenA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575666111373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575666111519 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575666111520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575666111521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575666111522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575666111524 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575666111525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575666111526 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575666111527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575666111576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575666111578 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575666111578 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575666111607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575666112276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575666112641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575666112653 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575666114975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575666114976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575666115147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575666116413 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575666116413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575666118174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575666118175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575666118175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575666118207 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575666118211 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "58 " "Found 58 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkdisp 0 " "Pin \"clkdisp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[0\] 0 " "Pin \"addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[1\] 0 " "Pin \"addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[2\] 0 " "Pin \"addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[3\] 0 " "Pin \"addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[4\] 0 " "Pin \"addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[5\] 0 " "Pin \"addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[6\] 0 " "Pin \"addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[7\] 0 " "Pin \"addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[8\] 0 " "Pin \"addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[9\] 0 " "Pin \"addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[10\] 0 " "Pin \"addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[11\] 0 " "Pin \"addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[12\] 0 " "Pin \"addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[13\] 0 " "Pin \"addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[14\] 0 " "Pin \"addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[15\] 0 " "Pin \"addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[16\] 0 " "Pin \"addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[17\] 0 " "Pin \"addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[18\] 0 " "Pin \"addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[19\] 0 " "Pin \"addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[20\] 0 " "Pin \"addr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[0\] 0 " "Pin \"stateout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[1\] 0 " "Pin \"stateout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[2\] 0 " "Pin \"stateout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[3\] 0 " "Pin \"stateout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[4\] 0 " "Pin \"stateout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[5\] 0 " "Pin \"stateout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[6\] 0 " "Pin \"stateout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[2\] 0 " "Pin \"IRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[3\] 0 " "Pin \"IRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[4\] 0 " "Pin \"IRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[5\] 0 " "Pin \"IRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[6\] 0 " "Pin \"IRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[7\] 0 " "Pin \"IRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[8\] 0 " "Pin \"IRout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[9\] 0 " "Pin \"IRout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[10\] 0 " "Pin \"IRout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[11\] 0 " "Pin \"IRout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[12\] 0 " "Pin \"IRout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[13\] 0 " "Pin \"IRout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575666118240 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575666118240 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575666118362 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575666118429 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575666118587 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575666118832 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575666118848 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575666118931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/output_files/MiniS08.fit.smsg " "Generated suppressed messages file C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/output_files/MiniS08.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575666119052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5501 " "Peak virtual memory: 5501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575666119416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:01:59 2019 " "Processing ended: Fri Dec 06 15:01:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575666119416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575666119416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575666119416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575666119416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575666120364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575666120365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:02:00 2019 " "Processing started: Fri Dec 06 15:02:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575666120365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575666120365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575666120365 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575666121334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575666121378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575666121822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:02:01 2019 " "Processing ended: Fri Dec 06 15:02:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575666121822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575666121822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575666121822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575666121822 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575666122420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575666123004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:02:02 2019 " "Processing started: Fri Dec 06 15:02:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575666123005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575666123005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniS08 -c MiniS08 " "Command: quartus_sta MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575666123005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575666123075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575666123236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575666123261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575666123261 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniS08.sdc " "Synopsys Design Constraints File file not found: 'MiniS08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575666123395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575666123396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123400 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S08clk S08clk " "create_clock -period 1.000 -name S08clk S08clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123400 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sci:S08sci\|baudgen\[0\] sci:S08sci\|baudgen\[0\] " "create_clock -period 1.000 -name sci:S08sci\|baudgen\[0\] sci:S08sci\|baudgen\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123400 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sci:S08sci\|baudgenA\[5\] sci:S08sci\|baudgenA\[5\] " "create_clock -period 1.000 -name sci:S08sci\|baudgenA\[5\] sci:S08sci\|baudgenA\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123400 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sci:S08sci\|baudgen\[2\] sci:S08sci\|baudgen\[2\] " "create_clock -period 1.000 -name sci:S08sci\|baudgen\[2\] sci:S08sci\|baudgen\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123400 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123400 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575666123407 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1575666123414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575666123435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.024 " "Worst-case setup slack is -17.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.024      -795.247 S08clk  " "  -17.024      -795.247 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.023     -5169.468 clk50  " "  -15.023     -5169.468 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579       -18.069 sci:S08sci\|baudgen\[0\]  " "   -1.579       -18.069 sci:S08sci\|baudgen\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130        -8.642 sci:S08sci\|baudgen\[2\]  " "   -1.130        -8.642 sci:S08sci\|baudgen\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 sci:S08sci\|baudgenA\[5\]  " "    0.251         0.000 sci:S08sci\|baudgenA\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575666123440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549        -9.155 clk50  " "   -2.549        -9.155 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199        -6.147 sci:S08sci\|baudgenA\[5\]  " "   -2.199        -6.147 sci:S08sci\|baudgenA\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 S08clk  " "    0.391         0.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sci:S08sci\|baudgen\[0\]  " "    0.391         0.000 sci:S08sci\|baudgen\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sci:S08sci\|baudgen\[2\]  " "    0.391         0.000 sci:S08sci\|baudgen\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575666123451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575666123457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575666123461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -667.604 clk50  " "   -2.000      -667.604 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -63.000 S08clk  " "   -0.500       -63.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -14.000 sci:S08sci\|baudgen\[0\]  " "   -0.500       -14.000 sci:S08sci\|baudgen\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 sci:S08sci\|baudgen\[2\]  " "   -0.500       -13.000 sci:S08sci\|baudgen\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 sci:S08sci\|baudgenA\[5\]  " "   -0.500        -3.000 sci:S08sci\|baudgenA\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575666123465 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575666123664 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1575666123665 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575666123706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.756 " "Worst-case setup slack is -6.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.756      -311.094 S08clk  " "   -6.756      -311.094 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.934     -1975.418 clk50  " "   -5.934     -1975.418 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287        -1.911 sci:S08sci\|baudgen\[0\]  " "   -0.287        -1.911 sci:S08sci\|baudgen\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085        -0.126 sci:S08sci\|baudgen\[2\]  " "   -0.085        -0.126 sci:S08sci\|baudgen\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641         0.000 sci:S08sci\|baudgenA\[5\]  " "    0.641         0.000 sci:S08sci\|baudgenA\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575666123713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.591 " "Worst-case hold slack is -1.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591        -5.976 clk50  " "   -1.591        -5.976 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341        -3.863 sci:S08sci\|baudgenA\[5\]  " "   -1.341        -3.863 sci:S08sci\|baudgenA\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 S08clk  " "    0.215         0.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sci:S08sci\|baudgen\[0\]  " "    0.215         0.000 sci:S08sci\|baudgen\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sci:S08sci\|baudgen\[2\]  " "    0.215         0.000 sci:S08sci\|baudgen\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575666123725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575666123731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575666123750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -667.604 clk50  " "   -2.000      -667.604 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -63.000 S08clk  " "   -0.500       -63.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -14.000 sci:S08sci\|baudgen\[0\]  " "   -0.500       -14.000 sci:S08sci\|baudgen\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 sci:S08sci\|baudgen\[2\]  " "   -0.500       -13.000 sci:S08sci\|baudgen\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 sci:S08sci\|baudgenA\[5\]  " "   -0.500        -3.000 sci:S08sci\|baudgenA\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575666123757 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575666123986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575666124030 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575666124032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575666124162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:02:04 2019 " "Processing ended: Fri Dec 06 15:02:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575666124162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575666124162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575666124162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575666124162 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575666124809 ""}
