# do MIPS_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/lucas/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/lucas/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:46 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 20:38:47 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:47 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:48 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 20:38:48 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do MIPS_run_msim_rtl_vhdl1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 20:38:58 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:58 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] ../../memInst2.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {../../memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work ../../geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:38:59 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work MIPS.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# End time: 20:38:59 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim -i -l msim_transcript -do "MIPS_run_msim_rtl_vhdl.do" 
# Start time: 20:38:59 on Jan 18,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst2(rlt)
# Loading work.flipflop(rtl)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controller(rtl)
# Loading work.comparador(behavior)
# Loading work.geradordesinais(behavior)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.mux4to1(behavioral)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# do MIPS_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:39:06 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 20:39:06 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 20:39:06 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 20:39:06 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 20:39:06 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 20:39:06 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:06 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:39:07 on Jan 18,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 20:39:07 on Jan 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# --mem load -format hex -infile memInst.hex /mips_vhd_tst/i1/memI/memory
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -expand -group Geradores -label rst /mips_vhd_tst/rst
# add wave -noupdate -expand -group Geradores -label clk /mips_vhd_tst/clk
# add wave -noupdate -divider {Estágio 1}
# add wave -noupdate -group PC1 -label sig_in_PC /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate -group PC1 -label sig_out_PC /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate -expand -group PCP4/addsub -label sig_out_PC /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate -expand -group PCP4/addsub -label sig_OUT_PCP4_1 /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate -group mux_IN_PC -label sig_fontePC /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate -group mux_IN_PC -label sig_OUT_PCP4_1 /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate -group mux_IN_PC -label sig_OUT_jump_1 /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate -group mux_IN_PC -label sig_in_PC /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate -expand -group memInst -label sig_out_PC /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate -expand -group memInst -label sig_OUT_memI_1 /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate -group {IN PIPE 1} -label sig_OUT_PCP4_1 /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate -group {IN PIPE 1} -label sig_OUT_memI_1 /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate -expand -group {PIPE 1} -label in_PIPE1 /mips_vhd_tst/i1/in_PIPE1
# add wave -noupdate -expand -group {PIPE 1} -label out_PIPE1 /mips_vhd_tst/i1/out_PIPE1
# add wave -noupdate -divider {Estágio 2}
# add wave -noupdate -group {OUT PIPE 1} -label sig_OUT_PCP4_2 /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate -group {OUT PIPE 1} -label sig_inst /mips_vhd_tst/i1/sig_inst
# add wave -noupdate -group {OUT PIPE 1} -label sig_opcode /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate -group {OUT PIPE 1} -label sig_ReadReg1 /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate -group {OUT PIPE 1} -label sig_ReadReg2 /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate -group {OUT PIPE 1} -label sig_imediate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate -group {OUT PIPE 1} -label sig_regDest /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate -group controle -label sig_opcode /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate -group controle -label sig_ulaOp /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate -group controle -label sig_RegDST /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate -group controle -label sig_ulaFonte /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate -group controle -label sig_escMem /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate -group controle -label sig_lerMem /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate -group controle -label sig_DvC /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate -group controle -label sig_memParaReg /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate -group controle -label sig_escReg /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate -group {Banco Registradores} -label sig_ReadReg1 /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate -group {Banco Registradores} -label sig_ReadReg2 /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate -group {Banco Registradores} -label sig_RegEsc_2 /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate -group {Banco Registradores} -label sig_escReg_3 /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate -group {Banco Registradores} -label sig_regData /mips_vhd_tst/i1/sig_regData
# add wave -noupdate -group {Banco Registradores} -label sig_dadoLido1 /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate -group {Banco Registradores} -label sig_dadoLido2 /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate -group {Banco Registradores} -label OregImux /mips_vhd_tst/i1/registradores/OregImux
# add wave -noupdate -group {Banco Registradores} -label Odec /mips_vhd_tst/i1/registradores/Odec
# add wave -noupdate -group {Banco Registradores} -label Ien /mips_vhd_tst/i1/registradores/Ien
# add wave -noupdate -group {Extensor de sinal} -label sig_imediate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate -group {Extensor de sinal} -label sig_imediate_ext /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate -group {IN PIPE 2} -label sig_ulaOp /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate -group {IN PIPE 2} -label sig_RegDST /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate -group {IN PIPE 2} -label sig_ulaFonte /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate -group {IN PIPE 2} -label sig_escMem /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate -group {IN PIPE 2} -label sig_lerMem /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate -group {IN PIPE 2} -label sig_DvC /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate -group {IN PIPE 2} -label sig_memParaReg /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate -group {IN PIPE 2} -label sig_escReg /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate -group {IN PIPE 2} -label sig_OUT_PCP4_2 /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate -group {IN PIPE 2} -label sig_dadoLido1 /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate -group {IN PIPE 2} -label sig_dadoLido2 /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate -group {IN PIPE 2} -label sig_imediate_ext /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate -group {IN PIPE 2} -label sig_ReadReg2 /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate -group {IN PIPE 2} -label sig_regDest /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate -group {PIPE 2} -label in_PIPE2 /mips_vhd_tst/i1/in_PIPE2
# add wave -noupdate -group {PIPE 2} -label out_pipe2 /mips_vhd_tst/i1/out_pipe2
# add wave -noupdate -divider {Estágio 3}
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_ulaOp_1 /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_RegDST_1 /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_ulaFonte_1 /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_escMem_1 /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_lerMem_1 /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_DvC_1 /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_memParaReg_1 /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_escReg_1 /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_OUT_PCP4_3 /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_dadoLido1_1 /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_dadoLido2_1 /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_imediate_ext_1 /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_function /mips_vhd_tst/i1/sig_function
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_ReadReg2_1 /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_regDest_1 /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate -expand -group {OUT PIPE 2} -label sig_somInPC /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate -group inPC/addsub -label sig_OUT_PCP4_3 /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate -group inPC/addsub -label sig_somInPC /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate -group inPC/addsub -label sig_OUT_jump /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate -group mux_IN_ULA_2 -label sig_ulaFonte_1 /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate -group mux_IN_ULA_2 -label sig_dadoLido2_1 /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate -group mux_IN_ULA_2 -label sig_imediate_ext_1 /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate -group mux_IN_ULA_2 -label sig_IN2_ULA /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate -group opULA -label sig_ulaOp_1 /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate -group opULA -label sig_function /mips_vhd_tst/i1/sig_function
# add wave -noupdate -group opULA -label sig_operULA /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate -group ULA -label sig_dadoLido1_1 /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate -group ULA -label sig_IN2_ULA /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate -group ULA -label sig_operULA /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate -group ULA -label sig_ULA_zero /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate -group ULA -label sig_ULA_over /mips_vhd_tst/i1/sig_ULA_over
# ** Error: (vish-4014) No objects found matching '/mips_vhd_tst/i1/sig_ULA_over'.
# Executing ONERROR command at macro ./wave.do line 96
# add wave -noupdate -group ULA -label sig_ULA_result /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate -group muxEscReg -label sig_RegDST_1 /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate -group muxEscReg -label sig_ReadReg2_1 /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate -group muxEscReg -label sig_regDest_1 /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate -group muxEscReg -label sig_RegEsc_0 /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate -group {IN PIPE 3} -label sig_escMem_1 /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate -group {IN PIPE 3} -label sig_lerMem_1 /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate -group {IN PIPE 3} -label sig_DvC_1 /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate -group {IN PIPE 3} -label sig_memParaReg_1 /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate -group {IN PIPE 3} -label sig_escReg_1 /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate -group {IN PIPE 3} -label sig_OUT_jump /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate -group {IN PIPE 3} -label sig_ULA_zero /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate -group {IN PIPE 3} -label sig_ULA_result /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate -group {IN PIPE 3} -label sig_dadoLido2_1 /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate -group {IN PIPE 3} -label sig_RegEsc_0 /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate -group {PIPE 3} -label in_PIPE3 /mips_vhd_tst/i1/in_PIPE3
# add wave -noupdate -group {PIPE 3} -label out_PIPE3 /mips_vhd_tst/i1/out_PIPE3
# add wave -noupdate -divider {Estágio 4}
# add wave -noupdate -group {OUT PIPE 3} -label sig_escMem_2 /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_lerMem_2 /mips_vhd_tst/i1/sig_lerMem_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_DvC_2 /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_memParaReg_2 /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_escReg_2 /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_OUT_jump_1 /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_ULA_zero_1 /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_ULA_result_1 /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_dadoLido2_2 /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_RegEsc_1 /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_fontePC /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate -group fontePC -label sig_DvC_2 /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate -group fontePC -label sig_ULA_zero_1 /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate -group fontePC -label sig_fontePC /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate -group memData -label sig_ULA_result_1 /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate -group memData -label sig_dadoLido2_2 /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate -group memData -label sig_escMem_2 /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate -group memData -label sig_OUT_memD /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate -group {IN PIPE 4} -label sig_memParaReg_2 /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate -group {IN PIPE 4} -label sig_escReg_2 /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate -group {IN PIPE 4} -label sig_OUT_memD /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate -group {IN PIPE 4} -label sig_ULA_result_1 /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate -group {IN PIPE 4} -label sig_RegEsc_1 /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate -group {PIPE 4} -label in_PIPE4 /mips_vhd_tst/i1/in_PIPE4
# add wave -noupdate -group {PIPE 4} -label out_PIPE4 /mips_vhd_tst/i1/out_PIPE4
# add wave -noupdate -divider {Estágio 5}
# add wave -noupdate -group {OUT PIPE 4} -label sig_memParaReg_3 /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate -group {OUT PIPE 4} -label sig_escReg_3 /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate -group {OUT PIPE 4} -label sig_OUT_memD_1 /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate -group {OUT PIPE 4} -label sig_ULA_result_2 /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate -group {OUT PIPE 4} -label sig_RegEsc_2 /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate -group muxEscReg2 -label sig_memParaReg_3 /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate -group muxEscReg2 -label sig_OUT_memD_1 /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate -group muxEscReg2 -label sig_ULA_result_2 /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate -group muxEscReg2 -label sig_regData /mips_vhd_tst/i1/sig_regData
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {49989 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 172
# configure wave -valuecolwidth 210
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {92332 ps}
# 
# run 5000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/PCP4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/inPC
# 
# wave zoom full
# 0 ps
# 5250 ns
