<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/trunk/pub/mega_60k_test/impl/gwsynthesis/mega_60k_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/akiel/trunk/pub/mega_60k_test/src/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>/home/akiel/trunk/pub/mega_60k_test/src/mega_60k_test.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb  5 08:35:55 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>179.728</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>91.787</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>87.941</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>28.083</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>81.917</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>0.900</td>
<td>95.190</td>
<td>80.015</td>
<td>157.684</td>
</tr>
<tr>
<td>VCCX</td>
<td>3.300</td>
<td>0.346</td>
<td>5.000</td>
<td>17.642</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>0.008</td>
<td>0.050</td>
<td>0.087</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>0.338</td>
<td>0.969</td>
<td>4.315</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>1.438</td>
<td>NA</td>
<td>5.988</td>
</tr>
<tr>
<td>IO</td>
<td>8.398
<td>5.819
<td>7.465
</tr>
<tr>
<td>BSRAM</td>
<td>79.047
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DSP</td>
<td>4.873
<td>NA</td>
<td>2.052
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>top</td>
<td>85.358</td>
<td>85.358(85.358)</td>
<tr>
<td>top/Cortex_M1_instance/</td>
<td>85.358</td>
<td>85.358(85.357)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/</td>
<td>85.187</td>
<td>85.187(85.187)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/</td>
<td>85.187</td>
<td>85.187(85.187)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/</td>
<td>6.065</td>
<td>6.065(6.064)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/</td>
<td>0.056</td>
<td>0.056(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/</td>
<td>5.507</td>
<td>5.507(5.507)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/</td>
<td>0.180</td>
<td>0.180(0.058)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_decode/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/</td>
<td>0.031</td>
<td>0.031(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_r_list_add/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/</td>
<td>5.307</td>
<td>5.307(5.163)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/</td>
<td>0.055</td>
<td>0.055(0.046)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/</td>
<td>0.046</td>
<td>0.046(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mem_ctl/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/</td>
<td>4.913</td>
<td>4.913(4.913)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/</td>
<td>4.882</td>
<td>4.882(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/</td>
<td>0.145</td>
<td>0.145(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_rf1_mux/</td>
<td>0.044</td>
<td>0.044(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/</td>
<td>0.020</td>
<td>0.020(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/</td>
<td>0.083</td>
<td>0.083(0.083)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApAhbSync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApAhbSync/uAhbApAhbSync0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApAhbSync/uAhbApAhbSync1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApAhbSync/uAhbApAhbSync2/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApAhbSync/uAhbApAhbSync3/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApDapSync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApDapSync/uAhbApDapSync0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApDapSync/uAhbApDapSync2/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApDapSync/uAhbApDapSync3/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApDapSync/uAhbApDapSync4/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/</td>
<td>0.026</td>
<td>0.026(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/</td>
<td>0.056</td>
<td>0.056(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/</td>
<td>0.209</td>
<td>0.209(0.209)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/</td>
<td>0.029</td>
<td>0.029(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/</td>
<td>0.020</td>
<td>0.020(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/</td>
<td>0.101</td>
<td>0.101(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_rom_tb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_tcm/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/</td>
<td>0.034</td>
<td>0.034(0.034)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_sys/</td>
<td>0.024</td>
<td>0.024(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/</td>
<td>0.174</td>
<td>0.174(0.174)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/</td>
<td>0.101</td>
<td>0.101(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb_os/</td>
<td>0.021</td>
<td>0.021(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_main/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_tree/</td>
<td>0.048</td>
<td>0.048(0.039)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_tree/u_pri_num1/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/</td>
<td>39.524</td>
<td>39.524(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/</td>
<td>39.529</td>
<td>39.529(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/</td>
<td>0.063</td>
<td>0.063(0.063)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/</td>
<td>0.042</td>
<td>0.042(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbSync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbSync/uSyncBusAbort/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbSync/uSyncBusReq/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/</td>
<td>0.021</td>
<td>0.021(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/</td>
<td>0.170</td>
<td>0.170(0.170)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/</td>
<td>0.170</td>
<td>0.170(0.169)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_apb2/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/</td>
<td>0.070</td>
<td>0.070(0.070)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/</td>
<td>0.068</td>
<td>0.068(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/</td>
<td>0.040</td>
<td>0.040(0.040)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/</td>
<td>0.040</td>
<td>0.040(0.040)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/</td>
<td>0.003</td>
<td>0.003(0.002)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/</td>
<td>0.004</td>
<td>0.004(0.003)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/</td>
<td>0.004</td>
<td>0.004(0.001)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/</td>
<td>0.052</td>
<td>0.052(0.052)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/</td>
<td>0.039</td>
<td>0.039(0.039)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/</td>
<td>0.039</td>
<td>0.039(0.000)</td>
<tr>
<td>top/Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>HCLK</td>
<td>50.000</td>
<td>85.363</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
