#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffed95dae0 .scope module, "tb" "tb" 2 7;
 .timescale -4 -4;
L_0x7fffed9813d0 .functor NOT 1, v0x7fffed980680_0, C4<0>, C4<0>, C4<0>;
L_0x7fffed981440 .functor NOT 1, v0x7fffed9804d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffed981510 .functor AND 1, L_0x7fffed9813d0, L_0x7fffed981440, C4<1>, C4<1>;
L_0x7fffed991d40 .functor NOT 1, v0x7fffed97efc0_0, C4<0>, C4<0>, C4<0>;
v0x7fffed980410_0 .net "Clk", 0 0, v0x7fffed97f6b0_0;  1 drivers
v0x7fffed9804d0_0 .var "I", 0 0;
v0x7fffed980590_0 .net "Q", 0 0, v0x7fffed97efc0_0;  1 drivers
v0x7fffed980680_0 .var "S", 0 0;
v0x7fffed980720_0 .net "Y_0", 0 0, L_0x7fffed9813d0;  1 drivers
v0x7fffed980810_0 .net "Y_1", 0 0, L_0x7fffed981510;  1 drivers
L_0x7f9ab9b60018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffed9808b0_0 .net/2u *"_s3", 1 0, L_0x7f9ab9b60018;  1 drivers
v0x7fffed980950_0 .net "ambas", 0 0, L_0x7fffed992040;  1 drivers
v0x7fffed980a40_0 .net "b1", 0 0, L_0x7fffed991ae0;  1 drivers
v0x7fffed980ae0_0 .net "b2", 0 0, L_0x7fffed991bd0;  1 drivers
v0x7fffed980bb0_0 .net "dec_out", 15 0, L_0x7fffed991900;  1 drivers
v0x7fffed980c80_0 .var "dumpfile_path", 512 0;
v0x7fffed980d20_0 .var "enable", 0 0;
v0x7fffed980df0_0 .var "enable_T", 0 0;
v0x7fffed980ec0_0 .net "net0", 0 0, L_0x7fffed981440;  1 drivers
v0x7fffed980f60_0 .net "ninguna", 0 0, L_0x7fffed991e70;  1 drivers
v0x7fffed981000_0 .var "reset", 0 0;
v0x7fffed9810a0_0 .net "state", 3 0, L_0x7fffed981620;  1 drivers
v0x7fffed981190_0 .net "una_sola", 0 0, L_0x7fffed991f10;  1 drivers
v0x7fffed981230_0 .net "y0", 0 0, v0x7fffed97fbc0_0;  1 drivers
v0x7fffed981300_0 .net "y1", 0 0, v0x7fffed980200_0;  1 drivers
L_0x7fffed981620 .concat [ 1 1 2 0], v0x7fffed97fbc0_0, v0x7fffed980200_0, L_0x7f9ab9b60018;
L_0x7fffed991e70 .part L_0x7fffed991900, 0, 1;
L_0x7fffed991f10 .part L_0x7fffed991900, 1, 1;
L_0x7fffed992040 .part L_0x7fffed991900, 3, 1;
S_0x7fffed95ea30 .scope module, "mux_b1" "mux" 2 31, 3 1 0, S_0x7fffed95dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din_0"
    .port_info 1 /INPUT 1 "din_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "mux_out"
v0x7fffed957790_0 .net "din_0", 0 0, L_0x7fffed992040;  alias, 1 drivers
v0x7fffed957890_0 .net "din_1", 0 0, v0x7fffed97efc0_0;  alias, 1 drivers
v0x7fffed97dbd0_0 .net "mux_out", 0 0, L_0x7fffed991ae0;  alias, 1 drivers
v0x7fffed97dc70_0 .net "sel", 0 0, L_0x7fffed991f10;  alias, 1 drivers
L_0x7fffed991ae0 .functor MUXZ 1, L_0x7fffed992040, v0x7fffed97efc0_0, L_0x7fffed991f10, C4<>;
S_0x7fffed97ddb0 .scope module, "mux_b2" "mux" 2 32, 3 1 0, S_0x7fffed95dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din_0"
    .port_info 1 /INPUT 1 "din_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "mux_out"
v0x7fffed97e010_0 .net "din_0", 0 0, L_0x7fffed992040;  alias, 1 drivers
v0x7fffed97e0b0_0 .net "din_1", 0 0, L_0x7fffed991d40;  1 drivers
v0x7fffed97e150_0 .net "mux_out", 0 0, L_0x7fffed991bd0;  alias, 1 drivers
v0x7fffed97e1f0_0 .net "sel", 0 0, L_0x7fffed991f10;  alias, 1 drivers
L_0x7fffed991bd0 .functor MUXZ 1, L_0x7fffed992040, L_0x7fffed991d40, L_0x7fffed991f10, C4<>;
S_0x7fffed97e350 .scope module, "my_decoder" "decoder" 2 26, 4 1 0, S_0x7fffed95dae0;
 .timescale -4 -4;
    .port_info 0 /INPUT 4 "binary_in"
    .port_info 1 /OUTPUT 16 "decoder_out"
    .port_info 2 /INPUT 1 "enable"
L_0x7f9ab9b60060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffed97e570_0 .net/2u *"_s0", 15 0, L_0x7f9ab9b60060;  1 drivers
v0x7fffed97e670_0 .net *"_s2", 15 0, L_0x7fffed991810;  1 drivers
L_0x7f9ab9b600a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffed97e750_0 .net/2u *"_s4", 15 0, L_0x7f9ab9b600a8;  1 drivers
v0x7fffed97e840_0 .net "binary_in", 3 0, L_0x7fffed981620;  alias, 1 drivers
v0x7fffed97e920_0 .net "decoder_out", 15 0, L_0x7fffed991900;  alias, 1 drivers
v0x7fffed97ea50_0 .net "enable", 0 0, v0x7fffed980d20_0;  1 drivers
L_0x7fffed991810 .shift/l 16, L_0x7f9ab9b60060, L_0x7fffed981620;
L_0x7fffed991900 .functor MUXZ 16, L_0x7f9ab9b600a8, L_0x7fffed991810, v0x7fffed980d20_0, C4<>;
S_0x7fffed97eb90 .scope module, "my_ttf" "tff" 2 29, 5 1 0, S_0x7fffed95dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffed97edf0_0 .net "clk", 0 0, L_0x7fffed991f10;  alias, 1 drivers
v0x7fffed97ef00_0 .net "data", 0 0, v0x7fffed980df0_0;  1 drivers
v0x7fffed97efc0_0 .var "q", 0 0;
v0x7fffed97f090_0 .net "reset", 0 0, v0x7fffed981000_0;  1 drivers
E_0x7fffed945280/0 .event negedge, v0x7fffed97f090_0;
E_0x7fffed945280/1 .event posedge, v0x7fffed97dc70_0;
E_0x7fffed945280 .event/or E_0x7fffed945280/0, E_0x7fffed945280/1;
S_0x7fffed97f1c0 .scope module, "myclock" "clock_gen" 2 16, 6 2 0, S_0x7fffed95dae0;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffed97f3e0 .param/l "PERIOD" 0 6 4, +C4<00000000000000000000000000000111>;
v0x7fffed97f6b0_0 .var "clk", 0 0;
S_0x7fffed97f4c0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 6 9, 6 9 0, S_0x7fffed97f1c0;
 .timescale -4 -4;
S_0x7fffed97f7d0 .scope module, "state_y0" "dff" 2 23, 7 1 0, S_0x7fffed95dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffed97fa30_0 .net "clk", 0 0, v0x7fffed97f6b0_0;  alias, 1 drivers
v0x7fffed97fb20_0 .net "data", 0 0, L_0x7fffed9813d0;  alias, 1 drivers
v0x7fffed97fbc0_0 .var "q", 0 0;
v0x7fffed97fc90_0 .net "reset", 0 0, v0x7fffed981000_0;  alias, 1 drivers
E_0x7fffed947b10/0 .event negedge, v0x7fffed97f090_0;
E_0x7fffed947b10/1 .event posedge, v0x7fffed97f6b0_0;
E_0x7fffed947b10 .event/or E_0x7fffed947b10/0, E_0x7fffed947b10/1;
S_0x7fffed97fdf0 .scope module, "state_y1" "dff" 2 22, 7 1 0, S_0x7fffed95dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffed980030_0 .net "clk", 0 0, v0x7fffed97f6b0_0;  alias, 1 drivers
v0x7fffed980140_0 .net "data", 0 0, L_0x7fffed981510;  alias, 1 drivers
v0x7fffed980200_0 .var "q", 0 0;
v0x7fffed9802a0_0 .net "reset", 0 0, v0x7fffed981000_0;  alias, 1 drivers
    .scope S_0x7fffed97f1c0;
T_0 ;
    %fork t_1, S_0x7fffed97f4c0;
    %jmp t_0;
    .scope S_0x7fffed97f4c0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed97f6b0_0, 0;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed97f6b0_0, 0;
    %delay 3, 0;
    %end;
    .scope S_0x7fffed97f1c0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffed97fdf0;
T_1 ;
    %wait E_0x7fffed947b10;
    %load/vec4 v0x7fffed9802a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed980200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffed980140_0;
    %assign/vec4 v0x7fffed980200_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffed97f7d0;
T_2 ;
    %wait E_0x7fffed947b10;
    %load/vec4 v0x7fffed97fc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed97fbc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffed97fb20_0;
    %assign/vec4 v0x7fffed97fbc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffed97eb90;
T_3 ;
    %wait E_0x7fffed945280;
    %load/vec4 v0x7fffed97f090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed97efc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffed97ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffed97efc0_0;
    %nor/r;
    %assign/vec4 v0x7fffed97efc0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffed95dae0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed981000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed980d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed980df0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed981000_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed980680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed9804d0_0, 0, 1;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffed95dae0;
T_5 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x7fffed980c80_0, 0, 513;
    %end;
    .thread T_5;
    .scope S_0x7fffed95dae0;
T_6 ;
    %vpi_call 2 72 "$dumpfile", v0x7fffed980c80_0 {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed95dae0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "src/tb1.v";
    "./src/mux.v";
    "./src/decoder.v";
    "./src/tff.v";
    "./src/clock.v";
    "./src/dff.v";
