

================================================================
== Vitis HLS Report for 'bubble_sort'
================================================================
* Date:           Mon Feb 24 14:44:00 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.050 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  2196266|  10.000 ns|  21.963 ms|    2|  2196267|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1      |        0|  2196222|  3 ~ 115590|          -|          -|  0 ~ 19|        no|
        | + VITIS_LOOP_14_2    |        0|   115587|    7 ~ 6083|          -|          -|  0 ~ 19|        no|
        |  ++ VITIS_LOOP_18_3  |        0|     3038|      8 ~ 82|          -|          -|  0 ~ 37|        no|
        |  ++ VITIS_LOOP_36_5  |        0|     3038|      8 ~ 82|          -|          -|  0 ~ 37|        no|
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 
4 --> 5 2 
5 --> 6 19 
6 --> 7 12 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 11 6 
11 --> 19 
12 --> 13 
13 --> 14 
14 --> 15 19 
15 --> 16 4 
16 --> 17 19 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [bubble_sort.cpp:39]   --->   Operation 21 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv33 = alloca i32 1"   --->   Operation 22 'alloca' 'indvars_iv33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [bubble_sort.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %errorFlag"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %errorFlag, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 1, i5 %indvars_iv33"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 0, i5 %k" [bubble_sort.cpp:39]   --->   Operation 29 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [bubble_sort.cpp:9]   --->   Operation 30 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i5 %k" [bubble_sort.cpp:14]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv33_load = load i5 %indvars_iv33" [bubble_sort.cpp:9]   --->   Operation 32 'load' 'indvars_iv33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%icmp_ln9 = icmp_ult  i5 %i, i5 19" [bubble_sort.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln14 = add i5 %i, i5 1" [bubble_sort.cpp:14]   --->   Operation 34 'add' 'add_ln14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.end126, void %for.body.split" [bubble_sort.cpp:9]   --->   Operation 35 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %i" [bubble_sort.cpp:9]   --->   Operation 36 'zext' 'zext_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln9" [bubble_sort.cpp:13]   --->   Operation 37 'getelementptr' 'M_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%A = load i5 %M_addr" [bubble_sort.cpp:13]   --->   Operation 38 'load' 'A' <Predicate = (icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%errorFlag_read = read i32 @_ssdm_op_Read.ap_none.i32P0A, i32 %errorFlag" [bubble_sort.cpp:57->bubble_sort.cpp:49]   --->   Operation 39 'read' 'errorFlag_read' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%icmp_ln57 = icmp_eq  i32 %errorFlag_read, i32 0" [bubble_sort.cpp:57->bubble_sort.cpp:49]   --->   Operation 40 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln9)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.then130, void %for.body.i.preheader" [bubble_sort.cpp:57->bubble_sort.cpp:49]   --->   Operation 41 'br' 'br_ln57' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%targetBlock1 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_61_1, i32 %M"   --->   Operation 42 'call' 'targetBlock1' <Predicate = (!icmp_ln9 & icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9" [bubble_sort.cpp:9]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [bubble_sort.cpp:9]   --->   Operation 44 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%A = load i5 %M_addr" [bubble_sort.cpp:13]   --->   Operation 45 'load' 'A' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln14 = br void %for.body6" [bubble_sort.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln14_1, void %for.cond3, i5 %indvars_iv33_load, void %for.body.split" [bubble_sort.cpp:14]   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%A_2 = phi i32 %A_1, void %for.cond3, i32 %A, void %for.body.split"   --->   Operation 48 'phi' 'A_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%icmp_ln14 = icmp_ult  i5 %j, i5 20" [bubble_sort.cpp:14]   --->   Operation 49 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.cond, void %for.body6.split" [bubble_sort.cpp:14]   --->   Operation 50 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:17]   --->   Operation 51 'load' 'M_load' <Predicate = (icmp_ln14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln9 = add i5 %indvars_iv33_load, i5 1" [bubble_sort.cpp:9]   --->   Operation 52 'add' 'add_ln9' <Predicate = (!icmp_ln14)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln9 = store i5 %add_ln9, i5 %indvars_iv33" [bubble_sort.cpp:9]   --->   Operation 53 'store' 'store_ln9' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 %add_ln14, i5 %k" [bubble_sort.cpp:39]   --->   Operation 54 'store' 'store_ln39' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [bubble_sort.cpp:9]   --->   Operation 55 'br' 'br_ln9' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %j" [bubble_sort.cpp:14]   --->   Operation 56 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9" [bubble_sort.cpp:14]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bubble_sort.cpp:14]   --->   Operation 58 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:17]   --->   Operation 59 'load' 'M_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln17 = icmp_eq  i32 %A_2, i32 %M_load" [bubble_sort.cpp:17]   --->   Operation 60 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %if.then13, void %VITIS_LOOP_18_3" [bubble_sort.cpp:17]   --->   Operation 61 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.78ns)   --->   "%icmp_ln18 = icmp_ult  i5 %i, i5 %j" [bubble_sort.cpp:18]   --->   Operation 62 'icmp' 'icmp_ln18' <Predicate = (icmp_ln17)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.end47, void %for.body18.preheader" [bubble_sort.cpp:18]   --->   Operation 63 'br' 'br_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln18 = br void %for.body18" [bubble_sort.cpp:18]   --->   Operation 64 'br' 'br_ln18' <Predicate = (icmp_ln17 & icmp_ln18)> <Delay = 1.58>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 104" [bubble_sort.cpp:17]   --->   Operation 65 'write' 'write_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln17 = br void %cleanup124" [bubble_sort.cpp:17]   --->   Operation 66 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%k_1 = phi i5 %add_ln18, void %for.cond15, i5 %i, void %for.body18.preheader"   --->   Operation 67 'phi' 'k_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.78ns)   --->   "%icmp_ln18_1 = icmp_ult  i5 %k_1, i5 %j" [bubble_sort.cpp:18]   --->   Operation 68 'icmp' 'icmp_ln18_1' <Predicate = (icmp_ln18)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %for.end47.loopexit, void %for.body18.split" [bubble_sort.cpp:18]   --->   Operation 69 'br' 'br_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %k_1" [bubble_sort.cpp:18]   --->   Operation 70 'zext' 'zext_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %zext_ln18" [bubble_sort.cpp:19]   --->   Operation 71 'getelementptr' 'M_addr_2' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (2.32ns)   --->   "%M_load_3 = load i5 %M_addr_2" [bubble_sort.cpp:19]   --->   Operation 72 'load' 'M_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln18 & !icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln14" [bubble_sort.cpp:26]   --->   Operation 74 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln18_1) | (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.32ns)   --->   "%B = load i5 %M_addr_3" [bubble_sort.cpp:26]   --->   Operation 75 'load' 'B' <Predicate = (!icmp_ln18_1) | (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 6.46>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 37, i64 18" [bubble_sort.cpp:18]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bubble_sort.cpp:18]   --->   Operation 77 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%M_load_3 = load i5 %M_addr_2" [bubble_sort.cpp:19]   --->   Operation 78 'load' 'M_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln19 = icmp_ugt  i32 %A_2, i32 %M_load_3" [bubble_sort.cpp:19]   --->   Operation 79 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %if.end25, void %cleanup45.thread" [bubble_sort.cpp:19]   --->   Operation 80 'br' 'br_ln19' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %k_1, i5 1" [bubble_sort.cpp:18]   --->   Operation 81 'add' 'add_ln18' <Predicate = (!icmp_ln19)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.95>
ST_8 : Operation 82 [2/2] (4.95ns)   --->   "%targetBlock = call i1 @bubble_sort_Pipeline_VITIS_LOOP_21_4, i5 %i, i5 %j, i32 %M, i32 %A_2" [bubble_sort.cpp:14]   --->   Operation 82 'call' 'targetBlock' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.05>
ST_9 : Operation 83 [1/2] (8.05ns)   --->   "%targetBlock = call i1 @bubble_sort_Pipeline_VITIS_LOOP_21_4, i5 %i, i5 %j, i32 %M, i32 %A_2" [bubble_sort.cpp:14]   --->   Operation 83 'call' 'targetBlock' <Predicate = true> <Delay = 8.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %targetBlock, void %cleanup45.thread, void %for.cond15" [bubble_sort.cpp:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body18" [bubble_sort.cpp:18]   --->   Operation 85 'br' 'br_ln18' <Predicate = (targetBlock)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge2 = phi i6 43, void %if.end25, i6 41, void %for.body18.split"   --->   Operation 86 'phi' 'storemerge2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i6 %storemerge2" [bubble_sort.cpp:19]   --->   Operation 87 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %sext_ln19" [bubble_sort.cpp:19]   --->   Operation 88 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 %zext_ln19" [bubble_sort.cpp:19]   --->   Operation 89 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup124"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.19>
ST_12 : Operation 91 [1/2] (2.32ns)   --->   "%B = load i5 %M_addr_3" [bubble_sort.cpp:26]   --->   Operation 91 'load' 'B' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_12 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_sgt  i32 %A_2, i32 %B" [bubble_sort.cpp:27]   --->   Operation 92 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %if.end62, void %if.then53" [bubble_sort.cpp:27]   --->   Operation 93 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %B, i5 %M_addr" [bubble_sort.cpp:28]   --->   Operation 94 'store' 'store_ln28' <Predicate = (icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_12 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %A_2, i5 %M_addr_3" [bubble_sort.cpp:29]   --->   Operation 95 'store' 'store_ln29' <Predicate = (icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln31 = br void %if.end62" [bubble_sort.cpp:31]   --->   Operation 96 'br' 'br_ln31' <Predicate = (icmp_ln27)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.78ns)   --->   "%add_ln14_1 = add i5 %j, i5 1" [bubble_sort.cpp:14]   --->   Operation 97 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 2.32>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%A_1 = phi i32 %B, void %if.then53, i32 %A_2, void %for.end47"   --->   Operation 98 'phi' 'A_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (2.32ns)   --->   "%M_load_5 = load i5 %M_addr" [bubble_sort.cpp:35]   --->   Operation 99 'load' 'M_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 14 <SV = 8> <Delay = 6.46>
ST_14 : Operation 100 [1/2] (2.32ns)   --->   "%M_load_5 = load i5 %M_addr" [bubble_sort.cpp:35]   --->   Operation 100 'load' 'M_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln35 = icmp_eq  i32 %A_1, i32 %M_load_5" [bubble_sort.cpp:35]   --->   Operation 101 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %cleanup107.thread.loopexit45, void %VITIS_LOOP_36_5" [bubble_sort.cpp:35]   --->   Operation 102 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln18, void %for.cond3, void %for.body72.preheader" [bubble_sort.cpp:36]   --->   Operation 103 'br' 'br_ln36' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln36 = br void %for.body72" [bubble_sort.cpp:36]   --->   Operation 104 'br' 'br_ln36' <Predicate = (icmp_ln18 & icmp_ln35)> <Delay = 1.58>
ST_14 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup107.thread"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 15 <SV = 9> <Delay = 2.32>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%k_3 = phi i5 %add_ln36, void %for.cond69, i5 %i, void %for.body72.preheader"   --->   Operation 106 'phi' 'k_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.78ns)   --->   "%icmp_ln36 = icmp_ult  i5 %k_3, i5 %j" [bubble_sort.cpp:36]   --->   Operation 107 'icmp' 'icmp_ln36' <Predicate = (icmp_ln18)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.cond3.loopexit, void %for.body72.split" [bubble_sort.cpp:36]   --->   Operation 108 'br' 'br_ln36' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %k_3" [bubble_sort.cpp:36]   --->   Operation 109 'zext' 'zext_ln36' <Predicate = (icmp_ln18 & icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln36" [bubble_sort.cpp:37]   --->   Operation 110 'getelementptr' 'M_addr_4' <Predicate = (icmp_ln18 & icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 111 [2/2] (2.32ns)   --->   "%M_load_6 = load i5 %M_addr_4" [bubble_sort.cpp:37]   --->   Operation 111 'load' 'M_load_6' <Predicate = (icmp_ln18 & icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond3"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln18 & !icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body6" [bubble_sort.cpp:14]   --->   Operation 113 'br' 'br_ln14' <Predicate = (!icmp_ln36) | (!icmp_ln18)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 6.46>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 37, i64 18" [bubble_sort.cpp:36]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [bubble_sort.cpp:36]   --->   Operation 115 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/2] (2.32ns)   --->   "%M_load_6 = load i5 %M_addr_4" [bubble_sort.cpp:37]   --->   Operation 116 'load' 'M_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_16 : Operation 117 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_ugt  i32 %A_1, i32 %M_load_6" [bubble_sort.cpp:37]   --->   Operation 117 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %if.end79, void %cleanup107.thread.loopexit" [bubble_sort.cpp:37]   --->   Operation 118 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %k_3, i5 1" [bubble_sort.cpp:36]   --->   Operation 119 'add' 'add_ln36' <Predicate = (!icmp_ln37)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 4.95>
ST_17 : Operation 120 [2/2] (4.95ns)   --->   "%targetBlock2 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_39_6, i5 %i, i5 %j, i32 %M, i32 %A_1" [bubble_sort.cpp:14]   --->   Operation 120 'call' 'targetBlock2' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 8.05>
ST_18 : Operation 121 [1/2] (8.05ns)   --->   "%targetBlock2 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_39_6, i5 %i, i5 %j, i32 %M, i32 %A_1" [bubble_sort.cpp:14]   --->   Operation 121 'call' 'targetBlock2' <Predicate = true> <Delay = 8.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 3.17>
ST_19 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %targetBlock2, void %cleanup107.thread.loopexit, void %for.cond69" [bubble_sort.cpp:14]   --->   Operation 122 'br' 'br_ln14' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !icmp_ln37)> <Delay = 1.58>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body72" [bubble_sort.cpp:36]   --->   Operation 123 'br' 'br_ln36' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !icmp_ln37 & targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !icmp_ln37 & targetBlock2)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%storemerge1_ph = phi i6 46, void %for.body72.split, i6 48, void %if.end79"   --->   Operation 124 'phi' 'storemerge1_ph' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup107.thread"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & icmp_ln37)> <Delay = 1.58>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%storemerge1 = phi i6 %storemerge1_ph, void %cleanup107.thread.loopexit, i6 45, void %cleanup107.thread.loopexit45"   --->   Operation 126 'phi' 'storemerge1' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i6 %storemerge1" [bubble_sort.cpp:35]   --->   Operation 127 'sext' 'sext_ln35' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %sext_ln35" [bubble_sort.cpp:35]   --->   Operation 128 'zext' 'zext_ln35' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 %zext_ln35" [bubble_sort.cpp:35]   --->   Operation 129 'write' 'write_ln35' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup124"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end131"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln9 & !targetBlock2) | (icmp_ln9 & icmp_ln37) | (icmp_ln9 & !icmp_ln35) | (icmp_ln9 & icmp_ln18 & icmp_ln18_1) | (icmp_ln9 & !icmp_ln17)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [bubble_sort.cpp:52]   --->   Operation 132 'ret' 'ret_ln52' <Predicate = (!targetBlock2) | (icmp_ln37) | (!icmp_ln35) | (icmp_ln18 & icmp_ln18_1) | (!icmp_ln17) | (!icmp_ln9)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 8.05>
ST_20 : Operation 133 [1/2] (8.05ns)   --->   "%targetBlock1 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_61_1, i32 %M"   --->   Operation 133 'call' 'targetBlock1' <Predicate = (icmp_ln57)> <Delay = 8.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %targetBlock1, void %if.then130, void %if.end131"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 114" [bubble_sort.cpp:50]   --->   Operation 135 'write' 'write_ln50' <Predicate = (!targetBlock1) | (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln51 = br void %if.end131" [bubble_sort.cpp:51]   --->   Operation 136 'br' 'br_ln51' <Predicate = (!targetBlock1) | (!icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 5 bit ('indvars_iv33') [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 1 on local variable 'indvars_iv33' [10]  (1.588 ns)

 <State 2>: 4.332ns
The critical path consists of the following:
	'load' operation 5 bit ('i', bubble_sort.cpp:14) on local variable 'k', bubble_sort.cpp:39 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln9', bubble_sort.cpp:9) [16]  (1.780 ns)
	wire read operation ('errorFlag_read', bubble_sort.cpp:57->bubble_sort.cpp:49) on port 'errorFlag' (bubble_sort.cpp:57->bubble_sort.cpp:49) [132]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', bubble_sort.cpp:57->bubble_sort.cpp:49) [133]  (2.552 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('A', bubble_sort.cpp:13) on array 'M' [24]  (2.322 ns)

 <State 4>: 3.368ns
The critical path consists of the following:
	'phi' operation 5 bit ('j', bubble_sort.cpp:14) with incoming values : ('indvars_iv33_load', bubble_sort.cpp:9) ('add_ln14_1', bubble_sort.cpp:14) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln14', bubble_sort.cpp:14) [29]  (1.780 ns)
	'store' operation 0 bit ('store_ln9', bubble_sort.cpp:9) of variable 'add_ln9', bubble_sort.cpp:9 on local variable 'indvars_iv33' [128]  (1.588 ns)

 <State 5>: 6.462ns
The critical path consists of the following:
	'load' operation 32 bit ('M_load', bubble_sort.cpp:17) on array 'M' [35]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln17', bubble_sort.cpp:17) [36]  (2.552 ns)
	blocking operation 1.588 ns on control path)

 <State 6>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('M_addr_3', bubble_sort.cpp:26) [70]  (0.000 ns)
	'load' operation 32 bit ('B', bubble_sort.cpp:26) on array 'M' [71]  (2.322 ns)

 <State 7>: 6.462ns
The critical path consists of the following:
	'load' operation 32 bit ('M_load_3', bubble_sort.cpp:19) on array 'M' [52]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln19', bubble_sort.cpp:19) [53]  (2.552 ns)
	multiplexor before 'phi' operation 6 bit ('storemerge2') [62]  (1.588 ns)

 <State 8>: 4.956ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock', bubble_sort.cpp:14) to 'bubble_sort_Pipeline_VITIS_LOOP_21_4' [57]  (4.956 ns)

 <State 9>: 8.050ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock', bubble_sort.cpp:14) to 'bubble_sort_Pipeline_VITIS_LOOP_21_4' [57]  (8.050 ns)

 <State 10>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 6 bit ('storemerge2') [62]  (1.588 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 7.196ns
The critical path consists of the following:
	'load' operation 32 bit ('B', bubble_sort.cpp:26) on array 'M' [71]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln27', bubble_sort.cpp:27) [72]  (2.552 ns)
	'store' operation 0 bit ('store_ln28', bubble_sort.cpp:28) of variable 'B', bubble_sort.cpp:26 on array 'M' [75]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('M_load_5', bubble_sort.cpp:35) on array 'M' [80]  (2.322 ns)

 <State 14>: 6.462ns
The critical path consists of the following:
	'load' operation 32 bit ('M_load_5', bubble_sort.cpp:35) on array 'M' [80]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln35', bubble_sort.cpp:35) [81]  (2.552 ns)
	blocking operation 1.588 ns on control path)

 <State 15>: 2.322ns
The critical path consists of the following:
	'phi' operation 5 bit ('k') with incoming values : ('i', bubble_sort.cpp:14) ('add_ln36', bubble_sort.cpp:36) [89]  (0.000 ns)
	'getelementptr' operation 5 bit ('M_addr_4', bubble_sort.cpp:37) [96]  (0.000 ns)
	'load' operation 32 bit ('M_load_6', bubble_sort.cpp:37) on array 'M' [97]  (2.322 ns)

 <State 16>: 6.462ns
The critical path consists of the following:
	'load' operation 32 bit ('M_load_6', bubble_sort.cpp:37) on array 'M' [97]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln37', bubble_sort.cpp:37) [98]  (2.552 ns)
	multiplexor before 'phi' operation 6 bit ('storemerge1_ph') [107]  (1.588 ns)

 <State 17>: 4.956ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock2', bubble_sort.cpp:14) to 'bubble_sort_Pipeline_VITIS_LOOP_39_6' [102]  (4.956 ns)

 <State 18>: 8.050ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock2', bubble_sort.cpp:14) to 'bubble_sort_Pipeline_VITIS_LOOP_39_6' [102]  (8.050 ns)

 <State 19>: 3.176ns
The critical path consists of the following:
	multiplexor before 'phi' operation 6 bit ('storemerge1_ph') [107]  (1.588 ns)
	'phi' operation 6 bit ('storemerge1_ph') [107]  (0.000 ns)
	multiplexor before 'phi' operation 6 bit ('storemerge1') [116]  (1.588 ns)
	'phi' operation 6 bit ('storemerge1') [116]  (0.000 ns)

 <State 20>: 8.050ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock1') to 'bubble_sort_Pipeline_VITIS_LOOP_61_1' [136]  (8.050 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
