

================================================================
== Vivado HLS Report for 'distFix'
================================================================
* Date:           Tue May 19 14:40:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Math
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.645 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sqrt_fixed_35_13_s_fu_50  |sqrt_fixed_35_13_s  |       12|       12| 0.120 us | 0.120 us |    1|    1| function |
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|      48|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      -|    1392|    6651|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      85|    -|
|Register         |        -|      -|      84|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|    1476|    6784|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+------+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------+--------------------+---------+-------+------+------+-----+
    |grp_sqrt_fixed_35_13_s_fu_50  |sqrt_fixed_35_13_s  |        0|      0|  1392|  6651|    0|
    +------------------------------+--------------------+---------+-------+------+------+-----+
    |Total                         |                    |        0|      0|  1392|  6651|    0|
    +------------------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |distFix_mac_muladcud_U3  |distFix_mac_muladcud  | i0 + i1 * i1 |
    |distFix_mul_mul_1bkb_U2  |distFix_mul_mul_1bkb  |    i0 * i0   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_81_p2  |     -    |      0|  0|  24|          17|          17|
    |ret_V_fu_63_p2    |     -    |      0|  0|  24|          17|          17|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  48|          34|          34|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  85|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  85|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  16|   0|   16|          0|
    |r_V_4_reg_114    |  34|   0|   34|          0|
    |ret_V_2_reg_119  |  34|   0|   34|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  84|   0|   84|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    distFix   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    distFix   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    distFix   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    distFix   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    distFix   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    distFix   | return value |
|ap_return  | out |   16| ap_ctrl_hs |    distFix   | return value |
|x1_V       |  in |   16|   ap_none  |     x1_V     |    scalar    |
|y1_V       |  in |   16|   ap_none  |     y1_V     |    scalar    |
|x2_V       |  in |   16|   ap_none  |     x2_V     |    scalar    |
|y2_V       |  in |   16|   ap_none  |     y2_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

