$date
	Sat Sep  6 18:44:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux1to2 $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # in $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 # in $end
$var wire 1 $ s $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1#
#20
0"
0#
1$
#30
1!
1#
#40
