<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/samd5x/include/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('samd5x_2include_2periph__cpu_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__samd5x.html">Microchip SAMD5x/SAME5x</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions for internal peripheral handling. </p>
<p>CPU specific definitions for internal peripheral handling</p>
<dl class="section author"><dt>Author</dt><dd>Benjamin Valentin <a href="#" onclick="location.href='mai'+'lto:'+'ben'+'ja'+'min'+'.v'+'ale'+'nt'+'in@'+'ml'+'-pa'+'.c'+'om'; return false;">benja<span style="display: none;">.nosp@m.</span>min.<span style="display: none;">.nosp@m.</span>valen<span style="display: none;">.nosp@m.</span>tin@<span style="display: none;">.nosp@m.</span>ml-pa<span style="display: none;">.nosp@m.</span>.com</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;<a class="el" href="units_8h_source.html">macros/units.h</a>&quot;</code><br />
<code>#include &quot;periph_cpu_common.h&quot;</code><br />
<code>#include &quot;<a class="el" href="candev__samd5x_8h_source.html">candev_samd5x.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="samd5x_2include_2periph__cpu_8h__incl.svg" width="560" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samd5x_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVM User Row Mapping - Dedicated Entries Config values will be applied at power-on.  <a href="structsam0__aux__cfg__mapping.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a292c9a0a5b03329a153ad28343ff2e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a292c9a0a5b03329a153ad28343ff2e09">SPI_HWCS</a>(x)&#160;&#160;&#160;(UINT_MAX - 1)</td></tr>
<tr class="memdesc:a292c9a0a5b03329a153ad28343ff2e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override SPI hardware chip select macro.  <a href="#a292c9a0a5b03329a153ad28343ff2e09">More...</a><br /></td></tr>
<tr class="separator:a292c9a0a5b03329a153ad28343ff2e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59201a381b7ecbc7a856d1d88724878e"><td class="memItemLeft" align="right" valign="top"><a id="a59201a381b7ecbc7a856d1d88724878e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a59201a381b7ecbc7a856d1d88724878e">DAC_RES_BITS</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="memdesc:a59201a381b7ecbc7a856d1d88724878e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MCU has a 12 bit DAC. <br /></td></tr>
<tr class="separator:a59201a381b7ecbc7a856d1d88724878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6ae6694d0a51952fb26d994de93d12"><td class="memItemLeft" align="right" valign="top"><a id="a2d6ae6694d0a51952fb26d994de93d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a2d6ae6694d0a51952fb26d994de93d12">DAC_NUMOF</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a2d6ae6694d0a51952fb26d994de93d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MCU has two DAC outputs. <br /></td></tr>
<tr class="separator:a2d6ae6694d0a51952fb26d994de93d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6c2dc25b440ee251d348a37961d67ede"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a6c2dc25b440ee251d348a37961d67ede">sam0_adc_pins</a> [2][16]</td></tr>
<tr class="memdesc:a6c2dc25b440ee251d348a37961d67ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pins that can be used for ADC input.  <a href="#a6c2dc25b440ee251d348a37961d67ede">More...</a><br /></td></tr>
<tr class="separator:a6c2dc25b440ee251d348a37961d67ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f3a64e7ba279722cb70ecbb34731df"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a> [RTC_NUM_OF_TAMPERS]</td></tr>
<tr class="memdesc:ab7f3a64e7ba279722cb70ecbb34731df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC input pins that can be used for tamper detection and wake from Deep Sleep.  <a href="#ab7f3a64e7ba279722cb70ecbb34731df">More...</a><br /></td></tr>
<tr class="separator:ab7f3a64e7ba279722cb70ecbb34731df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86d38e9420ae5eba2b243c80b415748"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ab86d38e9420ae5eba2b243c80b415748">gclk_io_pins</a> []</td></tr>
<tr class="memdesc:ab86d38e9420ae5eba2b243c80b415748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pins that have peripheral function GCLK.  <a href="#ab86d38e9420ae5eba2b243c80b415748">More...</a><br /></td></tr>
<tr class="separator:ab86d38e9420ae5eba2b243c80b415748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4a21ec05a24d51982a473289e0738f"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a9f4a21ec05a24d51982a473289e0738f">gclk_io_ids</a> []</td></tr>
<tr class="memdesc:a9f4a21ec05a24d51982a473289e0738f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK IDs of pins that have peripheral function GCLK - This maps directly to gclk_io_pins.  <a href="#a9f4a21ec05a24d51982a473289e0738f">More...</a><br /></td></tr>
<tr class="separator:a9f4a21ec05a24d51982a473289e0738f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d52dd0144d38c033aa29d57351a0d0a"><td class="memItemLeft" align="right" valign="top"><a id="a3d52dd0144d38c033aa29d57351a0d0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a3d52dd0144d38c033aa29d57351a0d0a">SAM0_DFLL_FREQ_HZ</a>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(48)</td></tr>
<tr class="memdesc:a3d52dd0144d38c033aa29d57351a0d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DFLL runs at at fixed frequency of 48 MHz. <br /></td></tr>
<tr class="separator:a3d52dd0144d38c033aa29d57351a0d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121c34ee69ce4a30751903b3da728672"><td class="memItemLeft" align="right" valign="top"><a id="a121c34ee69ce4a30751903b3da728672"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a121c34ee69ce4a30751903b3da728672">SAM0_XOSC_FREQ_HZ</a>&#160;&#160;&#160;(XOSC0_FREQUENCY ? XOSC0_FREQUENCY : XOSC1_FREQUENCY)</td></tr>
<tr class="memdesc:a121c34ee69ce4a30751903b3da728672"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC is used to generate a fixed frequency of 48 MHz. <br /></td></tr>
<tr class="separator:a121c34ee69ce4a30751903b3da728672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3ed7e3039ce8fb8f2de6e3d2c177ef"><td class="memItemLeft" align="right" valign="top"><a id="aec3ed7e3039ce8fb8f2de6e3d2c177ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aec3ed7e3039ce8fb8f2de6e3d2c177ef">SAM0_DPLL_FREQ_MIN_HZ</a>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(96)</td></tr>
<tr class="memdesc:aec3ed7e3039ce8fb8f2de6e3d2c177ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL must run with at least 96 MHz. <br /></td></tr>
<tr class="separator:aec3ed7e3039ce8fb8f2de6e3d2c177ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7545ee86bdfc88cca140ae2dc65dd6"><td class="memItemLeft" align="right" valign="top"><a id="a8c7545ee86bdfc88cca140ae2dc65dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a8c7545ee86bdfc88cca140ae2dc65dd6">SAM0_DPLL_FREQ_MAX_HZ</a>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(200)</td></tr>
<tr class="memdesc:a8c7545ee86bdfc88cca140ae2dc65dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL frequency must not exceed 200 MHz. <br /></td></tr>
<tr class="separator:a8c7545ee86bdfc88cca140ae2dc65dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Power mode configuration</h2></td></tr>
<tr class="memitem:a3d1931627629f3c43bd898da0be6075b"><td class="memItemLeft" align="right" valign="top"><a id="a3d1931627629f3c43bd898da0be6075b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a3d1931627629f3c43bd898da0be6075b">PM_NUM_MODES</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:a3d1931627629f3c43bd898da0be6075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup, Hibernate, Standby, Idle. <br /></td></tr>
<tr class="separator:a3d1931627629f3c43bd898da0be6075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098384b0034af0daa7c9c5c82b563567"><td class="memItemLeft" align="right" valign="top"><a id="a098384b0034af0daa7c9c5c82b563567"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SAM0_PM_BACKUP</b> = 0, 
<b>SAM0_PM_HIBERNATE</b> = 1, 
<b>SAM0_PM_STANDBY</b> = 2, 
<b>SAM0_PM_IDLE</b> = 3
 }</td></tr>
<tr class="memdesc:a098384b0034af0daa7c9c5c82b563567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power modes. <br /></td></tr>
<tr class="separator:a098384b0034af0daa7c9c5c82b563567"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SAMD5x GCLK definitions</h2></td></tr>
<tr class="memitem:a086ca6a9c92fc2673def07c2cb6b65c7"><td class="memItemLeft" align="right" valign="top"><a id="a086ca6a9c92fc2673def07c2cb6b65c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a086ca6a9c92fc2673def07c2cb6b65c7">SAM0_GCLK_MAIN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a086ca6a9c92fc2673def07c2cb6b65c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">120 MHz main clock <br /></td></tr>
<tr class="separator:a086ca6a9c92fc2673def07c2cb6b65c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d06a6f20a03f665893bda3f2da72dc"><td class="memItemLeft" align="right" valign="top"><a id="ac9d06a6f20a03f665893bda3f2da72dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ac9d06a6f20a03f665893bda3f2da72dc">SAM0_GCLK_32KHZ</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ac9d06a6f20a03f665893bda3f2da72dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 kHz clock <br /></td></tr>
<tr class="separator:ac9d06a6f20a03f665893bda3f2da72dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac220b5823064f21058b248b383787ed6"><td class="memItemLeft" align="right" valign="top"><a id="ac220b5823064f21058b248b383787ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ac220b5823064f21058b248b383787ed6">SAM0_GCLK_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ac220b5823064f21058b248b383787ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">4-8 MHz clock for xTimer <br /></td></tr>
<tr class="separator:ac220b5823064f21058b248b383787ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2e122edd6baa44d31f4911626301aa"><td class="memItemLeft" align="right" valign="top"><a id="add2e122edd6baa44d31f4911626301aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:add2e122edd6baa44d31f4911626301aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">12-48 MHz (DFLL) clock <br /></td></tr>
<tr class="separator:add2e122edd6baa44d31f4911626301aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c3f8f79513bcac77dd122f1fdfeab1"><td class="memItemLeft" align="right" valign="top"><a id="af9c3f8f79513bcac77dd122f1fdfeab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#af9c3f8f79513bcac77dd122f1fdfeab1">SAM0_GCLK_100MHZ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:af9c3f8f79513bcac77dd122f1fdfeab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">100MHz FDPLL clock <br /></td></tr>
<tr class="separator:af9c3f8f79513bcac77dd122f1fdfeab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GCLK compatibility definitions</h2></td></tr>
<tr class="memitem:a00680b894a5a8b3129593d8f435250ac"><td class="memItemLeft" align="right" valign="top"><a id="a00680b894a5a8b3129593d8f435250ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SAM0_GCLK_8MHZ</b>&#160;&#160;&#160;<a class="el" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a></td></tr>
<tr class="separator:a00680b894a5a8b3129593d8f435250ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae6fb73122b20f3f54cbf69e5974d7d"><td class="memItemLeft" align="right" valign="top"><a id="a4ae6fb73122b20f3f54cbf69e5974d7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SAM0_GCLK_48MHZ</b>&#160;&#160;&#160;<a class="el" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></td></tr>
<tr class="separator:a4ae6fb73122b20f3f54cbf69e5974d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90583a55b9b9ffad6ebb615ce5273cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ad90583a55b9b9ffad6ebb615ce5273cd">ADC0_INPUTCTRL_MUXPOS_PA02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:ad90583a55b9b9ffad6ebb615ce5273cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC pin aliases.  <a href="#ad90583a55b9b9ffad6ebb615ce5273cd">More...</a><br /></td></tr>
<tr class="separator:ad90583a55b9b9ffad6ebb615ce5273cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb507c578415ab78454b86306adfcd99"><td class="memItemLeft" align="right" valign="top"><a id="abb507c578415ab78454b86306adfcd99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#abb507c578415ab78454b86306adfcd99">ADC0_INPUTCTRL_MUXPOS_PA03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:abb507c578415ab78454b86306adfcd99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1. <br /></td></tr>
<tr class="separator:abb507c578415ab78454b86306adfcd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e54800e6046127c830f44f8dda11f25"><td class="memItemLeft" align="right" valign="top"><a id="a7e54800e6046127c830f44f8dda11f25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a7e54800e6046127c830f44f8dda11f25">ADC0_INPUTCTRL_MUXPOS_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a7e54800e6046127c830f44f8dda11f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2. <br /></td></tr>
<tr class="separator:a7e54800e6046127c830f44f8dda11f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5ac3a27360fc06c181cdf3035f08ad"><td class="memItemLeft" align="right" valign="top"><a id="abe5ac3a27360fc06c181cdf3035f08ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#abe5ac3a27360fc06c181cdf3035f08ad">ADC0_INPUTCTRL_MUXPOS_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:abe5ac3a27360fc06c181cdf3035f08ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3. <br /></td></tr>
<tr class="separator:abe5ac3a27360fc06c181cdf3035f08ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0915ee76e7f9b7534465716feff74311"><td class="memItemLeft" align="right" valign="top"><a id="a0915ee76e7f9b7534465716feff74311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a0915ee76e7f9b7534465716feff74311">ADC0_INPUTCTRL_MUXPOS_PA04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:a0915ee76e7f9b7534465716feff74311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4. <br /></td></tr>
<tr class="separator:a0915ee76e7f9b7534465716feff74311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6263caa8f073082440be9bf5feff137f"><td class="memItemLeft" align="right" valign="top"><a id="a6263caa8f073082440be9bf5feff137f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a6263caa8f073082440be9bf5feff137f">ADC0_INPUTCTRL_MUXPOS_PA05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:a6263caa8f073082440be9bf5feff137f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5. <br /></td></tr>
<tr class="separator:a6263caa8f073082440be9bf5feff137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14334d6747f7d55e1a4032761f39c3a"><td class="memItemLeft" align="right" valign="top"><a id="ac14334d6747f7d55e1a4032761f39c3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ac14334d6747f7d55e1a4032761f39c3a">ADC0_INPUTCTRL_MUXPOS_PA06</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:ac14334d6747f7d55e1a4032761f39c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6. <br /></td></tr>
<tr class="separator:ac14334d6747f7d55e1a4032761f39c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e550792049b2efb300d6c5b7c395c7"><td class="memItemLeft" align="right" valign="top"><a id="a15e550792049b2efb300d6c5b7c395c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a15e550792049b2efb300d6c5b7c395c7">ADC0_INPUTCTRL_MUXPOS_PA07</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:a15e550792049b2efb300d6c5b7c395c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7. <br /></td></tr>
<tr class="separator:a15e550792049b2efb300d6c5b7c395c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0abcbf09ca106677a1055c6dc258950"><td class="memItemLeft" align="right" valign="top"><a id="af0abcbf09ca106677a1055c6dc258950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#af0abcbf09ca106677a1055c6dc258950">ADC0_INPUTCTRL_MUXPOS_PA08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN8</td></tr>
<tr class="memdesc:af0abcbf09ca106677a1055c6dc258950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN8. <br /></td></tr>
<tr class="separator:af0abcbf09ca106677a1055c6dc258950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af706f4b8a66e085eb9acfae2d2d47039"><td class="memItemLeft" align="right" valign="top"><a id="af706f4b8a66e085eb9acfae2d2d47039"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#af706f4b8a66e085eb9acfae2d2d47039">ADC0_INPUTCTRL_MUXPOS_PA09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN9</td></tr>
<tr class="memdesc:af706f4b8a66e085eb9acfae2d2d47039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN9. <br /></td></tr>
<tr class="separator:af706f4b8a66e085eb9acfae2d2d47039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224a1d6ef183f79d4d36ba4ebe427941"><td class="memItemLeft" align="right" valign="top"><a id="a224a1d6ef183f79d4d36ba4ebe427941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a224a1d6ef183f79d4d36ba4ebe427941">ADC0_INPUTCTRL_MUXPOS_PA10</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN10</td></tr>
<tr class="memdesc:a224a1d6ef183f79d4d36ba4ebe427941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN10. <br /></td></tr>
<tr class="separator:a224a1d6ef183f79d4d36ba4ebe427941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c36abb64d34d92d2e455caf32a82bdb"><td class="memItemLeft" align="right" valign="top"><a id="a8c36abb64d34d92d2e455caf32a82bdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a8c36abb64d34d92d2e455caf32a82bdb">ADC0_INPUTCTRL_MUXPOS_PA11</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN11</td></tr>
<tr class="memdesc:a8c36abb64d34d92d2e455caf32a82bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN11. <br /></td></tr>
<tr class="separator:a8c36abb64d34d92d2e455caf32a82bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99de7257271e9a62162810251a2a5fb5"><td class="memItemLeft" align="right" valign="top"><a id="a99de7257271e9a62162810251a2a5fb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a99de7257271e9a62162810251a2a5fb5">ADC0_INPUTCTRL_MUXPOS_PB00</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN12</td></tr>
<tr class="memdesc:a99de7257271e9a62162810251a2a5fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN12. <br /></td></tr>
<tr class="separator:a99de7257271e9a62162810251a2a5fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68eb0fed5b5be0ab2ff263cbd6c21fcb"><td class="memItemLeft" align="right" valign="top"><a id="a68eb0fed5b5be0ab2ff263cbd6c21fcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a68eb0fed5b5be0ab2ff263cbd6c21fcb">ADC0_INPUTCTRL_MUXPOS_PB01</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN13</td></tr>
<tr class="memdesc:a68eb0fed5b5be0ab2ff263cbd6c21fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN13. <br /></td></tr>
<tr class="separator:a68eb0fed5b5be0ab2ff263cbd6c21fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09dd2de2ef9ca84def7756513907ad"><td class="memItemLeft" align="right" valign="top"><a id="a1b09dd2de2ef9ca84def7756513907ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a1b09dd2de2ef9ca84def7756513907ad">ADC0_INPUTCTRL_MUXPOS_PB02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN14</td></tr>
<tr class="memdesc:a1b09dd2de2ef9ca84def7756513907ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN14. <br /></td></tr>
<tr class="separator:a1b09dd2de2ef9ca84def7756513907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf6ae46d3dc0613c56e8b26281fa000"><td class="memItemLeft" align="right" valign="top"><a id="a7bf6ae46d3dc0613c56e8b26281fa000"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a7bf6ae46d3dc0613c56e8b26281fa000">ADC0_INPUTCTRL_MUXPOS_PB03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN15</td></tr>
<tr class="memdesc:a7bf6ae46d3dc0613c56e8b26281fa000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN15. <br /></td></tr>
<tr class="separator:a7bf6ae46d3dc0613c56e8b26281fa000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c86255fa98cb85faa45b69474d51468"><td class="memItemLeft" align="right" valign="top"><a id="a0c86255fa98cb85faa45b69474d51468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a0c86255fa98cb85faa45b69474d51468">ADC1_INPUTCTRL_MUXPOS_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:a0c86255fa98cb85faa45b69474d51468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN0. <br /></td></tr>
<tr class="separator:a0c86255fa98cb85faa45b69474d51468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019c5541be9e1bd22e32fc63d6e4b0ff"><td class="memItemLeft" align="right" valign="top"><a id="a019c5541be9e1bd22e32fc63d6e4b0ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a019c5541be9e1bd22e32fc63d6e4b0ff">ADC1_INPUTCTRL_MUXPOS_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:a019c5541be9e1bd22e32fc63d6e4b0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1. <br /></td></tr>
<tr class="separator:a019c5541be9e1bd22e32fc63d6e4b0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a36f94d7c435cdf98d861d4cc02a55"><td class="memItemLeft" align="right" valign="top"><a id="a95a36f94d7c435cdf98d861d4cc02a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a95a36f94d7c435cdf98d861d4cc02a55">ADC1_INPUTCTRL_MUXPOS_PA08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a95a36f94d7c435cdf98d861d4cc02a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2. <br /></td></tr>
<tr class="separator:a95a36f94d7c435cdf98d861d4cc02a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65e0abbd20718fa4cf0814e97ffa0e0"><td class="memItemLeft" align="right" valign="top"><a id="aa65e0abbd20718fa4cf0814e97ffa0e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aa65e0abbd20718fa4cf0814e97ffa0e0">ADC1_INPUTCTRL_MUXPOS_PA09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:aa65e0abbd20718fa4cf0814e97ffa0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3. <br /></td></tr>
<tr class="separator:aa65e0abbd20718fa4cf0814e97ffa0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c39fa0bdc5be2c98ec35525fa215d5a"><td class="memItemLeft" align="right" valign="top"><a id="a1c39fa0bdc5be2c98ec35525fa215d5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a1c39fa0bdc5be2c98ec35525fa215d5a">ADC1_INPUTCTRL_MUXPOS_PC02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:a1c39fa0bdc5be2c98ec35525fa215d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4. <br /></td></tr>
<tr class="separator:a1c39fa0bdc5be2c98ec35525fa215d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02504659122ab686ee8f1ff5b065b50c"><td class="memItemLeft" align="right" valign="top"><a id="a02504659122ab686ee8f1ff5b065b50c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a02504659122ab686ee8f1ff5b065b50c">ADC1_INPUTCTRL_MUXPOS_PC03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:a02504659122ab686ee8f1ff5b065b50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5. <br /></td></tr>
<tr class="separator:a02504659122ab686ee8f1ff5b065b50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1c2a2b1e01500e6fafe4a422b02ccb"><td class="memItemLeft" align="right" valign="top"><a id="a5d1c2a2b1e01500e6fafe4a422b02ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a5d1c2a2b1e01500e6fafe4a422b02ccb">ADC1_INPUTCTRL_MUXPOS_PB04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:a5d1c2a2b1e01500e6fafe4a422b02ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6. <br /></td></tr>
<tr class="separator:a5d1c2a2b1e01500e6fafe4a422b02ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e358fee17d5cb19f0ff721320ee7de7"><td class="memItemLeft" align="right" valign="top"><a id="a4e358fee17d5cb19f0ff721320ee7de7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a4e358fee17d5cb19f0ff721320ee7de7">ADC1_INPUTCTRL_MUXPOS_PB05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:a4e358fee17d5cb19f0ff721320ee7de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7. <br /></td></tr>
<tr class="separator:a4e358fee17d5cb19f0ff721320ee7de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7383183b2366b10098605ae4ac0f56"><td class="memItemLeft" align="right" valign="top"><a id="aef7383183b2366b10098605ae4ac0f56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aef7383183b2366b10098605ae4ac0f56">ADC1_INPUTCTRL_MUXPOS_PB06</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN8</td></tr>
<tr class="memdesc:aef7383183b2366b10098605ae4ac0f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN8. <br /></td></tr>
<tr class="separator:aef7383183b2366b10098605ae4ac0f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f4dabb8c0dc4904b03195b49b0f84b"><td class="memItemLeft" align="right" valign="top"><a id="aa5f4dabb8c0dc4904b03195b49b0f84b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aa5f4dabb8c0dc4904b03195b49b0f84b">ADC1_INPUTCTRL_MUXPOS_PB07</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN9</td></tr>
<tr class="memdesc:aa5f4dabb8c0dc4904b03195b49b0f84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN9. <br /></td></tr>
<tr class="separator:aa5f4dabb8c0dc4904b03195b49b0f84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc8facf481c3374313daf07b26b7ba3"><td class="memItemLeft" align="right" valign="top"><a id="a5dc8facf481c3374313daf07b26b7ba3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a5dc8facf481c3374313daf07b26b7ba3">ADC1_INPUTCTRL_MUXPOS_PC00</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN10</td></tr>
<tr class="memdesc:a5dc8facf481c3374313daf07b26b7ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN10. <br /></td></tr>
<tr class="separator:a5dc8facf481c3374313daf07b26b7ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7534bf27dd94bc0587f86405b5100cdd"><td class="memItemLeft" align="right" valign="top"><a id="a7534bf27dd94bc0587f86405b5100cdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a7534bf27dd94bc0587f86405b5100cdd">ADC1_INPUTCTRL_MUXPOS_PC01</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN11</td></tr>
<tr class="memdesc:a7534bf27dd94bc0587f86405b5100cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN11. <br /></td></tr>
<tr class="separator:a7534bf27dd94bc0587f86405b5100cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dd0fd5e7639cc17500333cbbdab5d5"><td class="memItemLeft" align="right" valign="top"><a id="ae7dd0fd5e7639cc17500333cbbdab5d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ae7dd0fd5e7639cc17500333cbbdab5d5">ADC1_INPUTCTRL_MUXPOS_PC30</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN12</td></tr>
<tr class="memdesc:ae7dd0fd5e7639cc17500333cbbdab5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN12. <br /></td></tr>
<tr class="separator:ae7dd0fd5e7639cc17500333cbbdab5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118dfcf2e22a399aff1d01522623b4a3"><td class="memItemLeft" align="right" valign="top"><a id="a118dfcf2e22a399aff1d01522623b4a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a118dfcf2e22a399aff1d01522623b4a3">ADC1_INPUTCTRL_MUXPOS_PC31</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN13</td></tr>
<tr class="memdesc:a118dfcf2e22a399aff1d01522623b4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN13. <br /></td></tr>
<tr class="separator:a118dfcf2e22a399aff1d01522623b4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613da1d688656187e673e4768ae07398"><td class="memItemLeft" align="right" valign="top"><a id="a613da1d688656187e673e4768ae07398"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a613da1d688656187e673e4768ae07398">ADC1_INPUTCTRL_MUXPOS_PD00</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN14</td></tr>
<tr class="memdesc:a613da1d688656187e673e4768ae07398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN14. <br /></td></tr>
<tr class="separator:a613da1d688656187e673e4768ae07398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56d9aa42d1cd44201ff2f583cca1eef"><td class="memItemLeft" align="right" valign="top"><a id="ab56d9aa42d1cd44201ff2f583cca1eef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ab56d9aa42d1cd44201ff2f583cca1eef">ADC1_INPUTCTRL_MUXPOS_PD01</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN15</td></tr>
<tr class="memdesc:ab56d9aa42d1cd44201ff2f583cca1eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN15. <br /></td></tr>
<tr class="separator:ab56d9aa42d1cd44201ff2f583cca1eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac36bb3fba0b6fe05c82a339d9d23567"><td class="memItemLeft" align="right" valign="top"><a id="aac36bb3fba0b6fe05c82a339d9d23567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aac36bb3fba0b6fe05c82a339d9d23567">ADC0_INPUTCTRL_MUXNEG_PA02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:aac36bb3fba0b6fe05c82a339d9d23567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN0. <br /></td></tr>
<tr class="separator:aac36bb3fba0b6fe05c82a339d9d23567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb433dd2a6b8dd9c00c433d9e98ab9f2"><td class="memItemLeft" align="right" valign="top"><a id="adb433dd2a6b8dd9c00c433d9e98ab9f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#adb433dd2a6b8dd9c00c433d9e98ab9f2">ADC0_INPUTCTRL_MUXNEG_PA03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:adb433dd2a6b8dd9c00c433d9e98ab9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1. <br /></td></tr>
<tr class="separator:adb433dd2a6b8dd9c00c433d9e98ab9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003cb6e652b79e2d97a4a1b96aeca0ea"><td class="memItemLeft" align="right" valign="top"><a id="a003cb6e652b79e2d97a4a1b96aeca0ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a003cb6e652b79e2d97a4a1b96aeca0ea">ADC0_INPUTCTRL_MUXNEG_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a003cb6e652b79e2d97a4a1b96aeca0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2. <br /></td></tr>
<tr class="separator:a003cb6e652b79e2d97a4a1b96aeca0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9886ed7f4154017d5b9dfc32a87eaeef"><td class="memItemLeft" align="right" valign="top"><a id="a9886ed7f4154017d5b9dfc32a87eaeef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a9886ed7f4154017d5b9dfc32a87eaeef">ADC0_INPUTCTRL_MUXNEG_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:a9886ed7f4154017d5b9dfc32a87eaeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3. <br /></td></tr>
<tr class="separator:a9886ed7f4154017d5b9dfc32a87eaeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc0c00294d0ec6186258619c84a2be4"><td class="memItemLeft" align="right" valign="top"><a id="acfc0c00294d0ec6186258619c84a2be4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#acfc0c00294d0ec6186258619c84a2be4">ADC0_INPUTCTRL_MUXNEG_PA04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:acfc0c00294d0ec6186258619c84a2be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4. <br /></td></tr>
<tr class="separator:acfc0c00294d0ec6186258619c84a2be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d66007f6950975fd1325ad9b94a6c3"><td class="memItemLeft" align="right" valign="top"><a id="a97d66007f6950975fd1325ad9b94a6c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a97d66007f6950975fd1325ad9b94a6c3">ADC0_INPUTCTRL_MUXNEG_PA05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:a97d66007f6950975fd1325ad9b94a6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5. <br /></td></tr>
<tr class="separator:a97d66007f6950975fd1325ad9b94a6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1150d7d97771086feeb8c3250bb37a95"><td class="memItemLeft" align="right" valign="top"><a id="a1150d7d97771086feeb8c3250bb37a95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a1150d7d97771086feeb8c3250bb37a95">ADC0_INPUTCTRL_MUXNEG_PA06</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:a1150d7d97771086feeb8c3250bb37a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6. <br /></td></tr>
<tr class="separator:a1150d7d97771086feeb8c3250bb37a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc98f9ffeae713efb4d799360b465bc2"><td class="memItemLeft" align="right" valign="top"><a id="acc98f9ffeae713efb4d799360b465bc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#acc98f9ffeae713efb4d799360b465bc2">ADC0_INPUTCTRL_MUXNEG_PA07</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:acc98f9ffeae713efb4d799360b465bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7. <br /></td></tr>
<tr class="separator:acc98f9ffeae713efb4d799360b465bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5756d986ceea6ab3e2df6ecfb434be23"><td class="memItemLeft" align="right" valign="top"><a id="a5756d986ceea6ab3e2df6ecfb434be23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a5756d986ceea6ab3e2df6ecfb434be23">ADC1_INPUTCTRL_MUXNEG_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:a5756d986ceea6ab3e2df6ecfb434be23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN0. <br /></td></tr>
<tr class="separator:a5756d986ceea6ab3e2df6ecfb434be23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd1cee35d309483d0652bfb603e1fba"><td class="memItemLeft" align="right" valign="top"><a id="afdd1cee35d309483d0652bfb603e1fba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#afdd1cee35d309483d0652bfb603e1fba">ADC1_INPUTCTRL_MUXNEG_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:afdd1cee35d309483d0652bfb603e1fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1. <br /></td></tr>
<tr class="separator:afdd1cee35d309483d0652bfb603e1fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aea4d4a92817a18710f200dedb69b77"><td class="memItemLeft" align="right" valign="top"><a id="a2aea4d4a92817a18710f200dedb69b77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a2aea4d4a92817a18710f200dedb69b77">ADC1_INPUTCTRL_MUXNEG_PA08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a2aea4d4a92817a18710f200dedb69b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2. <br /></td></tr>
<tr class="separator:a2aea4d4a92817a18710f200dedb69b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663437809e919f5440a958c1b82b8880"><td class="memItemLeft" align="right" valign="top"><a id="a663437809e919f5440a958c1b82b8880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a663437809e919f5440a958c1b82b8880">ADC1_INPUTCTRL_MUXNEG_PA09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:a663437809e919f5440a958c1b82b8880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3. <br /></td></tr>
<tr class="separator:a663437809e919f5440a958c1b82b8880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38249c0a8b069ca9beb12f7e3cfbb4a"><td class="memItemLeft" align="right" valign="top"><a id="aa38249c0a8b069ca9beb12f7e3cfbb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aa38249c0a8b069ca9beb12f7e3cfbb4a">ADC1_INPUTCTRL_MUXNEG_PC02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:aa38249c0a8b069ca9beb12f7e3cfbb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4. <br /></td></tr>
<tr class="separator:aa38249c0a8b069ca9beb12f7e3cfbb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f3a1292d1b45c3f379a195d0c02373"><td class="memItemLeft" align="right" valign="top"><a id="ad5f3a1292d1b45c3f379a195d0c02373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ad5f3a1292d1b45c3f379a195d0c02373">ADC1_INPUTCTRL_MUXNEG_PC03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:ad5f3a1292d1b45c3f379a195d0c02373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5. <br /></td></tr>
<tr class="separator:ad5f3a1292d1b45c3f379a195d0c02373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab053525ed2a716b5306d210da724b0e2"><td class="memItemLeft" align="right" valign="top"><a id="ab053525ed2a716b5306d210da724b0e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ab053525ed2a716b5306d210da724b0e2">ADC1_INPUTCTRL_MUXNEG_PB04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:ab053525ed2a716b5306d210da724b0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6. <br /></td></tr>
<tr class="separator:ab053525ed2a716b5306d210da724b0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2402005366e82004987034a09ccda21a"><td class="memItemLeft" align="right" valign="top"><a id="a2402005366e82004987034a09ccda21a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a2402005366e82004987034a09ccda21a">ADC1_INPUTCTRL_MUXNEG_PB05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:a2402005366e82004987034a09ccda21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7. <br /></td></tr>
<tr class="separator:a2402005366e82004987034a09ccda21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Real time counter configuration</h2></td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top"><a id="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_MAX_VALUE</b>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599739d7c50c77442f6c0fc8f50488d1"><td class="memItemLeft" align="right" valign="top"><a id="a599739d7c50c77442f6c0fc8f50488d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_CLOCK_FREQUENCY</b>&#160;&#160;&#160;(32768U)                      /* in Hz */</td></tr>
<tr class="separator:a599739d7c50c77442f6c0fc8f50488d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memItemLeft" align="right" valign="top"><a id="a639ca831f0c64ac1e563dc2b8946d1b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_MIN_FREQUENCY</b>&#160;&#160;&#160;(<a class="el" href="boards_2nrf9160dk_2include_2periph__conf_8h.html#a599739d7c50c77442f6c0fc8f50488d1">RTT_CLOCK_FREQUENCY</a> / 1024U) /* in Hz */</td></tr>
<tr class="separator:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memItemLeft" align="right" valign="top"><a id="a062fc1b3bb06996dd08f8c5ab52912f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_MAX_FREQUENCY</b>&#160;&#160;&#160;(<a class="el" href="boards_2nrf9160dk_2include_2periph__conf_8h.html#a599739d7c50c77442f6c0fc8f50488d1">RTT_CLOCK_FREQUENCY</a>)         /* in Hz */</td></tr>
<tr class="separator:a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QSPI pins are fixed</h2></td></tr>
<tr class="memitem:a4adb9b790efa144a5e4898beb61a5c62"><td class="memItemLeft" align="right" valign="top"><a id="a4adb9b790efa144a5e4898beb61a5c62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a4adb9b790efa144a5e4898beb61a5c62">SAM0_QSPI_PIN_CLK</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10)</td></tr>
<tr class="memdesc:a4adb9b790efa144a5e4898beb61a5c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock. <br /></td></tr>
<tr class="separator:a4adb9b790efa144a5e4898beb61a5c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018ad968720754c43f6ca1b1e8a2be17"><td class="memItemLeft" align="right" valign="top"><a id="a018ad968720754c43f6ca1b1e8a2be17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a018ad968720754c43f6ca1b1e8a2be17">SAM0_QSPI_PIN_CS</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11)</td></tr>
<tr class="memdesc:a018ad968720754c43f6ca1b1e8a2be17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Select. <br /></td></tr>
<tr class="separator:a018ad968720754c43f6ca1b1e8a2be17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2e462484a8c9e72dca1064c3a3f866"><td class="memItemLeft" align="right" valign="top"><a id="a6f2e462484a8c9e72dca1064c3a3f866"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a6f2e462484a8c9e72dca1064c3a3f866">SAM0_QSPI_PIN_DATA_0</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>,  8)</td></tr>
<tr class="memdesc:a6f2e462484a8c9e72dca1064c3a3f866"><td class="mdescLeft">&#160;</td><td class="mdescRight">D0 / MOSI. <br /></td></tr>
<tr class="separator:a6f2e462484a8c9e72dca1064c3a3f866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a610edba7ee92ddcb11224040982f67"><td class="memItemLeft" align="right" valign="top"><a id="a7a610edba7ee92ddcb11224040982f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a7a610edba7ee92ddcb11224040982f67">SAM0_QSPI_PIN_DATA_1</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>,  9)</td></tr>
<tr class="memdesc:a7a610edba7ee92ddcb11224040982f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">D1 / MISO. <br /></td></tr>
<tr class="separator:a7a610edba7ee92ddcb11224040982f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5993f0be3d0ff5e774f627194464de"><td class="memItemLeft" align="right" valign="top"><a id="a3e5993f0be3d0ff5e774f627194464de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a3e5993f0be3d0ff5e774f627194464de">SAM0_QSPI_PIN_DATA_2</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10)</td></tr>
<tr class="memdesc:a3e5993f0be3d0ff5e774f627194464de"><td class="mdescLeft">&#160;</td><td class="mdescRight">D2 / WP. <br /></td></tr>
<tr class="separator:a3e5993f0be3d0ff5e774f627194464de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599d40a755990885fdae6982f7fd0a02"><td class="memItemLeft" align="right" valign="top"><a id="a599d40a755990885fdae6982f7fd0a02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a599d40a755990885fdae6982f7fd0a02">SAM0_QSPI_PIN_DATA_3</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</td></tr>
<tr class="memdesc:a599d40a755990885fdae6982f7fd0a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">D3 / HOLD. <br /></td></tr>
<tr class="separator:a599d40a755990885fdae6982f7fd0a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72515543db0f8274ce6107ebc356c03"><td class="memItemLeft" align="right" valign="top"><a id="aa72515543db0f8274ce6107ebc356c03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aa72515543db0f8274ce6107ebc356c03">SAM0_QSPI_MUX</a>&#160;&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be">GPIO_MUX_H</a></td></tr>
<tr class="memdesc:aa72515543db0f8274ce6107ebc356c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI mux. <br /></td></tr>
<tr class="separator:aa72515543db0f8274ce6107ebc356c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SDHC pins are fixed</h2></td></tr>
<tr class="memitem:a90b4694c4ab6430d4f2b0db0c6a58b58"><td class="memItemLeft" align="right" valign="top"><a id="a90b4694c4ab6430d4f2b0db0c6a58b58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a90b4694c4ab6430d4f2b0db0c6a58b58">SAM0_SDHC_MUX</a>&#160;&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a4ebaca328b1bd59841bcb8e9d98fa042">GPIO_MUX_I</a></td></tr>
<tr class="memdesc:a90b4694c4ab6430d4f2b0db0c6a58b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC function. <br /></td></tr>
<tr class="separator:a90b4694c4ab6430d4f2b0db0c6a58b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8dc8a1748496e75be8afdc8e04e660"><td class="memItemLeft" align="right" valign="top"><a id="aac8dc8a1748496e75be8afdc8e04e660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#aac8dc8a1748496e75be8afdc8e04e660">SAM0_SDHC0_PIN_SDCMD</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>,  8)</td></tr>
<tr class="memdesc:aac8dc8a1748496e75be8afdc8e04e660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command. <br /></td></tr>
<tr class="separator:aac8dc8a1748496e75be8afdc8e04e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780f5e748b8df8ccc1c48e7d95ef308d"><td class="memItemLeft" align="right" valign="top"><a id="a780f5e748b8df8ccc1c48e7d95ef308d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a780f5e748b8df8ccc1c48e7d95ef308d">SAM0_SDHC0_PIN_SDDAT0</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>,  9)</td></tr>
<tr class="memdesc:a780f5e748b8df8ccc1c48e7d95ef308d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA0. <br /></td></tr>
<tr class="separator:a780f5e748b8df8ccc1c48e7d95ef308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c68b074424d221ead88f5629a3e18c7"><td class="memItemLeft" align="right" valign="top"><a id="a1c68b074424d221ead88f5629a3e18c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a1c68b074424d221ead88f5629a3e18c7">SAM0_SDHC0_PIN_SDDAT1</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10)</td></tr>
<tr class="memdesc:a1c68b074424d221ead88f5629a3e18c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA1. <br /></td></tr>
<tr class="separator:a1c68b074424d221ead88f5629a3e18c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a25e6b699130b4e5492895eb8f3d81"><td class="memItemLeft" align="right" valign="top"><a id="a00a25e6b699130b4e5492895eb8f3d81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a00a25e6b699130b4e5492895eb8f3d81">SAM0_SDHC0_PIN_SDDAT2</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</td></tr>
<tr class="memdesc:a00a25e6b699130b4e5492895eb8f3d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA2. <br /></td></tr>
<tr class="separator:a00a25e6b699130b4e5492895eb8f3d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3244fadead542c22ccd96711901b6542"><td class="memItemLeft" align="right" valign="top"><a id="a3244fadead542c22ccd96711901b6542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a3244fadead542c22ccd96711901b6542">SAM0_SDHC0_PIN_SDDAT3</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10)</td></tr>
<tr class="memdesc:a3244fadead542c22ccd96711901b6542"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA3. <br /></td></tr>
<tr class="separator:a3244fadead542c22ccd96711901b6542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935390bb4525d343b186e79495ba1d94"><td class="memItemLeft" align="right" valign="top"><a id="a935390bb4525d343b186e79495ba1d94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a935390bb4525d343b186e79495ba1d94">SAM0_SDHC0_PIN_SDCK</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11)</td></tr>
<tr class="memdesc:a935390bb4525d343b186e79495ba1d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock. <br /></td></tr>
<tr class="separator:a935390bb4525d343b186e79495ba1d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d827696d806d0d7d57864a69f09db79"><td class="memItemLeft" align="right" valign="top"><a id="a6d827696d806d0d7d57864a69f09db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a6d827696d806d0d7d57864a69f09db79">SAM0_SDHC1_PIN_SDCMD</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 20)</td></tr>
<tr class="memdesc:a6d827696d806d0d7d57864a69f09db79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command. <br /></td></tr>
<tr class="separator:a6d827696d806d0d7d57864a69f09db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f4ff106542b702ac99de620263b0cb"><td class="memItemLeft" align="right" valign="top"><a id="a60f4ff106542b702ac99de620263b0cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a60f4ff106542b702ac99de620263b0cb">SAM0_SDHC1_PIN_SDDAT0</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 18)</td></tr>
<tr class="memdesc:a60f4ff106542b702ac99de620263b0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA0. <br /></td></tr>
<tr class="separator:a60f4ff106542b702ac99de620263b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3057d6e827a2736b25f290662ef0b5be"><td class="memItemLeft" align="right" valign="top"><a id="a3057d6e827a2736b25f290662ef0b5be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a3057d6e827a2736b25f290662ef0b5be">SAM0_SDHC1_PIN_SDDAT1</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 19)</td></tr>
<tr class="memdesc:a3057d6e827a2736b25f290662ef0b5be"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA1. <br /></td></tr>
<tr class="separator:a3057d6e827a2736b25f290662ef0b5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae655c871512ef20b3b5d0f75b6344c2b"><td class="memItemLeft" align="right" valign="top"><a id="ae655c871512ef20b3b5d0f75b6344c2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#ae655c871512ef20b3b5d0f75b6344c2b">SAM0_SDHC1_PIN_SDDAT2</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 20)</td></tr>
<tr class="memdesc:ae655c871512ef20b3b5d0f75b6344c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA2. <br /></td></tr>
<tr class="separator:ae655c871512ef20b3b5d0f75b6344c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c4630080f6c9f2655e52f1ee5be987"><td class="memItemLeft" align="right" valign="top"><a id="a27c4630080f6c9f2655e52f1ee5be987"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a27c4630080f6c9f2655e52f1ee5be987">SAM0_SDHC1_PIN_SDDAT3</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 21)</td></tr>
<tr class="memdesc:a27c4630080f6c9f2655e52f1ee5be987"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA3. <br /></td></tr>
<tr class="separator:a27c4630080f6c9f2655e52f1ee5be987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa8de8dc511c24267085c0e58e685e4"><td class="memItemLeft" align="right" valign="top"><a id="a1fa8de8dc511c24267085c0e58e685e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samd5x_2include_2periph__cpu_8h.html#a1fa8de8dc511c24267085c0e58e685e4">SAM0_SDHC1_PIN_SDCK</a>&#160;&#160;&#160;<a class="el" href="group__drivers__periph__gpio.html#gae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam__common_2include_2periph__cpu__common_8h.html#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a>, 21)</td></tr>
<tr class="memdesc:a1fa8de8dc511c24267085c0e58e685e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock. <br /></td></tr>
<tr class="separator:a1fa8de8dc511c24267085c0e58e685e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad90583a55b9b9ffad6ebb615ce5273cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90583a55b9b9ffad6ebb615ce5273cd">&#9670;&nbsp;</a></span>ADC0_INPUTCTRL_MUXPOS_PA02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA02&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC pin aliases. </p>
<p>Alias for AIN0 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00126">126</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a292c9a0a5b03329a153ad28343ff2e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292c9a0a5b03329a153ad28343ff2e09">&#9670;&nbsp;</a></span>SPI_HWCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HWCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(UINT_MAX - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override SPI hardware chip select macro. </p>
<p>As of now, we do not support HW CS, so we always set it to a fixed value </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00102">102</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a9f4a21ec05a24d51982a473289e0738f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4a21ec05a24d51982a473289e0738f">&#9670;&nbsp;</a></span>gclk_io_ids</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t gclk_io_ids[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    4, 5, 0, 1, 2, 3, 1, 0, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0, 1</div><div class="line">}</div></div><!-- fragment -->
<p>GCLK IDs of pins that have peripheral function GCLK - This maps directly to gclk_io_pins. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00226">226</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab86d38e9420ae5eba2b243c80b415748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86d38e9420ae5eba2b243c80b415748">&#9670;&nbsp;</a></span>gclk_io_pins</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> gclk_io_pins[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 14),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 15), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 16), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 17),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 27), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 30), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 12), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 13),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 14), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 15), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 16),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 17), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 18), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 19),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 20), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 21), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 22),</div><div class="line"></div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p>Pins that have peripheral function GCLK. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00211">211</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab7f3a64e7ba279722cb70ecbb34731df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f3a64e7ba279722cb70ecbb34731df">&#9670;&nbsp;</a></span>rtc_tamper_pins</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> rtc_tamper_pins[RTC_NUM_OF_TAMPERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2),</div><div class="line">    <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 0), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 1)</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00101">periph_cpu_common.h:101</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p>RTC input pins that can be used for tamper detection and wake from Deep Sleep. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00203">203</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6c2dc25b440ee251d348a37961d67ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2dc25b440ee251d348a37961d67ede">&#9670;&nbsp;</a></span>sam0_adc_pins</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> sam0_adc_pins[2][16]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {   </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 3), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 4), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 5), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 6),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 7),</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11),</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 1), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 3)</div><div class="line">    },</div><div class="line">    {   </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9),</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 2),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 3),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 4), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 5),</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 6),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 7),  <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 0), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 1),</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 30), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 31), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 0), <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 1)</div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00101">periph_cpu_common.h:101</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a></div><div class="ttdoc">port D </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00102">periph_cpu_common.h:102</a></div></div>
</div><!-- fragment -->
<p>Pins that can be used for ADC input. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00107">107</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:25 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
