Active-HDL 15.0.261.9132 2024-12-23 00:29:50

Elaboration top modules:
Verilog Module                Signed_Unsigned_Comparator_tb


-------------------------------------------------------------------------------------------------
Verilog Module                | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------
Signed_Unsigned_Comparator_tb | Project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Signed_Unsigned_Comparator    | Project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Twelve_bit_register_in        | Project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Unsigned_comparator           | Project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Three_bit_register_out        | Project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
Library                       | Comment
-------------------------------------------------------------------------------------------------
Project                       | None
-------------------------------------------------------------------------------------------------
