# Preference setting overrides
gui_create_pref_key -category {Globals} -key {load_detail_for_funcov} -value_type {bool} -value {false}
gui_create_pref_category -category {schem_obj_name}
gui_create_pref_key -category {schem_obj_name} -key {show_cell_and_pin_with_symbol_name} -value_type {bool} -value {false}
gui_create_pref_key -category {schem_pin_hc} -key {textExtFont} -value_type {string} -value {Helvetica,10,-1,5,50,0,0,0,0,0}

# State setting overrides
gui_state_default_create -off -ini
gui_set_state_value -category Globals -key recent_databases -value {{gui_open_db -file /home/kch/work/TDRAM/run_app_platform/PIM_interface_unit_syn/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/kch/Device_top_rtl_sim_env_HYNIX/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/kch/work/TDRAM/Device_top_rtl_for_SYN/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/kch/work/TDRAM/LUT_range_decoder_complexity/sim/dump/Dev_top_test.vpd -design V1} {gui_open_db -file /home/kch/work/TDRAM/LUT_range_decoder_complexity/sim/dump/Dev_top_test.vpd -design V2}}
gui_set_state_value -category Globals -key recent_sessions -value {{gui_load_session -ignore_errors -file /home/kch/work/TDRAM/run_app_platform/Device_top_sim_MAC_paper_work/sim/save_session.tcl -ignore_errors} {gui_load_session -ignore_errors -file /home/kch/work/TDRAM/run_app_platform/Device_top_sim_MAC_paper_work/sim/save_session.tcl} {gui_load_session -ignore_errors -file /home/kch/work/TDRAM/run_app_platform/Device_top_sim_MAC_paper_work/sim/DVEfiles//crash_07.10-02.59/dve_session07.10-02.59.tcl} {gui_load_session -ignore_errors -file /home/kch/work/TDRAM/run_app_platform/Device_top_sim_MAC_paper_work/sim/DVEfiles//crash_07.03-12.00/dve_session07.03-12.00.tcl} {gui_load_session -ignore_errors -file /home/kch/work/TDRAM/run_app_platform/Device_top_sim_MAC_paper_work/sim/DVEfiles//crash_07.02-23.49/dve_session07.02-23.49.tcl}}
gui_set_state_value -category Layout -key child_console_size_x -value 1854
gui_set_state_value -category Layout -key child_console_size_y -value 139
gui_set_state_value -category Layout -key child_data_coltype -value 314
gui_set_state_value -category Layout -key child_data_colvalue -value 337
gui_set_state_value -category Layout -key child_data_colvariable -value 490
gui_set_state_value -category Layout -key child_data_dockstate -value right
gui_set_state_value -category Layout -key child_data_size_x -value 1114
gui_set_state_value -category Layout -key child_data_size_y -value 824
gui_set_state_value -category Layout -key child_driver_size_x -value 1552
gui_set_state_value -category Layout -key child_driver_size_y -value 179
gui_set_state_value -category Layout -key child_hier_col3 -value {-1}
gui_set_state_value -category Layout -key child_hier_colhier -value 606
gui_set_state_value -category Layout -key child_hier_colpd -value 0
gui_set_state_value -category Layout -key child_hier_coltype -value 130
gui_set_state_value -category Layout -key child_hier_docknewline -value false
gui_set_state_value -category Layout -key child_hier_dockstate -value undocked
gui_set_state_value -category Layout -key child_hier_pos_x -value {-2}
gui_set_state_value -category Layout -key child_hier_pos_y -value {-15}
gui_set_state_value -category Layout -key child_hier_showstate -value maximized
gui_set_state_value -category Layout -key child_hier_size_x -value 744
gui_set_state_value -category Layout -key child_hier_size_y -value 819
gui_set_state_value -category Layout -key child_hier_sort_order -value 1
gui_set_state_value -category Layout -key child_list_down -value 190
gui_set_state_value -category Layout -key child_list_right -value 441
gui_set_state_value -category Layout -key child_schematic_docknewline -value false
gui_set_state_value -category Layout -key child_schematic_pos_x -value {-2}
gui_set_state_value -category Layout -key child_schematic_pos_y -value {-15}
gui_set_state_value -category Layout -key child_schematic_size_x -value 726
gui_set_state_value -category Layout -key child_schematic_size_y -value 810
gui_set_state_value -category Layout -key child_source_docknewline -value false
gui_set_state_value -category Layout -key child_source_pos_x -value {-2}
gui_set_state_value -category Layout -key child_source_pos_y -value {-15}
gui_set_state_value -category Layout -key child_source_size_x -value 744
gui_set_state_value -category Layout -key child_source_size_y -value 819
gui_set_state_value -category Layout -key child_watch_size_x -value 1919
gui_set_state_value -category Layout -key child_watch_size_y -value 105
gui_set_state_value -category Layout -key child_wave_colname -value 369
gui_set_state_value -category Layout -key child_wave_colvalue -value 369
gui_set_state_value -category Layout -key child_wave_docknewline -value false
gui_set_state_value -category Layout -key child_wave_left -value 742
gui_set_state_value -category Layout -key child_wave_pos_x -value {-2}
gui_set_state_value -category Layout -key child_wave_pos_y -value {-15}
gui_set_state_value -category Layout -key child_wave_right -value 1811
gui_set_state_value -category Layout -key child_wave_size_x -value 1923
gui_set_state_value -category Layout -key child_wave_size_y -value 134
gui_set_state_value -category Layout -key main_pos_x -value 71
gui_set_state_value -category Layout -key main_pos_y -value 64
gui_set_state_value -category Layout -key main_size_x -value 1925
gui_set_state_value -category Layout -key main_size_y -value 1108
gui_set_state_value -category Layout -key stand_list_child_docknewline -value false
gui_set_state_value -category Layout -key stand_list_child_pos_x -value {-2}
gui_set_state_value -category Layout -key stand_list_child_pos_y -value {-15}
gui_set_state_value -category Layout -key stand_list_child_size_x -value 601
gui_set_state_value -category Layout -key stand_list_child_size_y -value 335
gui_set_state_value -category Layout -key stand_list_top_pos_x -value 552
gui_set_state_value -category Layout -key stand_list_top_pos_y -value 144
gui_set_state_value -category Layout -key stand_list_top_size_x -value 1148
gui_set_state_value -category Layout -key stand_list_top_size_y -value 640
gui_set_state_value -category Layout -key stand_wave_child_docknewline -value false
gui_set_state_value -category Layout -key stand_wave_child_pos_x -value {-2}
gui_set_state_value -category Layout -key stand_wave_child_pos_y -value {-15}
gui_set_state_value -category Layout -key stand_wave_child_size_x -value 2563
gui_set_state_value -category Layout -key stand_wave_child_size_y -value 917
gui_set_state_value -category Layout -key stand_wave_top_pos_x -value 1928
gui_set_state_value -category Layout -key stand_wave_top_pos_y -value 54
gui_set_state_value -category Layout -key stand_wave_top_size_x -value 4486
gui_set_state_value -category Layout -key stand_wave_top_size_y -value 1057
gui_set_state_value -category SaveSession -key single_view_name -value Wave.1
gui_set_state_value -category SaveSession -key toplevel_window_name -value TopLevel.2
gui_create_state_key -category FindDialog -key m_pMatchCase -value_type bool -value false
gui_create_state_key -category FindDialog -key m_pMatchWord -value_type bool -value false
gui_create_state_key -category FindDialog -key m_pUseCombo -value_type string -value {}
gui_create_state_key -category FindDialog -key m_pWrapAround -value_type bool -value true
gui_create_state_key -category Widget_History -key TopLevel.1|qt_left_dock|DockWnd2|DLPane.1|pages|Data.1|hbox|textfilter -value_type string -value {*debug *replace* *debug* *_r*}
gui_create_state_key -category Widget_History -key TopLevel.1|qt_right_dock|DockWnd1|DLPane.1|pages|Data.1|hbox|textfilter -value_type string -value {*alu* *vec* *burst* *cnt*}
gui_create_state_key -category Widget_History -key dlgSearchValue|m_ValueComboBox -value_type string -value {3f07 1458 7 3 25}
gui_state_default_create -off

# Begin command logging
gui_open_db -file /home/kch/work/TDRAM/run_app_platform/Device_top_sim_GDDR6/sim/dump/Dev_top_test.vpd -design V1
gui_list_select -id Hier.1 -current_item_name testbench -current_item_type Scope  -selected  { testbench   }
gui_list_expand -id  Hier.1   testbench
gui_list_select -id Hier.1 -current_item_name testbench.U0_BANK_GDDR6_TOP -current_item_type Scope  -selected  { testbench.U0_BANK_GDDR6_TOP   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.bank_config_reg[27:0]}   }
gui_list_select_all -id Data.1
gui_open_window Wave
gui_list_add -id Wave.1 -from Data.1 { testbench.U0_BANK_GDDR6_TOP.clk testbench.U0_BANK_GDDR6_TOP.rst_x testbench.U0_BANK_GDDR6_TOP.HPC_clear_sig {testbench.U0_BANK_GDDR6_TOP.req_data[255:0]} {testbench.U0_BANK_GDDR6_TOP.DRAM_data[255:0]} testbench.U0_BANK_GDDR6_TOP.src_A_RD_pass testbench.U0_BANK_GDDR6_TOP.src_B_RD_pass testbench.U0_BANK_GDDR6_TOP.dst_C_WR_pass testbench.U0_BANK_GDDR6_TOP.req_MM_vecA_write {testbench.U0_BANK_GDDR6_TOP.bank_config_reg[27:0]} {testbench.U0_BANK_GDDR6_TOP.PIM_result[255:0]} testbench.U0_BANK_GDDR6_TOP.is_CLR_vecA_config testbench.U0_BANK_GDDR6_TOP.is_CLR_vecB_config testbench.U0_BANK_GDDR6_TOP.is_CLR_ACC_config testbench.U0_BANK_GDDR6_TOP.is_CLR_CTRL_reg_config testbench.U0_BANK_GDDR6_TOP.is_DUP_config testbench.U0_BANK_GDDR6_TOP.is_DUP_config_r testbench.U0_BANK_GDDR6_TOP.is_ADD_config testbench.U0_BANK_GDDR6_TOP.is_SUB_config testbench.U0_BANK_GDDR6_TOP.is_MUL_config testbench.U0_BANK_GDDR6_TOP.is_MAC_config testbench.U0_BANK_GDDR6_TOP.is_vecA_start_config testbench.U0_BANK_GDDR6_TOP.is_vecB_start_config testbench.U0_BANK_GDDR6_TOP.is_ADD_config_r testbench.U0_BANK_GDDR6_TOP.is_SUB_config_r testbench.U0_BANK_GDDR6_TOP.is_MUL_config_r testbench.U0_BANK_GDDR6_TOP.is_MAC_config_r testbench.U0_BANK_GDDR6_TOP.is_vecA_start_config_r testbench.U0_BANK_GDDR6_TOP.is_vecB_start_config_r testbench.U0_BANK_GDDR6_TOP.is_ADD_config_rr testbench.U0_BANK_GDDR6_TOP.is_SUB_config_rr testbench.U0_BANK_GDDR6_TOP.is_MUL_config_rr testbench.U0_BANK_GDDR6_TOP.is_MAC_config_rr testbench.U0_BANK_GDDR6_TOP.is_vecA_start_config_rr testbench.U0_BANK_GDDR6_TOP.is_vecB_start_config_rr testbench.U0_BANK_GDDR6_TOP.is_CLR_vecA testbench.U0_BANK_GDDR6_TOP.is_CLR_vecB testbench.U0_BANK_GDDR6_TOP.is_CLR_ACC testbench.U0_BANK_GDDR6_TOP.is_CLR_CTRL_reg testbench.U0_BANK_GDDR6_TOP.is_DUP testbench.U0_BANK_GDDR6_TOP.is_ADD testbench.U0_BANK_GDDR6_TOP.is_SUB testbench.U0_BANK_GDDR6_TOP.is_MUL testbench.U0_BANK_GDDR6_TOP.is_MAC testbench.U0_BANK_GDDR6_TOP.is_vecA_start testbench.U0_BANK_GDDR6_TOP.is_vecB_start testbench.U0_BANK_GDDR6_TOP.req_AIM_RD testbench.U0_BANK_GDDR6_TOP.req_AIM_WR testbench.U0_BANK_GDDR6_TOP.req_AIM_RD_r testbench.U0_BANK_GDDR6_TOP.req_AIM_WR_r testbench.U0_BANK_GDDR6_TOP.src_A_RD_pass_r testbench.U0_BANK_GDDR6_TOP.src_B_RD_pass_r testbench.U0_BANK_GDDR6_TOP.PIM_RD_A_sig testbench.U0_BANK_GDDR6_TOP.PIM_RD_B_sig testbench.U0_BANK_GDDR6_TOP.PIM_WR_C_sig {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran[3:0]} testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst testbench.U0_BANK_GDDR6_TOP.PIM_write_burst testbench.U0_BANK_GDDR6_TOP.PIM_result_WB_done testbench.U0_BANK_GDDR6_TOP.PIM_proc testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc testbench.U0_BANK_GDDR6_TOP.case_vecA testbench.U0_BANK_GDDR6_TOP.case_vecB testbench.U0_BANK_GDDR6_TOP.case_both {testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc_case[2:0]} testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran_rst testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst_r testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst_rr testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst_r testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst_rr testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst_rrr testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc_r testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc_rr testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc_rrr testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc_rrrr testbench.U0_BANK_GDDR6_TOP.PIM_ALU_proc_rrrrr {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran_r[3:0]} {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran_rr[3:0]} {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran_rrr[3:0]} {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran_rrrr[3:0]} testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran_rst_r testbench.U0_BANK_GDDR6_TOP.EX1_burst testbench.U0_BANK_GDDR6_TOP.WB_burst testbench.U0_BANK_GDDR6_TOP.FE_vecB_burst_delay {testbench.U0_BANK_GDDR6_TOP.data_burst[255:0]} {testbench.U0_BANK_GDDR6_TOP.data_burst_r[255:0]} {testbench.U0_BANK_GDDR6_TOP.data_burst_rr[255:0]} {testbench.U0_BANK_GDDR6_TOP.req_data_r[255:0]} {testbench.U0_BANK_GDDR6_TOP.vecA[255:0]} {testbench.U0_BANK_GDDR6_TOP.vecB[255:0]} {testbench.U0_BANK_GDDR6_TOP.alu_result_sign[15:0]} {testbench.U0_BANK_GDDR6_TOP.alu_result_exp[0:15][4:0]} {testbench.U0_BANK_GDDR6_TOP.alu_result_mant[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.norm_result[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.norm_result_vec[255:0]} {testbench.U0_BANK_GDDR6_TOP.vecA_in[255:0]} testbench.U0_BANK_GDDR6_TOP.memory_mapped_vecA testbench.U0_BANK_GDDR6_TOP.vecA_clr testbench.U0_BANK_GDDR6_TOP.vecA_load testbench.U0_BANK_GDDR6_TOP.vecA_keep {testbench.U0_BANK_GDDR6_TOP.vecA_load_case[3:0]} {testbench.U0_BANK_GDDR6_TOP.vecB_in[255:0]} testbench.U0_BANK_GDDR6_TOP.vecB_clr testbench.U0_BANK_GDDR6_TOP.vecB_keep {testbench.U0_BANK_GDDR6_TOP.vecB_load_case[2:0]} {testbench.U0_BANK_GDDR6_TOP.vA_s[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.vecA_dup_cnt[3:0]} {testbench.U0_BANK_GDDR6_TOP.vecA_temp[255:0]} {testbench.U0_BANK_GDDR6_TOP.srcA_temp[255:0]} {testbench.U0_BANK_GDDR6_TOP.srcA_input[255:0]} {testbench.U0_BANK_GDDR6_TOP.vecA_burst[255:0]} {testbench.U0_BANK_GDDR6_TOP.vecB_temp[255:0]} testbench.U0_BANK_GDDR6_TOP.vACC_burst {testbench.U0_BANK_GDDR6_TOP.acc_case[0:15][2:0]} testbench.U0_BANK_GDDR6_TOP.acc_rst testbench.U0_BANK_GDDR6_TOP.acc_result_en {testbench.U0_BANK_GDDR6_TOP.acc_keep[15:0]} {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.vACC[0:15][21:0]} {testbench.U0_BANK_GDDR6_TOP.vACC_in[0:15][21:0]} {testbench.U0_BANK_GDDR6_TOP.norm_in[0:15][21:0]} {testbench.U0_BANK_GDDR6_TOP.alu_src0_r[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.alu_src1_r[0:15][15:0]} } -insertionbar
gui_zoom -window Wave.1 -full
gui_marker_move -id  Wave.1 C1 11000
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.src_B_RD_pass   }
gui_marker_move -id  Wave.1 C1 101000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_marker_move -id  Wave.1 C1 99792
gui_marker_move -id  Wave.1 C1 100000
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.is_DUP_config_r   }
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_wv_zoom_timerange -id  Wave.1 73397 114328
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.PIM_result[255:0]}   }
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.is_CLR_vecA_config   }
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst_rr   }
gui_list_select_all -id Wave.1
gui_delete_selected -id  Wave.1
gui_list_select -id Wave.1 -selected  { Group1   }
gui_wv_zoom_timerange -id  Wave.1 73397 115787
gui_list_select -id Hier.1 -current_item_name testbench.U0_BANK_GDDR6_TOP -current_item_type Scope  -selected  {  }
gui_list_select -id Hier.1 -current_item_name testbench.U0_BANK_GDDR6_TOP -current_item_type Scope  -selected  { testbench.U0_BANK_GDDR6_TOP   }
gui_list_expand -id  Hier.1   testbench.U0_BANK_GDDR6_TOP
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.HPC_clear_sig   }
gui_list_sort -id  Data.1   {Variable}
gui_list_sort -id  Data.1   -descending  {Variable}
gui_list_sort -id  Data.1   -by decl
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.req_data[255:0]}   }
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.src_A_RD_pass   }
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.src_A_RD_pass  testbench.U0_BANK_GDDR6_TOP.src_B_RD_pass  testbench.U0_BANK_GDDR6_TOP.dst_C_WR_pass   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Wave.1 -selected  {  }
gui_paste_clipboard -id Wave.1
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.clk   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.dst_C_WR_pass   }
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.src_A_RD_pass   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.req_data[255:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.DRAM_data[255:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Wave.1 -selected  {  }
gui_paste_clipboard -id Wave.1
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.bank_config_reg[27:0]}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.PIM_result[255:0]}   }
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.PIM_RD_A_sig   }
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.PIM_RD_A_sig  testbench.U0_BANK_GDDR6_TOP.PIM_RD_B_sig  testbench.U0_BANK_GDDR6_TOP.PIM_WR_C_sig   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran[3:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst   }
gui_list_select -id Data.1 -selected  { testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst  testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst   }
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_list_sort -id  Data.1   {Variable}
gui_list_set_filter -id Data.1 -text {*}
gui_list_sort -id  Data.1   -descending  {Variable}
gui_list_sort -id  Data.1   -by decl
gui_list_sort -id  Data.1   {Variable}
gui_list_set_filter -id Data.1 -text {*src*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}  {testbench.U0_BANK_GDDR6_TOP.alu_src0_r[0:15][15:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_sort -id  Data.1   -descending  {Variable}
gui_list_sort -id  Data.1   -by decl
gui_list_sort -id  Data.1   {Variable}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}  {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}   }
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}  {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}   }
gui_sg_create  Group2 
gui_list_add_group -id  Wave.1   {Group2} 
gui_list_move  -id  Wave.1    -sid  Wave.1   -after Group2 {{testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}}
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.DRAM_data[255:0]}   }
gui_list_select -id Wave.1 -selected  { testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst  testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst  {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran[3:0]}  testbench.U0_BANK_GDDR6_TOP.PIM_RD_A_sig  testbench.U0_BANK_GDDR6_TOP.PIM_RD_B_sig  testbench.U0_BANK_GDDR6_TOP.PIM_WR_C_sig  {testbench.U0_BANK_GDDR6_TOP.DRAM_data[255:0]}   }
gui_sg_create  Group3 
gui_list_add_group -id  Wave.1   {Group3} 
gui_list_move  -id  Wave.1    -sid  Wave.1   -after Group3 {{testbench.U0_BANK_GDDR6_TOP.PIM_vecA_read_burst} {testbench.U0_BANK_GDDR6_TOP.PIM_vecB_read_burst} {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran[3:0]} {testbench.U0_BANK_GDDR6_TOP.PIM_RD_A_sig} {testbench.U0_BANK_GDDR6_TOP.PIM_RD_B_sig} {testbench.U0_BANK_GDDR6_TOP.PIM_WR_C_sig} {testbench.U0_BANK_GDDR6_TOP.DRAM_data[255:0]}}
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}   }
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}  {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}   }
gui_sg_create  Group4 
gui_list_add_group -id  Wave.1   {Group4} 
gui_list_move  -id  Wave.1    -sid  Wave.1   -after Group4 {{testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]} {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}}
gui_list_set_filter -id Data.1 -text {*vACC*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.vACC[0:15][21:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Wave.1 -selected  {  }
gui_paste_clipboard -id Wave.1
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.vACC[0:15][21:0]}   }
gui_marker_move -id  Wave.1 C1 102154
gui_marker_move -id  Wave.1 C1 103771
gui_list_set_filter -id Data.1 -text {*vecA*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.vecA[255:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Wave.1 -selected  {  }
gui_paste_clipboard -id Wave.1
gui_list_set_filter -id Data.1 -text {*vecB*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.vecB[255:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_marker_select -id  Wave.1 { C1 }
gui_marker_move -id  Wave.1 C1 104000
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 115661
gui_marker_move -id  Wave.1 C1 113000
gui_marker_move -id  Wave.1 C1 113000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_marker_move -id  Wave.1 C1 114000
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.global_burst_cnt_SCAL_gran[3:0]}   }
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}   }
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}   }
gui_list_expand -id  Wave.1   {testbench.U0_BANK_GDDR6_TOP.alu_src1[0:15][15:0]}
gui_list_expand -id  Wave.1   {testbench.U0_BANK_GDDR6_TOP.alu_src0[0:15][15:0]}
gui_marker_move -id  Wave.1 C1 113463
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 104000
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src1[0][15:0]}   }
gui_marker_move -id  Wave.1 C1 115000
gui_marker_move -id  Wave.1 C1 119000
gui_marker_move -id  Wave.1 C1 115000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.vACC[0:15][21:0]}   }
gui_sg_create  Group5 
gui_list_add_group -id  Wave.1   {Group5} 
gui_list_move  -id  Wave.1    -sid  Wave.1   -after Group5 {{testbench.U0_BANK_GDDR6_TOP.vACC[0:15][21:0]}}
gui_list_expand -id  Wave.1   {testbench.U0_BANK_GDDR6_TOP.vACC[0:15][21:0]}
gui_marker_move -id  Wave.1 C1 118198
gui_marker_move -id  Wave.1 C1 118000
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.vACC[15][21:0]}   }
gui_wv_scrollright -id  Wave.1  line
gui_wv_scrollright -id  Wave.1  line
gui_wv_scrollright -id  Wave.1  line
gui_wv_scrollright -id  Wave.1  line
gui_wv_scrollright -id  Wave.1  line
gui_wv_scrollright -id  Wave.1  line
gui_wv_scrollright -id  Wave.1  line
gui_zoom -window Wave.1 -factor 0.5
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 129000
gui_marker_move -id  Wave.1 C1 128000
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 2
gui_zoom -window Wave.1 -factor 0.5
gui_marker_move -id  Wave.1 C1 117067
gui_list_select -id Data.1 -selected  {  }
gui_list_set_filter -id Data.1 -text {*norm*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.norm_result[0:15][15:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_paste_clipboard -id Wave.1
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.norm_result[0:15][15:0]}   }
gui_list_expand -id  Wave.1   {testbench.U0_BANK_GDDR6_TOP.norm_result[0:15][15:0]}
gui_list_set_filter -id Data.1 -text {*PIM_*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.PIM_result[255:0]}   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.PIM_result[255:0]}  testbench.U0_BANK_GDDR6_TOP.PIM_result_WB_done   }
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.norm_result[14][15:0]}   }
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.norm_result[15][15:0]}   }
gui_paste_clipboard -id Wave.1
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.PIM_result[255:0]}   }
gui_marker_move -id  Wave.1 C1 119000
gui_marker_move -id  Wave.1 C1 118367
gui_marker_move -id  Wave.1 C1 118000
gui_list_select -id Wave.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.alu_src1[0][15:0]}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU}   }
gui_list_set_filter -id Data.1 -text {*}
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}   }
gui_list_select_all -id Data.1
gui_open_window Wave
gui_list_add -id Wave.2 -from Data.1 { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.ADD0_in_exp[4:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.ADD0_in_mant[11:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.ADD0_in_sign} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_exp[4:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_mant[11:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_sign} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_sign_temp} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.PIM_vecA_read_burst_r} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.PIM_vecB_read_burst_r} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src1[15:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.clk} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.exp_control[2:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.exp_control_r[2:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_ADD} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_MAC} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_MUL} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_SUB} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_vecA_start} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_vecB_start} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.mul_result_zero} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.result_exp[4:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.result_mant[15:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.result_sign} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.rst_x} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_exp[4:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_in[21:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_mant[15:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_sign} } -insertionbar
gui_list_select -id Wave.2 -selected  { Group6   }
gui_list_sort -id  Wave.2   {Name}
gui_list_sort -id  Wave.2   -descending  {Name}
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_sign}   }
gui_marker_move -id  Wave.2 C1 63
gui_marker_move -id  Wave.2 C1 51
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_zoom -window Wave.2 -factor 0.5
gui_marker_move -id  Wave.2 C1 105000
gui_marker_select -id  Wave.2 { C1 }
gui_marker_move -id  Wave.2 C1 116000
gui_zoom -window Wave.2 -factor 2
gui_zoom -window Wave.2 -factor 2
gui_zoom -window Wave.2 -factor 2
gui_zoom -window Wave.2 -factor 2
gui_zoom -window Wave.2 -factor 2
gui_zoom -window Wave.2 -factor 0.5
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[1].NORM_LOGIC} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[1].NORM_LOGIC}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.out[15:0]}   }
gui_list_select_all -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_copy_selected -id Data.1
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.ADD0_in_exp[4:0]}   }
gui_paste_clipboard -id Wave.2
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.out_exp_reg[2:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.out[15:0]}   }
gui_marker_move -id  Wave.2 C1 118000
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src1[15:0]}   }
gui_marker_move -id  Wave.2 C1 116000
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}   }
gui_list_move  -id  Wave.2    -sid  Wave.2   -after {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src1[15:0]} {{testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}} 
gui_list_move  -id  Wave.2    -sid  Wave.2   -after {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.clk} {{testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}} 
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_sign}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.ADD0_in_exp[4:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.out[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.in_exp[4:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.in_mant[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[0].NORM_LOGIC.in_sign}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_MAC}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.mul_result_zero}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_vecB_start}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_vecA_start}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_vecB_start}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.result_mant[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_exp[4:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.vACC_in[21:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.is_SUB}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.exp_control[2:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src1[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.PIM_vecA_read_burst_r}   }
gui_marker_move -id  Wave.2 C1 105000
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src1[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src0[15:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.alu_src1[15:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_mant[11:0]}   }
gui_list_select -id Wave.2 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_mant[11:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.MUL0_out_exp[4:0]}   }
gui_list_expand -id  Hier.1   {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU}
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[15].NORM_LOGIC} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U0_ADD_STAGE}  {testbench.U0_BANK_GDDR6_TOP.ACC_GEN[15].NORM_LOGIC}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U0_ADD_STAGE} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U0_ADD_STAGE}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U0_ADD_STAGE} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U0_ADD_STAGE}   }
gui_list_select -id Hier.1 -current_item_name {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0} -current_item_type Scope  -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0}   }
gui_list_select -id Data.1 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A[15:0]}   }
gui_list_select_all -id Data.1
gui_open_window Wave
gui_list_add -id Wave.3 -from Data.1 { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.PIM_vecA_read_burst_r} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.PIM_vecB_read_burst_r} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.check_zero} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_add_temp[8:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_bias_sub[8:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_compare[4:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_control[2:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A[15:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_exp[7:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_mant[7:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B[15:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_exp[7:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_mant[7:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_sign} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.is_ADD} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.is_SUB} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HH[11:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HL[7:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_exp[7:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_mant[11:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_sign} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.out_mul_exp[4:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.out_mul_mant[11:0]} {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.out_mul_sign} } -insertionbar
gui_list_sort -id  Wave.3   {Name}
gui_list_sort -id  Wave.3   -descending  {Name}
gui_list_sort -id  Wave.3   -by decl
gui_marker_move -id  Wave.3 C1 236
gui_zoom -window Wave.3 -full
gui_marker_move -id  Wave.3 C1 105000
gui_marker_move -id  Wave.3 C1 120000
gui_marker_move -id  Wave.3 C1 106000
gui_marker_move -id  Wave.3 C1 116000
gui_zoom -window Wave.3 -factor 2
gui_zoom -window Wave.3 -factor 2
gui_zoom -window Wave.3 -factor 2
gui_wv_scroll_hslidermove -id  Wave.3 7498
gui_wv_scroll_hslidermove -id  Wave.3 7043
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_exp[7:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_mant[7:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_mant[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_sign}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_mant[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_exp[7:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_A_mant[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_sign}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.in_B_mant[7:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.check_zero}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_add_temp[8:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_add_temp[8:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_bias_sub[8:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_exp[7:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HH[11:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HH[11:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HL[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_mant[11:0]}   }
gui_list_select -id Wave.3 -selected  { {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_exp[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HH[11:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_HL[7:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.mul_mant[11:0]}  {testbench.U0_BANK_GDDR6_TOP.BFLOAT16_ALU[0].BFLOAT_ALU.U_MUL0.exp_compare[4:0]}   }
gui_marker_move -id  Wave.3 C1 117923
gui_marker_move -id  Wave.3 C1 119666
gui_zoom -window Wave.3 -factor 0.5
gui_zoom -window Wave.3 -factor 0.5
gui_wv_scroll_hslidermove -id  Wave.3 1411
gui_marker_select -id  Wave.3 { C1 }
gui_marker_move -id  Wave.3 C1 116000
gui_close_window -window TopLevel.1
gui_wv_zoom_timerange -id  Wave.3 89466 202963
gui_close_window -window TopLevel.4
gui_close_window -window TopLevel.3
gui_wv_zoom_timerange -id  Wave.1 107333 135712
