digraph "CFG for '_Z13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_Pf' function" {
	label="CFG for '_Z13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_Pf' function";

	Node0x56e06a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = zext i32 %10 to i64\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = zext i32 %12 to i64\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %15 = zext i32 %14 to i64\l  %16 = icmp ult i64 %11, %1\l  %17 = icmp ult i64 %13, %3\l  %18 = select i1 %16, i1 %17, i1 false\l  br i1 %18, label %19, label %105\l|{<s0>T|<s1>F}}"];
	Node0x56e06a0:s0 -> Node0x56e28d0;
	Node0x56e06a0:s1 -> Node0x56e2920;
	Node0x56e28d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%19:\l19:                                               \l  %20 = icmp eq i32 %14, 0\l  br i1 %20, label %21, label %37\l|{<s0>T|<s1>F}}"];
	Node0x56e28d0:s0 -> Node0x56e2b20;
	Node0x56e28d0:s1 -> Node0x56e2b70;
	Node0x56e2b20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%21:\l21:                                               \l  %22 = mul i64 %11, %3\l  %23 = add i64 %22, %13\l  %24 = shl i64 %23, 1\l  %25 = getelementptr inbounds float, float addrspace(1)* %6, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %26, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE5meanA, align 4, !tbaa !5\l  %27 = add nuw nsw i64 %24, 1\l  %28 = getelementptr inbounds float, float addrspace(1)* %6, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %29, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE5meanB, align 4, !tbaa !5\l  %30 = getelementptr inbounds float, float addrspace(1)* %7, i64 %24\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %31, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE3sdA, align 4, !tbaa !5\l  %32 = getelementptr inbounds float, float addrspace(1)* %7, i64 %27\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %33, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE3sdB, align 4, !tbaa !5\l  %34 = getelementptr inbounds float, float addrspace(1)* %5, i64 %23\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %36 = fadd contract float %35, -1.000000e+00\l  br label %37\l}"];
	Node0x56e2b20 -> Node0x56e2b70;
	Node0x56e2b70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%37:\l37:                                               \l  %38 = phi float [ %36, %21 ], [ 0x7FF8000000000000, %19 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %14\l  store float 0.000000e+00, float addrspace(3)* %39, align 4, !tbaa !5\l  %40 = icmp ult i64 %15, %4\l  br i1 %40, label %41, label %66\l|{<s0>T|<s1>F}}"];
	Node0x56e2b70:s0 -> Node0x56e59b0;
	Node0x56e2b70:s1 -> Node0x56e5a40;
	Node0x56e59b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%41:\l41:                                               \l  %42 = mul i64 %11, %4\l  %43 = mul i64 %13, %4\l  %44 = load float, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE5meanA, align 4, !tbaa !5\l  %45 = load float, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE3sdA, align 4, !tbaa !5\l  %46 = load float, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE5meanB, align 4, !tbaa !5\l  %47 = load float, float addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE3sdB, align 4, !tbaa !5\l  br label %48\l}"];
	Node0x56e59b0 -> Node0x56e5ca0;
	Node0x56e5ca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  %49 = phi float [ 0.000000e+00, %41 ], [ %62, %48 ]\l  %50 = phi i64 [ %15, %41 ], [ %63, %48 ]\l  %51 = add i64 %50, %42\l  %52 = getelementptr inbounds float, float addrspace(1)* %0, i64 %51\l  %53 = load float, float addrspace(1)* %52, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %54 = add i64 %50, %43\l  %55 = getelementptr inbounds float, float addrspace(1)* %2, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %57 = fsub contract float %53, %44\l  %58 = fdiv contract float %57, %45\l  %59 = fsub contract float %56, %46\l  %60 = fdiv contract float %59, %47\l  %61 = fmul contract float %58, %60\l  %62 = fadd contract float %49, %61\l  %63 = add i64 %50, 16\l  %64 = icmp ult i64 %63, %4\l  br i1 %64, label %48, label %65, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x56e5ca0:s0 -> Node0x56e5ca0;
	Node0x56e5ca0:s1 -> Node0x56e4490;
	Node0x56e4490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%65:\l65:                                               \l  store float %62, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %66\l}"];
	Node0x56e4490 -> Node0x56e5a40;
	Node0x56e5a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%66:\l66:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %67 = icmp ult i32 %14, 8\l  br i1 %67, label %68, label %74\l|{<s0>T|<s1>F}}"];
	Node0x56e5a40:s0 -> Node0x56e6fe0;
	Node0x56e5a40:s1 -> Node0x56e7030;
	Node0x56e6fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%68:\l68:                                               \l  %69 = add nuw nsw i32 %14, 8\l  %70 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %69\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !5\l  %72 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %73 = fadd contract float %71, %72\l  store float %73, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %74\l}"];
	Node0x56e6fe0 -> Node0x56e7030;
	Node0x56e7030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%74:\l74:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %75 = icmp ult i32 %14, 4\l  br i1 %75, label %76, label %82\l|{<s0>T|<s1>F}}"];
	Node0x56e7030:s0 -> Node0x56e7750;
	Node0x56e7030:s1 -> Node0x56e77a0;
	Node0x56e7750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%76:\l76:                                               \l  %77 = add nuw nsw i32 %14, 4\l  %78 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %77\l  %79 = load float, float addrspace(3)* %78, align 4, !tbaa !5\l  %80 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %81 = fadd contract float %79, %80\l  store float %81, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %82\l}"];
	Node0x56e7750 -> Node0x56e77a0;
	Node0x56e77a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%82:\l82:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %83 = icmp ult i32 %14, 2\l  br i1 %83, label %84, label %90\l|{<s0>T|<s1>F}}"];
	Node0x56e77a0:s0 -> Node0x56e7e90;
	Node0x56e77a0:s1 -> Node0x56e7ee0;
	Node0x56e7e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%84:\l84:                                               \l  %85 = add nuw nsw i32 %14, 2\l  %86 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %85\l  %87 = load float, float addrspace(3)* %86, align 4, !tbaa !5\l  %88 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %89 = fadd contract float %87, %88\l  store float %89, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %90\l}"];
	Node0x56e7e90 -> Node0x56e7ee0;
	Node0x56e7ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%90:\l90:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = icmp eq i32 %14, 0\l  br i1 %91, label %92, label %98\l|{<s0>T|<s1>F}}"];
	Node0x56e7ee0:s0 -> Node0x56e85d0;
	Node0x56e7ee0:s1 -> Node0x56e8620;
	Node0x56e85d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%92:\l92:                                               \l  %93 = add nuw nsw i32 %14, 1\l  %94 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 %93\l  %95 = load float, float addrspace(3)* %94, align 4, !tbaa !5\l  %96 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %97 = fadd contract float %95, %96\l  store float %97, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %98\l}"];
	Node0x56e85d0 -> Node0x56e8620;
	Node0x56e8620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%98:\l98:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %20, label %99, label %105\l|{<s0>T|<s1>F}}"];
	Node0x56e8620:s0 -> Node0x56e8c80;
	Node0x56e8620:s1 -> Node0x56e2920;
	Node0x56e8c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%99:\l99:                                               \l  %100 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)*\l... @_ZZ13gpuPMCCNoTestPKfmS0_mmS0_S0_S0_PfE10threadSums, i32 0, i32 0), align\l... 16, !tbaa !5\l  %101 = fdiv contract float %100, %38\l  %102 = mul i64 %11, %3\l  %103 = add i64 %102, %13\l  %104 = getelementptr inbounds float, float addrspace(1)* %8, i64 %103\l  store float %101, float addrspace(1)* %104, align 4, !tbaa !5\l  br label %105\l}"];
	Node0x56e8c80 -> Node0x56e2920;
	Node0x56e2920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%105:\l105:                                              \l  ret void\l}"];
}
