//
// Created by marko on 20.4.22..
//

#include "../h/riscv.hpp"
#include "../h/tcb.hpp"
#include "../lib/console.h"
#include "../h/print.hpp"
#include "../h/syscall_c.hpp"

void Riscv::popSppSpie()
{
    __asm__ volatile("csrw sepc, ra");
    __asm__ volatile("sret");
}

using Body = void (*)(void*);

void Riscv::handleSupervisorTrap()
{
    uint64 scause = r_scause();
    if (scause == 0x0000000000000008UL || scause == 0x0000000000000009UL)
    {
        // interrupt: no; cause code: environment call from U-mode(8) or S-mode(9)
        uint64 volatile sepc = r_sepc() + 4;
        uint64 volatile sstatus = r_sstatus();

        uint64 codeOperation = Riscv::r_a0();
        switch (codeOperation) {
            case 0x01:
                //mem_alloc
                break;

            case 0x02:
                //mem_free -> a1: ono sta se brise prima
                //Vraca 0 u slucaju uspeha, negativno u slucaju greske
                break;

            case 0x11:
                //thread_create
                //a1: handle - rucka niti - TCB TIP
                //a2: start_routine - ono sto ce nit izvrsavati - Body TIP VEROVATNO?
                //a3: arg - argument za start_routine
                //Uspeh: u handle upisuje rucku i vraca 0, suprotno negativno

                TCB** tcb;
                Body body;
                void* arg;
                __asm__ volatile ("mv %0, a1" : "=r" (tcb));
                __asm__ volatile ("mv %0, a2" : "=r" (body));
                __asm__ volatile ("mv %0, a3" : "=r" (arg));
                *tcb = TCB::createThread(body, arg);
                //POVRATNA VREDNOST: Upis mora na stek direktno, jer se posle ovoga vraca stari kontekst
                if(*tcb == nullptr) {
                    //__asm__ volatile ("li a0, 0");
                    __asm__ volatile ("li t0, 0");
                    __asm__ volatile ("sw t0, 80(x8)");
                }
                else {
                    //__asm__ volatile ("li a0, -1");
                    __asm__ volatile ("li t0, -1");
                    __asm__ volatile ("sw t0, 80(x8)");
                }
                break;


            case 0x12:
                //thread_exit()
                //Gasi tekucu nit samo, znaci treba i dispatch da se uradi
                //0 ili -1 return
                break;

            case 0x13:      //thread_dispatch()
                //Poziva se thread dispatch
                TCB::dispatch();
                break;

            case 0x14:
                thread_t handle;
                __asm__ volatile ("mv %0, a1" : "=r" (handle));
                TCB::join(handle);
                break;

            case 0x21:
                //sem_open
                //check document
                break;

            case 0x22:
                //sem_close
                //check document
                break;

            case 0x23:
                //sem_wait
                //check document
                break;
            case 0x24:
                //sem_signal
                break;

            case 0x31:
                //time_sleep
                break;

            case 0x41:
                //getc
                break;

            case 0x42:
                //putc
                break;
            //Da li treba 0x41 i 0x42 ako se ne radi asinhrono? izgleda ne
        }

        w_sstatus(sstatus);
        w_sepc(sepc);
    }
    else
    {
        // unexpected trap cause
        // Ovde se ulazi ako se desi neki interrupt tabele
    }
}

void Riscv::handleConsoleInterrupt() {
    console_handler();
}

void Riscv::handleTimerInterrupt() {
    mc_sip(SIP_SSIP); // MORA DA SE OBRISE PENDING BIT - ZATO NIJE RADILO!
    /*uint64 volatile sepc = r_sepc();
    uint64 volatile sstatus = r_sstatus();
    TCB::dispatch();
    w_sstatus(sstatus);
    w_sepc(sepc);*/
}