[
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_rx.v",
  "InstLine" : 1,
  "InstName" : "uart_rx",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_rx.v",
  "ModuleLine" : 1,
  "ModuleName" : "uart_rx"
 },
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_tx.v",
  "InstLine" : 1,
  "InstName" : "uart_tx",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_tx.v",
  "ModuleLine" : 1,
  "ModuleName" : "uart_tx"
 },
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v",
  "InstLine" : 10,
  "InstName" : "inst_mem",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v",
  "ModuleLine" : 10,
  "ModuleName" : "inst_mem"
 },
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v",
  "InstLine" : 10,
  "InstName" : "data_mem",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v",
  "ModuleLine" : 10,
  "ModuleName" : "data_mem"
 },
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
  "InstLine" : 3,
  "InstName" : "top",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
  "ModuleLine" : 3,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
    "InstLine" : 69,
    "InstName" : "CPU",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
    "ModuleLine" : 3,
    "ModuleName" : "CPU",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 91,
      "InstName" : "ctrl",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/Crtl.v",
      "ModuleLine" : 5,
      "ModuleName" : "ctrl"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 103,
      "InstName" : "CLINT",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CLINT.v",
      "ModuleLine" : 4,
      "ModuleName" : "CLINT"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 128,
      "InstName" : "CSR",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CSR.v",
      "ModuleLine" : 4,
      "ModuleName" : "CSR"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 151,
      "InstName" : "IF",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF.v",
      "ModuleLine" : 3,
      "ModuleName" : "IF"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 163,
      "InstName" : "IF_ID",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v",
      "ModuleLine" : 3,
      "ModuleName" : "IF_ID",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v",
        "InstLine" : 20,
        "InstName" : "addr_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v",
        "InstLine" : 21,
        "InstName" : "data_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 175,
      "InstName" : "ID",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID.v",
      "ModuleLine" : 3,
      "ModuleName" : "ID"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 195,
      "InstName" : "Reg",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/REG.v",
      "ModuleLine" : 3,
      "ModuleName" : "REG"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 211,
      "InstName" : "ID_EX",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
      "ModuleLine" : 3,
      "ModuleName" : "ID_EX",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 66,
        "InstName" : "inst_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 67,
        "InstName" : "rd_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 68,
        "InstName" : "RD_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 69,
        "InstName" : "RS_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 70,
        "InstName" : "IMM_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 71,
        "InstName" : "CSRwr_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 72,
        "InstName" : "JUMPop_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 73,
        "InstName" : "IMMop_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 74,
        "InstName" : "ALUop_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 75,
        "InstName" : "CMPop_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 76,
        "InstName" : "RegWe_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 77,
        "InstName" : "RWSel_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 78,
        "InstName" : "ABSel_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 79,
        "InstName" : "IMMSel_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
        "InstLine" : 80,
        "InstName" : "memctrl_reg",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v",
        "ModuleLine" : 1,
        "ModuleName" : "PPLreg"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 250,
      "InstName" : "EX",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v",
      "ModuleLine" : 3,
      "ModuleName" : "EX",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v",
        "InstLine" : 50,
        "InstName" : "ALU",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ALU.v",
        "ModuleLine" : 3,
        "ModuleName" : "ALU"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v",
        "InstLine" : 58,
        "InstName" : "CMP",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CMP.v",
        "ModuleLine" : 3,
        "ModuleName" : "CMP"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 279,
      "InstName" : "WB",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/WB.v",
      "ModuleLine" : 3,
      "ModuleName" : "WB"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
    "InstLine" : 86,
    "InstName" : "BUS",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
    "ModuleLine" : 3,
    "ModuleName" : "BUS",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 54,
      "InstName" : "ROM",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/RAM_Gen.v",
      "ModuleLine" : 5,
      "ModuleName" : "RAM_Gen"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 69,
      "InstName" : "Deviceclk",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Deviceclk.v",
      "ModuleLine" : 2,
      "ModuleName" : "Deviceclk"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 93,
      "InstName" : "RAM",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v",
      "ModuleLine" : 3,
      "ModuleName" : "RAM",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v",
        "InstLine" : 61,
        "InstName" : "data_mem",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/RAM_Gen.v",
        "ModuleLine" : 5,
        "ModuleName" : "RAM_Gen"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 103,
      "InstName" : "LED",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v",
      "ModuleLine" : 3,
      "ModuleName" : "LED",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v",
        "InstLine" : 53,
        "InstName" : "input_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v",
        "InstLine" : 61,
        "InstName" : "LED_InCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED_InCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "LED_InCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 114,
      "InstName" : "Buttom",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v",
      "ModuleLine" : 3,
      "ModuleName" : "Buttom",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v",
        "InstLine" : 68,
        "InstName" : "output_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v",
        "InstLine" : 77,
        "InstName" : "Buttom_OutCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom_OutCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "Buttom_OutCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 125,
      "InstName" : "Switch",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v",
      "ModuleLine" : 3,
      "ModuleName" : "Switch",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v",
        "InstLine" : 68,
        "InstName" : "output_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v",
        "InstLine" : 77,
        "InstName" : "Switch_OutCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch_OutCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "Switch_OutCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 136,
      "InstName" : "Tube",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v",
      "ModuleLine" : 3,
      "ModuleName" : "Tube",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v",
        "InstLine" : 41,
        "InstName" : "Tube_InCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube_InCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "Tube_InCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 151,
      "InstName" : "UART",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
      "ModuleLine" : 3,
      "ModuleName" : "UART",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 62,
        "InstName" : "input_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 75,
        "InstName" : "u_uart_send",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_send.v",
        "ModuleLine" : 1,
        "ModuleName" : "uart_send"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 94,
        "InstName" : "output_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 107,
        "InstName" : "u_uart_recv",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_recv.v",
        "ModuleLine" : 1,
        "ModuleName" : "uart_recv"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 164,
      "InstName" : "Timer",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v",
      "ModuleLine" : 3,
      "ModuleName" : "Timer",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v",
        "InstLine" : 74,
        "InstName" : "Buffer_Shift",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer_Shift.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer_Shift"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v",
        "InstLine" : 82,
        "InstName" : "Counter",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Counter.v",
        "ModuleLine" : 3,
        "ModuleName" : "Counter"
       }
      ]
     }
    ]
   }
  ]
 }
]