
Disposable_Sigfox_ST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003800  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080038c0  080038c0  000138c0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800398c  0800398c  0001398c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003990  08003990  00013990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08003994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000fc0  2000006c  08003a00  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000102c  08003a00  0002102c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00028354  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004c98  00000000  00000000  000483e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000a976  00000000  00000000  0004d080  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000fc0  00000000  00000000  000579f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001550  00000000  00000000  000589b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009c75  00000000  00000000  00059f08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005677  00000000  00000000  00063b7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000691f4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002d4c  00000000  00000000  00069270  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038a8 	.word	0x080038a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	080038a8 	.word	0x080038a8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800025c:	f000 fc1a 	bl	8000a94 <HAL_RCC_GetHCLKFreq>
 8000260:	21fa      	movs	r1, #250	; 0xfa
 8000262:	0089      	lsls	r1, r1, #2
 8000264:	f7ff ff6c 	bl	8000140 <__udivsi3>
 8000268:	f000 f860 	bl	800032c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800026c:	2001      	movs	r0, #1
 800026e:	2200      	movs	r2, #0
 8000270:	0021      	movs	r1, r4
 8000272:	4240      	negs	r0, r0
 8000274:	f000 f820 	bl	80002b8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000278:	2000      	movs	r0, #0
 800027a:	bd10      	pop	{r4, pc}

0800027c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027c:	2310      	movs	r3, #16
 800027e:	4a06      	ldr	r2, [pc, #24]	; (8000298 <HAL_Init+0x1c>)
{
 8000280:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000282:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000284:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000286:	430b      	orrs	r3, r1
 8000288:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800028a:	f7ff ffe5 	bl	8000258 <HAL_InitTick>
  HAL_MspInit();
 800028e:	f002 fd91 	bl	8002db4 <HAL_MspInit>
}
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000dec 	.word	0x20000dec

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	20000dec 	.word	0x20000dec

080002b8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002b8:	b570      	push	{r4, r5, r6, lr}
 80002ba:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002bc:	2800      	cmp	r0, #0
 80002be:	da14      	bge.n	80002ea <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c0:	230f      	movs	r3, #15
 80002c2:	b2c0      	uxtb	r0, r0
 80002c4:	4003      	ands	r3, r0
 80002c6:	3b08      	subs	r3, #8
 80002c8:	4a11      	ldr	r2, [pc, #68]	; (8000310 <HAL_NVIC_SetPriority+0x58>)
 80002ca:	089b      	lsrs	r3, r3, #2
 80002cc:	009b      	lsls	r3, r3, #2
 80002ce:	189b      	adds	r3, r3, r2
 80002d0:	2203      	movs	r2, #3
 80002d2:	4010      	ands	r0, r2
 80002d4:	4090      	lsls	r0, r2
 80002d6:	32fc      	adds	r2, #252	; 0xfc
 80002d8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002da:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002dc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002de:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e0:	69dc      	ldr	r4, [r3, #28]
 80002e2:	43ac      	bics	r4, r5
 80002e4:	4321      	orrs	r1, r4
 80002e6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002e8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ea:	2503      	movs	r5, #3
 80002ec:	0883      	lsrs	r3, r0, #2
 80002ee:	4028      	ands	r0, r5
 80002f0:	40a8      	lsls	r0, r5
 80002f2:	35fc      	adds	r5, #252	; 0xfc
 80002f4:	002e      	movs	r6, r5
 80002f6:	4a07      	ldr	r2, [pc, #28]	; (8000314 <HAL_NVIC_SetPriority+0x5c>)
 80002f8:	009b      	lsls	r3, r3, #2
 80002fa:	189b      	adds	r3, r3, r2
 80002fc:	22c0      	movs	r2, #192	; 0xc0
 80002fe:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000300:	4029      	ands	r1, r5
 8000302:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000304:	0092      	lsls	r2, r2, #2
 8000306:	589c      	ldr	r4, [r3, r2]
 8000308:	43b4      	bics	r4, r6
 800030a:	4321      	orrs	r1, r4
 800030c:	5099      	str	r1, [r3, r2]
 800030e:	e7eb      	b.n	80002e8 <HAL_NVIC_SetPriority+0x30>
 8000310:	e000ed00 	.word	0xe000ed00
 8000314:	e000e100 	.word	0xe000e100

08000318 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000318:	231f      	movs	r3, #31
 800031a:	4018      	ands	r0, r3
 800031c:	3b1e      	subs	r3, #30
 800031e:	4083      	lsls	r3, r0
 8000320:	4a01      	ldr	r2, [pc, #4]	; (8000328 <HAL_NVIC_EnableIRQ+0x10>)
 8000322:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000324:	4770      	bx	lr
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	e000e100 	.word	0xe000e100

0800032c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032c:	4a09      	ldr	r2, [pc, #36]	; (8000354 <HAL_SYSTICK_Config+0x28>)
 800032e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000330:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000332:	4293      	cmp	r3, r2
 8000334:	d80d      	bhi.n	8000352 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033a:	4808      	ldr	r0, [pc, #32]	; (800035c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800033c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033e:	6a03      	ldr	r3, [r0, #32]
 8000340:	0609      	lsls	r1, r1, #24
 8000342:	021b      	lsls	r3, r3, #8
 8000344:	0a1b      	lsrs	r3, r3, #8
 8000346:	430b      	orrs	r3, r1
 8000348:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800034c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000350:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000352:	4770      	bx	lr
 8000354:	00ffffff 	.word	0x00ffffff
 8000358:	e000e010 	.word	0xe000e010
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000360:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000362:	f002 f97f 	bl	8002664 <HAL_SYSTICK_Callback>
}
 8000366:	bd10      	pop	{r4, pc}

08000368 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000368:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800036a:	1c84      	adds	r4, r0, #2
 800036c:	7fe3      	ldrb	r3, [r4, #31]
 800036e:	2b02      	cmp	r3, #2
 8000370:	d004      	beq.n	800037c <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000372:	2304      	movs	r3, #4
 8000374:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000376:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000378:	0018      	movs	r0, r3
 800037a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800037c:	210e      	movs	r1, #14
 800037e:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000380:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	438a      	bics	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000388:	2201      	movs	r2, #1
 800038a:	6819      	ldr	r1, [r3, #0]
 800038c:	4391      	bics	r1, r2
 800038e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000390:	0011      	movs	r1, r2
 8000392:	40a9      	lsls	r1, r5
 8000394:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000396:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000398:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 800039a:	2400      	movs	r4, #0
 800039c:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 800039e:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003a0:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80003a2:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80003a4:	42a2      	cmp	r2, r4
 80003a6:	d0e7      	beq.n	8000378 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80003a8:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80003aa:	0023      	movs	r3, r4
 80003ac:	e7e4      	b.n	8000378 <HAL_DMA_Abort_IT+0x10>
	...

080003b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80003b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003b2:	680b      	ldr	r3, [r1, #0]
{ 
 80003b4:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003b6:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80003b8:	2300      	movs	r3, #0
{ 
 80003ba:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003bc:	9a02      	ldr	r2, [sp, #8]
 80003be:	40da      	lsrs	r2, r3
 80003c0:	d101      	bne.n	80003c6 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80003c2:	b007      	add	sp, #28
 80003c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003c6:	2201      	movs	r2, #1
 80003c8:	409a      	lsls	r2, r3
 80003ca:	9203      	str	r2, [sp, #12]
 80003cc:	9903      	ldr	r1, [sp, #12]
 80003ce:	9a02      	ldr	r2, [sp, #8]
 80003d0:	400a      	ands	r2, r1
 80003d2:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80003d4:	d100      	bne.n	80003d8 <HAL_GPIO_Init+0x28>
 80003d6:	e08c      	b.n	80004f2 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003d8:	9a01      	ldr	r2, [sp, #4]
 80003da:	2110      	movs	r1, #16
 80003dc:	6852      	ldr	r2, [r2, #4]
 80003de:	0016      	movs	r6, r2
 80003e0:	438e      	bics	r6, r1
 80003e2:	2e02      	cmp	r6, #2
 80003e4:	d10e      	bne.n	8000404 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003e6:	2507      	movs	r5, #7
 80003e8:	401d      	ands	r5, r3
 80003ea:	00ad      	lsls	r5, r5, #2
 80003ec:	3901      	subs	r1, #1
 80003ee:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003f0:	08dc      	lsrs	r4, r3, #3
 80003f2:	00a4      	lsls	r4, r4, #2
 80003f4:	1904      	adds	r4, r0, r4
 80003f6:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003f8:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003fa:	9901      	ldr	r1, [sp, #4]
 80003fc:	6909      	ldr	r1, [r1, #16]
 80003fe:	40a9      	lsls	r1, r5
 8000400:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000402:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000404:	2403      	movs	r4, #3
 8000406:	005f      	lsls	r7, r3, #1
 8000408:	40bc      	lsls	r4, r7
 800040a:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 800040c:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800040e:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000410:	4025      	ands	r5, r4
 8000412:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000414:	2503      	movs	r5, #3
 8000416:	4015      	ands	r5, r2
 8000418:	40bd      	lsls	r5, r7
 800041a:	4661      	mov	r1, ip
 800041c:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 800041e:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000420:	2e01      	cmp	r6, #1
 8000422:	d80f      	bhi.n	8000444 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000424:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8000426:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000428:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800042a:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800042c:	40bd      	lsls	r5, r7
 800042e:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000430:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000432:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000434:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000436:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000438:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800043a:	2101      	movs	r1, #1
 800043c:	400d      	ands	r5, r1
 800043e:	409d      	lsls	r5, r3
 8000440:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000442:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000444:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000446:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000448:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800044a:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800044c:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800044e:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000450:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000452:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000454:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000456:	420a      	tst	r2, r1
 8000458:	d04b      	beq.n	80004f2 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800045a:	2101      	movs	r1, #1
 800045c:	4c26      	ldr	r4, [pc, #152]	; (80004f8 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800045e:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000460:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000462:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000464:	430d      	orrs	r5, r1
 8000466:	61a5      	str	r5, [r4, #24]
 8000468:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800046a:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046c:	400c      	ands	r4, r1
 800046e:	9405      	str	r4, [sp, #20]
 8000470:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000472:	240f      	movs	r4, #15
 8000474:	4921      	ldr	r1, [pc, #132]	; (80004fc <HAL_GPIO_Init+0x14c>)
 8000476:	00ad      	lsls	r5, r5, #2
 8000478:	00b6      	lsls	r6, r6, #2
 800047a:	186d      	adds	r5, r5, r1
 800047c:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800047e:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000480:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000482:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000484:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000486:	2400      	movs	r4, #0
 8000488:	4288      	cmp	r0, r1
 800048a:	d00c      	beq.n	80004a6 <HAL_GPIO_Init+0xf6>
 800048c:	491c      	ldr	r1, [pc, #112]	; (8000500 <HAL_GPIO_Init+0x150>)
 800048e:	3401      	adds	r4, #1
 8000490:	4288      	cmp	r0, r1
 8000492:	d008      	beq.n	80004a6 <HAL_GPIO_Init+0xf6>
 8000494:	491b      	ldr	r1, [pc, #108]	; (8000504 <HAL_GPIO_Init+0x154>)
 8000496:	3401      	adds	r4, #1
 8000498:	4288      	cmp	r0, r1
 800049a:	d004      	beq.n	80004a6 <HAL_GPIO_Init+0xf6>
 800049c:	491a      	ldr	r1, [pc, #104]	; (8000508 <HAL_GPIO_Init+0x158>)
 800049e:	3403      	adds	r4, #3
 80004a0:	4288      	cmp	r0, r1
 80004a2:	d100      	bne.n	80004a6 <HAL_GPIO_Init+0xf6>
 80004a4:	3c02      	subs	r4, #2
 80004a6:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004a8:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004aa:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 80004ac:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 80004ae:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 80004b0:	4c16      	ldr	r4, [pc, #88]	; (800050c <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004b2:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 80004b4:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 80004b6:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004b8:	03d1      	lsls	r1, r2, #15
 80004ba:	d401      	bmi.n	80004c0 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004bc:	003e      	movs	r6, r7
 80004be:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80004c0:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80004c2:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 80004c4:	9e00      	ldr	r6, [sp, #0]
 80004c6:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004c8:	0391      	lsls	r1, r2, #14
 80004ca:	d401      	bmi.n	80004d0 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004cc:	003e      	movs	r6, r7
 80004ce:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80004d0:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80004d2:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80004d4:	9e00      	ldr	r6, [sp, #0]
 80004d6:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004d8:	02d1      	lsls	r1, r2, #11
 80004da:	d401      	bmi.n	80004e0 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004dc:	003e      	movs	r6, r7
 80004de:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004e0:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004e2:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004e4:	9f00      	ldr	r7, [sp, #0]
 80004e6:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004e8:	0292      	lsls	r2, r2, #10
 80004ea:	d401      	bmi.n	80004f0 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004ec:	402e      	ands	r6, r5
 80004ee:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004f0:	60e7      	str	r7, [r4, #12]
    position++;
 80004f2:	3301      	adds	r3, #1
 80004f4:	e762      	b.n	80003bc <HAL_GPIO_Init+0xc>
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40010000 	.word	0x40010000
 8000500:	48000400 	.word	0x48000400
 8000504:	48000800 	.word	0x48000800
 8000508:	48000c00 	.word	0x48000c00
 800050c:	40010400 	.word	0x40010400

08000510 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000510:	6900      	ldr	r0, [r0, #16]
 8000512:	4008      	ands	r0, r1
 8000514:	1e41      	subs	r1, r0, #1
 8000516:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000518:	b2c0      	uxtb	r0, r0
  }
 800051a:	4770      	bx	lr

0800051c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800051c:	2a00      	cmp	r2, #0
 800051e:	d001      	beq.n	8000524 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000520:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000522:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000524:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000526:	e7fc      	b.n	8000522 <HAL_GPIO_WritePin+0x6>

08000528 <HAL_PWR_EnableWakeUpPin>:
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8000528:	4a02      	ldr	r2, [pc, #8]	; (8000534 <HAL_PWR_EnableWakeUpPin+0xc>)
 800052a:	6853      	ldr	r3, [r2, #4]
 800052c:	4318      	orrs	r0, r3
 800052e:	6050      	str	r0, [r2, #4]
}
 8000530:	4770      	bx	lr
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	40007000 	.word	0x40007000

08000538 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000538:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800053a:	6803      	ldr	r3, [r0, #0]
{
 800053c:	b085      	sub	sp, #20
 800053e:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000540:	07db      	lsls	r3, r3, #31
 8000542:	d42f      	bmi.n	80005a4 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000544:	682b      	ldr	r3, [r5, #0]
 8000546:	079b      	lsls	r3, r3, #30
 8000548:	d500      	bpl.n	800054c <HAL_RCC_OscConfig+0x14>
 800054a:	e086      	b.n	800065a <HAL_RCC_OscConfig+0x122>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800054c:	682b      	ldr	r3, [r5, #0]
 800054e:	071b      	lsls	r3, r3, #28
 8000550:	d500      	bpl.n	8000554 <HAL_RCC_OscConfig+0x1c>
 8000552:	e0c6      	b.n	80006e2 <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000554:	682b      	ldr	r3, [r5, #0]
 8000556:	075b      	lsls	r3, r3, #29
 8000558:	d500      	bpl.n	800055c <HAL_RCC_OscConfig+0x24>
 800055a:	e0e9      	b.n	8000730 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800055c:	682b      	ldr	r3, [r5, #0]
 800055e:	06db      	lsls	r3, r3, #27
 8000560:	d51a      	bpl.n	8000598 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000562:	696a      	ldr	r2, [r5, #20]
 8000564:	4cba      	ldr	r4, [pc, #744]	; (8000850 <HAL_RCC_OscConfig+0x318>)
 8000566:	2304      	movs	r3, #4
 8000568:	2a01      	cmp	r2, #1
 800056a:	d000      	beq.n	800056e <HAL_RCC_OscConfig+0x36>
 800056c:	e155      	b.n	800081a <HAL_RCC_OscConfig+0x2e2>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800056e:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000570:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000572:	430b      	orrs	r3, r1
 8000574:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000576:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000578:	431a      	orrs	r2, r3
 800057a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800057c:	f7ff fe96 	bl	80002ac <HAL_GetTick>
 8000580:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000582:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000584:	4233      	tst	r3, r6
 8000586:	d100      	bne.n	800058a <HAL_RCC_OscConfig+0x52>
 8000588:	e140      	b.n	800080c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800058a:	21f8      	movs	r1, #248	; 0xf8
 800058c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800058e:	69ab      	ldr	r3, [r5, #24]
 8000590:	438a      	bics	r2, r1
 8000592:	00db      	lsls	r3, r3, #3
 8000594:	4313      	orrs	r3, r2
 8000596:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000598:	6a29      	ldr	r1, [r5, #32]
 800059a:	2900      	cmp	r1, #0
 800059c:	d000      	beq.n	80005a0 <HAL_RCC_OscConfig+0x68>
 800059e:	e163      	b.n	8000868 <HAL_RCC_OscConfig+0x330>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80005a0:	2000      	movs	r0, #0
 80005a2:	e018      	b.n	80005d6 <HAL_RCC_OscConfig+0x9e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005a4:	210c      	movs	r1, #12
 80005a6:	4caa      	ldr	r4, [pc, #680]	; (8000850 <HAL_RCC_OscConfig+0x318>)
 80005a8:	6862      	ldr	r2, [r4, #4]
 80005aa:	400a      	ands	r2, r1
 80005ac:	2a04      	cmp	r2, #4
 80005ae:	d00b      	beq.n	80005c8 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005b0:	6863      	ldr	r3, [r4, #4]
 80005b2:	400b      	ands	r3, r1
 80005b4:	2b08      	cmp	r3, #8
 80005b6:	d110      	bne.n	80005da <HAL_RCC_OscConfig+0xa2>
 80005b8:	22c0      	movs	r2, #192	; 0xc0
 80005ba:	6863      	ldr	r3, [r4, #4]
 80005bc:	0252      	lsls	r2, r2, #9
 80005be:	4013      	ands	r3, r2
 80005c0:	2280      	movs	r2, #128	; 0x80
 80005c2:	0252      	lsls	r2, r2, #9
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d108      	bne.n	80005da <HAL_RCC_OscConfig+0xa2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005c8:	6823      	ldr	r3, [r4, #0]
 80005ca:	039b      	lsls	r3, r3, #14
 80005cc:	d5ba      	bpl.n	8000544 <HAL_RCC_OscConfig+0xc>
 80005ce:	686b      	ldr	r3, [r5, #4]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d1b7      	bne.n	8000544 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80005d4:	2001      	movs	r0, #1
}
 80005d6:	b005      	add	sp, #20
 80005d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005da:	686b      	ldr	r3, [r5, #4]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d113      	bne.n	8000608 <HAL_RCC_OscConfig+0xd0>
 80005e0:	2380      	movs	r3, #128	; 0x80
 80005e2:	6822      	ldr	r2, [r4, #0]
 80005e4:	025b      	lsls	r3, r3, #9
 80005e6:	4313      	orrs	r3, r2
 80005e8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005ea:	f7ff fe5f 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005ee:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005f0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005f2:	02b6      	lsls	r6, r6, #10
 80005f4:	6823      	ldr	r3, [r4, #0]
 80005f6:	4233      	tst	r3, r6
 80005f8:	d1a4      	bne.n	8000544 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005fa:	f7ff fe57 	bl	80002ac <HAL_GetTick>
 80005fe:	1bc0      	subs	r0, r0, r7
 8000600:	2864      	cmp	r0, #100	; 0x64
 8000602:	d9f7      	bls.n	80005f4 <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
 8000604:	2003      	movs	r0, #3
 8000606:	e7e6      	b.n	80005d6 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000608:	2b00      	cmp	r3, #0
 800060a:	d116      	bne.n	800063a <HAL_RCC_OscConfig+0x102>
 800060c:	6823      	ldr	r3, [r4, #0]
 800060e:	4a91      	ldr	r2, [pc, #580]	; (8000854 <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000610:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000612:	4013      	ands	r3, r2
 8000614:	6023      	str	r3, [r4, #0]
 8000616:	6823      	ldr	r3, [r4, #0]
 8000618:	4a8f      	ldr	r2, [pc, #572]	; (8000858 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800061a:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800061c:	4013      	ands	r3, r2
 800061e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000620:	f7ff fe44 	bl	80002ac <HAL_GetTick>
 8000624:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000626:	6823      	ldr	r3, [r4, #0]
 8000628:	4233      	tst	r3, r6
 800062a:	d100      	bne.n	800062e <HAL_RCC_OscConfig+0xf6>
 800062c:	e78a      	b.n	8000544 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800062e:	f7ff fe3d 	bl	80002ac <HAL_GetTick>
 8000632:	1bc0      	subs	r0, r0, r7
 8000634:	2864      	cmp	r0, #100	; 0x64
 8000636:	d9f6      	bls.n	8000626 <HAL_RCC_OscConfig+0xee>
 8000638:	e7e4      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800063a:	2b05      	cmp	r3, #5
 800063c:	d105      	bne.n	800064a <HAL_RCC_OscConfig+0x112>
 800063e:	2380      	movs	r3, #128	; 0x80
 8000640:	6822      	ldr	r2, [r4, #0]
 8000642:	02db      	lsls	r3, r3, #11
 8000644:	4313      	orrs	r3, r2
 8000646:	6023      	str	r3, [r4, #0]
 8000648:	e7ca      	b.n	80005e0 <HAL_RCC_OscConfig+0xa8>
 800064a:	6823      	ldr	r3, [r4, #0]
 800064c:	4a81      	ldr	r2, [pc, #516]	; (8000854 <HAL_RCC_OscConfig+0x31c>)
 800064e:	4013      	ands	r3, r2
 8000650:	6023      	str	r3, [r4, #0]
 8000652:	6823      	ldr	r3, [r4, #0]
 8000654:	4a80      	ldr	r2, [pc, #512]	; (8000858 <HAL_RCC_OscConfig+0x320>)
 8000656:	4013      	ands	r3, r2
 8000658:	e7c6      	b.n	80005e8 <HAL_RCC_OscConfig+0xb0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800065a:	220c      	movs	r2, #12
 800065c:	4c7c      	ldr	r4, [pc, #496]	; (8000850 <HAL_RCC_OscConfig+0x318>)
 800065e:	6863      	ldr	r3, [r4, #4]
 8000660:	4213      	tst	r3, r2
 8000662:	d00b      	beq.n	800067c <HAL_RCC_OscConfig+0x144>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000664:	6863      	ldr	r3, [r4, #4]
 8000666:	4013      	ands	r3, r2
 8000668:	2b08      	cmp	r3, #8
 800066a:	d115      	bne.n	8000698 <HAL_RCC_OscConfig+0x160>
 800066c:	22c0      	movs	r2, #192	; 0xc0
 800066e:	6863      	ldr	r3, [r4, #4]
 8000670:	0252      	lsls	r2, r2, #9
 8000672:	4013      	ands	r3, r2
 8000674:	2280      	movs	r2, #128	; 0x80
 8000676:	0212      	lsls	r2, r2, #8
 8000678:	4293      	cmp	r3, r2
 800067a:	d10d      	bne.n	8000698 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800067c:	6823      	ldr	r3, [r4, #0]
 800067e:	079b      	lsls	r3, r3, #30
 8000680:	d502      	bpl.n	8000688 <HAL_RCC_OscConfig+0x150>
 8000682:	68eb      	ldr	r3, [r5, #12]
 8000684:	2b01      	cmp	r3, #1
 8000686:	d1a5      	bne.n	80005d4 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000688:	21f8      	movs	r1, #248	; 0xf8
 800068a:	6822      	ldr	r2, [r4, #0]
 800068c:	692b      	ldr	r3, [r5, #16]
 800068e:	438a      	bics	r2, r1
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	4313      	orrs	r3, r2
 8000694:	6023      	str	r3, [r4, #0]
 8000696:	e759      	b.n	800054c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000698:	68ea      	ldr	r2, [r5, #12]
 800069a:	2301      	movs	r3, #1
 800069c:	2a00      	cmp	r2, #0
 800069e:	d00f      	beq.n	80006c0 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 80006a0:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006a2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80006a4:	4313      	orrs	r3, r2
 80006a6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006a8:	f7ff fe00 	bl	80002ac <HAL_GetTick>
 80006ac:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006ae:	6823      	ldr	r3, [r4, #0]
 80006b0:	4233      	tst	r3, r6
 80006b2:	d1e9      	bne.n	8000688 <HAL_RCC_OscConfig+0x150>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006b4:	f7ff fdfa 	bl	80002ac <HAL_GetTick>
 80006b8:	1bc0      	subs	r0, r0, r7
 80006ba:	2802      	cmp	r0, #2
 80006bc:	d9f7      	bls.n	80006ae <HAL_RCC_OscConfig+0x176>
 80006be:	e7a1      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
        __HAL_RCC_HSI_DISABLE();
 80006c0:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006c2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80006c4:	439a      	bics	r2, r3
 80006c6:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80006c8:	f7ff fdf0 	bl	80002ac <HAL_GetTick>
 80006cc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006ce:	6823      	ldr	r3, [r4, #0]
 80006d0:	4233      	tst	r3, r6
 80006d2:	d100      	bne.n	80006d6 <HAL_RCC_OscConfig+0x19e>
 80006d4:	e73a      	b.n	800054c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006d6:	f7ff fde9 	bl	80002ac <HAL_GetTick>
 80006da:	1bc0      	subs	r0, r0, r7
 80006dc:	2802      	cmp	r0, #2
 80006de:	d9f6      	bls.n	80006ce <HAL_RCC_OscConfig+0x196>
 80006e0:	e790      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006e2:	69ea      	ldr	r2, [r5, #28]
 80006e4:	2301      	movs	r3, #1
 80006e6:	4c5a      	ldr	r4, [pc, #360]	; (8000850 <HAL_RCC_OscConfig+0x318>)
 80006e8:	2a00      	cmp	r2, #0
 80006ea:	d010      	beq.n	800070e <HAL_RCC_OscConfig+0x1d6>
      __HAL_RCC_LSI_ENABLE();
 80006ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006ee:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006f0:	4313      	orrs	r3, r2
 80006f2:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006f4:	f7ff fdda 	bl	80002ac <HAL_GetTick>
 80006f8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006fc:	4233      	tst	r3, r6
 80006fe:	d000      	beq.n	8000702 <HAL_RCC_OscConfig+0x1ca>
 8000700:	e728      	b.n	8000554 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000702:	f7ff fdd3 	bl	80002ac <HAL_GetTick>
 8000706:	1bc0      	subs	r0, r0, r7
 8000708:	2802      	cmp	r0, #2
 800070a:	d9f6      	bls.n	80006fa <HAL_RCC_OscConfig+0x1c2>
 800070c:	e77a      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_LSI_DISABLE();
 800070e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000710:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000712:	439a      	bics	r2, r3
 8000714:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000716:	f7ff fdc9 	bl	80002ac <HAL_GetTick>
 800071a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800071c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800071e:	4233      	tst	r3, r6
 8000720:	d100      	bne.n	8000724 <HAL_RCC_OscConfig+0x1ec>
 8000722:	e717      	b.n	8000554 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000724:	f7ff fdc2 	bl	80002ac <HAL_GetTick>
 8000728:	1bc0      	subs	r0, r0, r7
 800072a:	2802      	cmp	r0, #2
 800072c:	d9f6      	bls.n	800071c <HAL_RCC_OscConfig+0x1e4>
 800072e:	e769      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000730:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000732:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000734:	4c46      	ldr	r4, [pc, #280]	; (8000850 <HAL_RCC_OscConfig+0x318>)
 8000736:	0552      	lsls	r2, r2, #21
 8000738:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800073a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800073c:	4213      	tst	r3, r2
 800073e:	d108      	bne.n	8000752 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000740:	69e3      	ldr	r3, [r4, #28]
 8000742:	4313      	orrs	r3, r2
 8000744:	61e3      	str	r3, [r4, #28]
 8000746:	69e3      	ldr	r3, [r4, #28]
 8000748:	4013      	ands	r3, r2
 800074a:	9303      	str	r3, [sp, #12]
 800074c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800074e:	2301      	movs	r3, #1
 8000750:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000752:	2780      	movs	r7, #128	; 0x80
 8000754:	4e41      	ldr	r6, [pc, #260]	; (800085c <HAL_RCC_OscConfig+0x324>)
 8000756:	007f      	lsls	r7, r7, #1
 8000758:	6833      	ldr	r3, [r6, #0]
 800075a:	423b      	tst	r3, r7
 800075c:	d006      	beq.n	800076c <HAL_RCC_OscConfig+0x234>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800075e:	68ab      	ldr	r3, [r5, #8]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d113      	bne.n	800078c <HAL_RCC_OscConfig+0x254>
 8000764:	6a22      	ldr	r2, [r4, #32]
 8000766:	4313      	orrs	r3, r2
 8000768:	6223      	str	r3, [r4, #32]
 800076a:	e030      	b.n	80007ce <HAL_RCC_OscConfig+0x296>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800076c:	6833      	ldr	r3, [r6, #0]
 800076e:	433b      	orrs	r3, r7
 8000770:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000772:	f7ff fd9b 	bl	80002ac <HAL_GetTick>
 8000776:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000778:	6833      	ldr	r3, [r6, #0]
 800077a:	423b      	tst	r3, r7
 800077c:	d1ef      	bne.n	800075e <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800077e:	f7ff fd95 	bl	80002ac <HAL_GetTick>
 8000782:	9b01      	ldr	r3, [sp, #4]
 8000784:	1ac0      	subs	r0, r0, r3
 8000786:	2864      	cmp	r0, #100	; 0x64
 8000788:	d9f6      	bls.n	8000778 <HAL_RCC_OscConfig+0x240>
 800078a:	e73b      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
 800078c:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800078e:	2b00      	cmp	r3, #0
 8000790:	d114      	bne.n	80007bc <HAL_RCC_OscConfig+0x284>
 8000792:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000794:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000796:	4393      	bics	r3, r2
 8000798:	6223      	str	r3, [r4, #32]
 800079a:	6a23      	ldr	r3, [r4, #32]
 800079c:	3203      	adds	r2, #3
 800079e:	4393      	bics	r3, r2
 80007a0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80007a2:	f7ff fd83 	bl	80002ac <HAL_GetTick>
 80007a6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007a8:	6a23      	ldr	r3, [r4, #32]
 80007aa:	423b      	tst	r3, r7
 80007ac:	d025      	beq.n	80007fa <HAL_RCC_OscConfig+0x2c2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007ae:	f7ff fd7d 	bl	80002ac <HAL_GetTick>
 80007b2:	4b2b      	ldr	r3, [pc, #172]	; (8000860 <HAL_RCC_OscConfig+0x328>)
 80007b4:	1b80      	subs	r0, r0, r6
 80007b6:	4298      	cmp	r0, r3
 80007b8:	d9f6      	bls.n	80007a8 <HAL_RCC_OscConfig+0x270>
 80007ba:	e723      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007bc:	2b05      	cmp	r3, #5
 80007be:	d10b      	bne.n	80007d8 <HAL_RCC_OscConfig+0x2a0>
 80007c0:	6a21      	ldr	r1, [r4, #32]
 80007c2:	3b01      	subs	r3, #1
 80007c4:	430b      	orrs	r3, r1
 80007c6:	6223      	str	r3, [r4, #32]
 80007c8:	6a23      	ldr	r3, [r4, #32]
 80007ca:	431a      	orrs	r2, r3
 80007cc:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80007ce:	f7ff fd6d 	bl	80002ac <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007d2:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80007d4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007d6:	e00d      	b.n	80007f4 <HAL_RCC_OscConfig+0x2bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007d8:	6a23      	ldr	r3, [r4, #32]
 80007da:	4393      	bics	r3, r2
 80007dc:	2204      	movs	r2, #4
 80007de:	6223      	str	r3, [r4, #32]
 80007e0:	6a23      	ldr	r3, [r4, #32]
 80007e2:	4393      	bics	r3, r2
 80007e4:	e7c0      	b.n	8000768 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007e6:	f7ff fd61 	bl	80002ac <HAL_GetTick>
 80007ea:	4b1d      	ldr	r3, [pc, #116]	; (8000860 <HAL_RCC_OscConfig+0x328>)
 80007ec:	1b80      	subs	r0, r0, r6
 80007ee:	4298      	cmp	r0, r3
 80007f0:	d900      	bls.n	80007f4 <HAL_RCC_OscConfig+0x2bc>
 80007f2:	e707      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007f4:	6a23      	ldr	r3, [r4, #32]
 80007f6:	423b      	tst	r3, r7
 80007f8:	d0f5      	beq.n	80007e6 <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 80007fa:	9b00      	ldr	r3, [sp, #0]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d000      	beq.n	8000802 <HAL_RCC_OscConfig+0x2ca>
 8000800:	e6ac      	b.n	800055c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000802:	69e3      	ldr	r3, [r4, #28]
 8000804:	4a17      	ldr	r2, [pc, #92]	; (8000864 <HAL_RCC_OscConfig+0x32c>)
 8000806:	4013      	ands	r3, r2
 8000808:	61e3      	str	r3, [r4, #28]
 800080a:	e6a7      	b.n	800055c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800080c:	f7ff fd4e 	bl	80002ac <HAL_GetTick>
 8000810:	1bc0      	subs	r0, r0, r7
 8000812:	2802      	cmp	r0, #2
 8000814:	d800      	bhi.n	8000818 <HAL_RCC_OscConfig+0x2e0>
 8000816:	e6b4      	b.n	8000582 <HAL_RCC_OscConfig+0x4a>
 8000818:	e6f4      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800081a:	3205      	adds	r2, #5
 800081c:	d103      	bne.n	8000826 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSI14ADC_ENABLE();
 800081e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000820:	439a      	bics	r2, r3
 8000822:	6362      	str	r2, [r4, #52]	; 0x34
 8000824:	e6b1      	b.n	800058a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000826:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000828:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800082a:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800082c:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800082e:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000830:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000832:	4393      	bics	r3, r2
 8000834:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000836:	f7ff fd39 	bl	80002ac <HAL_GetTick>
 800083a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800083c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800083e:	4233      	tst	r3, r6
 8000840:	d100      	bne.n	8000844 <HAL_RCC_OscConfig+0x30c>
 8000842:	e6a9      	b.n	8000598 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000844:	f7ff fd32 	bl	80002ac <HAL_GetTick>
 8000848:	1bc0      	subs	r0, r0, r7
 800084a:	2802      	cmp	r0, #2
 800084c:	d9f6      	bls.n	800083c <HAL_RCC_OscConfig+0x304>
 800084e:	e6d9      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
 8000850:	40021000 	.word	0x40021000
 8000854:	fffeffff 	.word	0xfffeffff
 8000858:	fffbffff 	.word	0xfffbffff
 800085c:	40007000 	.word	0x40007000
 8000860:	00001388 	.word	0x00001388
 8000864:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000868:	220c      	movs	r2, #12
 800086a:	4c26      	ldr	r4, [pc, #152]	; (8000904 <HAL_RCC_OscConfig+0x3cc>)
      return HAL_ERROR;
 800086c:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800086e:	6863      	ldr	r3, [r4, #4]
 8000870:	4013      	ands	r3, r2
 8000872:	2b08      	cmp	r3, #8
 8000874:	d100      	bne.n	8000878 <HAL_RCC_OscConfig+0x340>
 8000876:	e6ae      	b.n	80005d6 <HAL_RCC_OscConfig+0x9e>
        __HAL_RCC_PLL_DISABLE();
 8000878:	6823      	ldr	r3, [r4, #0]
 800087a:	4a23      	ldr	r2, [pc, #140]	; (8000908 <HAL_RCC_OscConfig+0x3d0>)
 800087c:	4013      	ands	r3, r2
 800087e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000880:	2902      	cmp	r1, #2
 8000882:	d12f      	bne.n	80008e4 <HAL_RCC_OscConfig+0x3ac>
        tickstart = HAL_GetTick();
 8000884:	f7ff fd12 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000888:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800088a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800088c:	04b6      	lsls	r6, r6, #18
 800088e:	6823      	ldr	r3, [r4, #0]
 8000890:	4233      	tst	r3, r6
 8000892:	d121      	bne.n	80008d8 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000894:	220f      	movs	r2, #15
 8000896:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000898:	4393      	bics	r3, r2
 800089a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800089c:	4313      	orrs	r3, r2
 800089e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80008a0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80008a2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008a4:	6862      	ldr	r2, [r4, #4]
 80008a6:	430b      	orrs	r3, r1
 80008a8:	4918      	ldr	r1, [pc, #96]	; (800090c <HAL_RCC_OscConfig+0x3d4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008aa:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80008ac:	400a      	ands	r2, r1
 80008ae:	4313      	orrs	r3, r2
 80008b0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80008b2:	2380      	movs	r3, #128	; 0x80
 80008b4:	6822      	ldr	r2, [r4, #0]
 80008b6:	045b      	lsls	r3, r3, #17
 80008b8:	4313      	orrs	r3, r2
 80008ba:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008bc:	f7ff fcf6 	bl	80002ac <HAL_GetTick>
 80008c0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008c2:	04ad      	lsls	r5, r5, #18
 80008c4:	6823      	ldr	r3, [r4, #0]
 80008c6:	422b      	tst	r3, r5
 80008c8:	d000      	beq.n	80008cc <HAL_RCC_OscConfig+0x394>
 80008ca:	e669      	b.n	80005a0 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008cc:	f7ff fcee 	bl	80002ac <HAL_GetTick>
 80008d0:	1b80      	subs	r0, r0, r6
 80008d2:	2802      	cmp	r0, #2
 80008d4:	d9f6      	bls.n	80008c4 <HAL_RCC_OscConfig+0x38c>
 80008d6:	e695      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008d8:	f7ff fce8 	bl	80002ac <HAL_GetTick>
 80008dc:	1bc0      	subs	r0, r0, r7
 80008de:	2802      	cmp	r0, #2
 80008e0:	d9d5      	bls.n	800088e <HAL_RCC_OscConfig+0x356>
 80008e2:	e68f      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 80008e4:	f7ff fce2 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008e8:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80008ea:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008ec:	04ad      	lsls	r5, r5, #18
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	422b      	tst	r3, r5
 80008f2:	d100      	bne.n	80008f6 <HAL_RCC_OscConfig+0x3be>
 80008f4:	e654      	b.n	80005a0 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008f6:	f7ff fcd9 	bl	80002ac <HAL_GetTick>
 80008fa:	1b80      	subs	r0, r0, r6
 80008fc:	2802      	cmp	r0, #2
 80008fe:	d9f6      	bls.n	80008ee <HAL_RCC_OscConfig+0x3b6>
 8000900:	e680      	b.n	8000604 <HAL_RCC_OscConfig+0xcc>
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	40021000 	.word	0x40021000
 8000908:	feffffff 	.word	0xfeffffff
 800090c:	ffc27fff 	.word	0xffc27fff

08000910 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000910:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000912:	4d12      	ldr	r5, [pc, #72]	; (800095c <HAL_RCC_GetSysClockFreq+0x4c>)
{
 8000914:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000916:	2210      	movs	r2, #16
 8000918:	0029      	movs	r1, r5
 800091a:	4668      	mov	r0, sp
 800091c:	f002 fb8a 	bl	8003034 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000920:	0029      	movs	r1, r5
 8000922:	ac04      	add	r4, sp, #16
 8000924:	3110      	adds	r1, #16
 8000926:	2210      	movs	r2, #16
 8000928:	0020      	movs	r0, r4
 800092a:	f002 fb83 	bl	8003034 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800092e:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000930:	490b      	ldr	r1, [pc, #44]	; (8000960 <HAL_RCC_GetSysClockFreq+0x50>)
 8000932:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000934:	401a      	ands	r2, r3
 8000936:	2a08      	cmp	r2, #8
 8000938:	d10d      	bne.n	8000956 <HAL_RCC_GetSysClockFreq+0x46>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800093a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800093c:	210f      	movs	r1, #15
 800093e:	4668      	mov	r0, sp
 8000940:	0c9b      	lsrs	r3, r3, #18
 8000942:	400b      	ands	r3, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000944:	400a      	ands	r2, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000946:	5cc5      	ldrb	r5, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000948:	5ca1      	ldrb	r1, [r4, r2]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800094a:	4806      	ldr	r0, [pc, #24]	; (8000964 <HAL_RCC_GetSysClockFreq+0x54>)
 800094c:	f7ff fbf8 	bl	8000140 <__udivsi3>
 8000950:	4368      	muls	r0, r5
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000952:	b009      	add	sp, #36	; 0x24
 8000954:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8000956:	4803      	ldr	r0, [pc, #12]	; (8000964 <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 8000958:	e7fb      	b.n	8000952 <HAL_RCC_GetSysClockFreq+0x42>
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	080038c0 	.word	0x080038c0
 8000960:	40021000 	.word	0x40021000
 8000964:	007a1200 	.word	0x007a1200

08000968 <HAL_RCC_ClockConfig>:
{
 8000968:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800096a:	2201      	movs	r2, #1
 800096c:	4c43      	ldr	r4, [pc, #268]	; (8000a7c <HAL_RCC_ClockConfig+0x114>)
{
 800096e:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000970:	6823      	ldr	r3, [r4, #0]
{
 8000972:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000974:	4013      	ands	r3, r2
 8000976:	428b      	cmp	r3, r1
 8000978:	d31c      	bcc.n	80009b4 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800097a:	6832      	ldr	r2, [r6, #0]
 800097c:	0793      	lsls	r3, r2, #30
 800097e:	d423      	bmi.n	80009c8 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000980:	07d3      	lsls	r3, r2, #31
 8000982:	d429      	bmi.n	80009d8 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000984:	2301      	movs	r3, #1
 8000986:	6822      	ldr	r2, [r4, #0]
 8000988:	401a      	ands	r2, r3
 800098a:	4297      	cmp	r7, r2
 800098c:	d367      	bcc.n	8000a5e <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800098e:	6833      	ldr	r3, [r6, #0]
 8000990:	4c3b      	ldr	r4, [pc, #236]	; (8000a80 <HAL_RCC_ClockConfig+0x118>)
 8000992:	075b      	lsls	r3, r3, #29
 8000994:	d46a      	bmi.n	8000a6c <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000996:	f7ff ffbb 	bl	8000910 <HAL_RCC_GetSysClockFreq>
 800099a:	6863      	ldr	r3, [r4, #4]
 800099c:	4a39      	ldr	r2, [pc, #228]	; (8000a84 <HAL_RCC_ClockConfig+0x11c>)
 800099e:	061b      	lsls	r3, r3, #24
 80009a0:	0f1b      	lsrs	r3, r3, #28
 80009a2:	5cd3      	ldrb	r3, [r2, r3]
 80009a4:	40d8      	lsrs	r0, r3
 80009a6:	4b38      	ldr	r3, [pc, #224]	; (8000a88 <HAL_RCC_ClockConfig+0x120>)
 80009a8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80009aa:	2003      	movs	r0, #3
 80009ac:	f7ff fc54 	bl	8000258 <HAL_InitTick>
  return HAL_OK;
 80009b0:	2000      	movs	r0, #0
 80009b2:	e008      	b.n	80009c6 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009b4:	6823      	ldr	r3, [r4, #0]
 80009b6:	4393      	bics	r3, r2
 80009b8:	430b      	orrs	r3, r1
 80009ba:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009bc:	6823      	ldr	r3, [r4, #0]
 80009be:	4013      	ands	r3, r2
 80009c0:	4299      	cmp	r1, r3
 80009c2:	d0da      	beq.n	800097a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 80009c4:	2001      	movs	r0, #1
}
 80009c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009c8:	20f0      	movs	r0, #240	; 0xf0
 80009ca:	492d      	ldr	r1, [pc, #180]	; (8000a80 <HAL_RCC_ClockConfig+0x118>)
 80009cc:	684b      	ldr	r3, [r1, #4]
 80009ce:	4383      	bics	r3, r0
 80009d0:	68b0      	ldr	r0, [r6, #8]
 80009d2:	4303      	orrs	r3, r0
 80009d4:	604b      	str	r3, [r1, #4]
 80009d6:	e7d3      	b.n	8000980 <HAL_RCC_ClockConfig+0x18>
 80009d8:	4d29      	ldr	r5, [pc, #164]	; (8000a80 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009da:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009dc:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009de:	2a01      	cmp	r2, #1
 80009e0:	d11a      	bne.n	8000a18 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009e2:	039b      	lsls	r3, r3, #14
 80009e4:	d5ee      	bpl.n	80009c4 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009e6:	2103      	movs	r1, #3
 80009e8:	686b      	ldr	r3, [r5, #4]
 80009ea:	438b      	bics	r3, r1
 80009ec:	4313      	orrs	r3, r2
 80009ee:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80009f0:	f7ff fc5c 	bl	80002ac <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009f4:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009f6:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d115      	bne.n	8000a28 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009fc:	220c      	movs	r2, #12
 80009fe:	686b      	ldr	r3, [r5, #4]
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	d0be      	beq.n	8000984 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a06:	f7ff fc51 	bl	80002ac <HAL_GetTick>
 8000a0a:	9b01      	ldr	r3, [sp, #4]
 8000a0c:	1ac0      	subs	r0, r0, r3
 8000a0e:	4b1f      	ldr	r3, [pc, #124]	; (8000a8c <HAL_RCC_ClockConfig+0x124>)
 8000a10:	4298      	cmp	r0, r3
 8000a12:	d9f3      	bls.n	80009fc <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000a14:	2003      	movs	r0, #3
 8000a16:	e7d6      	b.n	80009c6 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a18:	2a02      	cmp	r2, #2
 8000a1a:	d102      	bne.n	8000a22 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a1c:	019b      	lsls	r3, r3, #6
 8000a1e:	d4e2      	bmi.n	80009e6 <HAL_RCC_ClockConfig+0x7e>
 8000a20:	e7d0      	b.n	80009c4 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a22:	079b      	lsls	r3, r3, #30
 8000a24:	d4df      	bmi.n	80009e6 <HAL_RCC_ClockConfig+0x7e>
 8000a26:	e7cd      	b.n	80009c4 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a28:	2b02      	cmp	r3, #2
 8000a2a:	d012      	beq.n	8000a52 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a2c:	220c      	movs	r2, #12
 8000a2e:	686b      	ldr	r3, [r5, #4]
 8000a30:	4213      	tst	r3, r2
 8000a32:	d0a7      	beq.n	8000984 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a34:	f7ff fc3a 	bl	80002ac <HAL_GetTick>
 8000a38:	9b01      	ldr	r3, [sp, #4]
 8000a3a:	1ac0      	subs	r0, r0, r3
 8000a3c:	4b13      	ldr	r3, [pc, #76]	; (8000a8c <HAL_RCC_ClockConfig+0x124>)
 8000a3e:	4298      	cmp	r0, r3
 8000a40:	d9f4      	bls.n	8000a2c <HAL_RCC_ClockConfig+0xc4>
 8000a42:	e7e7      	b.n	8000a14 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a44:	f7ff fc32 	bl	80002ac <HAL_GetTick>
 8000a48:	9b01      	ldr	r3, [sp, #4]
 8000a4a:	1ac0      	subs	r0, r0, r3
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <HAL_RCC_ClockConfig+0x124>)
 8000a4e:	4298      	cmp	r0, r3
 8000a50:	d8e0      	bhi.n	8000a14 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a52:	220c      	movs	r2, #12
 8000a54:	686b      	ldr	r3, [r5, #4]
 8000a56:	4013      	ands	r3, r2
 8000a58:	2b08      	cmp	r3, #8
 8000a5a:	d1f3      	bne.n	8000a44 <HAL_RCC_ClockConfig+0xdc>
 8000a5c:	e792      	b.n	8000984 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a5e:	6822      	ldr	r2, [r4, #0]
 8000a60:	439a      	bics	r2, r3
 8000a62:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a64:	6822      	ldr	r2, [r4, #0]
 8000a66:	421a      	tst	r2, r3
 8000a68:	d1ac      	bne.n	80009c4 <HAL_RCC_ClockConfig+0x5c>
 8000a6a:	e790      	b.n	800098e <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a6c:	6863      	ldr	r3, [r4, #4]
 8000a6e:	4a08      	ldr	r2, [pc, #32]	; (8000a90 <HAL_RCC_ClockConfig+0x128>)
 8000a70:	4013      	ands	r3, r2
 8000a72:	68f2      	ldr	r2, [r6, #12]
 8000a74:	4313      	orrs	r3, r2
 8000a76:	6063      	str	r3, [r4, #4]
 8000a78:	e78d      	b.n	8000996 <HAL_RCC_ClockConfig+0x2e>
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	40022000 	.word	0x40022000
 8000a80:	40021000 	.word	0x40021000
 8000a84:	08003940 	.word	0x08003940
 8000a88:	20000004 	.word	0x20000004
 8000a8c:	00001388 	.word	0x00001388
 8000a90:	fffff8ff 	.word	0xfffff8ff

08000a94 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000a94:	4b01      	ldr	r3, [pc, #4]	; (8000a9c <HAL_RCC_GetHCLKFreq+0x8>)
 8000a96:	6818      	ldr	r0, [r3, #0]
}
 8000a98:	4770      	bx	lr
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	20000004 	.word	0x20000004

08000aa0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000aa0:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000aa2:	4a05      	ldr	r2, [pc, #20]	; (8000ab8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	055b      	lsls	r3, r3, #21
 8000aa8:	0f5b      	lsrs	r3, r3, #29
 8000aaa:	5cd3      	ldrb	r3, [r2, r3]
 8000aac:	4a03      	ldr	r2, [pc, #12]	; (8000abc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000aae:	6810      	ldr	r0, [r2, #0]
 8000ab0:	40d8      	lsrs	r0, r3
}    
 8000ab2:	4770      	bx	lr
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	08003950 	.word	0x08003950
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000ac0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000ac2:	6803      	ldr	r3, [r0, #0]
{
 8000ac4:	b085      	sub	sp, #20
 8000ac6:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000ac8:	03db      	lsls	r3, r3, #15
 8000aca:	d528      	bpl.n	8000b1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000acc:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ace:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad0:	4c3b      	ldr	r4, [pc, #236]	; (8000bc0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000ad2:	0552      	lsls	r2, r2, #21
 8000ad4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000ad6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad8:	4213      	tst	r3, r2
 8000ada:	d108      	bne.n	8000aee <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000adc:	69e3      	ldr	r3, [r4, #28]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	61e3      	str	r3, [r4, #28]
 8000ae2:	69e3      	ldr	r3, [r4, #28]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	9303      	str	r3, [sp, #12]
 8000ae8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000aea:	2301      	movs	r3, #1
 8000aec:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aee:	2780      	movs	r7, #128	; 0x80
 8000af0:	4e34      	ldr	r6, [pc, #208]	; (8000bc4 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000af2:	007f      	lsls	r7, r7, #1
 8000af4:	6833      	ldr	r3, [r6, #0]
 8000af6:	423b      	tst	r3, r7
 8000af8:	d02f      	beq.n	8000b5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000afa:	22c0      	movs	r2, #192	; 0xc0
 8000afc:	6a23      	ldr	r3, [r4, #32]
 8000afe:	0092      	lsls	r2, r2, #2
 8000b00:	4013      	ands	r3, r2
 8000b02:	4e31      	ldr	r6, [pc, #196]	; (8000bc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000b04:	d13b      	bne.n	8000b7e <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000b06:	6a23      	ldr	r3, [r4, #32]
 8000b08:	401e      	ands	r6, r3
 8000b0a:	686b      	ldr	r3, [r5, #4]
 8000b0c:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b0e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000b10:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d103      	bne.n	8000b1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b16:	69e3      	ldr	r3, [r4, #28]
 8000b18:	4a2c      	ldr	r2, [pc, #176]	; (8000bcc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000b1e:	682a      	ldr	r2, [r5, #0]
 8000b20:	07d3      	lsls	r3, r2, #31
 8000b22:	d506      	bpl.n	8000b32 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000b24:	2003      	movs	r0, #3
 8000b26:	4926      	ldr	r1, [pc, #152]	; (8000bc0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000b28:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000b2a:	4383      	bics	r3, r0
 8000b2c:	68a8      	ldr	r0, [r5, #8]
 8000b2e:	4303      	orrs	r3, r0
 8000b30:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000b32:	0693      	lsls	r3, r2, #26
 8000b34:	d506      	bpl.n	8000b44 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000b36:	2010      	movs	r0, #16
 8000b38:	4921      	ldr	r1, [pc, #132]	; (8000bc0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000b3a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000b3c:	4383      	bics	r3, r0
 8000b3e:	68e8      	ldr	r0, [r5, #12]
 8000b40:	4303      	orrs	r3, r0
 8000b42:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000b44:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000b46:	0393      	lsls	r3, r2, #14
 8000b48:	d517      	bpl.n	8000b7a <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000b4a:	2180      	movs	r1, #128	; 0x80
 8000b4c:	4a1c      	ldr	r2, [pc, #112]	; (8000bc0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000b4e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000b50:	438b      	bics	r3, r1
 8000b52:	6929      	ldr	r1, [r5, #16]
 8000b54:	430b      	orrs	r3, r1
 8000b56:	6313      	str	r3, [r2, #48]	; 0x30
 8000b58:	e00f      	b.n	8000b7a <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b5a:	6833      	ldr	r3, [r6, #0]
 8000b5c:	433b      	orrs	r3, r7
 8000b5e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b60:	f7ff fba4 	bl	80002ac <HAL_GetTick>
 8000b64:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b66:	6833      	ldr	r3, [r6, #0]
 8000b68:	423b      	tst	r3, r7
 8000b6a:	d1c6      	bne.n	8000afa <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b6c:	f7ff fb9e 	bl	80002ac <HAL_GetTick>
 8000b70:	9b01      	ldr	r3, [sp, #4]
 8000b72:	1ac0      	subs	r0, r0, r3
 8000b74:	2864      	cmp	r0, #100	; 0x64
 8000b76:	d9f6      	bls.n	8000b66 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000b78:	2003      	movs	r0, #3
}
 8000b7a:	b005      	add	sp, #20
 8000b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000b7e:	6869      	ldr	r1, [r5, #4]
 8000b80:	400a      	ands	r2, r1
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d0bf      	beq.n	8000b06 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b86:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b88:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b8a:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b8c:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b8e:	025b      	lsls	r3, r3, #9
 8000b90:	4303      	orrs	r3, r0
 8000b92:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b94:	6a23      	ldr	r3, [r4, #32]
 8000b96:	480e      	ldr	r0, [pc, #56]	; (8000bd0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b98:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b9a:	4003      	ands	r3, r0
 8000b9c:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000b9e:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000ba0:	07d3      	lsls	r3, r2, #31
 8000ba2:	d5b0      	bpl.n	8000b06 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000ba4:	f7ff fb82 	bl	80002ac <HAL_GetTick>
 8000ba8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000baa:	2202      	movs	r2, #2
 8000bac:	6a23      	ldr	r3, [r4, #32]
 8000bae:	4213      	tst	r3, r2
 8000bb0:	d1a9      	bne.n	8000b06 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000bb2:	f7ff fb7b 	bl	80002ac <HAL_GetTick>
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000bb8:	1bc0      	subs	r0, r0, r7
 8000bba:	4298      	cmp	r0, r3
 8000bbc:	d9f5      	bls.n	8000baa <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000bbe:	e7db      	b.n	8000b78 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	40007000 	.word	0x40007000
 8000bc8:	fffffcff 	.word	0xfffffcff
 8000bcc:	efffffff 	.word	0xefffffff
 8000bd0:	fffeffff 	.word	0xfffeffff
 8000bd4:	00001388 	.word	0x00001388

08000bd8 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000bd8:	6803      	ldr	r3, [r0, #0]
{  
 8000bda:	b510      	push	{r4, lr}
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000bdc:	689a      	ldr	r2, [r3, #8]
{  
 8000bde:	0004      	movs	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000be0:	04d2      	lsls	r2, r2, #19
 8000be2:	d50a      	bpl.n	8000bfa <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8000be4:	68db      	ldr	r3, [r3, #12]
 8000be6:	05db      	lsls	r3, r3, #23
 8000be8:	d507      	bpl.n	8000bfa <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8000bea:	f001 fe91 	bl	8002910 <HAL_RTC_AlarmAEventCallback>

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8000bee:	6821      	ldr	r1, [r4, #0]
 8000bf0:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <HAL_RTC_AlarmIRQHandler+0x30>)
 8000bf2:	68ca      	ldr	r2, [r1, #12]
 8000bf4:	b2d2      	uxtb	r2, r2
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	60cb      	str	r3, [r1, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8000bfa:	2280      	movs	r2, #128	; 0x80
 8000bfc:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <HAL_RTC_AlarmIRQHandler+0x34>)
 8000bfe:	0292      	lsls	r2, r2, #10
 8000c00:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8000c02:	2301      	movs	r3, #1
 8000c04:	7763      	strb	r3, [r4, #29]
}
 8000c06:	bd10      	pop	{r4, pc}
 8000c08:	fffffe7f 	.word	0xfffffe7f
 8000c0c:	40010400 	.word	0x40010400

08000c10 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000c10:	21a0      	movs	r1, #160	; 0xa0
 8000c12:	6802      	ldr	r2, [r0, #0]
{
 8000c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000c16:	68d3      	ldr	r3, [r2, #12]
{
 8000c18:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000c1a:	438b      	bics	r3, r1
 8000c1c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8000c1e:	f7ff fb45 	bl	80002ac <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c22:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 8000c24:	0006      	movs	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8000c26:	2520      	movs	r5, #32
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c28:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8000c2a:	6823      	ldr	r3, [r4, #0]
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	422b      	tst	r3, r5
 8000c30:	d001      	beq.n	8000c36 <HAL_RTC_WaitForSynchro+0x26>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 8000c32:	2000      	movs	r0, #0
}
 8000c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c36:	f7ff fb39 	bl	80002ac <HAL_GetTick>
 8000c3a:	1b80      	subs	r0, r0, r6
 8000c3c:	42b8      	cmp	r0, r7
 8000c3e:	d9f4      	bls.n	8000c2a <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8000c40:	2003      	movs	r0, #3
 8000c42:	e7f7      	b.n	8000c34 <HAL_RTC_WaitForSynchro+0x24>

08000c44 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8000c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c46:	2440      	movs	r4, #64	; 0x40
 8000c48:	6803      	ldr	r3, [r0, #0]
{
 8000c4a:	0005      	movs	r5, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c4c:	68da      	ldr	r2, [r3, #12]
 8000c4e:	4222      	tst	r2, r4
 8000c50:	d001      	beq.n	8000c56 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8000c52:	2000      	movs	r0, #0
}
 8000c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8000c56:	2201      	movs	r2, #1
 8000c58:	4252      	negs	r2, r2
 8000c5a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8000c5c:	f7ff fb26 	bl	80002ac <HAL_GetTick>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c60:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 8000c62:	0006      	movs	r6, r0
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c64:	00bf      	lsls	r7, r7, #2
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c66:	682b      	ldr	r3, [r5, #0]
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	4223      	tst	r3, r4
 8000c6c:	d1f1      	bne.n	8000c52 <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c6e:	f7ff fb1d 	bl	80002ac <HAL_GetTick>
 8000c72:	1b80      	subs	r0, r0, r6
 8000c74:	42b8      	cmp	r0, r7
 8000c76:	d9f6      	bls.n	8000c66 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8000c78:	2003      	movs	r0, #3
 8000c7a:	e7eb      	b.n	8000c54 <RTC_EnterInitMode+0x10>

08000c7c <HAL_RTC_Init>:
{
 8000c7c:	b570      	push	{r4, r5, r6, lr}
 8000c7e:	0004      	movs	r4, r0
     return HAL_ERROR;
 8000c80:	2501      	movs	r5, #1
  if(hrtc == NULL)
 8000c82:	2800      	cmp	r0, #0
 8000c84:	d018      	beq.n	8000cb8 <HAL_RTC_Init+0x3c>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8000c86:	7f43      	ldrb	r3, [r0, #29]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d102      	bne.n	8000c94 <HAL_RTC_Init+0x18>
    hrtc->Lock = HAL_UNLOCKED;
 8000c8e:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8000c90:	f002 f8ac 	bl	8002dec <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8000c94:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000c96:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8000c98:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000c9a:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000c9c:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000c9e:	625a      	str	r2, [r3, #36]	; 0x24
 8000ca0:	3a77      	subs	r2, #119	; 0x77
 8000ca2:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000ca4:	f7ff ffce 	bl	8000c44 <RTC_EnterInitMode>
 8000ca8:	6823      	ldr	r3, [r4, #0]
 8000caa:	1e05      	subs	r5, r0, #0
 8000cac:	d006      	beq.n	8000cbc <HAL_RTC_Init+0x40>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000cae:	22ff      	movs	r2, #255	; 0xff
 8000cb0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000cb2:	2304      	movs	r3, #4
        return HAL_ERROR;
 8000cb4:	2501      	movs	r5, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000cb6:	7763      	strb	r3, [r4, #29]
}
 8000cb8:	0028      	movs	r0, r5
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8000cbc:	689a      	ldr	r2, [r3, #8]
 8000cbe:	4917      	ldr	r1, [pc, #92]	; (8000d1c <HAL_RTC_Init+0xa0>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8000cc0:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8000cc2:	400a      	ands	r2, r1
 8000cc4:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8000cc6:	6862      	ldr	r2, [r4, #4]
 8000cc8:	6899      	ldr	r1, [r3, #8]
 8000cca:	4302      	orrs	r2, r0
 8000ccc:	6960      	ldr	r0, [r4, #20]
 8000cce:	4302      	orrs	r2, r0
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8000cd4:	68e2      	ldr	r2, [r4, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8000cd8:	68a2      	ldr	r2, [r4, #8]
 8000cda:	6919      	ldr	r1, [r3, #16]
 8000cdc:	0412      	lsls	r2, r2, #16
 8000cde:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8000ce0:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8000ce2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8000ce4:	68da      	ldr	r2, [r3, #12]
 8000ce6:	438a      	bics	r2, r1
 8000ce8:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	069b      	lsls	r3, r3, #26
 8000cee:	d406      	bmi.n	8000cfe <HAL_RTC_Init+0x82>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000cf0:	0020      	movs	r0, r4
 8000cf2:	f7ff ff8d 	bl	8000c10 <HAL_RTC_WaitForSynchro>
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000cfa:	6823      	ldr	r3, [r4, #0]
 8000cfc:	e7d7      	b.n	8000cae <HAL_RTC_Init+0x32>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8000cfe:	6823      	ldr	r3, [r4, #0]
 8000d00:	4907      	ldr	r1, [pc, #28]	; (8000d20 <HAL_RTC_Init+0xa4>)
 8000d02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d04:	400a      	ands	r2, r1
 8000d06:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8000d08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d0a:	69a1      	ldr	r1, [r4, #24]
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000d10:	22ff      	movs	r2, #255	; 0xff
 8000d12:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8000d14:	2301      	movs	r3, #1
 8000d16:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8000d18:	e7ce      	b.n	8000cb8 <HAL_RTC_Init+0x3c>
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	ff8fffbf 	.word	0xff8fffbf
 8000d20:	fffbffff 	.word	0xfffbffff

08000d24 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8000d24:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8000d26:	2809      	cmp	r0, #9
 8000d28:	d803      	bhi.n	8000d32 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	4318      	orrs	r0, r3
 8000d2e:	b2c0      	uxtb	r0, r0
}
 8000d30:	4770      	bx	lr
    Value -= 10U;
 8000d32:	380a      	subs	r0, #10
    bcdhigh++;
 8000d34:	3301      	adds	r3, #1
    Value -= 10U;
 8000d36:	b2c0      	uxtb	r0, r0
 8000d38:	e7f5      	b.n	8000d26 <RTC_ByteToBcd2+0x2>
	...

08000d3c <HAL_RTC_SetTime>:
{
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000d40:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8000d42:	7f01      	ldrb	r1, [r0, #28]
{
 8000d44:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8000d46:	001f      	movs	r7, r3
 8000d48:	2901      	cmp	r1, #1
 8000d4a:	d032      	beq.n	8000db2 <HAL_RTC_SetTime+0x76>
 8000d4c:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8000d4e:	7743      	strb	r3, [r0, #29]
 8000d50:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hrtc);
 8000d52:	7701      	strb	r1, [r0, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	313f      	adds	r1, #63	; 0x3f
 8000d58:	7828      	ldrb	r0, [r5, #0]
 8000d5a:	786e      	ldrb	r6, [r5, #1]
 8000d5c:	78af      	ldrb	r7, [r5, #2]
 8000d5e:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 8000d60:	2a00      	cmp	r2, #0
 8000d62:	d128      	bne.n	8000db6 <HAL_RTC_SetTime+0x7a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d100      	bne.n	8000d6a <HAL_RTC_SetTime+0x2e>
      sTime->TimeFormat = 0x00U;
 8000d68:	70eb      	strb	r3, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000d6a:	f7ff ffdb 	bl	8000d24 <RTC_ByteToBcd2>
 8000d6e:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8000d70:	0030      	movs	r0, r6
 8000d72:	f7ff ffd7 	bl	8000d24 <RTC_ByteToBcd2>
 8000d76:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8000d78:	0038      	movs	r0, r7
 8000d7a:	f7ff ffd3 	bl	8000d24 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8000d7e:	78ef      	ldrb	r7, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000d80:	9b01      	ldr	r3, [sp, #4]
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8000d82:	043f      	lsls	r7, r7, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000d84:	4307      	orrs	r7, r0
 8000d86:	0418      	lsls	r0, r3, #16
 8000d88:	4307      	orrs	r7, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8000d8a:	0236      	lsls	r6, r6, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000d8c:	22ca      	movs	r2, #202	; 0xca
 8000d8e:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d90:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000d92:	625a      	str	r2, [r3, #36]	; 0x24
 8000d94:	3a77      	subs	r2, #119	; 0x77
 8000d96:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d98:	f7ff ff54 	bl	8000c44 <RTC_EnterInitMode>
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d9c:	433e      	orrs	r6, r7
 8000d9e:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000da0:	1e07      	subs	r7, r0, #0
 8000da2:	d012      	beq.n	8000dca <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000da4:	22ff      	movs	r2, #255	; 0xff
 8000da6:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8000da8:	2304      	movs	r3, #4
 8000daa:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000dac:	2300      	movs	r3, #0
 8000dae:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8000db0:	2701      	movs	r7, #1
}
 8000db2:	0038      	movs	r0, r7
 8000db4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d100      	bne.n	8000dbc <HAL_RTC_SetTime+0x80>
      sTime->TimeFormat = 0x00U;
 8000dba:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000dbc:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8000dbe:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000dc0:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8000dc2:	4337      	orrs	r7, r6
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8000dc4:	78ee      	ldrb	r6, [r5, #3]
 8000dc6:	0436      	lsls	r6, r6, #16
 8000dc8:	e7e0      	b.n	8000d8c <HAL_RTC_SetTime+0x50>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000dca:	4814      	ldr	r0, [pc, #80]	; (8000e1c <HAL_RTC_SetTime+0xe0>)
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000dcc:	4914      	ldr	r1, [pc, #80]	; (8000e20 <HAL_RTC_SetTime+0xe4>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000dce:	4006      	ands	r6, r0
 8000dd0:	601e      	str	r6, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000dd2:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000dd4:	6928      	ldr	r0, [r5, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000dd6:	400a      	ands	r2, r1
 8000dd8:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000dda:	68ea      	ldr	r2, [r5, #12]
 8000ddc:	6899      	ldr	r1, [r3, #8]
 8000dde:	4302      	orrs	r2, r0
 8000de0:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000de2:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000de4:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000de6:	68da      	ldr	r2, [r3, #12]
 8000de8:	438a      	bics	r2, r1
 8000dea:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	069b      	lsls	r3, r3, #26
 8000df0:	d40b      	bmi.n	8000e0a <HAL_RTC_SetTime+0xce>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000df2:	0020      	movs	r0, r4
 8000df4:	f7ff ff0c 	bl	8000c10 <HAL_RTC_WaitForSynchro>
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d006      	beq.n	8000e0a <HAL_RTC_SetTime+0xce>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000dfc:	22ff      	movs	r2, #255	; 0xff
 8000dfe:	6823      	ldr	r3, [r4, #0]
 8000e00:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000e02:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 8000e04:	7727      	strb	r7, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000e06:	7763      	strb	r3, [r4, #29]
 8000e08:	e7d2      	b.n	8000db0 <HAL_RTC_SetTime+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000e0a:	22ff      	movs	r2, #255	; 0xff
 8000e0c:	6823      	ldr	r3, [r4, #0]
 8000e0e:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8000e10:	2301      	movs	r3, #1
 8000e12:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 8000e14:	2300      	movs	r3, #0
 8000e16:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8000e18:	e7cb      	b.n	8000db2 <HAL_RTC_SetTime+0x76>
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	007f7f7f 	.word	0x007f7f7f
 8000e20:	fffbffff 	.word	0xfffbffff

08000e24 <HAL_RTC_SetDate>:
{
 8000e24:	2302      	movs	r3, #2
 8000e26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000e28:	000d      	movs	r5, r1
 __HAL_LOCK(hrtc);
 8000e2a:	7f01      	ldrb	r1, [r0, #28]
{
 8000e2c:	0004      	movs	r4, r0
 __HAL_LOCK(hrtc);
 8000e2e:	001e      	movs	r6, r3
 8000e30:	2901      	cmp	r1, #1
 8000e32:	d031      	beq.n	8000e98 <HAL_RTC_SetDate+0x74>
 8000e34:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8000e36:	7743      	strb	r3, [r0, #29]
 __HAL_LOCK(hrtc);
 8000e38:	7701      	strb	r1, [r0, #28]
 8000e3a:	786b      	ldrb	r3, [r5, #1]
 8000e3c:	78e8      	ldrb	r0, [r5, #3]
 8000e3e:	78af      	ldrb	r7, [r5, #2]
 8000e40:	782e      	ldrb	r6, [r5, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d148      	bne.n	8000ed8 <HAL_RTC_SetDate+0xb4>
 8000e46:	3210      	adds	r2, #16
 8000e48:	4213      	tst	r3, r2
 8000e4a:	d002      	beq.n	8000e52 <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8000e4c:	4393      	bics	r3, r2
 8000e4e:	330a      	adds	r3, #10
 8000e50:	706b      	strb	r3, [r5, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e52:	f7ff ff67 	bl	8000d24 <RTC_ByteToBcd2>
 8000e56:	9001      	str	r0, [sp, #4]
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8000e58:	7868      	ldrb	r0, [r5, #1]
 8000e5a:	f7ff ff63 	bl	8000d24 <RTC_ByteToBcd2>
 8000e5e:	0005      	movs	r5, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8000e60:	0038      	movs	r0, r7
 8000e62:	f7ff ff5f 	bl	8000d24 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e66:	9b01      	ldr	r3, [sp, #4]
                 ((uint32_t)sDate->WeekDay << 13U));   
 8000e68:	0376      	lsls	r6, r6, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e6a:	4330      	orrs	r0, r6
 8000e6c:	041e      	lsls	r6, r3, #16
 8000e6e:	4306      	orrs	r6, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8000e70:	022d      	lsls	r5, r5, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e72:	4335      	orrs	r5, r6
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000e74:	22ca      	movs	r2, #202	; 0xca
 8000e76:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000e78:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000e7a:	625a      	str	r2, [r3, #36]	; 0x24
 8000e7c:	3a77      	subs	r2, #119	; 0x77
 8000e7e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000e80:	f7ff fee0 	bl	8000c44 <RTC_EnterInitMode>
 8000e84:	6823      	ldr	r3, [r4, #0]
 8000e86:	1e06      	subs	r6, r0, #0
 8000e88:	d008      	beq.n	8000e9c <HAL_RTC_SetDate+0x78>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000e8a:	22ff      	movs	r2, #255	; 0xff
 8000e8c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8000e8e:	2304      	movs	r3, #4
 8000e90:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000e92:	2300      	movs	r3, #0
 8000e94:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8000e96:	2601      	movs	r6, #1
}
 8000e98:	0030      	movs	r0, r6
 8000e9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000e9c:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8000e9e:	4f12      	ldr	r7, [pc, #72]	; (8000ee8 <HAL_RTC_SetDate+0xc4>)
 8000ea0:	403d      	ands	r5, r7
 8000ea2:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000ea4:	68da      	ldr	r2, [r3, #12]
 8000ea6:	438a      	bics	r2, r1
 8000ea8:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	069b      	lsls	r3, r3, #26
 8000eae:	d40b      	bmi.n	8000ec8 <HAL_RTC_SetDate+0xa4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000eb0:	0020      	movs	r0, r4
 8000eb2:	f7ff fead 	bl	8000c10 <HAL_RTC_WaitForSynchro>
 8000eb6:	2800      	cmp	r0, #0
 8000eb8:	d006      	beq.n	8000ec8 <HAL_RTC_SetDate+0xa4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000eba:	22ff      	movs	r2, #255	; 0xff
 8000ebc:	6823      	ldr	r3, [r4, #0]
 8000ebe:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000ec0:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 8000ec2:	7726      	strb	r6, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000ec4:	7763      	strb	r3, [r4, #29]
 8000ec6:	e7e6      	b.n	8000e96 <HAL_RTC_SetDate+0x72>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000ec8:	22ff      	movs	r2, #255	; 0xff
 8000eca:	6823      	ldr	r3, [r4, #0]
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	7723      	strb	r3, [r4, #28]
    return HAL_OK;    
 8000ed6:	e7df      	b.n	8000e98 <HAL_RTC_SetDate+0x74>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8000ed8:	0400      	lsls	r0, r0, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8000eda:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8000edc:	4303      	orrs	r3, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 8000ede:	431f      	orrs	r7, r3
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8000ee0:	0375      	lsls	r5, r6, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8000ee2:	433d      	orrs	r5, r7
 8000ee4:	e7c6      	b.n	8000e74 <HAL_RTC_SetDate+0x50>
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	00ffff3f 	.word	0x00ffff3f

08000eec <HAL_RTC_SetAlarm_IT>:
{
 8000eec:	2302      	movs	r3, #2
 8000eee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ef0:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 8000ef2:	7f01      	ldrb	r1, [r0, #28]
{
 8000ef4:	0005      	movs	r5, r0
 8000ef6:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 8000ef8:	0018      	movs	r0, r3
 8000efa:	2901      	cmp	r1, #1
 8000efc:	d100      	bne.n	8000f00 <HAL_RTC_SetAlarm_IT+0x14>
 8000efe:	e082      	b.n	8001006 <HAL_RTC_SetAlarm_IT+0x11a>
 8000f00:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8000f02:	776b      	strb	r3, [r5, #29]
 8000f04:	682b      	ldr	r3, [r5, #0]
  __HAL_LOCK(hrtc);
 8000f06:	7729      	strb	r1, [r5, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	313f      	adds	r1, #63	; 0x3f
 8000f0c:	7820      	ldrb	r0, [r4, #0]
 8000f0e:	7866      	ldrb	r6, [r4, #1]
 8000f10:	78a7      	ldrb	r7, [r4, #2]
 8000f12:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 8000f14:	2a00      	cmp	r2, #0
 8000f16:	d157      	bne.n	8000fc8 <HAL_RTC_SetAlarm_IT+0xdc>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d100      	bne.n	8000f1e <HAL_RTC_SetAlarm_IT+0x32>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8000f1c:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f1e:	f7ff ff01 	bl	8000d24 <RTC_ByteToBcd2>
 8000f22:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8000f24:	0030      	movs	r0, r6
 8000f26:	f7ff fefd 	bl	8000d24 <RTC_ByteToBcd2>
 8000f2a:	0006      	movs	r6, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8000f2c:	0038      	movs	r0, r7
 8000f2e:	f7ff fef9 	bl	8000d24 <RTC_ByteToBcd2>
 8000f32:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000f34:	1c63      	adds	r3, r4, #1
 8000f36:	7fd8      	ldrb	r0, [r3, #31]
 8000f38:	f7ff fef4 	bl	8000d24 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f3c:	6962      	ldr	r2, [r4, #20]
 8000f3e:	69e3      	ldr	r3, [r4, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8000f40:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f42:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8000f44:	78e2      	ldrb	r2, [r4, #3]
 8000f46:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	431f      	orrs	r7, r3
 8000f4c:	9b01      	ldr	r3, [sp, #4]
 8000f4e:	041b      	lsls	r3, r3, #16
 8000f50:	431f      	orrs	r7, r3
 8000f52:	433e      	orrs	r6, r7
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000f54:	22ca      	movs	r2, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f56:	6863      	ldr	r3, [r4, #4]
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8000f58:	492c      	ldr	r1, [pc, #176]	; (800100c <HAL_RTC_SetAlarm_IT+0x120>)
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f5a:	9301      	str	r3, [sp, #4]
 8000f5c:	69a3      	ldr	r3, [r4, #24]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000f5e:	0600      	lsls	r0, r0, #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f60:	9302      	str	r3, [sp, #8]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000f62:	682b      	ldr	r3, [r5, #0]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f64:	4306      	orrs	r6, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000f66:	625a      	str	r2, [r3, #36]	; 0x24
 8000f68:	3a77      	subs	r2, #119	; 0x77
 8000f6a:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8000f6c:	689a      	ldr	r2, [r3, #8]
  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8000f6e:	2701      	movs	r7, #1
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8000f70:	400a      	ands	r2, r1
 8000f72:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8000f74:	68d9      	ldr	r1, [r3, #12]
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <HAL_RTC_SetAlarm_IT+0x124>)
 8000f78:	b2c9      	uxtb	r1, r1
 8000f7a:	430a      	orrs	r2, r1
 8000f7c:	60da      	str	r2, [r3, #12]
  tickstart = HAL_GetTick();
 8000f7e:	f7ff f995 	bl	80002ac <HAL_GetTick>
 8000f82:	9003      	str	r0, [sp, #12]
  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8000f84:	682b      	ldr	r3, [r5, #0]
 8000f86:	68dc      	ldr	r4, [r3, #12]
 8000f88:	403c      	ands	r4, r7
 8000f8a:	d02e      	beq.n	8000fea <HAL_RTC_SetAlarm_IT+0xfe>
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f8c:	9902      	ldr	r1, [sp, #8]
 8000f8e:	9a01      	ldr	r2, [sp, #4]
  hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8000f90:	61de      	str	r6, [r3, #28]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f92:	430a      	orrs	r2, r1
  hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8000f94:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_RTC_ALARMA_ENABLE(hrtc);
 8000f96:	2280      	movs	r2, #128	; 0x80
 8000f98:	6899      	ldr	r1, [r3, #8]
 8000f9a:	0052      	lsls	r2, r2, #1
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8000fa0:	2280      	movs	r2, #128	; 0x80
 8000fa2:	6899      	ldr	r1, [r3, #8]
 8000fa4:	0152      	lsls	r2, r2, #5
 8000fa6:	430a      	orrs	r2, r1
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8000fa8:	2180      	movs	r1, #128	; 0x80
  __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8000faa:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8000fac:	4a19      	ldr	r2, [pc, #100]	; (8001014 <HAL_RTC_SetAlarm_IT+0x128>)
 8000fae:	0289      	lsls	r1, r1, #10
 8000fb0:	6810      	ldr	r0, [r2, #0]
 8000fb2:	4308      	orrs	r0, r1
 8000fb4:	6010      	str	r0, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8000fb6:	6890      	ldr	r0, [r2, #8]
 8000fb8:	4301      	orrs	r1, r0
 8000fba:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(hrtc);  
 8000fbc:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000fbe:	22ff      	movs	r2, #255	; 0xff
 8000fc0:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY; 
 8000fc2:	776f      	strb	r7, [r5, #29]
  __HAL_UNLOCK(hrtc);  
 8000fc4:	7728      	strb	r0, [r5, #28]
  return HAL_OK;
 8000fc6:	e01e      	b.n	8001006 <HAL_RTC_SetAlarm_IT+0x11a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d100      	bne.n	8000fce <HAL_RTC_SetAlarm_IT+0xe2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8000fcc:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000fce:	69e3      	ldr	r3, [r4, #28]
 8000fd0:	6962      	ldr	r2, [r4, #20]
 8000fd2:	0400      	lsls	r0, r0, #16
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	431f      	orrs	r7, r3
 8000fd8:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8000fda:	78e0      	ldrb	r0, [r4, #3]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8000fdc:	0236      	lsls	r6, r6, #8
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8000fde:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000fe0:	433e      	orrs	r6, r7
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000fe2:	1c63      	adds	r3, r4, #1
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000fe4:	4306      	orrs	r6, r0
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000fe6:	7fd8      	ldrb	r0, [r3, #31]
 8000fe8:	e7b4      	b.n	8000f54 <HAL_RTC_SetAlarm_IT+0x68>
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000fea:	f7ff f95f 	bl	80002ac <HAL_GetTick>
 8000fee:	9b03      	ldr	r3, [sp, #12]
 8000ff0:	1ac0      	subs	r0, r0, r3
 8000ff2:	23fa      	movs	r3, #250	; 0xfa
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	4298      	cmp	r0, r3
 8000ff8:	d9c4      	bls.n	8000f84 <HAL_RTC_SetAlarm_IT+0x98>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000ffa:	22ff      	movs	r2, #255	; 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8000ffc:	2003      	movs	r0, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000ffe:	682b      	ldr	r3, [r5, #0]
 8001000:	625a      	str	r2, [r3, #36]	; 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8001002:	7768      	strb	r0, [r5, #29]
      __HAL_UNLOCK(hrtc);
 8001004:	772c      	strb	r4, [r5, #28]
}
 8001006:	b005      	add	sp, #20
 8001008:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	fffffeff 	.word	0xfffffeff
 8001010:	fffffe7f 	.word	0xfffffe7f
 8001014:	40010400 	.word	0x40010400

08001018 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001018:	6803      	ldr	r3, [r0, #0]
 800101a:	4906      	ldr	r1, [pc, #24]	; (8001034 <UART_EndRxTransfer+0x1c>)
 800101c:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800101e:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001020:	400a      	ands	r2, r1
 8001022:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001024:	689a      	ldr	r2, [r3, #8]
 8001026:	3123      	adds	r1, #35	; 0x23
 8001028:	31ff      	adds	r1, #255	; 0xff
 800102a:	438a      	bics	r2, r1
 800102c:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800102e:	2320      	movs	r3, #32
 8001030:	7003      	strb	r3, [r0, #0]
}
 8001032:	4770      	bx	lr
 8001034:	fffffedf 	.word	0xfffffedf

08001038 <HAL_UART_Receive_IT>:
{
 8001038:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 800103a:	0006      	movs	r6, r0
 800103c:	366a      	adds	r6, #106	; 0x6a
 800103e:	7834      	ldrb	r4, [r6, #0]
{
 8001040:	0003      	movs	r3, r0
    return HAL_BUSY;
 8001042:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001044:	2c20      	cmp	r4, #32
 8001046:	d135      	bne.n	80010b4 <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 8001048:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800104a:	2900      	cmp	r1, #0
 800104c:	d032      	beq.n	80010b4 <HAL_UART_Receive_IT+0x7c>
 800104e:	2a00      	cmp	r2, #0
 8001050:	d030      	beq.n	80010b4 <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001052:	2580      	movs	r5, #128	; 0x80
 8001054:	689c      	ldr	r4, [r3, #8]
 8001056:	016d      	lsls	r5, r5, #5
 8001058:	42ac      	cmp	r4, r5
 800105a:	d104      	bne.n	8001066 <HAL_UART_Receive_IT+0x2e>
 800105c:	691d      	ldr	r5, [r3, #16]
 800105e:	2d00      	cmp	r5, #0
 8001060:	d101      	bne.n	8001066 <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8001062:	4201      	tst	r1, r0
 8001064:	d126      	bne.n	80010b4 <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 8001066:	001d      	movs	r5, r3
 8001068:	3568      	adds	r5, #104	; 0x68
 800106a:	782f      	ldrb	r7, [r5, #0]
    return HAL_BUSY;
 800106c:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800106e:	2f01      	cmp	r7, #1
 8001070:	d020      	beq.n	80010b4 <HAL_UART_Receive_IT+0x7c>
 8001072:	3801      	subs	r0, #1
 8001074:	7028      	strb	r0, [r5, #0]
    huart->pRxBuffPtr = pData;
 8001076:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001078:	0019      	movs	r1, r3
 800107a:	3158      	adds	r1, #88	; 0x58
 800107c:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 800107e:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8001080:	2280      	movs	r2, #128	; 0x80
 8001082:	0152      	lsls	r2, r2, #5
 8001084:	4294      	cmp	r4, r2
 8001086:	d118      	bne.n	80010ba <HAL_UART_Receive_IT+0x82>
 8001088:	691a      	ldr	r2, [r3, #16]
 800108a:	2a00      	cmp	r2, #0
 800108c:	d113      	bne.n	80010b6 <HAL_UART_Receive_IT+0x7e>
 800108e:	4913      	ldr	r1, [pc, #76]	; (80010dc <HAL_UART_Receive_IT+0xa4>)
 8001090:	001a      	movs	r2, r3
 8001092:	325c      	adds	r2, #92	; 0x5c
 8001094:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001096:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001098:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800109a:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800109c:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800109e:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80010a0:	6899      	ldr	r1, [r3, #8]
 80010a2:	3a21      	subs	r2, #33	; 0x21
 80010a4:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 80010a6:	7028      	strb	r0, [r5, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80010a8:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80010aa:	2290      	movs	r2, #144	; 0x90
 80010ac:	6819      	ldr	r1, [r3, #0]
 80010ae:	0052      	lsls	r2, r2, #1
 80010b0:	430a      	orrs	r2, r1
 80010b2:	601a      	str	r2, [r3, #0]
}
 80010b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 80010b6:	21ff      	movs	r1, #255	; 0xff
 80010b8:	e7ea      	b.n	8001090 <HAL_UART_Receive_IT+0x58>
 80010ba:	2c00      	cmp	r4, #0
 80010bc:	d104      	bne.n	80010c8 <HAL_UART_Receive_IT+0x90>
 80010be:	691a      	ldr	r2, [r3, #16]
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	d0f8      	beq.n	80010b6 <HAL_UART_Receive_IT+0x7e>
 80010c4:	217f      	movs	r1, #127	; 0x7f
 80010c6:	e7e3      	b.n	8001090 <HAL_UART_Receive_IT+0x58>
 80010c8:	2280      	movs	r2, #128	; 0x80
 80010ca:	0552      	lsls	r2, r2, #21
 80010cc:	4294      	cmp	r4, r2
 80010ce:	d1e2      	bne.n	8001096 <HAL_UART_Receive_IT+0x5e>
 80010d0:	691a      	ldr	r2, [r3, #16]
 80010d2:	2a00      	cmp	r2, #0
 80010d4:	d0f6      	beq.n	80010c4 <HAL_UART_Receive_IT+0x8c>
 80010d6:	213f      	movs	r1, #63	; 0x3f
 80010d8:	e7da      	b.n	8001090 <HAL_UART_Receive_IT+0x58>
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	000001ff 	.word	0x000001ff

080010e0 <HAL_UART_TxCpltCallback>:
 80010e0:	4770      	bx	lr

080010e2 <HAL_UART_ErrorCallback>:
 80010e2:	4770      	bx	lr

080010e4 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80010e4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80010e6:	2300      	movs	r3, #0
 80010e8:	0002      	movs	r2, r0
{
 80010ea:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80010ec:	325a      	adds	r2, #90	; 0x5a
 80010ee:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80010f0:	3a08      	subs	r2, #8
 80010f2:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 80010f4:	f7ff fff5 	bl	80010e2 <HAL_UART_ErrorCallback>
}
 80010f8:	bd10      	pop	{r4, pc}
	...

080010fc <UART_SetConfig>:
{
 80010fc:	b570      	push	{r4, r5, r6, lr}
 80010fe:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001100:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001102:	69c2      	ldr	r2, [r0, #28]
 8001104:	6883      	ldr	r3, [r0, #8]
 8001106:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001108:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800110a:	4303      	orrs	r3, r0
 800110c:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800110e:	4e3f      	ldr	r6, [pc, #252]	; (800120c <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001110:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001112:	483f      	ldr	r0, [pc, #252]	; (8001210 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001114:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001116:	4001      	ands	r1, r0
 8001118:	430b      	orrs	r3, r1
 800111a:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800111c:	686b      	ldr	r3, [r5, #4]
 800111e:	493d      	ldr	r1, [pc, #244]	; (8001214 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001120:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001122:	400b      	ands	r3, r1
 8001124:	68e1      	ldr	r1, [r4, #12]
 8001126:	430b      	orrs	r3, r1
 8001128:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800112a:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800112c:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800112e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001130:	4839      	ldr	r0, [pc, #228]	; (8001218 <UART_SetConfig+0x11c>)
 8001132:	4001      	ands	r1, r0
 8001134:	430b      	orrs	r3, r1
 8001136:	60ab      	str	r3, [r5, #8]
 8001138:	2380      	movs	r3, #128	; 0x80
 800113a:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 800113c:	42b5      	cmp	r5, r6
 800113e:	d110      	bne.n	8001162 <UART_SetConfig+0x66>
 8001140:	2003      	movs	r0, #3
 8001142:	4936      	ldr	r1, [pc, #216]	; (800121c <UART_SetConfig+0x120>)
 8001144:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8001146:	4001      	ands	r1, r0
 8001148:	4835      	ldr	r0, [pc, #212]	; (8001220 <UART_SetConfig+0x124>)
 800114a:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800114c:	429a      	cmp	r2, r3
 800114e:	d013      	beq.n	8001178 <UART_SetConfig+0x7c>
    switch (clocksource)
 8001150:	2808      	cmp	r0, #8
 8001152:	d858      	bhi.n	8001206 <UART_SetConfig+0x10a>
 8001154:	f7fe ffea 	bl	800012c <__gnu_thumb1_case_uqi>
 8001158:	57425737 	.word	0x57425737
 800115c:	5757574b 	.word	0x5757574b
 8001160:	50          	.byte	0x50
 8001161:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001162:	4930      	ldr	r1, [pc, #192]	; (8001224 <UART_SetConfig+0x128>)
 8001164:	428d      	cmp	r5, r1
 8001166:	d14c      	bne.n	8001202 <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001168:	429a      	cmp	r2, r3
 800116a:	d12c      	bne.n	80011c6 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800116c:	f7ff fc98 	bl	8000aa0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001170:	6863      	ldr	r3, [r4, #4]
 8001172:	0040      	lsls	r0, r0, #1
 8001174:	085b      	lsrs	r3, r3, #1
 8001176:	e00b      	b.n	8001190 <UART_SetConfig+0x94>
    switch (clocksource)
 8001178:	2808      	cmp	r0, #8
 800117a:	d821      	bhi.n	80011c0 <UART_SetConfig+0xc4>
 800117c:	f7fe ffcc 	bl	8000118 <__gnu_thumb1_case_sqi>
 8001180:	200520f6 	.word	0x200520f6
 8001184:	20202018 	.word	0x20202018
 8001188:	1b          	.byte	0x1b
 8001189:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800118a:	6863      	ldr	r3, [r4, #4]
 800118c:	0858      	lsrs	r0, r3, #1
 800118e:	4b26      	ldr	r3, [pc, #152]	; (8001228 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001190:	18c0      	adds	r0, r0, r3
 8001192:	6861      	ldr	r1, [r4, #4]
 8001194:	f7fe ffd4 	bl	8000140 <__udivsi3>
 8001198:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 800119a:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 800119c:	220f      	movs	r2, #15
 800119e:	0019      	movs	r1, r3
 80011a0:	4391      	bics	r1, r2
 80011a2:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011a4:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 80011a6:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011a8:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 80011aa:	4313      	orrs	r3, r2
 80011ac:	60cb      	str	r3, [r1, #12]
}
 80011ae:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80011b0:	f7ff fbae 	bl	8000910 <HAL_RCC_GetSysClockFreq>
 80011b4:	e7dc      	b.n	8001170 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011b6:	6863      	ldr	r3, [r4, #4]
 80011b8:	0858      	lsrs	r0, r3, #1
 80011ba:	2380      	movs	r3, #128	; 0x80
 80011bc:	025b      	lsls	r3, r3, #9
 80011be:	e7e7      	b.n	8001190 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 80011c0:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e7ea      	b.n	800119c <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80011c6:	f7ff fc6b 	bl	8000aa0 <HAL_RCC_GetPCLK1Freq>
 80011ca:	6861      	ldr	r1, [r4, #4]
 80011cc:	084b      	lsrs	r3, r1, #1
 80011ce:	1818      	adds	r0, r3, r0
 80011d0:	f7fe ffb6 	bl	8000140 <__udivsi3>
 80011d4:	b280      	uxth	r0, r0
 80011d6:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80011d8:	2000      	movs	r0, #0
        break;
 80011da:	e7e8      	b.n	80011ae <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80011dc:	6861      	ldr	r1, [r4, #4]
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <UART_SetConfig+0x130>)
 80011e0:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80011e2:	18c0      	adds	r0, r0, r3
 80011e4:	f7fe ffac 	bl	8000140 <__udivsi3>
 80011e8:	b280      	uxth	r0, r0
 80011ea:	60f0      	str	r0, [r6, #12]
 80011ec:	e7f4      	b.n	80011d8 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80011ee:	f7ff fb8f 	bl	8000910 <HAL_RCC_GetSysClockFreq>
 80011f2:	6861      	ldr	r1, [r4, #4]
 80011f4:	084b      	lsrs	r3, r1, #1
 80011f6:	e7f4      	b.n	80011e2 <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	6861      	ldr	r1, [r4, #4]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	0848      	lsrs	r0, r1, #1
 8001200:	e7ef      	b.n	80011e2 <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001202:	429a      	cmp	r2, r3
 8001204:	d0dc      	beq.n	80011c0 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8001206:	2001      	movs	r0, #1
  return ret;
 8001208:	e7d1      	b.n	80011ae <UART_SetConfig+0xb2>
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	40013800 	.word	0x40013800
 8001210:	efff69f3 	.word	0xefff69f3
 8001214:	ffffcfff 	.word	0xffffcfff
 8001218:	fffff4ff 	.word	0xfffff4ff
 800121c:	40021000 	.word	0x40021000
 8001220:	080038e0 	.word	0x080038e0
 8001224:	40004400 	.word	0x40004400
 8001228:	00f42400 	.word	0x00f42400
 800122c:	007a1200 	.word	0x007a1200

08001230 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001230:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001232:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001234:	07da      	lsls	r2, r3, #31
 8001236:	d506      	bpl.n	8001246 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001238:	6801      	ldr	r1, [r0, #0]
 800123a:	4c28      	ldr	r4, [pc, #160]	; (80012dc <UART_AdvFeatureConfig+0xac>)
 800123c:	684a      	ldr	r2, [r1, #4]
 800123e:	4022      	ands	r2, r4
 8001240:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001242:	4322      	orrs	r2, r4
 8001244:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001246:	079a      	lsls	r2, r3, #30
 8001248:	d506      	bpl.n	8001258 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800124a:	6801      	ldr	r1, [r0, #0]
 800124c:	4c24      	ldr	r4, [pc, #144]	; (80012e0 <UART_AdvFeatureConfig+0xb0>)
 800124e:	684a      	ldr	r2, [r1, #4]
 8001250:	4022      	ands	r2, r4
 8001252:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001254:	4322      	orrs	r2, r4
 8001256:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001258:	075a      	lsls	r2, r3, #29
 800125a:	d506      	bpl.n	800126a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800125c:	6801      	ldr	r1, [r0, #0]
 800125e:	4c21      	ldr	r4, [pc, #132]	; (80012e4 <UART_AdvFeatureConfig+0xb4>)
 8001260:	684a      	ldr	r2, [r1, #4]
 8001262:	4022      	ands	r2, r4
 8001264:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001266:	4322      	orrs	r2, r4
 8001268:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800126a:	071a      	lsls	r2, r3, #28
 800126c:	d506      	bpl.n	800127c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800126e:	6801      	ldr	r1, [r0, #0]
 8001270:	4c1d      	ldr	r4, [pc, #116]	; (80012e8 <UART_AdvFeatureConfig+0xb8>)
 8001272:	684a      	ldr	r2, [r1, #4]
 8001274:	4022      	ands	r2, r4
 8001276:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001278:	4322      	orrs	r2, r4
 800127a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800127c:	06da      	lsls	r2, r3, #27
 800127e:	d506      	bpl.n	800128e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001280:	6801      	ldr	r1, [r0, #0]
 8001282:	4c1a      	ldr	r4, [pc, #104]	; (80012ec <UART_AdvFeatureConfig+0xbc>)
 8001284:	688a      	ldr	r2, [r1, #8]
 8001286:	4022      	ands	r2, r4
 8001288:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800128a:	4322      	orrs	r2, r4
 800128c:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800128e:	069a      	lsls	r2, r3, #26
 8001290:	d506      	bpl.n	80012a0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001292:	6801      	ldr	r1, [r0, #0]
 8001294:	4c16      	ldr	r4, [pc, #88]	; (80012f0 <UART_AdvFeatureConfig+0xc0>)
 8001296:	688a      	ldr	r2, [r1, #8]
 8001298:	4022      	ands	r2, r4
 800129a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800129c:	4322      	orrs	r2, r4
 800129e:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80012a0:	065a      	lsls	r2, r3, #25
 80012a2:	d510      	bpl.n	80012c6 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80012a4:	6801      	ldr	r1, [r0, #0]
 80012a6:	4d13      	ldr	r5, [pc, #76]	; (80012f4 <UART_AdvFeatureConfig+0xc4>)
 80012a8:	684a      	ldr	r2, [r1, #4]
 80012aa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80012ac:	402a      	ands	r2, r5
 80012ae:	4322      	orrs	r2, r4
 80012b0:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80012b2:	2280      	movs	r2, #128	; 0x80
 80012b4:	0352      	lsls	r2, r2, #13
 80012b6:	4294      	cmp	r4, r2
 80012b8:	d105      	bne.n	80012c6 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80012ba:	684a      	ldr	r2, [r1, #4]
 80012bc:	4c0e      	ldr	r4, [pc, #56]	; (80012f8 <UART_AdvFeatureConfig+0xc8>)
 80012be:	4022      	ands	r2, r4
 80012c0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80012c2:	4322      	orrs	r2, r4
 80012c4:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80012c6:	061b      	lsls	r3, r3, #24
 80012c8:	d506      	bpl.n	80012d8 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80012ca:	6802      	ldr	r2, [r0, #0]
 80012cc:	490b      	ldr	r1, [pc, #44]	; (80012fc <UART_AdvFeatureConfig+0xcc>)
 80012ce:	6853      	ldr	r3, [r2, #4]
 80012d0:	400b      	ands	r3, r1
 80012d2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80012d4:	430b      	orrs	r3, r1
 80012d6:	6053      	str	r3, [r2, #4]
}
 80012d8:	bd30      	pop	{r4, r5, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	fffdffff 	.word	0xfffdffff
 80012e0:	fffeffff 	.word	0xfffeffff
 80012e4:	fffbffff 	.word	0xfffbffff
 80012e8:	ffff7fff 	.word	0xffff7fff
 80012ec:	ffffefff 	.word	0xffffefff
 80012f0:	ffffdfff 	.word	0xffffdfff
 80012f4:	ffefffff 	.word	0xffefffff
 80012f8:	ff9fffff 	.word	0xff9fffff
 80012fc:	fff7ffff 	.word	0xfff7ffff

08001300 <HAL_UART_Init>:
{
 8001300:	b570      	push	{r4, r5, r6, lr}
 8001302:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001304:	d101      	bne.n	800130a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001306:	2001      	movs	r0, #1
}
 8001308:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 800130a:	0005      	movs	r5, r0
 800130c:	3569      	adds	r5, #105	; 0x69
 800130e:	782b      	ldrb	r3, [r5, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d104      	bne.n	8001320 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8001316:	0002      	movs	r2, r0
 8001318:	3268      	adds	r2, #104	; 0x68
 800131a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800131c:	f001 fd7e 	bl	8002e1c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001320:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001322:	2101      	movs	r1, #1
 8001324:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001326:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8001328:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800132a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800132c:	438b      	bics	r3, r1
 800132e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001330:	f7ff fee4 	bl	80010fc <UART_SetConfig>
 8001334:	2801      	cmp	r0, #1
 8001336:	d0e6      	beq.n	8001306 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001338:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800133e:	0020      	movs	r0, r4
 8001340:	f7ff ff76 	bl	8001230 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001344:	6823      	ldr	r3, [r4, #0]
 8001346:	490b      	ldr	r1, [pc, #44]	; (8001374 <HAL_UART_Init+0x74>)
 8001348:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800134a:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800134c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800134e:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001350:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	438a      	bics	r2, r1
 8001356:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001358:	2201      	movs	r2, #1
 800135a:	6819      	ldr	r1, [r3, #0]
 800135c:	430a      	orrs	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8001360:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8001362:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001364:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8001366:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 8001368:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800136a:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800136c:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 800136e:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8001370:	e7ca      	b.n	8001308 <HAL_UART_Init+0x8>
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	fffff7ff 	.word	0xfffff7ff

08001378 <UART_WaitOnFlagUntilTimeout>:
{
 8001378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800137a:	0004      	movs	r4, r0
 800137c:	000e      	movs	r6, r1
 800137e:	0015      	movs	r5, r2
 8001380:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001382:	6822      	ldr	r2, [r4, #0]
 8001384:	69d3      	ldr	r3, [r2, #28]
 8001386:	4033      	ands	r3, r6
 8001388:	1b9b      	subs	r3, r3, r6
 800138a:	4259      	negs	r1, r3
 800138c:	414b      	adcs	r3, r1
 800138e:	42ab      	cmp	r3, r5
 8001390:	d001      	beq.n	8001396 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001392:	2000      	movs	r0, #0
 8001394:	e018      	b.n	80013c8 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8001396:	9b06      	ldr	r3, [sp, #24]
 8001398:	3301      	adds	r3, #1
 800139a:	d0f3      	beq.n	8001384 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800139c:	9b06      	ldr	r3, [sp, #24]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d113      	bne.n	80013ca <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80013a2:	6823      	ldr	r3, [r4, #0]
 80013a4:	490c      	ldr	r1, [pc, #48]	; (80013d8 <UART_WaitOnFlagUntilTimeout+0x60>)
 80013a6:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 80013a8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80013aa:	400a      	ands	r2, r1
 80013ac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80013ae:	689a      	ldr	r2, [r3, #8]
 80013b0:	31a3      	adds	r1, #163	; 0xa3
 80013b2:	31ff      	adds	r1, #255	; 0xff
 80013b4:	438a      	bics	r2, r1
 80013b6:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80013b8:	0022      	movs	r2, r4
 80013ba:	2320      	movs	r3, #32
 80013bc:	3269      	adds	r2, #105	; 0x69
 80013be:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 80013c0:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 80013c2:	2300      	movs	r3, #0
 80013c4:	3468      	adds	r4, #104	; 0x68
 80013c6:	7023      	strb	r3, [r4, #0]
}
 80013c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80013ca:	f7fe ff6f 	bl	80002ac <HAL_GetTick>
 80013ce:	9b06      	ldr	r3, [sp, #24]
 80013d0:	1bc0      	subs	r0, r0, r7
 80013d2:	4283      	cmp	r3, r0
 80013d4:	d2d5      	bcs.n	8001382 <UART_WaitOnFlagUntilTimeout+0xa>
 80013d6:	e7e4      	b.n	80013a2 <UART_WaitOnFlagUntilTimeout+0x2a>
 80013d8:	fffffe5f 	.word	0xfffffe5f

080013dc <HAL_UART_Transmit>:
{
 80013dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 80013de:	0007      	movs	r7, r0
{
 80013e0:	b085      	sub	sp, #20
 80013e2:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 80013e4:	3769      	adds	r7, #105	; 0x69
 80013e6:	783b      	ldrb	r3, [r7, #0]
{
 80013e8:	0004      	movs	r4, r0
 80013ea:	000d      	movs	r5, r1
 80013ec:	0016      	movs	r6, r2
    return HAL_BUSY;
 80013ee:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80013f0:	2b20      	cmp	r3, #32
 80013f2:	d146      	bne.n	8001482 <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 80013f4:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80013f6:	2900      	cmp	r1, #0
 80013f8:	d043      	beq.n	8001482 <HAL_UART_Transmit+0xa6>
 80013fa:	2a00      	cmp	r2, #0
 80013fc:	d041      	beq.n	8001482 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	68a2      	ldr	r2, [r4, #8]
 8001402:	015b      	lsls	r3, r3, #5
 8001404:	429a      	cmp	r2, r3
 8001406:	d104      	bne.n	8001412 <HAL_UART_Transmit+0x36>
 8001408:	6923      	ldr	r3, [r4, #16]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800140e:	4201      	tst	r1, r0
 8001410:	d137      	bne.n	8001482 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8001412:	0023      	movs	r3, r4
 8001414:	3368      	adds	r3, #104	; 0x68
 8001416:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8001418:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800141a:	2a01      	cmp	r2, #1
 800141c:	d031      	beq.n	8001482 <HAL_UART_Transmit+0xa6>
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001422:	2300      	movs	r3, #0
 8001424:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001426:	3321      	adds	r3, #33	; 0x21
 8001428:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800142a:	f7fe ff3f 	bl	80002ac <HAL_GetTick>
    huart->TxXferSize = Size;
 800142e:	0023      	movs	r3, r4
 8001430:	3350      	adds	r3, #80	; 0x50
 8001432:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001434:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001436:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001438:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800143a:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 800143c:	0021      	movs	r1, r4
 800143e:	3152      	adds	r1, #82	; 0x52
 8001440:	880a      	ldrh	r2, [r1, #0]
 8001442:	b292      	uxth	r2, r2
 8001444:	2a00      	cmp	r2, #0
 8001446:	d10d      	bne.n	8001464 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001448:	9b03      	ldr	r3, [sp, #12]
 800144a:	2140      	movs	r1, #64	; 0x40
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	0020      	movs	r0, r4
 8001450:	9b02      	ldr	r3, [sp, #8]
 8001452:	f7ff ff91 	bl	8001378 <UART_WaitOnFlagUntilTimeout>
 8001456:	2800      	cmp	r0, #0
 8001458:	d112      	bne.n	8001480 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 800145a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800145c:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800145e:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 8001460:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001462:	e00e      	b.n	8001482 <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 8001464:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001466:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8001468:	3b01      	subs	r3, #1
 800146a:	b29b      	uxth	r3, r3
 800146c:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800146e:	9b03      	ldr	r3, [sp, #12]
 8001470:	2180      	movs	r1, #128	; 0x80
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	0020      	movs	r0, r4
 8001476:	9b02      	ldr	r3, [sp, #8]
 8001478:	f7ff ff7e 	bl	8001378 <UART_WaitOnFlagUntilTimeout>
 800147c:	2800      	cmp	r0, #0
 800147e:	d002      	beq.n	8001486 <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 8001480:	2003      	movs	r0, #3
}
 8001482:	b005      	add	sp, #20
 8001484:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001486:	68a3      	ldr	r3, [r4, #8]
 8001488:	6822      	ldr	r2, [r4, #0]
 800148a:	42b3      	cmp	r3, r6
 800148c:	d108      	bne.n	80014a0 <HAL_UART_Transmit+0xc4>
 800148e:	6923      	ldr	r3, [r4, #16]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d105      	bne.n	80014a0 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001494:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8001496:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001498:	05db      	lsls	r3, r3, #23
 800149a:	0ddb      	lsrs	r3, r3, #23
 800149c:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 800149e:	e7cd      	b.n	800143c <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80014a0:	782b      	ldrb	r3, [r5, #0]
 80014a2:	3501      	adds	r5, #1
 80014a4:	8513      	strh	r3, [r2, #40]	; 0x28
 80014a6:	e7c9      	b.n	800143c <HAL_UART_Transmit+0x60>

080014a8 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80014a8:	0003      	movs	r3, r0
{
 80014aa:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80014ac:	3369      	adds	r3, #105	; 0x69
 80014ae:	781b      	ldrb	r3, [r3, #0]
{
 80014b0:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 80014b2:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80014b4:	2b21      	cmp	r3, #33	; 0x21
 80014b6:	d10f      	bne.n	80014d8 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 80014b8:	0014      	movs	r4, r2
 80014ba:	3452      	adds	r4, #82	; 0x52
 80014bc:	8823      	ldrh	r3, [r4, #0]
 80014be:	6811      	ldr	r1, [r2, #0]
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d109      	bne.n	80014da <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80014c6:	680a      	ldr	r2, [r1, #0]
 80014c8:	307e      	adds	r0, #126	; 0x7e
 80014ca:	4382      	bics	r2, r0
 80014cc:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80014ce:	2240      	movs	r2, #64	; 0x40
 80014d0:	6808      	ldr	r0, [r1, #0]
 80014d2:	4302      	orrs	r2, r0
 80014d4:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 80014d6:	2000      	movs	r0, #0
  }
}
 80014d8:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80014da:	2080      	movs	r0, #128	; 0x80
 80014dc:	6895      	ldr	r5, [r2, #8]
 80014de:	0140      	lsls	r0, r0, #5
 80014e0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80014e2:	4285      	cmp	r5, r0
 80014e4:	d10d      	bne.n	8001502 <UART_Transmit_IT+0x5a>
 80014e6:	6910      	ldr	r0, [r2, #16]
 80014e8:	2800      	cmp	r0, #0
 80014ea:	d10a      	bne.n	8001502 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80014ec:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 80014ee:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80014f0:	05c0      	lsls	r0, r0, #23
 80014f2:	0dc0      	lsrs	r0, r0, #23
 80014f4:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80014f6:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 80014f8:	8823      	ldrh	r3, [r4, #0]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	8023      	strh	r3, [r4, #0]
 8001500:	e7e9      	b.n	80014d6 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8001502:	1c58      	adds	r0, r3, #1
 8001504:	64d0      	str	r0, [r2, #76]	; 0x4c
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	850b      	strh	r3, [r1, #40]	; 0x28
 800150a:	e7f5      	b.n	80014f8 <UART_Transmit_IT+0x50>

0800150c <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800150c:	2140      	movs	r1, #64	; 0x40
 800150e:	6802      	ldr	r2, [r0, #0]
{
 8001510:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001512:	6813      	ldr	r3, [r2, #0]
 8001514:	438b      	bics	r3, r1
 8001516:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001518:	0003      	movs	r3, r0
 800151a:	2220      	movs	r2, #32
 800151c:	3369      	adds	r3, #105	; 0x69
 800151e:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8001520:	f7ff fdde 	bl	80010e0 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001524:	2000      	movs	r0, #0
 8001526:	bd10      	pop	{r4, pc}

08001528 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001528:	0002      	movs	r2, r0
{
 800152a:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800152c:	326a      	adds	r2, #106	; 0x6a
 800152e:	7811      	ldrb	r1, [r2, #0]
 8001530:	6803      	ldr	r3, [r0, #0]
 8001532:	2922      	cmp	r1, #34	; 0x22
 8001534:	d12d      	bne.n	8001592 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8001536:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001538:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 800153a:	315c      	adds	r1, #92	; 0x5c
 800153c:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800153e:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001540:	0164      	lsls	r4, r4, #5
 8001542:	4029      	ands	r1, r5
 8001544:	6885      	ldr	r5, [r0, #8]
 8001546:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001548:	42a5      	cmp	r5, r4
 800154a:	d11e      	bne.n	800158a <UART_Receive_IT+0x62>
 800154c:	6904      	ldr	r4, [r0, #16]
 800154e:	2c00      	cmp	r4, #0
 8001550:	d11b      	bne.n	800158a <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8001552:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8001554:	3302      	adds	r3, #2
 8001556:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8001558:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 800155a:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 800155c:	315a      	adds	r1, #90	; 0x5a
 800155e:	880b      	ldrh	r3, [r1, #0]
 8001560:	3b01      	subs	r3, #1
 8001562:	b29b      	uxth	r3, r3
 8001564:	800b      	strh	r3, [r1, #0]
 8001566:	42a3      	cmp	r3, r4
 8001568:	d10d      	bne.n	8001586 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800156a:	6803      	ldr	r3, [r0, #0]
 800156c:	4d0c      	ldr	r5, [pc, #48]	; (80015a0 <UART_Receive_IT+0x78>)
 800156e:	6819      	ldr	r1, [r3, #0]
 8001570:	4029      	ands	r1, r5
 8001572:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001574:	6899      	ldr	r1, [r3, #8]
 8001576:	3523      	adds	r5, #35	; 0x23
 8001578:	35ff      	adds	r5, #255	; 0xff
 800157a:	43a9      	bics	r1, r5
 800157c:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800157e:	2320      	movs	r3, #32
 8001580:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8001582:	f001 fab5 	bl	8002af0 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8001586:	0020      	movs	r0, r4
 8001588:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800158a:	1c5c      	adds	r4, r3, #1
 800158c:	6544      	str	r4, [r0, #84]	; 0x54
 800158e:	7019      	strb	r1, [r3, #0]
 8001590:	e7e2      	b.n	8001558 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001592:	2208      	movs	r2, #8
 8001594:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8001596:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001598:	430a      	orrs	r2, r1
 800159a:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800159c:	e7f3      	b.n	8001586 <UART_Receive_IT+0x5e>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	fffffedf 	.word	0xfffffedf

080015a4 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80015a4:	220f      	movs	r2, #15
{
 80015a6:	b570      	push	{r4, r5, r6, lr}
 80015a8:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80015aa:	6800      	ldr	r0, [r0, #0]
 80015ac:	69c3      	ldr	r3, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80015ae:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80015b0:	401a      	ands	r2, r3
  if (errorflags == RESET)
 80015b2:	d108      	bne.n	80015c6 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80015b4:	2520      	movs	r5, #32
 80015b6:	422b      	tst	r3, r5
 80015b8:	d005      	beq.n	80015c6 <HAL_UART_IRQHandler+0x22>
 80015ba:	4229      	tst	r1, r5
 80015bc:	d003      	beq.n	80015c6 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 80015be:	0020      	movs	r0, r4
 80015c0:	f7ff ffb2 	bl	8001528 <UART_Receive_IT>
}
 80015c4:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 80015c6:	6885      	ldr	r5, [r0, #8]
  if(   (errorflags != RESET)
 80015c8:	2a00      	cmp	r2, #0
 80015ca:	d060      	beq.n	800168e <HAL_UART_IRQHandler+0xea>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80015cc:	2201      	movs	r2, #1
 80015ce:	4015      	ands	r5, r2
 80015d0:	d103      	bne.n	80015da <HAL_UART_IRQHandler+0x36>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80015d2:	2690      	movs	r6, #144	; 0x90
 80015d4:	0076      	lsls	r6, r6, #1
 80015d6:	4231      	tst	r1, r6
 80015d8:	d059      	beq.n	800168e <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80015da:	4213      	tst	r3, r2
 80015dc:	d005      	beq.n	80015ea <HAL_UART_IRQHandler+0x46>
 80015de:	05ce      	lsls	r6, r1, #23
 80015e0:	d503      	bpl.n	80015ea <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80015e2:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80015e4:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80015e6:	4332      	orrs	r2, r6
 80015e8:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015ea:	2202      	movs	r2, #2
 80015ec:	4213      	tst	r3, r2
 80015ee:	d006      	beq.n	80015fe <HAL_UART_IRQHandler+0x5a>
 80015f0:	2d00      	cmp	r5, #0
 80015f2:	d004      	beq.n	80015fe <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80015f4:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80015f6:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80015f8:	1892      	adds	r2, r2, r2
 80015fa:	4332      	orrs	r2, r6
 80015fc:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015fe:	2204      	movs	r2, #4
 8001600:	4213      	tst	r3, r2
 8001602:	d006      	beq.n	8001612 <HAL_UART_IRQHandler+0x6e>
 8001604:	2d00      	cmp	r5, #0
 8001606:	d004      	beq.n	8001612 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8001608:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800160a:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800160c:	3a02      	subs	r2, #2
 800160e:	4332      	orrs	r2, r6
 8001610:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001612:	071a      	lsls	r2, r3, #28
 8001614:	d508      	bpl.n	8001628 <HAL_UART_IRQHandler+0x84>
 8001616:	068a      	lsls	r2, r1, #26
 8001618:	d401      	bmi.n	800161e <HAL_UART_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800161a:	2d00      	cmp	r5, #0
 800161c:	d004      	beq.n	8001628 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800161e:	2208      	movs	r2, #8
 8001620:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001622:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001624:	4302      	orrs	r2, r0
 8001626:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001628:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800162a:	2a00      	cmp	r2, #0
 800162c:	d0ca      	beq.n	80015c4 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800162e:	2220      	movs	r2, #32
 8001630:	4213      	tst	r3, r2
 8001632:	d004      	beq.n	800163e <HAL_UART_IRQHandler+0x9a>
 8001634:	4211      	tst	r1, r2
 8001636:	d002      	beq.n	800163e <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 8001638:	0020      	movs	r0, r4
 800163a:	f7ff ff75 	bl	8001528 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800163e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8001640:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001642:	071b      	lsls	r3, r3, #28
 8001644:	d404      	bmi.n	8001650 <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001646:	6823      	ldr	r3, [r4, #0]
 8001648:	689d      	ldr	r5, [r3, #8]
 800164a:	2340      	movs	r3, #64	; 0x40
 800164c:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800164e:	d01a      	beq.n	8001686 <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 8001650:	f7ff fce2 	bl	8001018 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001654:	2140      	movs	r1, #64	; 0x40
 8001656:	6823      	ldr	r3, [r4, #0]
 8001658:	689a      	ldr	r2, [r3, #8]
 800165a:	420a      	tst	r2, r1
 800165c:	d00f      	beq.n	800167e <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800165e:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001660:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001662:	438a      	bics	r2, r1
 8001664:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001666:	2800      	cmp	r0, #0
 8001668:	d009      	beq.n	800167e <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800166a:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <HAL_UART_IRQHandler+0x114>)
 800166c:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800166e:	f7fe fe7b 	bl	8000368 <HAL_DMA_Abort_IT>
 8001672:	2800      	cmp	r0, #0
 8001674:	d0a6      	beq.n	80015c4 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001676:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001678:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800167a:	4798      	blx	r3
 800167c:	e7a2      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 800167e:	0020      	movs	r0, r4
 8001680:	f7ff fd2f 	bl	80010e2 <HAL_UART_ErrorCallback>
 8001684:	e79e      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8001686:	f7ff fd2c 	bl	80010e2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800168a:	66e5      	str	r5, [r4, #108]	; 0x6c
 800168c:	e79a      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800168e:	2280      	movs	r2, #128	; 0x80
 8001690:	4213      	tst	r3, r2
 8001692:	d005      	beq.n	80016a0 <HAL_UART_IRQHandler+0xfc>
 8001694:	4211      	tst	r1, r2
 8001696:	d003      	beq.n	80016a0 <HAL_UART_IRQHandler+0xfc>
    UART_Transmit_IT(huart);
 8001698:	0020      	movs	r0, r4
 800169a:	f7ff ff05 	bl	80014a8 <UART_Transmit_IT>
    return;
 800169e:	e791      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80016a0:	2240      	movs	r2, #64	; 0x40
 80016a2:	4213      	tst	r3, r2
 80016a4:	d100      	bne.n	80016a8 <HAL_UART_IRQHandler+0x104>
 80016a6:	e78d      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
 80016a8:	4211      	tst	r1, r2
 80016aa:	d100      	bne.n	80016ae <HAL_UART_IRQHandler+0x10a>
 80016ac:	e78a      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 80016ae:	0020      	movs	r0, r4
 80016b0:	f7ff ff2c 	bl	800150c <UART_EndTransmit_IT>
    return;
 80016b4:	e786      	b.n	80015c4 <HAL_UART_IRQHandler+0x20>
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	080010e5 	.word	0x080010e5

080016bc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80016bc:	b510      	push	{r4, lr}
  vTaskStartScheduler();
 80016be:	f000 fcf9 	bl	80020b4 <vTaskStartScheduler>
  
  return osOK;
}
 80016c2:	2000      	movs	r0, #0
 80016c4:	bd10      	pop	{r4, pc}

080016c6 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80016c6:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016c8:	f000 ff44 	bl	8002554 <xTaskGetSchedulerState>
 80016cc:	2801      	cmp	r0, #1
 80016ce:	d001      	beq.n	80016d4 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80016d0:	f000 f8d0 	bl	8001874 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80016d4:	bd10      	pop	{r4, pc}

080016d6 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016d6:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80016d8:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016da:	3308      	adds	r3, #8
 80016dc:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016de:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80016e0:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80016e2:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80016e4:	4252      	negs	r2, r2
 80016e6:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80016e8:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80016ea:	4770      	bx	lr

080016ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80016f0:	4770      	bx	lr

080016f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80016f2:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016f4:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80016f6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016f8:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80016fe:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001700:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001702:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001704:	3301      	adds	r3, #1
 8001706:	6003      	str	r3, [r0, #0]
}
 8001708:	4770      	bx	lr

0800170a <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800170a:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800170c:	680a      	ldr	r2, [r1, #0]
{
 800170e:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001710:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 8001712:	1c54      	adds	r4, r2, #1
 8001714:	d10b      	bne.n	800172e <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 8001716:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800171c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800171e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001720:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001722:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001724:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001726:	3301      	adds	r3, #1
 8001728:	6003      	str	r3, [r0, #0]
}
 800172a:	bd30      	pop	{r4, r5, pc}
 800172c:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800172e:	685c      	ldr	r4, [r3, #4]
 8001730:	6825      	ldr	r5, [r4, #0]
 8001732:	42aa      	cmp	r2, r5
 8001734:	d2fa      	bcs.n	800172c <vListInsert+0x22>
 8001736:	e7ef      	b.n	8001718 <vListInsert+0xe>

08001738 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001738:	6841      	ldr	r1, [r0, #4]
 800173a:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800173c:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800173e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001740:	6882      	ldr	r2, [r0, #8]
 8001742:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001744:	6859      	ldr	r1, [r3, #4]
 8001746:	4288      	cmp	r0, r1
 8001748:	d100      	bne.n	800174c <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800174a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800174c:	2200      	movs	r2, #0
 800174e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	1e50      	subs	r0, r2, #1
 8001754:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001756:	4770      	bx	lr

08001758 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001758:	4b03      	ldr	r3, [pc, #12]	; (8001768 <prvTaskExitError+0x10>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	d001      	beq.n	8001764 <prvTaskExitError+0xc>
 8001760:	b672      	cpsid	i
 8001762:	e7fe      	b.n	8001762 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001764:	b672      	cpsid	i
 8001766:	e7fe      	b.n	8001766 <prvTaskExitError+0xe>
 8001768:	20000000 	.word	0x20000000
 800176c:	00000000 	.word	0x00000000

08001770 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001770:	4a0b      	ldr	r2, [pc, #44]	; (80017a0 <pxCurrentTCBConst2>)
 8001772:	6813      	ldr	r3, [r2, #0]
 8001774:	6818      	ldr	r0, [r3, #0]
 8001776:	3020      	adds	r0, #32
 8001778:	f380 8809 	msr	PSP, r0
 800177c:	2002      	movs	r0, #2
 800177e:	f380 8814 	msr	CONTROL, r0
 8001782:	f3bf 8f6f 	isb	sy
 8001786:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001788:	46ae      	mov	lr, r5
 800178a:	bc08      	pop	{r3}
 800178c:	bc04      	pop	{r2}
 800178e:	b662      	cpsie	i
 8001790:	4718      	bx	r3
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	46c0      	nop			; (mov r8, r8)
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46c0      	nop			; (mov r8, r8)
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	46c0      	nop			; (mov r8, r8)
 800179e:	46c0      	nop			; (mov r8, r8)

080017a0 <pxCurrentTCBConst2>:
 80017a0:	20000ca0 	.word	0x20000ca0

080017a4 <pxPortInitialiseStack>:
{
 80017a4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80017a6:	2480      	movs	r4, #128	; 0x80
 80017a8:	1f03      	subs	r3, r0, #4
 80017aa:	0464      	lsls	r4, r4, #17
 80017ac:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80017ae:	3b04      	subs	r3, #4
 80017b0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80017b2:	4903      	ldr	r1, [pc, #12]	; (80017c0 <pxPortInitialiseStack+0x1c>)
 80017b4:	3b04      	subs	r3, #4
 80017b6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80017b8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 80017ba:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80017bc:	601a      	str	r2, [r3, #0]
}
 80017be:	bd10      	pop	{r4, pc}
 80017c0:	08001759 	.word	0x08001759

080017c4 <SVC_Handler>:
}
 80017c4:	4770      	bx	lr
	...

080017c8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80017c8:	2280      	movs	r2, #128	; 0x80
 80017ca:	4b04      	ldr	r3, [pc, #16]	; (80017dc <vPortYield+0x14>)
 80017cc:	0552      	lsls	r2, r2, #21
 80017ce:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80017d0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80017d4:	f3bf 8f6f 	isb	sy
}
 80017d8:	4770      	bx	lr
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	e000ed04 	.word	0xe000ed04

080017e0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 80017e0:	b672      	cpsid	i
    uxCriticalNesting++;
 80017e2:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <vPortEnterCritical+0x14>)
 80017e4:	6813      	ldr	r3, [r2, #0]
 80017e6:	3301      	adds	r3, #1
 80017e8:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80017ea:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80017ee:	f3bf 8f6f 	isb	sy
}
 80017f2:	4770      	bx	lr
 80017f4:	20000000 	.word	0x20000000

080017f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80017f8:	4a05      	ldr	r2, [pc, #20]	; (8001810 <vPortExitCritical+0x18>)
 80017fa:	6813      	ldr	r3, [r2, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <vPortExitCritical+0xc>
 8001800:	b672      	cpsid	i
 8001802:	e7fe      	b.n	8001802 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001804:	3b01      	subs	r3, #1
 8001806:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001808:	2b00      	cmp	r3, #0
 800180a:	d100      	bne.n	800180e <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 800180c:	b662      	cpsie	i
    }
}
 800180e:	4770      	bx	lr
 8001810:	20000000 	.word	0x20000000

08001814 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8001814:	f3ef 8010 	mrs	r0, PRIMASK
 8001818:	b672      	cpsid	i
 800181a:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 800181c:	2000      	movs	r0, #0

0800181e <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 800181e:	f380 8810 	msr	PRIMASK, r0
 8001822:	4770      	bx	lr
	...

08001830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001830:	f3ef 8009 	mrs	r0, PSP
 8001834:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <pxCurrentTCBConst>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	3820      	subs	r0, #32
 800183a:	6010      	str	r0, [r2, #0]
 800183c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800183e:	4644      	mov	r4, r8
 8001840:	464d      	mov	r5, r9
 8001842:	4656      	mov	r6, sl
 8001844:	465f      	mov	r7, fp
 8001846:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001848:	b508      	push	{r3, lr}
 800184a:	b672      	cpsid	i
 800184c:	f000 fdb8 	bl	80023c0 <vTaskSwitchContext>
 8001850:	b662      	cpsie	i
 8001852:	bc0c      	pop	{r2, r3}
 8001854:	6811      	ldr	r1, [r2, #0]
 8001856:	6808      	ldr	r0, [r1, #0]
 8001858:	3010      	adds	r0, #16
 800185a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800185c:	46a0      	mov	r8, r4
 800185e:	46a9      	mov	r9, r5
 8001860:	46b2      	mov	sl, r6
 8001862:	46bb      	mov	fp, r7
 8001864:	f380 8809 	msr	PSP, r0
 8001868:	3820      	subs	r0, #32
 800186a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800186c:	4718      	bx	r3
 800186e:	46c0      	nop			; (mov r8, r8)

08001870 <pxCurrentTCBConst>:
 8001870:	20000ca0 	.word	0x20000ca0

08001874 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001874:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001876:	f7ff ffcd 	bl	8001814 <ulSetInterruptMaskFromISR>
 800187a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800187c:	f000 fc52 	bl	8002124 <xTaskIncrementTick>
 8001880:	2800      	cmp	r0, #0
 8001882:	d003      	beq.n	800188c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001884:	2280      	movs	r2, #128	; 0x80
 8001886:	4b03      	ldr	r3, [pc, #12]	; (8001894 <xPortSysTickHandler+0x20>)
 8001888:	0552      	lsls	r2, r2, #21
 800188a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800188c:	0020      	movs	r0, r4
 800188e:	f7ff ffc6 	bl	800181e <vClearInterruptMaskFromISR>
}
 8001892:	bd10      	pop	{r4, pc}
 8001894:	e000ed04 	.word	0xe000ed04

08001898 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001898:	21fa      	movs	r1, #250	; 0xfa
 800189a:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <vPortSetupTimerInterrupt+0x1c>)
{
 800189c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800189e:	6818      	ldr	r0, [r3, #0]
 80018a0:	0089      	lsls	r1, r1, #2
 80018a2:	f7fe fc4d 	bl	8000140 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80018a6:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80018a8:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <vPortSetupTimerInterrupt+0x20>)
 80018aa:	3801      	subs	r0, #1
 80018ac:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80018ae:	4b03      	ldr	r3, [pc, #12]	; (80018bc <vPortSetupTimerInterrupt+0x24>)
 80018b0:	601a      	str	r2, [r3, #0]
}
 80018b2:	bd10      	pop	{r4, pc}
 80018b4:	20000004 	.word	0x20000004
 80018b8:	e000e014 	.word	0xe000e014
 80018bc:	e000e010 	.word	0xe000e010

080018c0 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80018c0:	22ff      	movs	r2, #255	; 0xff
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <xPortStartScheduler+0x2c>)
 80018c4:	0412      	lsls	r2, r2, #16
 80018c6:	6819      	ldr	r1, [r3, #0]
{
 80018c8:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80018ca:	430a      	orrs	r2, r1
 80018cc:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80018ce:	22ff      	movs	r2, #255	; 0xff
 80018d0:	6819      	ldr	r1, [r3, #0]
 80018d2:	0612      	lsls	r2, r2, #24
 80018d4:	430a      	orrs	r2, r1
 80018d6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80018d8:	f7ff ffde 	bl	8001898 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80018dc:	2200      	movs	r2, #0
 80018de:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <xPortStartScheduler+0x30>)
 80018e0:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 80018e2:	f7ff ff45 	bl	8001770 <vPortStartFirstTask>
	prvTaskExitError();
 80018e6:	f7ff ff37 	bl	8001758 <prvTaskExitError>
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	e000ed20 	.word	0xe000ed20
 80018f0:	20000000 	.word	0x20000000

080018f4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80018f4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <prvInsertBlockIntoFreeList+0x40>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	4282      	cmp	r2, r0
 80018fc:	d318      	bcc.n	8001930 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80018fe:	685c      	ldr	r4, [r3, #4]
 8001900:	1919      	adds	r1, r3, r4
 8001902:	4288      	cmp	r0, r1
 8001904:	d103      	bne.n	800190e <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001906:	6841      	ldr	r1, [r0, #4]
 8001908:	0018      	movs	r0, r3
 800190a:	1909      	adds	r1, r1, r4
 800190c:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800190e:	6841      	ldr	r1, [r0, #4]
 8001910:	1844      	adds	r4, r0, r1
 8001912:	42a2      	cmp	r2, r4
 8001914:	d107      	bne.n	8001926 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001916:	4c08      	ldr	r4, [pc, #32]	; (8001938 <prvInsertBlockIntoFreeList+0x44>)
 8001918:	6824      	ldr	r4, [r4, #0]
 800191a:	42a2      	cmp	r2, r4
 800191c:	d003      	beq.n	8001926 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800191e:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001920:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001922:	1861      	adds	r1, r4, r1
 8001924:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001926:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001928:	4298      	cmp	r0, r3
 800192a:	d000      	beq.n	800192e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800192c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800192e:	bd10      	pop	{r4, pc}
 8001930:	0013      	movs	r3, r2
 8001932:	e7e1      	b.n	80018f8 <prvInsertBlockIntoFreeList+0x4>
 8001934:	20000c98 	.word	0x20000c98
 8001938:	20000088 	.word	0x20000088

0800193c <pvPortMalloc>:
{
 800193c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800193e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001940:	f000 fbe2 	bl	8002108 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001944:	4a38      	ldr	r2, [pc, #224]	; (8001a28 <pvPortMalloc+0xec>)
 8001946:	4839      	ldr	r0, [pc, #228]	; (8001a2c <pvPortMalloc+0xf0>)
 8001948:	6813      	ldr	r3, [r2, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d11e      	bne.n	800198c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 800194e:	4938      	ldr	r1, [pc, #224]	; (8001a30 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001950:	3307      	adds	r3, #7
 8001952:	4219      	tst	r1, r3
 8001954:	d036      	beq.n	80019c4 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001956:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001958:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800195a:	23c0      	movs	r3, #192	; 0xc0
 800195c:	011b      	lsls	r3, r3, #4
 800195e:	18c9      	adds	r1, r1, r3
 8001960:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001962:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001964:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001966:	4e33      	ldr	r6, [pc, #204]	; (8001a34 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001968:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800196a:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800196c:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800196e:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8001970:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001972:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001974:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001976:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001978:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 800197a:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800197c:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800197e:	4b2e      	ldr	r3, [pc, #184]	; (8001a38 <pvPortMalloc+0xfc>)
 8001980:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001982:	4b2e      	ldr	r3, [pc, #184]	; (8001a3c <pvPortMalloc+0x100>)
 8001984:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	061b      	lsls	r3, r3, #24
 800198a:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800198c:	6806      	ldr	r6, [r0, #0]
 800198e:	4234      	tst	r4, r6
 8001990:	d116      	bne.n	80019c0 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 8001992:	2c00      	cmp	r4, #0
 8001994:	d014      	beq.n	80019c0 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 8001996:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001998:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 800199a:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800199c:	420b      	tst	r3, r1
 800199e:	d001      	beq.n	80019a4 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80019a0:	438b      	bics	r3, r1
 80019a2:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00b      	beq.n	80019c0 <pvPortMalloc+0x84>
 80019a8:	4924      	ldr	r1, [pc, #144]	; (8001a3c <pvPortMalloc+0x100>)
 80019aa:	680d      	ldr	r5, [r1, #0]
 80019ac:	42ab      	cmp	r3, r5
 80019ae:	d807      	bhi.n	80019c0 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 80019b0:	4920      	ldr	r1, [pc, #128]	; (8001a34 <pvPortMalloc+0xf8>)
 80019b2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80019b4:	6860      	ldr	r0, [r4, #4]
 80019b6:	4283      	cmp	r3, r0
 80019b8:	d807      	bhi.n	80019ca <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	4294      	cmp	r4, r2
 80019be:	d10b      	bne.n	80019d8 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 80019c0:	2500      	movs	r5, #0
 80019c2:	e028      	b.n	8001a16 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80019c4:	23c0      	movs	r3, #192	; 0xc0
 80019c6:	011b      	lsls	r3, r3, #4
 80019c8:	e7cc      	b.n	8001964 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80019ca:	6827      	ldr	r7, [r4, #0]
 80019cc:	46bc      	mov	ip, r7
 80019ce:	2f00      	cmp	r7, #0
 80019d0:	d0f3      	beq.n	80019ba <pvPortMalloc+0x7e>
 80019d2:	0021      	movs	r1, r4
 80019d4:	4664      	mov	r4, ip
 80019d6:	e7ed      	b.n	80019b4 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80019d8:	680a      	ldr	r2, [r1, #0]
 80019da:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80019dc:	6822      	ldr	r2, [r4, #0]
 80019de:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80019e0:	1ac2      	subs	r2, r0, r3
 80019e2:	2a10      	cmp	r2, #16
 80019e4:	d908      	bls.n	80019f8 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80019e6:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80019e8:	0741      	lsls	r1, r0, #29
 80019ea:	d001      	beq.n	80019f0 <pvPortMalloc+0xb4>
 80019ec:	b672      	cpsid	i
 80019ee:	e7fe      	b.n	80019ee <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80019f0:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80019f2:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80019f4:	f7ff ff7e 	bl	80018f4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80019f8:	6863      	ldr	r3, [r4, #4]
 80019fa:	4a10      	ldr	r2, [pc, #64]	; (8001a3c <pvPortMalloc+0x100>)
 80019fc:	1aed      	subs	r5, r5, r3
 80019fe:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a00:	4a0d      	ldr	r2, [pc, #52]	; (8001a38 <pvPortMalloc+0xfc>)
 8001a02:	6811      	ldr	r1, [r2, #0]
 8001a04:	428d      	cmp	r5, r1
 8001a06:	d200      	bcs.n	8001a0a <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001a08:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a0a:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a0c:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 8001a0e:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a10:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a12:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001a14:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8001a16:	f000 fc03 	bl	8002220 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a1a:	076b      	lsls	r3, r5, #29
 8001a1c:	d001      	beq.n	8001a22 <pvPortMalloc+0xe6>
 8001a1e:	b672      	cpsid	i
 8001a20:	e7fe      	b.n	8001a20 <pvPortMalloc+0xe4>
}
 8001a22:	0028      	movs	r0, r5
 8001a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	20000088 	.word	0x20000088
 8001a2c:	20000c8c 	.word	0x20000c8c
 8001a30:	2000008c 	.word	0x2000008c
 8001a34:	20000c98 	.word	0x20000c98
 8001a38:	20000c94 	.word	0x20000c94
 8001a3c:	20000c90 	.word	0x20000c90

08001a40 <vPortFree>:
{
 8001a40:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d01b      	beq.n	8001a7e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001a46:	4a0e      	ldr	r2, [pc, #56]	; (8001a80 <vPortFree+0x40>)
 8001a48:	3808      	subs	r0, #8
 8001a4a:	6843      	ldr	r3, [r0, #4]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	0004      	movs	r4, r0
 8001a50:	421a      	tst	r2, r3
 8001a52:	d101      	bne.n	8001a58 <vPortFree+0x18>
 8001a54:	b672      	cpsid	i
 8001a56:	e7fe      	b.n	8001a56 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001a58:	6801      	ldr	r1, [r0, #0]
 8001a5a:	2900      	cmp	r1, #0
 8001a5c:	d001      	beq.n	8001a62 <vPortFree+0x22>
 8001a5e:	b672      	cpsid	i
 8001a60:	e7fe      	b.n	8001a60 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001a62:	4393      	bics	r3, r2
 8001a64:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001a66:	f000 fb4f 	bl	8002108 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001a6a:	4a06      	ldr	r2, [pc, #24]	; (8001a84 <vPortFree+0x44>)
 8001a6c:	6863      	ldr	r3, [r4, #4]
 8001a6e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001a70:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001a72:	185b      	adds	r3, r3, r1
 8001a74:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001a76:	f7ff ff3d 	bl	80018f4 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8001a7a:	f000 fbd1 	bl	8002220 <xTaskResumeAll>
}
 8001a7e:	bd10      	pop	{r4, pc}
 8001a80:	20000c8c 	.word	0x20000c8c
 8001a84:	20000c90 	.word	0x20000c90

08001a88 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001a88:	b570      	push	{r4, r5, r6, lr}
 8001a8a:	0016      	movs	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001a8c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8001a8e:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a90:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001a92:	2a00      	cmp	r2, #0
 8001a94:	d10a      	bne.n	8001aac <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a96:	6806      	ldr	r6, [r0, #0]
BaseType_t xReturn = pdFALSE;
 8001a98:	0010      	movs	r0, r2
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a9a:	2e00      	cmp	r6, #0
 8001a9c:	d103      	bne.n	8001aa6 <prvCopyDataToQueue+0x1e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001a9e:	6860      	ldr	r0, [r4, #4]
 8001aa0:	f000 fd9e 	bl	80025e0 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001aa4:	6066      	str	r6, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001aa6:	3501      	adds	r5, #1
 8001aa8:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 8001aaa:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001aac:	2e00      	cmp	r6, #0
 8001aae:	d10d      	bne.n	8001acc <prvCopyDataToQueue+0x44>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001ab0:	6880      	ldr	r0, [r0, #8]
 8001ab2:	f001 fabf 	bl	8003034 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001ab6:	68a3      	ldr	r3, [r4, #8]
 8001ab8:	6c22      	ldr	r2, [r4, #64]	; 0x40
BaseType_t xReturn = pdFALSE;
 8001aba:	0030      	movs	r0, r6
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001abc:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001abe:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001ac0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d3ef      	bcc.n	8001aa6 <prvCopyDataToQueue+0x1e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001ac6:	6823      	ldr	r3, [r4, #0]
 8001ac8:	60a3      	str	r3, [r4, #8]
 8001aca:	e7ec      	b.n	8001aa6 <prvCopyDataToQueue+0x1e>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001acc:	68c0      	ldr	r0, [r0, #12]
 8001ace:	f001 fab1 	bl	8003034 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001ad2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ad4:	68e2      	ldr	r2, [r4, #12]
 8001ad6:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ad8:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001ada:	18d2      	adds	r2, r2, r3
 8001adc:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001ade:	428a      	cmp	r2, r1
 8001ae0:	d202      	bcs.n	8001ae8 <prvCopyDataToQueue+0x60>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001ae2:	6862      	ldr	r2, [r4, #4]
 8001ae4:	18d3      	adds	r3, r2, r3
 8001ae6:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
 8001ae8:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
 8001aea:	2e02      	cmp	r6, #2
 8001aec:	d1db      	bne.n	8001aa6 <prvCopyDataToQueue+0x1e>
				--uxMessagesWaiting;
 8001aee:	002b      	movs	r3, r5
 8001af0:	1e5a      	subs	r2, r3, #1
 8001af2:	4193      	sbcs	r3, r2
 8001af4:	1aed      	subs	r5, r5, r3
 8001af6:	e7d6      	b.n	8001aa6 <prvCopyDataToQueue+0x1e>

08001af8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001af8:	0003      	movs	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001afa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8001afc:	b510      	push	{r4, lr}
 8001afe:	0008      	movs	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001b00:	2a00      	cmp	r2, #0
 8001b02:	d00a      	beq.n	8001b1a <prvCopyDataFromQueue+0x22>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001b04:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001b06:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001b08:	1889      	adds	r1, r1, r2
 8001b0a:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001b0c:	42a1      	cmp	r1, r4
 8001b0e:	d301      	bcc.n	8001b14 <prvCopyDataFromQueue+0x1c>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001b10:	6819      	ldr	r1, [r3, #0]
 8001b12:	60d9      	str	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001b14:	68d9      	ldr	r1, [r3, #12]
 8001b16:	f001 fa8d 	bl	8003034 <memcpy>
	}
}
 8001b1a:	bd10      	pop	{r4, pc}

08001b1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001b1c:	b570      	push	{r4, r5, r6, lr}
 8001b1e:	0005      	movs	r5, r0
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001b20:	002e      	movs	r6, r5
 8001b22:	3645      	adds	r6, #69	; 0x45
	taskENTER_CRITICAL();
 8001b24:	f7ff fe5c 	bl	80017e0 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001b28:	7834      	ldrb	r4, [r6, #0]
 8001b2a:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001b2c:	2c00      	cmp	r4, #0
 8001b2e:	dc10      	bgt.n	8001b52 <prvUnlockQueue+0x36>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001b30:	23ff      	movs	r3, #255	; 0xff
 8001b32:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001b34:	002e      	movs	r6, r5
 8001b36:	3644      	adds	r6, #68	; 0x44
	taskEXIT_CRITICAL();
 8001b38:	f7ff fe5e 	bl	80017f8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8001b3c:	f7ff fe50 	bl	80017e0 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001b40:	7834      	ldrb	r4, [r6, #0]
 8001b42:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001b44:	2c00      	cmp	r4, #0
 8001b46:	dc11      	bgt.n	8001b6c <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001b48:	23ff      	movs	r3, #255	; 0xff
 8001b4a:	7033      	strb	r3, [r6, #0]
	}
	taskEXIT_CRITICAL();
 8001b4c:	f7ff fe54 	bl	80017f8 <vPortExitCritical>
}
 8001b50:	bd70      	pop	{r4, r5, r6, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0eb      	beq.n	8001b30 <prvUnlockQueue+0x14>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b58:	0028      	movs	r0, r5
 8001b5a:	3024      	adds	r0, #36	; 0x24
 8001b5c:	f000 fc78 	bl	8002450 <xTaskRemoveFromEventList>
 8001b60:	2800      	cmp	r0, #0
 8001b62:	d001      	beq.n	8001b68 <prvUnlockQueue+0x4c>
						vTaskMissedYield();
 8001b64:	f000 fcf0 	bl	8002548 <vTaskMissedYield>
 8001b68:	3c01      	subs	r4, #1
 8001b6a:	e7de      	b.n	8001b2a <prvUnlockQueue+0xe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b6c:	692b      	ldr	r3, [r5, #16]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0ea      	beq.n	8001b48 <prvUnlockQueue+0x2c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b72:	0028      	movs	r0, r5
 8001b74:	3010      	adds	r0, #16
 8001b76:	f000 fc6b 	bl	8002450 <xTaskRemoveFromEventList>
 8001b7a:	2800      	cmp	r0, #0
 8001b7c:	d001      	beq.n	8001b82 <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8001b7e:	f000 fce3 	bl	8002548 <vTaskMissedYield>
 8001b82:	3c01      	subs	r4, #1
 8001b84:	e7dd      	b.n	8001b42 <prvUnlockQueue+0x26>

08001b86 <xQueueGenericReset>:
{
 8001b86:	b570      	push	{r4, r5, r6, lr}
 8001b88:	0004      	movs	r4, r0
 8001b8a:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	d101      	bne.n	8001b94 <xQueueGenericReset+0xe>
 8001b90:	b672      	cpsid	i
 8001b92:	e7fe      	b.n	8001b92 <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8001b94:	f7ff fe24 	bl	80017e0 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001b98:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001b9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b9c:	6822      	ldr	r2, [r4, #0]
 8001b9e:	434b      	muls	r3, r1
 8001ba0:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001ba2:	1a5b      	subs	r3, r3, r1
 8001ba4:	18d3      	adds	r3, r2, r3
 8001ba6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001ba8:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001baa:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001bac:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001bae:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001bb0:	22ff      	movs	r2, #255	; 0xff
 8001bb2:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001bb4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001bb6:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8001bb8:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 8001bba:	4285      	cmp	r5, r0
 8001bbc:	d10e      	bne.n	8001bdc <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bbe:	6923      	ldr	r3, [r4, #16]
 8001bc0:	4283      	cmp	r3, r0
 8001bc2:	d007      	beq.n	8001bd4 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bc4:	0020      	movs	r0, r4
 8001bc6:	3010      	adds	r0, #16
 8001bc8:	f000 fc42 	bl	8002450 <xTaskRemoveFromEventList>
 8001bcc:	2800      	cmp	r0, #0
 8001bce:	d001      	beq.n	8001bd4 <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 8001bd0:	f7ff fdfa 	bl	80017c8 <vPortYield>
	taskEXIT_CRITICAL();
 8001bd4:	f7ff fe10 	bl	80017f8 <vPortExitCritical>
}
 8001bd8:	2001      	movs	r0, #1
 8001bda:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001bdc:	0020      	movs	r0, r4
 8001bde:	3010      	adds	r0, #16
 8001be0:	f7ff fd79 	bl	80016d6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001be4:	0020      	movs	r0, r4
 8001be6:	3024      	adds	r0, #36	; 0x24
 8001be8:	f7ff fd75 	bl	80016d6 <vListInitialise>
 8001bec:	e7f2      	b.n	8001bd4 <xQueueGenericReset+0x4e>

08001bee <xQueueGenericCreate>:
	{
 8001bee:	b570      	push	{r4, r5, r6, lr}
 8001bf0:	0006      	movs	r6, r0
 8001bf2:	000d      	movs	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001bf4:	2800      	cmp	r0, #0
 8001bf6:	d101      	bne.n	8001bfc <xQueueGenericCreate+0xe>
 8001bf8:	b672      	cpsid	i
 8001bfa:	e7fe      	b.n	8001bfa <xQueueGenericCreate+0xc>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001bfc:	0008      	movs	r0, r1
 8001bfe:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001c00:	3048      	adds	r0, #72	; 0x48
 8001c02:	f7ff fe9b 	bl	800193c <pvPortMalloc>
 8001c06:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8001c08:	d008      	beq.n	8001c1c <xQueueGenericCreate+0x2e>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001c0a:	2d00      	cmp	r5, #0
 8001c0c:	d108      	bne.n	8001c20 <xQueueGenericCreate+0x32>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001c0e:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8001c10:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001c12:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001c14:	2101      	movs	r1, #1
 8001c16:	0020      	movs	r0, r4
 8001c18:	f7ff ffb5 	bl	8001b86 <xQueueGenericReset>
	}
 8001c1c:	0020      	movs	r0, r4
 8001c1e:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001c20:	0003      	movs	r3, r0
 8001c22:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001c24:	6003      	str	r3, [r0, #0]
 8001c26:	e7f3      	b.n	8001c10 <xQueueGenericCreate+0x22>

08001c28 <xQueueGenericSend>:
{
 8001c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	0004      	movs	r4, r0
 8001c2e:	9100      	str	r1, [sp, #0]
 8001c30:	9201      	str	r2, [sp, #4]
 8001c32:	001d      	movs	r5, r3
	configASSERT( pxQueue );
 8001c34:	2800      	cmp	r0, #0
 8001c36:	d101      	bne.n	8001c3c <xQueueGenericSend+0x14>
 8001c38:	b672      	cpsid	i
 8001c3a:	e7fe      	b.n	8001c3a <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c3c:	9b00      	ldr	r3, [sp, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d000      	beq.n	8001c44 <xQueueGenericSend+0x1c>
 8001c42:	e06f      	b.n	8001d24 <xQueueGenericSend+0xfc>
 8001c44:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d100      	bne.n	8001c4c <xQueueGenericSend+0x24>
 8001c4a:	e06b      	b.n	8001d24 <xQueueGenericSend+0xfc>
 8001c4c:	b672      	cpsid	i
 8001c4e:	e7fe      	b.n	8001c4e <xQueueGenericSend+0x26>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001c50:	9e01      	ldr	r6, [sp, #4]
 8001c52:	2e00      	cmp	r6, #0
 8001c54:	d103      	bne.n	8001c5e <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
 8001c56:	f7ff fdcf 	bl	80017f8 <vPortExitCritical>
			return errQUEUE_FULL;
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	e054      	b.n	8001d08 <xQueueGenericSend+0xe0>
				else if( xEntryTimeSet == pdFALSE )
 8001c5e:	2f00      	cmp	r7, #0
 8001c60:	d102      	bne.n	8001c68 <xQueueGenericSend+0x40>
					vTaskSetTimeOutState( &xTimeOut );
 8001c62:	a802      	add	r0, sp, #8
 8001c64:	f000 fc30 	bl	80024c8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001c68:	f7ff fdc6 	bl	80017f8 <vPortExitCritical>
		vTaskSuspendAll();
 8001c6c:	f000 fa4c 	bl	8002108 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001c70:	f7ff fdb6 	bl	80017e0 <vPortEnterCritical>
 8001c74:	0022      	movs	r2, r4
 8001c76:	3244      	adds	r2, #68	; 0x44
 8001c78:	7813      	ldrb	r3, [r2, #0]
 8001c7a:	b25b      	sxtb	r3, r3
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	d101      	bne.n	8001c84 <xQueueGenericSend+0x5c>
 8001c80:	2300      	movs	r3, #0
 8001c82:	7013      	strb	r3, [r2, #0]
 8001c84:	0022      	movs	r2, r4
 8001c86:	3245      	adds	r2, #69	; 0x45
 8001c88:	7813      	ldrb	r3, [r2, #0]
 8001c8a:	b25b      	sxtb	r3, r3
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <xQueueGenericSend+0x6c>
 8001c90:	2300      	movs	r3, #0
 8001c92:	7013      	strb	r3, [r2, #0]
 8001c94:	f7ff fdb0 	bl	80017f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001c98:	a901      	add	r1, sp, #4
 8001c9a:	a802      	add	r0, sp, #8
 8001c9c:	f000 fc24 	bl	80024e8 <xTaskCheckForTimeOut>
 8001ca0:	2800      	cmp	r0, #0
 8001ca2:	d139      	bne.n	8001d18 <xQueueGenericSend+0xf0>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001ca4:	f7ff fd9c 	bl	80017e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001ca8:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001caa:	6be6      	ldr	r6, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001cac:	f7ff fda4 	bl	80017f8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001cb0:	42b7      	cmp	r7, r6
 8001cb2:	d12b      	bne.n	8001d0c <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001cb4:	0020      	movs	r0, r4
 8001cb6:	9901      	ldr	r1, [sp, #4]
 8001cb8:	3010      	adds	r0, #16
 8001cba:	f000 fbb7 	bl	800242c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001cbe:	0020      	movs	r0, r4
 8001cc0:	f7ff ff2c 	bl	8001b1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001cc4:	f000 faac 	bl	8002220 <xTaskResumeAll>
 8001cc8:	2800      	cmp	r0, #0
 8001cca:	d101      	bne.n	8001cd0 <xQueueGenericSend+0xa8>
					portYIELD_WITHIN_API();
 8001ccc:	f7ff fd7c 	bl	80017c8 <vPortYield>
 8001cd0:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8001cd2:	f7ff fd85 	bl	80017e0 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001cd6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cd8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d301      	bcc.n	8001ce2 <xQueueGenericSend+0xba>
 8001cde:	2d02      	cmp	r5, #2
 8001ce0:	d1b6      	bne.n	8001c50 <xQueueGenericSend+0x28>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001ce2:	002a      	movs	r2, r5
 8001ce4:	9900      	ldr	r1, [sp, #0]
 8001ce6:	0020      	movs	r0, r4
 8001ce8:	f7ff fece 	bl	8001a88 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <xQueueGenericSend+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cf2:	0020      	movs	r0, r4
 8001cf4:	3024      	adds	r0, #36	; 0x24
 8001cf6:	f000 fbab 	bl	8002450 <xTaskRemoveFromEventList>
 8001cfa:	2800      	cmp	r0, #0
 8001cfc:	d001      	beq.n	8001d02 <xQueueGenericSend+0xda>
							queueYIELD_IF_USING_PREEMPTION();
 8001cfe:	f7ff fd63 	bl	80017c8 <vPortYield>
				taskEXIT_CRITICAL();
 8001d02:	f7ff fd79 	bl	80017f8 <vPortExitCritical>
				return pdPASS;
 8001d06:	2001      	movs	r0, #1
}
 8001d08:	b005      	add	sp, #20
 8001d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8001d0c:	0020      	movs	r0, r4
 8001d0e:	f7ff ff05 	bl	8001b1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d12:	f000 fa85 	bl	8002220 <xTaskResumeAll>
 8001d16:	e7db      	b.n	8001cd0 <xQueueGenericSend+0xa8>
			prvUnlockQueue( pxQueue );
 8001d18:	0020      	movs	r0, r4
 8001d1a:	f7ff feff 	bl	8001b1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001d1e:	f000 fa7f 	bl	8002220 <xTaskResumeAll>
 8001d22:	e79a      	b.n	8001c5a <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001d24:	2d02      	cmp	r5, #2
 8001d26:	d102      	bne.n	8001d2e <xQueueGenericSend+0x106>
 8001d28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d109      	bne.n	8001d42 <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d2e:	f000 fc11 	bl	8002554 <xTaskGetSchedulerState>
 8001d32:	2700      	movs	r7, #0
 8001d34:	2800      	cmp	r0, #0
 8001d36:	d1cc      	bne.n	8001cd2 <xQueueGenericSend+0xaa>
 8001d38:	9f01      	ldr	r7, [sp, #4]
 8001d3a:	2f00      	cmp	r7, #0
 8001d3c:	d0c9      	beq.n	8001cd2 <xQueueGenericSend+0xaa>
 8001d3e:	b672      	cpsid	i
 8001d40:	e7fe      	b.n	8001d40 <xQueueGenericSend+0x118>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001d42:	b672      	cpsid	i
 8001d44:	e7fe      	b.n	8001d44 <xQueueGenericSend+0x11c>

08001d46 <xQueueGenericReceive>:
{
 8001d46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d48:	b085      	sub	sp, #20
 8001d4a:	0004      	movs	r4, r0
 8001d4c:	000f      	movs	r7, r1
 8001d4e:	9201      	str	r2, [sp, #4]
 8001d50:	9300      	str	r3, [sp, #0]
	configASSERT( pxQueue );
 8001d52:	2800      	cmp	r0, #0
 8001d54:	d101      	bne.n	8001d5a <xQueueGenericReceive+0x14>
 8001d56:	b672      	cpsid	i
 8001d58:	e7fe      	b.n	8001d58 <xQueueGenericReceive+0x12>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d5a:	2900      	cmp	r1, #0
 8001d5c:	d000      	beq.n	8001d60 <xQueueGenericReceive+0x1a>
 8001d5e:	e08e      	b.n	8001e7e <xQueueGenericReceive+0x138>
 8001d60:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d100      	bne.n	8001d68 <xQueueGenericReceive+0x22>
 8001d66:	e08a      	b.n	8001e7e <xQueueGenericReceive+0x138>
 8001d68:	b672      	cpsid	i
 8001d6a:	e7fe      	b.n	8001d6a <xQueueGenericReceive+0x24>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8001d6e:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d06c      	beq.n	8001e4e <xQueueGenericReceive+0x108>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001d74:	0020      	movs	r0, r4
 8001d76:	3024      	adds	r0, #36	; 0x24
 8001d78:	e063      	b.n	8001e42 <xQueueGenericReceive+0xfc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d7a:	9d01      	ldr	r5, [sp, #4]
 8001d7c:	2d00      	cmp	r5, #0
 8001d7e:	d103      	bne.n	8001d88 <xQueueGenericReceive+0x42>
					taskEXIT_CRITICAL();
 8001d80:	f7ff fd3a 	bl	80017f8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8001d84:	0028      	movs	r0, r5
 8001d86:	e065      	b.n	8001e54 <xQueueGenericReceive+0x10e>
				else if( xEntryTimeSet == pdFALSE )
 8001d88:	2e00      	cmp	r6, #0
 8001d8a:	d102      	bne.n	8001d92 <xQueueGenericReceive+0x4c>
					vTaskSetTimeOutState( &xTimeOut );
 8001d8c:	a802      	add	r0, sp, #8
 8001d8e:	f000 fb9b 	bl	80024c8 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001d92:	f7ff fd31 	bl	80017f8 <vPortExitCritical>
		vTaskSuspendAll();
 8001d96:	f000 f9b7 	bl	8002108 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d9a:	f7ff fd21 	bl	80017e0 <vPortEnterCritical>
 8001d9e:	0022      	movs	r2, r4
 8001da0:	3244      	adds	r2, #68	; 0x44
 8001da2:	7813      	ldrb	r3, [r2, #0]
 8001da4:	b25b      	sxtb	r3, r3
 8001da6:	3301      	adds	r3, #1
 8001da8:	d101      	bne.n	8001dae <xQueueGenericReceive+0x68>
 8001daa:	2300      	movs	r3, #0
 8001dac:	7013      	strb	r3, [r2, #0]
 8001dae:	0022      	movs	r2, r4
 8001db0:	3245      	adds	r2, #69	; 0x45
 8001db2:	7813      	ldrb	r3, [r2, #0]
 8001db4:	b25b      	sxtb	r3, r3
 8001db6:	3301      	adds	r3, #1
 8001db8:	d101      	bne.n	8001dbe <xQueueGenericReceive+0x78>
 8001dba:	2300      	movs	r3, #0
 8001dbc:	7013      	strb	r3, [r2, #0]
 8001dbe:	f7ff fd1b 	bl	80017f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001dc2:	a901      	add	r1, sp, #4
 8001dc4:	a802      	add	r0, sp, #8
 8001dc6:	f000 fb8f 	bl	80024e8 <xTaskCheckForTimeOut>
 8001dca:	2800      	cmp	r0, #0
 8001dcc:	d14a      	bne.n	8001e64 <xQueueGenericReceive+0x11e>
	taskENTER_CRITICAL();
 8001dce:	f7ff fd07 	bl	80017e0 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001dd2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001dd4:	f7ff fd10 	bl	80017f8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001dd8:	2d00      	cmp	r5, #0
 8001dda:	d13d      	bne.n	8001e58 <xQueueGenericReceive+0x112>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d106      	bne.n	8001df0 <xQueueGenericReceive+0xaa>
						taskENTER_CRITICAL();
 8001de2:	f7ff fcfd 	bl	80017e0 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001de6:	6860      	ldr	r0, [r4, #4]
 8001de8:	f000 fbc4 	bl	8002574 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8001dec:	f7ff fd04 	bl	80017f8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001df0:	0020      	movs	r0, r4
 8001df2:	9901      	ldr	r1, [sp, #4]
 8001df4:	3024      	adds	r0, #36	; 0x24
 8001df6:	f000 fb19 	bl	800242c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001dfa:	0020      	movs	r0, r4
 8001dfc:	f7ff fe8e 	bl	8001b1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001e00:	f000 fa0e 	bl	8002220 <xTaskResumeAll>
 8001e04:	2800      	cmp	r0, #0
 8001e06:	d101      	bne.n	8001e0c <xQueueGenericReceive+0xc6>
					portYIELD_WITHIN_API();
 8001e08:	f7ff fcde 	bl	80017c8 <vPortYield>
 8001e0c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8001e0e:	f7ff fce7 	bl	80017e0 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e12:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001e14:	2d00      	cmp	r5, #0
 8001e16:	d0b0      	beq.n	8001d7a <xQueueGenericReceive+0x34>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001e18:	0039      	movs	r1, r7
 8001e1a:	0020      	movs	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001e1c:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001e1e:	f7ff fe6b 	bl	8001af8 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8001e22:	9b00      	ldr	r3, [sp, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1a1      	bne.n	8001d6c <xQueueGenericReceive+0x26>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e28:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8001e2a:	3d01      	subs	r5, #1
 8001e2c:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <xQueueGenericReceive+0xf2>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8001e32:	f000 fc0b 	bl	800264c <pvTaskIncrementMutexHeldCount>
 8001e36:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e38:	6923      	ldr	r3, [r4, #16]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d007      	beq.n	8001e4e <xQueueGenericReceive+0x108>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e3e:	0020      	movs	r0, r4
 8001e40:	3010      	adds	r0, #16
 8001e42:	f000 fb05 	bl	8002450 <xTaskRemoveFromEventList>
 8001e46:	2800      	cmp	r0, #0
 8001e48:	d001      	beq.n	8001e4e <xQueueGenericReceive+0x108>
							queueYIELD_IF_USING_PREEMPTION();
 8001e4a:	f7ff fcbd 	bl	80017c8 <vPortYield>
				taskEXIT_CRITICAL();
 8001e4e:	f7ff fcd3 	bl	80017f8 <vPortExitCritical>
				return pdPASS;
 8001e52:	2001      	movs	r0, #1
}
 8001e54:	b005      	add	sp, #20
 8001e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8001e58:	0020      	movs	r0, r4
 8001e5a:	f7ff fe5f 	bl	8001b1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001e5e:	f000 f9df 	bl	8002220 <xTaskResumeAll>
 8001e62:	e7d3      	b.n	8001e0c <xQueueGenericReceive+0xc6>
			prvUnlockQueue( pxQueue );
 8001e64:	0020      	movs	r0, r4
 8001e66:	f7ff fe59 	bl	8001b1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001e6a:	f000 f9d9 	bl	8002220 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8001e6e:	f7ff fcb7 	bl	80017e0 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001e72:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001e74:	f7ff fcc0 	bl	80017f8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e78:	2d00      	cmp	r5, #0
 8001e7a:	d1c7      	bne.n	8001e0c <xQueueGenericReceive+0xc6>
 8001e7c:	e782      	b.n	8001d84 <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e7e:	f000 fb69 	bl	8002554 <xTaskGetSchedulerState>
 8001e82:	2600      	movs	r6, #0
 8001e84:	2800      	cmp	r0, #0
 8001e86:	d1c2      	bne.n	8001e0e <xQueueGenericReceive+0xc8>
 8001e88:	9e01      	ldr	r6, [sp, #4]
 8001e8a:	2e00      	cmp	r6, #0
 8001e8c:	d0bf      	beq.n	8001e0e <xQueueGenericReceive+0xc8>
 8001e8e:	b672      	cpsid	i
 8001e90:	e7fe      	b.n	8001e90 <xQueueGenericReceive+0x14a>
	...

08001e94 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e94:	4a07      	ldr	r2, [pc, #28]	; (8001eb4 <prvResetNextTaskUnblockTime+0x20>)
 8001e96:	6813      	ldr	r3, [r2, #0]
 8001e98:	6819      	ldr	r1, [r3, #0]
 8001e9a:	4b07      	ldr	r3, [pc, #28]	; (8001eb8 <prvResetNextTaskUnblockTime+0x24>)
 8001e9c:	2900      	cmp	r1, #0
 8001e9e:	d103      	bne.n	8001ea8 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001ea4:	601a      	str	r2, [r3, #0]
	}
}
 8001ea6:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001ea8:	6812      	ldr	r2, [r2, #0]
 8001eaa:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001eac:	68d2      	ldr	r2, [r2, #12]
 8001eae:	6852      	ldr	r2, [r2, #4]
 8001eb0:	e7f8      	b.n	8001ea4 <prvResetNextTaskUnblockTime+0x10>
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	20000ca4 	.word	0x20000ca4
 8001eb8:	20000d7c 	.word	0x20000d7c

08001ebc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ebe:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001ec0:	4b14      	ldr	r3, [pc, #80]	; (8001f14 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ec2:	4d15      	ldr	r5, [pc, #84]	; (8001f18 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8001ec4:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ec6:	6828      	ldr	r0, [r5, #0]
{
 8001ec8:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001eca:	3004      	adds	r0, #4
 8001ecc:	f7ff fc34 	bl	8001738 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001ed0:	1c63      	adds	r3, r4, #1
 8001ed2:	d107      	bne.n	8001ee4 <prvAddCurrentTaskToDelayedList+0x28>
 8001ed4:	2f00      	cmp	r7, #0
 8001ed6:	d005      	beq.n	8001ee4 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ed8:	6829      	ldr	r1, [r5, #0]
 8001eda:	4810      	ldr	r0, [pc, #64]	; (8001f1c <prvAddCurrentTaskToDelayedList+0x60>)
 8001edc:	3104      	adds	r1, #4
 8001ede:	f7ff fc08 	bl	80016f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ee4:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001ee6:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ee8:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001eea:	42a6      	cmp	r6, r4
 8001eec:	d906      	bls.n	8001efc <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <prvAddCurrentTaskToDelayedList+0x64>)
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	6829      	ldr	r1, [r5, #0]
 8001ef4:	3104      	adds	r1, #4
 8001ef6:	f7ff fc08 	bl	800170a <vListInsert>
 8001efa:	e7f2      	b.n	8001ee2 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001efc:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <prvAddCurrentTaskToDelayedList+0x68>)
 8001efe:	6818      	ldr	r0, [r3, #0]
 8001f00:	6829      	ldr	r1, [r5, #0]
 8001f02:	3104      	adds	r1, #4
 8001f04:	f7ff fc01 	bl	800170a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f08:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <prvAddCurrentTaskToDelayedList+0x6c>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4294      	cmp	r4, r2
 8001f0e:	d2e8      	bcs.n	8001ee2 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8001f10:	601c      	str	r4, [r3, #0]
}
 8001f12:	e7e6      	b.n	8001ee2 <prvAddCurrentTaskToDelayedList+0x26>
 8001f14:	20000dc4 	.word	0x20000dc4
 8001f18:	20000ca0 	.word	0x20000ca0
 8001f1c:	20000d9c 	.word	0x20000d9c
 8001f20:	20000ca8 	.word	0x20000ca8
 8001f24:	20000ca4 	.word	0x20000ca4
 8001f28:	20000d7c 	.word	0x20000d7c

08001f2c <xTaskCreate>:
	{
 8001f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f2e:	0095      	lsls	r5, r2, #2
	{
 8001f30:	b085      	sub	sp, #20
 8001f32:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f34:	0028      	movs	r0, r5
	{
 8001f36:	000f      	movs	r7, r1
 8001f38:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f3a:	f7ff fcff 	bl	800193c <pvPortMalloc>
 8001f3e:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001f40:	d100      	bne.n	8001f44 <xTaskCreate+0x18>
 8001f42:	e08e      	b.n	8002062 <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001f44:	2054      	movs	r0, #84	; 0x54
 8001f46:	f7ff fcf9 	bl	800193c <pvPortMalloc>
 8001f4a:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001f4c:	d100      	bne.n	8001f50 <xTaskCreate+0x24>
 8001f4e:	e085      	b.n	800205c <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f50:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001f52:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8001f54:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001f56:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f58:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f5a:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001f5c:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001f5e:	001a      	movs	r2, r3
 8001f60:	5cf9      	ldrb	r1, [r7, r3]
 8001f62:	3234      	adds	r2, #52	; 0x34
 8001f64:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8001f66:	5cfa      	ldrb	r2, [r7, r3]
 8001f68:	2a00      	cmp	r2, #0
 8001f6a:	d002      	beq.n	8001f72 <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	2b10      	cmp	r3, #16
 8001f70:	d1f5      	bne.n	8001f5e <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001f72:	0023      	movs	r3, r4
 8001f74:	2500      	movs	r5, #0
 8001f76:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001f78:	3343      	adds	r3, #67	; 0x43
 8001f7a:	701d      	strb	r5, [r3, #0]
 8001f7c:	2e06      	cmp	r6, #6
 8001f7e:	d900      	bls.n	8001f82 <xTaskCreate+0x56>
 8001f80:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f82:	1d23      	adds	r3, r4, #4
 8001f84:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8001f86:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001f88:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001f8a:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f8c:	9301      	str	r3, [sp, #4]
 8001f8e:	f7ff fbad 	bl	80016ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001f92:	0020      	movs	r0, r4
 8001f94:	3018      	adds	r0, #24
 8001f96:	f7ff fba9 	bl	80016ec <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f9a:	2307      	movs	r3, #7
 8001f9c:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001f9e:	0023      	movs	r3, r4
 8001fa0:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001fa2:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fa4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001fa6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001fa8:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001faa:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001fac:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fae:	9902      	ldr	r1, [sp, #8]
 8001fb0:	9800      	ldr	r0, [sp, #0]
 8001fb2:	f7ff fbf7 	bl	80017a4 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8001fb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fb8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d000      	beq.n	8001fc0 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001fbe:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8001fc0:	f7ff fc0e 	bl	80017e0 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001fc4:	4b2e      	ldr	r3, [pc, #184]	; (8002080 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8001fc6:	4d2f      	ldr	r5, [pc, #188]	; (8002084 <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	3201      	adds	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001fce:	682a      	ldr	r2, [r5, #0]
 8001fd0:	2a00      	cmp	r2, #0
 8001fd2:	d149      	bne.n	8002068 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8001fd4:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d11d      	bne.n	8002018 <xTaskCreate+0xec>
 8001fdc:	4e2a      	ldr	r6, [pc, #168]	; (8002088 <xTaskCreate+0x15c>)
 8001fde:	0037      	movs	r7, r6
 8001fe0:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001fe2:	0030      	movs	r0, r6
 8001fe4:	3614      	adds	r6, #20
 8001fe6:	f7ff fb76 	bl	80016d6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001fea:	42b7      	cmp	r7, r6
 8001fec:	d1f9      	bne.n	8001fe2 <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8001fee:	4e27      	ldr	r6, [pc, #156]	; (800208c <xTaskCreate+0x160>)
 8001ff0:	0030      	movs	r0, r6
 8001ff2:	f7ff fb70 	bl	80016d6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001ff6:	4f26      	ldr	r7, [pc, #152]	; (8002090 <xTaskCreate+0x164>)
 8001ff8:	0038      	movs	r0, r7
 8001ffa:	f7ff fb6c 	bl	80016d6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001ffe:	4825      	ldr	r0, [pc, #148]	; (8002094 <xTaskCreate+0x168>)
 8002000:	f7ff fb69 	bl	80016d6 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002004:	4824      	ldr	r0, [pc, #144]	; (8002098 <xTaskCreate+0x16c>)
 8002006:	f7ff fb66 	bl	80016d6 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800200a:	4824      	ldr	r0, [pc, #144]	; (800209c <xTaskCreate+0x170>)
 800200c:	f7ff fb63 	bl	80016d6 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002010:	4b23      	ldr	r3, [pc, #140]	; (80020a0 <xTaskCreate+0x174>)
 8002012:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002014:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <xTaskCreate+0x178>)
 8002016:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8002018:	4a23      	ldr	r2, [pc, #140]	; (80020a8 <xTaskCreate+0x17c>)
 800201a:	6813      	ldr	r3, [r2, #0]
 800201c:	3301      	adds	r3, #1
 800201e:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002020:	4a22      	ldr	r2, [pc, #136]	; (80020ac <xTaskCreate+0x180>)
 8002022:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002024:	6811      	ldr	r1, [r2, #0]
 8002026:	428b      	cmp	r3, r1
 8002028:	d900      	bls.n	800202c <xTaskCreate+0x100>
 800202a:	6013      	str	r3, [r2, #0]
 800202c:	2014      	movs	r0, #20
 800202e:	4358      	muls	r0, r3
 8002030:	4b15      	ldr	r3, [pc, #84]	; (8002088 <xTaskCreate+0x15c>)
 8002032:	9901      	ldr	r1, [sp, #4]
 8002034:	1818      	adds	r0, r3, r0
 8002036:	f7ff fb5c 	bl	80016f2 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800203a:	f7ff fbdd 	bl	80017f8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800203e:	4b1c      	ldr	r3, [pc, #112]	; (80020b0 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8002040:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002048:	682b      	ldr	r3, [r5, #0]
 800204a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800204c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800204e:	429a      	cmp	r2, r3
 8002050:	d201      	bcs.n	8002056 <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8002052:	f7ff fbb9 	bl	80017c8 <vPortYield>
	}
 8002056:	0030      	movs	r0, r6
 8002058:	b005      	add	sp, #20
 800205a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 800205c:	0030      	movs	r0, r6
 800205e:	f7ff fcef 	bl	8001a40 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002062:	2601      	movs	r6, #1
 8002064:	4276      	negs	r6, r6
 8002066:	e7f6      	b.n	8002056 <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <xTaskCreate+0x184>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1d3      	bne.n	8002018 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002070:	682b      	ldr	r3, [r5, #0]
 8002072:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002076:	4293      	cmp	r3, r2
 8002078:	d8ce      	bhi.n	8002018 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 800207a:	602c      	str	r4, [r5, #0]
 800207c:	e7cc      	b.n	8002018 <xTaskCreate+0xec>
 800207e:	46c0      	nop			; (mov r8, r8)
 8002080:	20000d38 	.word	0x20000d38
 8002084:	20000ca0 	.word	0x20000ca0
 8002088:	20000cac 	.word	0x20000cac
 800208c:	20000d50 	.word	0x20000d50
 8002090:	20000d64 	.word	0x20000d64
 8002094:	20000d84 	.word	0x20000d84
 8002098:	20000db0 	.word	0x20000db0
 800209c:	20000d9c 	.word	0x20000d9c
 80020a0:	20000ca4 	.word	0x20000ca4
 80020a4:	20000ca8 	.word	0x20000ca8
 80020a8:	20000d48 	.word	0x20000d48
 80020ac:	20000d4c 	.word	0x20000d4c
 80020b0:	20000d98 	.word	0x20000d98

080020b4 <vTaskStartScheduler>:
{
 80020b4:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80020b6:	2400      	movs	r4, #0
 80020b8:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <vTaskStartScheduler+0x3c>)
 80020ba:	9400      	str	r4, [sp, #0]
 80020bc:	9301      	str	r3, [sp, #4]
 80020be:	2280      	movs	r2, #128	; 0x80
 80020c0:	0023      	movs	r3, r4
 80020c2:	490c      	ldr	r1, [pc, #48]	; (80020f4 <vTaskStartScheduler+0x40>)
 80020c4:	480c      	ldr	r0, [pc, #48]	; (80020f8 <vTaskStartScheduler+0x44>)
 80020c6:	f7ff ff31 	bl	8001f2c <xTaskCreate>
	if( xReturn == pdPASS )
 80020ca:	2801      	cmp	r0, #1
 80020cc:	d10b      	bne.n	80020e6 <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 80020ce:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 80020d0:	2201      	movs	r2, #1
 80020d2:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <vTaskStartScheduler+0x48>)
 80020d4:	4252      	negs	r2, r2
 80020d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <vTaskStartScheduler+0x4c>)
 80020da:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80020dc:	4b09      	ldr	r3, [pc, #36]	; (8002104 <vTaskStartScheduler+0x50>)
 80020de:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80020e0:	f7ff fbee 	bl	80018c0 <xPortStartScheduler>
}
 80020e4:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80020e6:	1c43      	adds	r3, r0, #1
 80020e8:	d1fc      	bne.n	80020e4 <vTaskStartScheduler+0x30>
 80020ea:	b672      	cpsid	i
 80020ec:	e7fe      	b.n	80020ec <vTaskStartScheduler+0x38>
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	20000d78 	.word	0x20000d78
 80020f4:	080038e4 	.word	0x080038e4
 80020f8:	08002359 	.word	0x08002359
 80020fc:	20000d7c 	.word	0x20000d7c
 8002100:	20000d98 	.word	0x20000d98
 8002104:	20000dc4 	.word	0x20000dc4

08002108 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002108:	4a02      	ldr	r2, [pc, #8]	; (8002114 <vTaskSuspendAll+0xc>)
 800210a:	6813      	ldr	r3, [r2, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	6013      	str	r3, [r2, #0]
}
 8002110:	4770      	bx	lr
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	20000d44 	.word	0x20000d44

08002118 <xTaskGetTickCount>:
 8002118:	4b01      	ldr	r3, [pc, #4]	; (8002120 <xTaskGetTickCount+0x8>)
 800211a:	6818      	ldr	r0, [r3, #0]
 800211c:	4770      	bx	lr
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	20000dc4 	.word	0x20000dc4

08002124 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002124:	4b33      	ldr	r3, [pc, #204]	; (80021f4 <xTaskIncrementTick+0xd0>)
{
 8002126:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d135      	bne.n	800219a <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 800212e:	4b32      	ldr	r3, [pc, #200]	; (80021f8 <xTaskIncrementTick+0xd4>)
 8002130:	681c      	ldr	r4, [r3, #0]
 8002132:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002134:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8002136:	2c00      	cmp	r4, #0
 8002138:	d111      	bne.n	800215e <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 800213a:	4b30      	ldr	r3, [pc, #192]	; (80021fc <xTaskIncrementTick+0xd8>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	2a00      	cmp	r2, #0
 8002142:	d001      	beq.n	8002148 <xTaskIncrementTick+0x24>
 8002144:	b672      	cpsid	i
 8002146:	e7fe      	b.n	8002146 <xTaskIncrementTick+0x22>
 8002148:	4a2d      	ldr	r2, [pc, #180]	; (8002200 <xTaskIncrementTick+0xdc>)
 800214a:	6819      	ldr	r1, [r3, #0]
 800214c:	6810      	ldr	r0, [r2, #0]
 800214e:	6018      	str	r0, [r3, #0]
 8002150:	6011      	str	r1, [r2, #0]
 8002152:	4a2c      	ldr	r2, [pc, #176]	; (8002204 <xTaskIncrementTick+0xe0>)
 8002154:	6813      	ldr	r3, [r2, #0]
 8002156:	3301      	adds	r3, #1
 8002158:	6013      	str	r3, [r2, #0]
 800215a:	f7ff fe9b 	bl	8001e94 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800215e:	4f2a      	ldr	r7, [pc, #168]	; (8002208 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8002160:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	429c      	cmp	r4, r3
 8002166:	d307      	bcc.n	8002178 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002168:	4b24      	ldr	r3, [pc, #144]	; (80021fc <xTaskIncrementTick+0xd8>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	2a00      	cmp	r2, #0
 8002170:	d119      	bne.n	80021a6 <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002172:	2301      	movs	r3, #1
 8002174:	425b      	negs	r3, r3
 8002176:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002178:	4b24      	ldr	r3, [pc, #144]	; (800220c <xTaskIncrementTick+0xe8>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800217e:	2314      	movs	r3, #20
 8002180:	4353      	muls	r3, r2
 8002182:	4a23      	ldr	r2, [pc, #140]	; (8002210 <xTaskIncrementTick+0xec>)
 8002184:	58d3      	ldr	r3, [r2, r3]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d900      	bls.n	800218c <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 800218a:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 800218c:	4b21      	ldr	r3, [pc, #132]	; (8002214 <xTaskIncrementTick+0xf0>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d000      	beq.n	8002196 <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8002194:	2601      	movs	r6, #1
}
 8002196:	0030      	movs	r0, r6
 8002198:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 800219a:	4a1f      	ldr	r2, [pc, #124]	; (8002218 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 800219c:	2600      	movs	r6, #0
		++uxPendedTicks;
 800219e:	6813      	ldr	r3, [r2, #0]
 80021a0:	3301      	adds	r3, #1
 80021a2:	6013      	str	r3, [r2, #0]
 80021a4:	e7f2      	b.n	800218c <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80021ac:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 80021ae:	429c      	cmp	r4, r3
 80021b0:	d3e1      	bcc.n	8002176 <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80021b2:	1d2b      	adds	r3, r5, #4
 80021b4:	0018      	movs	r0, r3
 80021b6:	9301      	str	r3, [sp, #4]
 80021b8:	f7ff fabe 	bl	8001738 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021bc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021c2:	0028      	movs	r0, r5
 80021c4:	3018      	adds	r0, #24
 80021c6:	f7ff fab7 	bl	8001738 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80021ca:	4b14      	ldr	r3, [pc, #80]	; (800221c <xTaskIncrementTick+0xf8>)
 80021cc:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	4290      	cmp	r0, r2
 80021d2:	d900      	bls.n	80021d6 <xTaskIncrementTick+0xb2>
 80021d4:	6018      	str	r0, [r3, #0]
 80021d6:	2314      	movs	r3, #20
 80021d8:	4358      	muls	r0, r3
 80021da:	4b0d      	ldr	r3, [pc, #52]	; (8002210 <xTaskIncrementTick+0xec>)
 80021dc:	1d29      	adds	r1, r5, #4
 80021de:	1818      	adds	r0, r3, r0
 80021e0:	f7ff fa87 	bl	80016f2 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <xTaskIncrementTick+0xe8>)
 80021e6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d3bb      	bcc.n	8002168 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 80021f0:	2601      	movs	r6, #1
 80021f2:	e7b9      	b.n	8002168 <xTaskIncrementTick+0x44>
 80021f4:	20000d44 	.word	0x20000d44
 80021f8:	20000dc4 	.word	0x20000dc4
 80021fc:	20000ca4 	.word	0x20000ca4
 8002200:	20000ca8 	.word	0x20000ca8
 8002204:	20000d80 	.word	0x20000d80
 8002208:	20000d7c 	.word	0x20000d7c
 800220c:	20000ca0 	.word	0x20000ca0
 8002210:	20000cac 	.word	0x20000cac
 8002214:	20000dc8 	.word	0x20000dc8
 8002218:	20000d40 	.word	0x20000d40
 800221c:	20000d4c 	.word	0x20000d4c

08002220 <xTaskResumeAll>:
{
 8002220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8002222:	4c2b      	ldr	r4, [pc, #172]	; (80022d0 <xTaskResumeAll+0xb0>)
 8002224:	6823      	ldr	r3, [r4, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <xTaskResumeAll+0xe>
 800222a:	b672      	cpsid	i
 800222c:	e7fe      	b.n	800222c <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 800222e:	f7ff fad7 	bl	80017e0 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	3b01      	subs	r3, #1
 8002236:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002238:	6824      	ldr	r4, [r4, #0]
 800223a:	2c00      	cmp	r4, #0
 800223c:	d004      	beq.n	8002248 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 800223e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002240:	f7ff fada 	bl	80017f8 <vPortExitCritical>
}
 8002244:	0020      	movs	r0, r4
 8002246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002248:	4b22      	ldr	r3, [pc, #136]	; (80022d4 <xTaskResumeAll+0xb4>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d0f6      	beq.n	800223e <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8002250:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8002252:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002254:	4b20      	ldr	r3, [pc, #128]	; (80022d8 <xTaskResumeAll+0xb8>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2a00      	cmp	r2, #0
 800225a:	d11a      	bne.n	8002292 <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 800225c:	2c00      	cmp	r4, #0
 800225e:	d001      	beq.n	8002264 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8002260:	f7ff fe18 	bl	8001e94 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002264:	4d1d      	ldr	r5, [pc, #116]	; (80022dc <xTaskResumeAll+0xbc>)
 8002266:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002268:	2c00      	cmp	r4, #0
 800226a:	d00a      	beq.n	8002282 <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 800226c:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 800226e:	f7ff ff59 	bl	8002124 <xTaskIncrementTick>
 8002272:	2800      	cmp	r0, #0
 8002274:	d001      	beq.n	800227a <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 8002276:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <xTaskResumeAll+0xc0>)
 8002278:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 800227a:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800227c:	2c00      	cmp	r4, #0
 800227e:	d1f6      	bne.n	800226e <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8002280:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002282:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <xTaskResumeAll+0xc0>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d0d9      	beq.n	800223e <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 800228a:	f7ff fa9d 	bl	80017c8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 800228e:	2401      	movs	r4, #1
 8002290:	e7d6      	b.n	8002240 <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002296:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002298:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800229a:	3018      	adds	r0, #24
 800229c:	f7ff fa4c 	bl	8001738 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022a0:	0028      	movs	r0, r5
 80022a2:	f7ff fa49 	bl	8001738 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80022a6:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <xTaskResumeAll+0xc4>)
 80022a8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	4290      	cmp	r0, r2
 80022ae:	d900      	bls.n	80022b2 <xTaskResumeAll+0x92>
 80022b0:	6018      	str	r0, [r3, #0]
 80022b2:	4370      	muls	r0, r6
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <xTaskResumeAll+0xc8>)
 80022b6:	0029      	movs	r1, r5
 80022b8:	1818      	adds	r0, r3, r0
 80022ba:	f7ff fa1a 	bl	80016f2 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80022be:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <xTaskResumeAll+0xcc>)
 80022c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d3c4      	bcc.n	8002254 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 80022ca:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <xTaskResumeAll+0xc0>)
 80022cc:	601f      	str	r7, [r3, #0]
 80022ce:	e7c1      	b.n	8002254 <xTaskResumeAll+0x34>
 80022d0:	20000d44 	.word	0x20000d44
 80022d4:	20000d38 	.word	0x20000d38
 80022d8:	20000d84 	.word	0x20000d84
 80022dc:	20000d40 	.word	0x20000d40
 80022e0:	20000dc8 	.word	0x20000dc8
 80022e4:	20000d4c 	.word	0x20000d4c
 80022e8:	20000cac 	.word	0x20000cac
 80022ec:	20000ca0 	.word	0x20000ca0

080022f0 <vTaskDelayUntil>:
	{
 80022f0:	b570      	push	{r4, r5, r6, lr}
 80022f2:	0005      	movs	r5, r0
 80022f4:	000c      	movs	r4, r1
		configASSERT( pxPreviousWakeTime );
 80022f6:	2800      	cmp	r0, #0
 80022f8:	d101      	bne.n	80022fe <vTaskDelayUntil+0xe>
 80022fa:	b672      	cpsid	i
 80022fc:	e7fe      	b.n	80022fc <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
 80022fe:	2900      	cmp	r1, #0
 8002300:	d101      	bne.n	8002306 <vTaskDelayUntil+0x16>
 8002302:	b672      	cpsid	i
 8002304:	e7fe      	b.n	8002304 <vTaskDelayUntil+0x14>
		configASSERT( uxSchedulerSuspended == 0 );
 8002306:	4b12      	ldr	r3, [pc, #72]	; (8002350 <vTaskDelayUntil+0x60>)
 8002308:	681e      	ldr	r6, [r3, #0]
 800230a:	2e00      	cmp	r6, #0
 800230c:	d001      	beq.n	8002312 <vTaskDelayUntil+0x22>
 800230e:	b672      	cpsid	i
 8002310:	e7fe      	b.n	8002310 <vTaskDelayUntil+0x20>
		vTaskSuspendAll();
 8002312:	f7ff fef9 	bl	8002108 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 8002316:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <vTaskDelayUntil+0x64>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002318:	682a      	ldr	r2, [r5, #0]
			const TickType_t xConstTickCount = xTickCount;
 800231a:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800231c:	18a4      	adds	r4, r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
 800231e:	4290      	cmp	r0, r2
 8002320:	d205      	bcs.n	800232e <vTaskDelayUntil+0x3e>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002322:	42a2      	cmp	r2, r4
 8002324:	d906      	bls.n	8002334 <vTaskDelayUntil+0x44>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002326:	42a0      	cmp	r0, r4
 8002328:	41b6      	sbcs	r6, r6
 800232a:	4276      	negs	r6, r6
 800232c:	e002      	b.n	8002334 <vTaskDelayUntil+0x44>
					xShouldDelay = pdTRUE;
 800232e:	2601      	movs	r6, #1
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002330:	42a2      	cmp	r2, r4
 8002332:	d9f8      	bls.n	8002326 <vTaskDelayUntil+0x36>
			*pxPreviousWakeTime = xTimeToWake;
 8002334:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
 8002336:	2e00      	cmp	r6, #0
 8002338:	d003      	beq.n	8002342 <vTaskDelayUntil+0x52>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800233a:	1a20      	subs	r0, r4, r0
 800233c:	2100      	movs	r1, #0
 800233e:	f7ff fdbd 	bl	8001ebc <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
 8002342:	f7ff ff6d 	bl	8002220 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002346:	2800      	cmp	r0, #0
 8002348:	d101      	bne.n	800234e <vTaskDelayUntil+0x5e>
			portYIELD_WITHIN_API();
 800234a:	f7ff fa3d 	bl	80017c8 <vPortYield>
	}
 800234e:	bd70      	pop	{r4, r5, r6, pc}
 8002350:	20000d44 	.word	0x20000d44
 8002354:	20000dc4 	.word	0x20000dc4

08002358 <prvIdleTask>:
{
 8002358:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800235a:	4c15      	ldr	r4, [pc, #84]	; (80023b0 <prvIdleTask+0x58>)
 800235c:	6823      	ldr	r3, [r4, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d106      	bne.n	8002370 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002362:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <prvIdleTask+0x5c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d9f7      	bls.n	800235a <prvIdleTask+0x2>
				taskYIELD();
 800236a:	f7ff fa2d 	bl	80017c8 <vPortYield>
 800236e:	e7f4      	b.n	800235a <prvIdleTask+0x2>
			vTaskSuspendAll();
 8002370:	f7ff feca 	bl	8002108 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002374:	4d10      	ldr	r5, [pc, #64]	; (80023b8 <prvIdleTask+0x60>)
 8002376:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8002378:	f7ff ff52 	bl	8002220 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800237c:	2e00      	cmp	r6, #0
 800237e:	d0ec      	beq.n	800235a <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8002380:	f7ff fa2e 	bl	80017e0 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002384:	68eb      	ldr	r3, [r5, #12]
 8002386:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002388:	1d28      	adds	r0, r5, #4
 800238a:	f7ff f9d5 	bl	8001738 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800238e:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <prvIdleTask+0x64>)
 8002390:	6813      	ldr	r3, [r2, #0]
 8002392:	3b01      	subs	r3, #1
 8002394:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	3b01      	subs	r3, #1
 800239a:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800239c:	f7ff fa2c 	bl	80017f8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80023a0:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80023a2:	f7ff fb4d 	bl	8001a40 <vPortFree>
			vPortFree( pxTCB );
 80023a6:	0028      	movs	r0, r5
 80023a8:	f7ff fb4a 	bl	8001a40 <vPortFree>
 80023ac:	e7d5      	b.n	800235a <prvIdleTask+0x2>
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	20000d3c 	.word	0x20000d3c
 80023b4:	20000cac 	.word	0x20000cac
 80023b8:	20000db0 	.word	0x20000db0
 80023bc:	20000d38 	.word	0x20000d38

080023c0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80023c0:	4b15      	ldr	r3, [pc, #84]	; (8002418 <vTaskSwitchContext+0x58>)
{
 80023c2:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b15      	ldr	r3, [pc, #84]	; (800241c <vTaskSwitchContext+0x5c>)
 80023c8:	2a00      	cmp	r2, #0
 80023ca:	d002      	beq.n	80023d2 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80023cc:	2201      	movs	r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
}
 80023d0:	bd30      	pop	{r4, r5, pc}
 80023d2:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80023d4:	4812      	ldr	r0, [pc, #72]	; (8002420 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 80023d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80023d8:	6802      	ldr	r2, [r0, #0]
 80023da:	4912      	ldr	r1, [pc, #72]	; (8002424 <vTaskSwitchContext+0x64>)
 80023dc:	0023      	movs	r3, r4
 80023de:	4353      	muls	r3, r2
 80023e0:	585d      	ldr	r5, [r3, r1]
 80023e2:	2d00      	cmp	r5, #0
 80023e4:	d012      	beq.n	800240c <vTaskSwitchContext+0x4c>
 80023e6:	18cc      	adds	r4, r1, r3
 80023e8:	6865      	ldr	r5, [r4, #4]
 80023ea:	3308      	adds	r3, #8
 80023ec:	686d      	ldr	r5, [r5, #4]
 80023ee:	18cb      	adds	r3, r1, r3
 80023f0:	6065      	str	r5, [r4, #4]
 80023f2:	429d      	cmp	r5, r3
 80023f4:	d101      	bne.n	80023fa <vTaskSwitchContext+0x3a>
 80023f6:	686b      	ldr	r3, [r5, #4]
 80023f8:	6063      	str	r3, [r4, #4]
 80023fa:	2314      	movs	r3, #20
 80023fc:	4353      	muls	r3, r2
 80023fe:	18c9      	adds	r1, r1, r3
 8002400:	684b      	ldr	r3, [r1, #4]
 8002402:	68d9      	ldr	r1, [r3, #12]
 8002404:	4b08      	ldr	r3, [pc, #32]	; (8002428 <vTaskSwitchContext+0x68>)
 8002406:	6019      	str	r1, [r3, #0]
 8002408:	6002      	str	r2, [r0, #0]
}
 800240a:	e7e1      	b.n	80023d0 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800240c:	2a00      	cmp	r2, #0
 800240e:	d101      	bne.n	8002414 <vTaskSwitchContext+0x54>
 8002410:	b672      	cpsid	i
 8002412:	e7fe      	b.n	8002412 <vTaskSwitchContext+0x52>
 8002414:	3a01      	subs	r2, #1
 8002416:	e7e1      	b.n	80023dc <vTaskSwitchContext+0x1c>
 8002418:	20000d44 	.word	0x20000d44
 800241c:	20000dc8 	.word	0x20000dc8
 8002420:	20000d4c 	.word	0x20000d4c
 8002424:	20000cac 	.word	0x20000cac
 8002428:	20000ca0 	.word	0x20000ca0

0800242c <vTaskPlaceOnEventList>:
{
 800242c:	b510      	push	{r4, lr}
 800242e:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 8002430:	2800      	cmp	r0, #0
 8002432:	d101      	bne.n	8002438 <vTaskPlaceOnEventList+0xc>
 8002434:	b672      	cpsid	i
 8002436:	e7fe      	b.n	8002436 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002438:	4b04      	ldr	r3, [pc, #16]	; (800244c <vTaskPlaceOnEventList+0x20>)
 800243a:	6819      	ldr	r1, [r3, #0]
 800243c:	3118      	adds	r1, #24
 800243e:	f7ff f964 	bl	800170a <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002442:	2101      	movs	r1, #1
 8002444:	0020      	movs	r0, r4
 8002446:	f7ff fd39 	bl	8001ebc <prvAddCurrentTaskToDelayedList>
}
 800244a:	bd10      	pop	{r4, pc}
 800244c:	20000ca0 	.word	0x20000ca0

08002450 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002450:	68c3      	ldr	r3, [r0, #12]
{
 8002452:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002454:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002456:	2c00      	cmp	r4, #0
 8002458:	d101      	bne.n	800245e <xTaskRemoveFromEventList+0xe>
 800245a:	b672      	cpsid	i
 800245c:	e7fe      	b.n	800245c <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800245e:	0025      	movs	r5, r4
 8002460:	3518      	adds	r5, #24
 8002462:	0028      	movs	r0, r5
 8002464:	f7ff f968 	bl	8001738 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <xTaskRemoveFromEventList+0x60>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d11b      	bne.n	80024a8 <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002470:	1d25      	adds	r5, r4, #4
 8002472:	0028      	movs	r0, r5
 8002474:	f7ff f960 	bl	8001738 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002478:	4a0e      	ldr	r2, [pc, #56]	; (80024b4 <xTaskRemoveFromEventList+0x64>)
 800247a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800247c:	6811      	ldr	r1, [r2, #0]
 800247e:	428b      	cmp	r3, r1
 8002480:	d900      	bls.n	8002484 <xTaskRemoveFromEventList+0x34>
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	2014      	movs	r0, #20
 8002486:	0029      	movs	r1, r5
 8002488:	4343      	muls	r3, r0
 800248a:	480b      	ldr	r0, [pc, #44]	; (80024b8 <xTaskRemoveFromEventList+0x68>)
 800248c:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800248e:	f7ff f930 	bl	80016f2 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <xTaskRemoveFromEventList+0x6c>)
 8002494:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002496:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8002498:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800249a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249c:	429a      	cmp	r2, r3
 800249e:	d902      	bls.n	80024a6 <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 80024a0:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <xTaskRemoveFromEventList+0x70>)
 80024a2:	3001      	adds	r0, #1
 80024a4:	6018      	str	r0, [r3, #0]
}
 80024a6:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80024a8:	0029      	movs	r1, r5
 80024aa:	4806      	ldr	r0, [pc, #24]	; (80024c4 <xTaskRemoveFromEventList+0x74>)
 80024ac:	e7ef      	b.n	800248e <xTaskRemoveFromEventList+0x3e>
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	20000d44 	.word	0x20000d44
 80024b4:	20000d4c 	.word	0x20000d4c
 80024b8:	20000cac 	.word	0x20000cac
 80024bc:	20000ca0 	.word	0x20000ca0
 80024c0:	20000dc8 	.word	0x20000dc8
 80024c4:	20000d84 	.word	0x20000d84

080024c8 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 80024c8:	2800      	cmp	r0, #0
 80024ca:	d101      	bne.n	80024d0 <vTaskSetTimeOutState+0x8>
 80024cc:	b672      	cpsid	i
 80024ce:	e7fe      	b.n	80024ce <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80024d0:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <vTaskSetTimeOutState+0x18>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80024d6:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <vTaskSetTimeOutState+0x1c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6043      	str	r3, [r0, #4]
}
 80024dc:	4770      	bx	lr
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	20000d80 	.word	0x20000d80
 80024e4:	20000dc4 	.word	0x20000dc4

080024e8 <xTaskCheckForTimeOut>:
{
 80024e8:	b570      	push	{r4, r5, r6, lr}
 80024ea:	0004      	movs	r4, r0
 80024ec:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
 80024ee:	2800      	cmp	r0, #0
 80024f0:	d101      	bne.n	80024f6 <xTaskCheckForTimeOut+0xe>
 80024f2:	b672      	cpsid	i
 80024f4:	e7fe      	b.n	80024f4 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 80024f6:	2900      	cmp	r1, #0
 80024f8:	d101      	bne.n	80024fe <xTaskCheckForTimeOut+0x16>
 80024fa:	b672      	cpsid	i
 80024fc:	e7fe      	b.n	80024fc <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 80024fe:	f7ff f96f 	bl	80017e0 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002502:	4b0f      	ldr	r3, [pc, #60]	; (8002540 <xTaskCheckForTimeOut+0x58>)
				xReturn = pdFALSE;
 8002504:	2600      	movs	r6, #0
		const TickType_t xConstTickCount = xTickCount;
 8002506:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8002508:	682b      	ldr	r3, [r5, #0]
 800250a:	1c5a      	adds	r2, r3, #1
 800250c:	d013      	beq.n	8002536 <xTaskCheckForTimeOut+0x4e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800250e:	4a0d      	ldr	r2, [pc, #52]	; (8002544 <xTaskCheckForTimeOut+0x5c>)
 8002510:	6826      	ldr	r6, [r4, #0]
 8002512:	6810      	ldr	r0, [r2, #0]
 8002514:	6862      	ldr	r2, [r4, #4]
 8002516:	4286      	cmp	r6, r0
 8002518:	d002      	beq.n	8002520 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
 800251a:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800251c:	4291      	cmp	r1, r2
 800251e:	d20a      	bcs.n	8002536 <xTaskCheckForTimeOut+0x4e>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002520:	1a88      	subs	r0, r1, r2
			xReturn = pdTRUE;
 8002522:	2601      	movs	r6, #1
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002524:	4283      	cmp	r3, r0
 8002526:	d906      	bls.n	8002536 <xTaskCheckForTimeOut+0x4e>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002528:	1a5b      	subs	r3, r3, r1
 800252a:	189b      	adds	r3, r3, r2
 800252c:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800252e:	0020      	movs	r0, r4
 8002530:	f7ff ffca 	bl	80024c8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8002534:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8002536:	f7ff f95f 	bl	80017f8 <vPortExitCritical>
}
 800253a:	0030      	movs	r0, r6
 800253c:	bd70      	pop	{r4, r5, r6, pc}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	20000dc4 	.word	0x20000dc4
 8002544:	20000d80 	.word	0x20000d80

08002548 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002548:	2201      	movs	r2, #1
 800254a:	4b01      	ldr	r3, [pc, #4]	; (8002550 <vTaskMissedYield+0x8>)
 800254c:	601a      	str	r2, [r3, #0]
}
 800254e:	4770      	bx	lr
 8002550:	20000dc8 	.word	0x20000dc8

08002554 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002554:	4b05      	ldr	r3, [pc, #20]	; (800256c <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002556:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d004      	beq.n	8002568 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800255e:	4b04      	ldr	r3, [pc, #16]	; (8002570 <xTaskGetSchedulerState+0x1c>)
 8002560:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8002562:	4243      	negs	r3, r0
 8002564:	4158      	adcs	r0, r3
 8002566:	0040      	lsls	r0, r0, #1
	}
 8002568:	4770      	bx	lr
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	20000d98 	.word	0x20000d98
 8002570:	20000d44 	.word	0x20000d44

08002574 <vTaskPriorityInherit>:
	{
 8002574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002576:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 8002578:	d026      	beq.n	80025c8 <vTaskPriorityInherit+0x54>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800257a:	4f16      	ldr	r7, [pc, #88]	; (80025d4 <vTaskPriorityInherit+0x60>)
 800257c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	4299      	cmp	r1, r3
 8002584:	d220      	bcs.n	80025c8 <vTaskPriorityInherit+0x54>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002586:	6983      	ldr	r3, [r0, #24]
 8002588:	2b00      	cmp	r3, #0
 800258a:	db04      	blt.n	8002596 <vTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800258c:	2207      	movs	r2, #7
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	1ad2      	subs	r2, r2, r3
 8002594:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002596:	2314      	movs	r3, #20
 8002598:	434b      	muls	r3, r1
 800259a:	4e0f      	ldr	r6, [pc, #60]	; (80025d8 <vTaskPriorityInherit+0x64>)
 800259c:	6962      	ldr	r2, [r4, #20]
 800259e:	18f3      	adds	r3, r6, r3
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d112      	bne.n	80025ca <vTaskPriorityInherit+0x56>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025a4:	1d25      	adds	r5, r4, #4
 80025a6:	0028      	movs	r0, r5
 80025a8:	f7ff f8c6 	bl	8001738 <uxListRemove>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025ac:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 80025ae:	4a0b      	ldr	r2, [pc, #44]	; (80025dc <vTaskPriorityInherit+0x68>)
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80025b2:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025b4:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80025b6:	428b      	cmp	r3, r1
 80025b8:	d900      	bls.n	80025bc <vTaskPriorityInherit+0x48>
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	2014      	movs	r0, #20
 80025be:	4358      	muls	r0, r3
 80025c0:	0029      	movs	r1, r5
 80025c2:	1830      	adds	r0, r6, r0
 80025c4:	f7ff f895 	bl	80016f2 <vListInsertEnd>
	}
 80025c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80025d0:	e7fa      	b.n	80025c8 <vTaskPriorityInherit+0x54>
 80025d2:	46c0      	nop			; (mov r8, r8)
 80025d4:	20000ca0 	.word	0x20000ca0
 80025d8:	20000cac 	.word	0x20000cac
 80025dc:	20000d4c 	.word	0x20000d4c

080025e0 <xTaskPriorityDisinherit>:
	{
 80025e0:	b570      	push	{r4, r5, r6, lr}
 80025e2:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 80025e4:	d101      	bne.n	80025ea <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80025e6:	2000      	movs	r0, #0
	}
 80025e8:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80025ea:	4b15      	ldr	r3, [pc, #84]	; (8002640 <xTaskPriorityDisinherit+0x60>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4298      	cmp	r0, r3
 80025f0:	d001      	beq.n	80025f6 <xTaskPriorityDisinherit+0x16>
 80025f2:	b672      	cpsid	i
 80025f4:	e7fe      	b.n	80025f4 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 80025f6:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d101      	bne.n	8002600 <xTaskPriorityDisinherit+0x20>
 80025fc:	b672      	cpsid	i
 80025fe:	e7fe      	b.n	80025fe <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002600:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002602:	6c41      	ldr	r1, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002604:	3b01      	subs	r3, #1
 8002606:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002608:	428a      	cmp	r2, r1
 800260a:	d0ec      	beq.n	80025e6 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1ea      	bne.n	80025e6 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002610:	1d05      	adds	r5, r0, #4
 8002612:	0028      	movs	r0, r5
 8002614:	f7ff f890 	bl	8001738 <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002618:	2307      	movs	r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800261a:	6c60      	ldr	r0, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800261c:	1a1b      	subs	r3, r3, r0
 800261e:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002622:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	4290      	cmp	r0, r2
 8002628:	d900      	bls.n	800262c <xTaskPriorityDisinherit+0x4c>
 800262a:	6018      	str	r0, [r3, #0]
 800262c:	2314      	movs	r3, #20
 800262e:	4343      	muls	r3, r0
 8002630:	4805      	ldr	r0, [pc, #20]	; (8002648 <xTaskPriorityDisinherit+0x68>)
 8002632:	0029      	movs	r1, r5
 8002634:	18c0      	adds	r0, r0, r3
 8002636:	f7ff f85c 	bl	80016f2 <vListInsertEnd>
					xReturn = pdTRUE;
 800263a:	2001      	movs	r0, #1
		return xReturn;
 800263c:	e7d4      	b.n	80025e8 <xTaskPriorityDisinherit+0x8>
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	20000ca0 	.word	0x20000ca0
 8002644:	20000d4c 	.word	0x20000d4c
 8002648:	20000cac 	.word	0x20000cac

0800264c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800264c:	4b04      	ldr	r3, [pc, #16]	; (8002660 <pvTaskIncrementMutexHeldCount+0x14>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	2a00      	cmp	r2, #0
 8002652:	d003      	beq.n	800265c <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8002654:	6819      	ldr	r1, [r3, #0]
 8002656:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8002658:	3201      	adds	r2, #1
 800265a:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800265c:	6818      	ldr	r0, [r3, #0]
	}
 800265e:	4770      	bx	lr
 8002660:	20000ca0 	.word	0x20000ca0

08002664 <HAL_SYSTICK_Callback>:

#include <Common/Event.h>


void HAL_SYSTICK_Callback(void)
{
 8002664:	b510      	push	{r4, lr}
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
           	   Se debe incluir en stm32l0xx_it  HAL_SYSTICK_IRQHandler
   */

	qSchedulerSysTick();
 8002666:	f000 fa63 	bl	8002b30 <qSchedulerSysTick>
	Debounce_Update(&Fsm_DebounceData, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
 800266a:	2180      	movs	r1, #128	; 0x80
 800266c:	480a      	ldr	r0, [pc, #40]	; (8002698 <HAL_SYSTICK_Callback+0x34>)
 800266e:	0189      	lsls	r1, r1, #6
 8002670:	f7fd ff4e 	bl	8000510 <HAL_GPIO_ReadPin>
 8002674:	0001      	movs	r1, r0
 8002676:	4809      	ldr	r0, [pc, #36]	; (800269c <HAL_SYSTICK_Callback+0x38>)
 8002678:	f000 f87b 	bl	8002772 <Debounce_Update>




	volatile static uint32_t contador=0;
	contador++;
 800267c:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <HAL_SYSTICK_Callback+0x3c>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	3201      	adds	r2, #1
 8002682:	601a      	str	r2, [r3, #0]
	if(contador>10000){contador=0; FlagCont=1;}
 8002684:	6819      	ldr	r1, [r3, #0]
 8002686:	4a07      	ldr	r2, [pc, #28]	; (80026a4 <HAL_SYSTICK_Callback+0x40>)
 8002688:	4291      	cmp	r1, r2
 800268a:	d904      	bls.n	8002696 <HAL_SYSTICK_Callback+0x32>
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <HAL_SYSTICK_Callback+0x44>)
 8002692:	3201      	adds	r2, #1
 8002694:	701a      	strb	r2, [r3, #0]

}
 8002696:	bd10      	pop	{r4, pc}
 8002698:	48000800 	.word	0x48000800
 800269c:	20000df0 	.word	0x20000df0
 80026a0:	20000dcc 	.word	0x20000dcc
 80026a4:	00002710 	.word	0x00002710
 80026a8:	20000dd0 	.word	0x20000dd0

080026ac <RSTCtrl_Sigfox>:
uint8_t ReportTimeMinute = 0;
uint8_t ReportTimeSecond = 0;
/******************Sigfox library*******************************/
SigfoxConfig_t SigfoxModule;

void RSTCtrl_Sigfox(uint8_t sValue){
 80026ac:	b510      	push	{r4, lr}
 80026ae:	1e02      	subs	r2, r0, #0
	if(sValue) HAL_GPIO_WritePin(GPIOA, RST_SIGFOX_Pin, GPIO_PIN_SET);
 80026b0:	d000      	beq.n	80026b4 <RSTCtrl_Sigfox+0x8>
 80026b2:	2201      	movs	r2, #1
	else HAL_GPIO_WritePin(GPIOA, RST_SIGFOX_Pin, GPIO_PIN_RESET);
 80026b4:	2090      	movs	r0, #144	; 0x90
 80026b6:	2120      	movs	r1, #32
 80026b8:	05c0      	lsls	r0, r0, #23
 80026ba:	f7fd ff2f 	bl	800051c <HAL_GPIO_WritePin>
}
 80026be:	bd10      	pop	{r4, pc}

080026c0 <RST2Ctrl_Sigfox>:
void RST2Ctrl_Sigfox(uint8_t sValue){
 80026c0:	b510      	push	{r4, lr}
 80026c2:	1e02      	subs	r2, r0, #0
	if(sValue) HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin, GPIO_PIN_SET);
 80026c4:	d000      	beq.n	80026c8 <RST2Ctrl_Sigfox+0x8>
 80026c6:	2201      	movs	r2, #1
	else HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin, GPIO_PIN_RESET);
 80026c8:	2090      	movs	r0, #144	; 0x90
 80026ca:	2110      	movs	r1, #16
 80026cc:	05c0      	lsls	r0, r0, #23
 80026ce:	f7fd ff25 	bl	800051c <HAL_GPIO_WritePin>
}
 80026d2:	bd10      	pop	{r4, pc}

080026d4 <UART_SIGFOX_TX_STM>:
void UART_SIGFOX_TX_DEBUG_STM(void * Sp, char c){
	//HAL_UART_Transmit(&huart1,(uint8_t*)&c,USART_TX_AMOUNT_BYTES,USART_TIMEOUT);
}

/*****Funcin TX para envolver(Wrap) con Libreria sigfox********/
void UART_SIGFOX_TX_STM(void * Sp, char c){
 80026d4:	b507      	push	{r0, r1, r2, lr}
 80026d6:	466a      	mov	r2, sp
 80026d8:	000b      	movs	r3, r1
 80026da:	1dd1      	adds	r1, r2, #7
 80026dc:	700b      	strb	r3, [r1, #0]
	HAL_UART_Transmit(&huart1,(uint8_t*)&c,USART_TX_AMOUNT_BYTES,USART_TIMEOUT);
 80026de:	23fa      	movs	r3, #250	; 0xfa
 80026e0:	2201      	movs	r2, #1
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	4801      	ldr	r0, [pc, #4]	; (80026ec <UART_SIGFOX_TX_STM+0x18>)
 80026e6:	f7fe fe79 	bl	80013dc <HAL_UART_Transmit>
}
 80026ea:	bd07      	pop	{r0, r1, r2, pc}
 80026ec:	20000f24 	.word	0x20000f24

080026f0 <UART_SIGFOX_RX_STM>:

/*****Funcin RX para envolver(Wrap) con Libreria sigfox********/
unsigned char UART_SIGFOX_RX_STM( unsigned char * Chr){
	*Chr = UART_RX.Data;
 80026f0:	4b02      	ldr	r3, [pc, #8]	; (80026fc <UART_SIGFOX_RX_STM+0xc>)
 80026f2:	3302      	adds	r3, #2
 80026f4:	7fdb      	ldrb	r3, [r3, #31]
 80026f6:	7003      	strb	r3, [r0, #0]
	return WRAPER_ERR_OK;
}
 80026f8:	2000      	movs	r0, #0
 80026fa:	4770      	bx	lr
 80026fc:	20001004 	.word	0x20001004

08002700 <PrintString>:

/*Tipo de datos*/
tipo_t xtypes;

/*Enviar por tx Debug*/
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 8002700:	b570      	push	{r4, r5, r6, lr}
 8002702:	0005      	movs	r5, r0

	HAL_UART_Transmit(huart,pData,strlen((const char *)(pData) ),500);
 8002704:	0008      	movs	r0, r1
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 8002706:	000c      	movs	r4, r1
	HAL_UART_Transmit(huart,pData,strlen((const char *)(pData) ),500);
 8002708:	f7fd fcfe 	bl	8000108 <strlen>
 800270c:	23fa      	movs	r3, #250	; 0xfa
 800270e:	b282      	uxth	r2, r0
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	0028      	movs	r0, r5
 8002714:	0021      	movs	r1, r4
 8002716:	f7fe fe61 	bl	80013dc <HAL_UART_Transmit>
}
 800271a:	bd70      	pop	{r4, r5, r6, pc}

0800271c <DiscrimateFrameType>:

DL_Return DiscrimateFrameType(SigfoxConfig_t *obj){
	uint16_t tempReg;

	/* Discriminate the frame type */
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 800271c:	0002      	movs	r2, r0
 800271e:	32ec      	adds	r2, #236	; 0xec
 8002720:	7812      	ldrb	r2, [r2, #0]
DL_Return DiscrimateFrameType(SigfoxConfig_t *obj){
 8002722:	0003      	movs	r3, r0
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 8002724:	0912      	lsrs	r2, r2, #4

        default:
        break;
    }/* End switch */

    return DL_SUCCESS;
 8002726:	2000      	movs	r0, #0
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 8002728:	2a05      	cmp	r2, #5
 800272a:	d111      	bne.n	8002750 <DiscrimateFrameType+0x34>
            tempReg = (obj->DL_NumericFrame[DL_TREP] << 8) | obj->DL_NumericFrame[DL_TREP + 1]; 	/* junto los 2 bytes en 1*/
 800272c:	001a      	movs	r2, r3
 800272e:	32ee      	adds	r2, #238	; 0xee
 8002730:	7811      	ldrb	r1, [r2, #0]
 8002732:	3201      	adds	r2, #1
 8002734:	7812      	ldrb	r2, [r2, #0]
 8002736:	0209      	lsls	r1, r1, #8
 8002738:	430a      	orrs	r2, r1
            if(tempReg >= DL_MIN_REPORT_TIME){
 800273a:	219a      	movs	r1, #154	; 0x9a
    return DL_SUCCESS;
 800273c:	2000      	movs	r0, #0
            if(tempReg >= DL_MIN_REPORT_TIME){
 800273e:	0089      	lsls	r1, r1, #2
 8002740:	428a      	cmp	r2, r1
 8002742:	d905      	bls.n	8002750 <DiscrimateFrameType+0x34>
              if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 8002744:	33e8      	adds	r3, #232	; 0xe8
 8002746:	6819      	ldr	r1, [r3, #0]
            	return DL_TIME_OK;
 8002748:	3004      	adds	r0, #4
              if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 800274a:	428a      	cmp	r2, r1
 800274c:	d000      	beq.n	8002750 <DiscrimateFrameType+0x34>
            	  obj->UL_ReportTimeS = tempReg;
 800274e:	601a      	str	r2, [r3, #0]
}
 8002750:	4770      	bx	lr

08002752 <Debounce_Init>:
 *
 * Ej:  Debounce_Init(&DebounceData,40, PULLUP);
 *
 */
void Debounce_Init(DebounceData_t *PtrDataStruct,uint32_t DebounceTick, DebounceState_t PULL_x){
    PtrDataStruct->Delay=DebounceTick; /*DELAY_DEBOUNCE;*/
 8002752:	b2c9      	uxtb	r1, r1
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8002754:	1f53      	subs	r3, r2, #5
    PtrDataStruct->Delay=DebounceTick; /*DELAY_DEBOUNCE;*/
 8002756:	7101      	strb	r1, [r0, #4]
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8002758:	4259      	negs	r1, r3
 800275a:	414b      	adcs	r3, r1
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 800275c:	3a06      	subs	r2, #6
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 800275e:	b2db      	uxtb	r3, r3
 8002760:	7043      	strb	r3, [r0, #1]
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8002762:	1e53      	subs	r3, r2, #1
 8002764:	419a      	sbcs	r2, r3
    PtrDataStruct->FlagFalling = 0;
 8002766:	2300      	movs	r3, #0
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	7042      	strb	r2, [r0, #1]
    PtrDataStruct->FlagFalling = 0;
 800276c:	7083      	strb	r3, [r0, #2]
    PtrDataStruct->FlagRising = 0;
 800276e:	70c3      	strb	r3, [r0, #3]
}
 8002770:	4770      	bx	lr

08002772 <Debounce_Update>:
 * Ej: 	Debounce_Update(&DebounceData, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
 *
 */

void Debounce_Update(DebounceData_t *PtrDataStruct,uint8_t PinState){
    if((PtrDataStruct->PreviousState_ && !PinState ) || (!PtrDataStruct->PreviousState_ && PinState) ){ /*FALLING*/
 8002772:	7843      	ldrb	r3, [r0, #1]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <Debounce_Update+0xa>
 8002778:	2900      	cmp	r1, #0
 800277a:	d004      	beq.n	8002786 <Debounce_Update+0x14>
 800277c:	7843      	ldrb	r3, [r0, #1]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d125      	bne.n	80027ce <Debounce_Update+0x5c>
 8002782:	2900      	cmp	r1, #0
 8002784:	d023      	beq.n	80027ce <Debounce_Update+0x5c>
        if(PtrDataStruct->TimeCounter++ >= PtrDataStruct->Delay){  /* 40 ms*/
 8002786:	7943      	ldrb	r3, [r0, #5]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	7142      	strb	r2, [r0, #5]
 8002790:	7902      	ldrb	r2, [r0, #4]
 8002792:	4293      	cmp	r3, r2
 8002794:	d318      	bcc.n	80027c8 <Debounce_Update+0x56>
			if(PtrDataStruct->PreviousState_ && !PinState) {PtrDataStruct->Status = FALLING; PtrDataStruct->FlagFalling = 1; PtrDataStruct->FlagRising = 0;}
 8002796:	7843      	ldrb	r3, [r0, #1]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d006      	beq.n	80027aa <Debounce_Update+0x38>
 800279c:	2900      	cmp	r1, #0
 800279e:	d104      	bne.n	80027aa <Debounce_Update+0x38>
 80027a0:	2303      	movs	r3, #3
 80027a2:	7183      	strb	r3, [r0, #6]
 80027a4:	3b02      	subs	r3, #2
 80027a6:	7083      	strb	r3, [r0, #2]
 80027a8:	70c1      	strb	r1, [r0, #3]
        	if(!PtrDataStruct->PreviousState_ && PinState) {PtrDataStruct->Status = RISING; PtrDataStruct->FlagRising = 1; PtrDataStruct->FlagFalling = 0;}
 80027aa:	7843      	ldrb	r3, [r0, #1]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d106      	bne.n	80027c0 <Debounce_Update+0x4e>
 80027b2:	2900      	cmp	r1, #0
 80027b4:	d004      	beq.n	80027c0 <Debounce_Update+0x4e>
 80027b6:	2202      	movs	r2, #2
 80027b8:	7182      	strb	r2, [r0, #6]
 80027ba:	3a01      	subs	r2, #1
 80027bc:	70c2      	strb	r2, [r0, #3]
 80027be:	7083      	strb	r3, [r0, #2]
        	PtrDataStruct->PreviousState_ = PinState;
         	PtrDataStruct->TimeCounter=0;
 80027c0:	2300      	movs	r3, #0
        	PtrDataStruct->PreviousState_ = PinState;
 80027c2:	7041      	strb	r1, [r0, #1]
         	PtrDataStruct->TimeCounter=0;
 80027c4:	7143      	strb	r3, [r0, #5]
		}else PtrDataStruct->Status =FLAG_UNKNOWN;

    }else   PtrDataStruct->Status = PinState;
}
 80027c6:	4770      	bx	lr
		}else PtrDataStruct->Status =FLAG_UNKNOWN;
 80027c8:	2304      	movs	r3, #4
 80027ca:	7183      	strb	r3, [r0, #6]
 80027cc:	e7fb      	b.n	80027c6 <Debounce_Update+0x54>
    }else   PtrDataStruct->Status = PinState;
 80027ce:	7181      	strb	r1, [r0, #6]
}
 80027d0:	e7f9      	b.n	80027c6 <Debounce_Update+0x54>

080027d2 <SigfoxInit>:
 * Example :
 * 		SigfoxModule.StatusFlag = SigfoxInit(&SigfoxModule, RSTCtrl_Sigfox, RST2Ctrl_Sigfox, UART_SIGFOX_TX_STM, UART_SIGFOX_RX_STM ,UL_RCZ4);
 * @param obj Structure containing all data from the Sigfox module.
 * @return Operation result in the form ULReturn.
 */
ULReturn SigfoxInit(SigfoxConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_SigFox, RxFnc_t Rx_SigFox,uint32_t Frequency_Tx, DL_Return (*DiscrimateFrameTypeFCN)(struct SigfoxConfig* ) ){
 80027d2:	b570      	push	{r4, r5, r6, lr}
	obj->RST=Reset;
	obj->RST2=Reset2;
	obj->TX_SIGFOX=Tx_SigFox;
	obj->RX_SIGFOX=Rx_SigFox;
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
	memset( (void *) obj->RxFrame,0,sizeof(obj->RxFrame));
 80027d4:	2564      	movs	r5, #100	; 0x64
ULReturn SigfoxInit(SigfoxConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_SigFox, RxFnc_t Rx_SigFox,uint32_t Frequency_Tx, DL_Return (*DiscrimateFrameTypeFCN)(struct SigfoxConfig* ) ){
 80027d6:	0004      	movs	r4, r0
	obj->TX_SIGFOX=Tx_SigFox;
 80027d8:	6083      	str	r3, [r0, #8]
	obj->RX_SIGFOX=Rx_SigFox;
 80027da:	9b04      	ldr	r3, [sp, #16]
	obj->RST=Reset;
 80027dc:	6001      	str	r1, [r0, #0]
	obj->RX_SIGFOX=Rx_SigFox;
 80027de:	60c3      	str	r3, [r0, #12]
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
 80027e0:	9b06      	ldr	r3, [sp, #24]
	obj->RST2=Reset2;
 80027e2:	6042      	str	r2, [r0, #4]
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
 80027e4:	6103      	str	r3, [r0, #16]
	memset( (void *) obj->RxFrame,0,sizeof(obj->RxFrame));
 80027e6:	002a      	movs	r2, r5
 80027e8:	2100      	movs	r1, #0
 80027ea:	3014      	adds	r0, #20
 80027ec:	f000 fc2b 	bl	8003046 <memset>
	memset( (void *) obj->TxFrame,0,sizeof(obj->TxFrame));
 80027f0:	0020      	movs	r0, r4
 80027f2:	002a      	movs	r2, r5
 80027f4:	2100      	movs	r1, #0
 80027f6:	3078      	adds	r0, #120	; 0x78
 80027f8:	f000 fc25 	bl	8003046 <memset>
	obj->RxReady=SF_FALSE;
 80027fc:	0023      	movs	r3, r4
 80027fe:	2000      	movs	r0, #0
 8002800:	33dc      	adds	r3, #220	; 0xdc
 8002802:	7018      	strb	r0, [r3, #0]
	obj->RxIndex=0;
 8002804:	7058      	strb	r0, [r3, #1]
	obj->Frequency=Frequency_Tx;
 8002806:	9b05      	ldr	r3, [sp, #20]
 8002808:	34e0      	adds	r4, #224	; 0xe0
 800280a:	6023      	str	r3, [r4, #0]
	return SIGFOX_INIT_OK;
}
 800280c:	bd70      	pop	{r4, r5, r6, pc}

0800280e <SigfoxWakeUP>:
 * Example :
 * 		SigfoxWakeUP(&SigfoxModule);
 * @param obj Structure containing all data from the Sigfox module.
 * @return void.
 */
void SigfoxWakeUP(SigfoxConfig_t *obj){
 800280e:	b510      	push	{r4, lr}
 8002810:	0004      	movs	r4, r0
	obj->RST(SF_FALSE);
 8002812:	2000      	movs	r0, #0
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	4798      	blx	r3
	obj->RST(SF_TRUE);
 8002818:	6823      	ldr	r3, [r4, #0]
 800281a:	2001      	movs	r0, #1
 800281c:	4798      	blx	r3
	obj->RST2(SF_TRUE);
 800281e:	6863      	ldr	r3, [r4, #4]
 8002820:	2001      	movs	r0, #1
 8002822:	4798      	blx	r3
}
 8002824:	bd10      	pop	{r4, pc}

08002826 <SigfoxISRRX>:
 * 		SigfoxISRRX(&SigfoxModule);    //call in the  interrup serial
 * the buffer is stored in the structure obj->RxFrame.
 * @param obj Structure containing all data from the Sigfox module.
 * @return void.
 */
void SigfoxISRRX(SigfoxConfig_t *obj){
 8002826:	b573      	push	{r0, r1, r4, r5, r6, lr}
	unsigned char rxChar_Sigfox;

	obj->RX_SIGFOX(&rxChar_Sigfox);
 8002828:	466b      	mov	r3, sp
void SigfoxISRRX(SigfoxConfig_t *obj){
 800282a:	0004      	movs	r4, r0
	obj->RX_SIGFOX(&rxChar_Sigfox);
 800282c:	1ddd      	adds	r5, r3, #7
 800282e:	0028      	movs	r0, r5
 8002830:	68e3      	ldr	r3, [r4, #12]
 8002832:	4798      	blx	r3
	if(obj->RxReady) return; // B_uffer reveived
 8002834:	0020      	movs	r0, r4
 8002836:	30dc      	adds	r0, #220	; 0xdc
 8002838:	7801      	ldrb	r1, [r0, #0]
 800283a:	b2c9      	uxtb	r1, r1
 800283c:	2900      	cmp	r1, #0
 800283e:	d11a      	bne.n	8002876 <SigfoxISRRX+0x50>
	obj->RxFrame[obj->RxIndex++] = rxChar_Sigfox;
 8002840:	0023      	movs	r3, r4
 8002842:	33dd      	adds	r3, #221	; 0xdd
 8002844:	781a      	ldrb	r2, [r3, #0]
 8002846:	782d      	ldrb	r5, [r5, #0]
 8002848:	b2d2      	uxtb	r2, r2
 800284a:	1c56      	adds	r6, r2, #1
 800284c:	b2f6      	uxtb	r6, r6
 800284e:	18a2      	adds	r2, r4, r2
 8002850:	701e      	strb	r6, [r3, #0]
 8002852:	7515      	strb	r5, [r2, #20]
	if (obj->RxIndex>=sizeof(obj->RxFrame)-1) obj->RxIndex=0;
 8002854:	781a      	ldrb	r2, [r3, #0]
 8002856:	2a62      	cmp	r2, #98	; 0x62
 8002858:	d900      	bls.n	800285c <SigfoxISRRX+0x36>
 800285a:	7019      	strb	r1, [r3, #0]
	obj->RxFrame[obj->RxIndex] = 0;
 800285c:	2100      	movs	r1, #0
 800285e:	781a      	ldrb	r2, [r3, #0]
 8002860:	18a2      	adds	r2, r4, r2
 8002862:	7511      	strb	r1, [r2, #20]
	if (rxChar_Sigfox=='\r'){
 8002864:	2d0d      	cmp	r5, #13
 8002866:	d106      	bne.n	8002876 <SigfoxISRRX+0x50>
		/*  Check if there is a downlink request */
		if(!obj->DownLink){
 8002868:	34e4      	adds	r4, #228	; 0xe4
 800286a:	7822      	ldrb	r2, [r4, #0]
 800286c:	428a      	cmp	r2, r1
 800286e:	d103      	bne.n	8002878 <SigfoxISRRX+0x52>
		    obj->RxIndex = 0;
 8002870:	701a      	strb	r2, [r3, #0]
		    obj->RxReady = SF_TRUE; // Framed completed
 8002872:	2301      	movs	r3, #1
 8002874:	7003      	strb	r3, [r0, #0]
		}else
			obj->DownLink = 0; /* Clear the downlink request */
	}
}
 8002876:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
			obj->DownLink = 0; /* Clear the downlink request */
 8002878:	7021      	strb	r1, [r4, #0]
 800287a:	e7fc      	b.n	8002876 <SigfoxISRRX+0x50>

0800287c <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void){
 800287c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287e:	b089      	sub	sp, #36	; 0x24

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	2214      	movs	r2, #20
 8002882:	2100      	movs	r1, #0
 8002884:	a803      	add	r0, sp, #12
 8002886:	f000 fbde 	bl	8003046 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 800288a:	2080      	movs	r0, #128	; 0x80
 800288c:	4b1e      	ldr	r3, [pc, #120]	; (8002908 <MX_GPIO_Init+0x8c>)
 800288e:	03c0      	lsls	r0, r0, #15
 8002890:	6959      	ldr	r1, [r3, #20]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 8002892:	2790      	movs	r7, #144	; 0x90
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002894:	4301      	orrs	r1, r0
 8002896:	6159      	str	r1, [r3, #20]
 8002898:	695a      	ldr	r2, [r3, #20]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 800289a:	05ff      	lsls	r7, r7, #23
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 800289c:	4002      	ands	r2, r0
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800289e:	2080      	movs	r0, #128	; 0x80
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028a0:	9200      	str	r2, [sp, #0]
 80028a2:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a4:	6959      	ldr	r1, [r3, #20]
 80028a6:	0280      	lsls	r0, r0, #10
 80028a8:	4301      	orrs	r1, r0
 80028aa:	6159      	str	r1, [r3, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ac:	2180      	movs	r1, #128	; 0x80
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ae:	695a      	ldr	r2, [r3, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b0:	02c9      	lsls	r1, r1, #11
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b2:	4002      	ands	r2, r0
 80028b4:	9201      	str	r2, [sp, #4]
 80028b6:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b8:	695a      	ldr	r2, [r3, #20]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80028ba:	4d14      	ldr	r5, [pc, #80]	; (800290c <MX_GPIO_Init+0x90>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028bc:	430a      	orrs	r2, r1
 80028be:	615a      	str	r2, [r3, #20]
 80028c0:	695b      	ldr	r3, [r3, #20]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80028c2:	0038      	movs	r0, r7
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c4:	400b      	ands	r3, r1
 80028c6:	9302      	str	r3, [sp, #8]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80028c8:	2201      	movs	r2, #1
 80028ca:	2130      	movs	r1, #48	; 0x30
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028cc:	9b02      	ldr	r3, [sp, #8]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80028ce:	f7fd fe25 	bl	800051c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80028d2:	2200      	movs	r2, #0
 80028d4:	0028      	movs	r0, r5
 80028d6:	2102      	movs	r1, #2
 80028d8:	f7fd fe20 	bl	800051c <HAL_GPIO_WritePin>
//	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	  /*Configure GPIO pins : RST2_SIGFOX_Pin RST_SIGFOX_Pin */
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2400      	movs	r4, #0
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
 80028de:	2330      	movs	r3, #48	; 0x30
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e0:	2601      	movs	r6, #1
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	a903      	add	r1, sp, #12
 80028e4:	0038      	movs	r0, r7
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
 80028e6:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e8:	9604      	str	r6, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	9405      	str	r4, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	9406      	str	r4, [sp, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ee:	f7fd fd5f 	bl	80003b0 <HAL_GPIO_Init>

	  /*Configure GPIOB pin : LED_Pin  PB1*/
	  GPIO_InitStruct.Pin = LED_Pin;
 80028f2:	2302      	movs	r3, #2
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80028f4:	a903      	add	r1, sp, #12
 80028f6:	0028      	movs	r0, r5
	  GPIO_InitStruct.Pin = LED_Pin;
 80028f8:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028fa:	9604      	str	r6, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fc:	9405      	str	r4, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fe:	9406      	str	r4, [sp, #24]
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002900:	f7fd fd56 	bl	80003b0 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  //HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
	 // HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);

}
 8002904:	b009      	add	sp, #36	; 0x24
 8002906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002908:	40021000 	.word	0x40021000
 800290c:	48000400 	.word	0x48000400

08002910 <HAL_RTC_AlarmAEventCallback>:

}

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){

	Flags_globals.flag_ON_WAKEUP_TIME = 1;
 8002910:	2320      	movs	r3, #32
 8002912:	4a02      	ldr	r2, [pc, #8]	; (800291c <HAL_RTC_AlarmAEventCallback+0xc>)
 8002914:	8811      	ldrh	r1, [r2, #0]
 8002916:	430b      	orrs	r3, r1
 8002918:	8013      	strh	r3, [r2, #0]
}
 800291a:	4770      	bx	lr
 800291c:	20000df8 	.word	0x20000df8

08002920 <setTime>:

/**
 * hex Bcd Hours (0-0x23  o 0-0x12) ,Minutes(0-0x59) ,  Seconds(0-0x59)
 *
 * */
void setTime(uint8_t Hours, uint8_t Minutes, uint8_t Seconds){
 8002920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002922:	0005      	movs	r5, r0
 8002924:	b08d      	sub	sp, #52	; 0x34
 8002926:	000f      	movs	r7, r1
 8002928:	0016      	movs	r6, r2
	  RTC_AlarmTypeDef sAlarm = {0};
 800292a:	2100      	movs	r1, #0
 800292c:	2228      	movs	r2, #40	; 0x28
 800292e:	a802      	add	r0, sp, #8
 8002930:	f000 fb89 	bl	8003046 <memset>

	  /**Enable the Alarm A
	 	  */
	  /*Decimal to BCD*/
	  Hours = ((Hours/10)*16 +(Hours%10) );  /*((year / 10) << 4) | (year % 10)*/
 8002934:	210a      	movs	r1, #10
 8002936:	0028      	movs	r0, r5
 8002938:	f7fd fc02 	bl	8000140 <__udivsi3>
 800293c:	0100      	lsls	r0, r0, #4
 800293e:	b2c4      	uxtb	r4, r0
 8002940:	210a      	movs	r1, #10
 8002942:	0028      	movs	r0, r5
 8002944:	f7fd fc82 	bl	800024c <__aeabi_uidivmod>
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 8002948:	0038      	movs	r0, r7
	  Hours = ((Hours/10)*16 +(Hours%10) );  /*((year / 10) << 4) | (year % 10)*/
 800294a:	b2cd      	uxtb	r5, r1
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 800294c:	210a      	movs	r1, #10
 800294e:	f7fd fbf7 	bl	8000140 <__udivsi3>
 8002952:	0100      	lsls	r0, r0, #4
 8002954:	b2c3      	uxtb	r3, r0
 8002956:	210a      	movs	r1, #10
 8002958:	0038      	movs	r0, r7
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	f7fd fc76 	bl	800024c <__aeabi_uidivmod>
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 8002960:	0030      	movs	r0, r6
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 8002962:	b2cf      	uxtb	r7, r1
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 8002964:	210a      	movs	r1, #10
 8002966:	f7fd fbeb 	bl	8000140 <__udivsi3>
 800296a:	0100      	lsls	r0, r0, #4
 800296c:	b2c3      	uxtb	r3, r0
 800296e:	210a      	movs	r1, #10
 8002970:	0030      	movs	r0, r6
 8002972:	9301      	str	r3, [sp, #4]
 8002974:	f7fd fc6a 	bl	800024c <__aeabi_uidivmod>
	  Hours = ((Hours/10)*16 +(Hours%10) );  /*((year / 10) << 4) | (year % 10)*/
 8002978:	1964      	adds	r4, r4, r5

	  sAlarm.AlarmTime.Hours = Hours > RTC_MAX_HOURS ? RTC_MAX_HOURS : Hours;  /**/
 800297a:	1c23      	adds	r3, r4, #0
 800297c:	b2e4      	uxtb	r4, r4
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 800297e:	b2c9      	uxtb	r1, r1
	  sAlarm.AlarmTime.Hours = Hours > RTC_MAX_HOURS ? RTC_MAX_HOURS : Hours;  /**/
 8002980:	2c23      	cmp	r4, #35	; 0x23
 8002982:	d900      	bls.n	8002986 <setTime+0x66>
 8002984:	2323      	movs	r3, #35	; 0x23
 8002986:	aa02      	add	r2, sp, #8
 8002988:	7013      	strb	r3, [r2, #0]
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 800298a:	9b00      	ldr	r3, [sp, #0]
 800298c:	19df      	adds	r7, r3, r7
	  sAlarm.AlarmTime.Minutes = Minutes > RTC_MAX_MIN ? RTC_MAX_MIN : Minutes; /*0x59 = 59 min esta en hex bcd, 0x10 = 10 min = 8*/
 800298e:	1c3b      	adds	r3, r7, #0
 8002990:	b2ff      	uxtb	r7, r7
 8002992:	2f59      	cmp	r7, #89	; 0x59
 8002994:	d900      	bls.n	8002998 <setTime+0x78>
 8002996:	2359      	movs	r3, #89	; 0x59
 8002998:	aa02      	add	r2, sp, #8
 800299a:	7053      	strb	r3, [r2, #1]
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 800299c:	9b01      	ldr	r3, [sp, #4]
 800299e:	1859      	adds	r1, r3, r1
	  sAlarm.AlarmTime.Seconds = Seconds > RTC_MAX_SEG ? RTC_MAX_MIN : Seconds;
 80029a0:	1c0b      	adds	r3, r1, #0
 80029a2:	b2c9      	uxtb	r1, r1
 80029a4:	2959      	cmp	r1, #89	; 0x59
 80029a6:	d900      	bls.n	80029aa <setTime+0x8a>
 80029a8:	2359      	movs	r3, #89	; 0x59
 80029aa:	aa02      	add	r2, sp, #8
 80029ac:	7093      	strb	r3, [r2, #2]

	  sAlarm.AlarmTime.SubSeconds = 0x0;
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
	  /*No importa la fecha mask 3, solo importa mask 0,1,2 h:m:s ver dm0025071*/
	  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;  /*RTC_ALARMMASK_NONE; Importa fecha y hora para alarma*/
 80029ae:	2380      	movs	r3, #128	; 0x80
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
	  sAlarm.AlarmDateWeekDay = 0x1;
 80029b0:	2201      	movs	r2, #1
	  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;  /*RTC_ALARMMASK_NONE; Importa fecha y hora para alarma*/
 80029b2:	061b      	lsls	r3, r3, #24
 80029b4:	9307      	str	r3, [sp, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 80029b6:	ab02      	add	r3, sp, #8
 80029b8:	189b      	adds	r3, r3, r2
 80029ba:	77da      	strb	r2, [r3, #31]
	  sAlarm.Alarm = RTC_ALARM_A;
 80029bc:	2380      	movs	r3, #128	; 0x80
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029be:	a902      	add	r1, sp, #8
	  sAlarm.Alarm = RTC_ALARM_A;
 80029c0:	005b      	lsls	r3, r3, #1
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029c2:	4805      	ldr	r0, [pc, #20]	; (80029d8 <setTime+0xb8>)
	  sAlarm.Alarm = RTC_ALARM_A;
 80029c4:	930b      	str	r3, [sp, #44]	; 0x2c
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029c6:	f7fe fa91 	bl	8000eec <HAL_RTC_SetAlarm_IT>
 80029ca:	2800      	cmp	r0, #0
 80029cc:	d001      	beq.n	80029d2 <setTime+0xb2>
	  {
		Error_Handler();
 80029ce:	f000 f9ef 	bl	8002db0 <Error_Handler>
	  }
}
 80029d2:	b00d      	add	sp, #52	; 0x34
 80029d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	20000f04 	.word	0x20000f04

080029dc <MX_RTC_Init>:
{
 80029dc:	b570      	push	{r4, r5, r6, lr}
 80029de:	b086      	sub	sp, #24
	  RTC_TimeTypeDef sTime = {0};
 80029e0:	ae01      	add	r6, sp, #4
 80029e2:	2214      	movs	r2, #20
 80029e4:	2100      	movs	r1, #0
 80029e6:	0030      	movs	r0, r6
 80029e8:	f000 fb2d 	bl	8003046 <memset>
	  hrtc.Instance = RTC;
 80029ec:	4d1f      	ldr	r5, [pc, #124]	; (8002a6c <MX_RTC_Init+0x90>)
 80029ee:	4b20      	ldr	r3, [pc, #128]	; (8002a70 <MX_RTC_Init+0x94>)
	  RTC_DateTypeDef sDate = {0};
 80029f0:	2400      	movs	r4, #0
	  hrtc.Instance = RTC;
 80029f2:	602b      	str	r3, [r5, #0]
	  hrtc.Init.AsynchPrediv = 79;
 80029f4:	234f      	movs	r3, #79	; 0x4f
 80029f6:	60ab      	str	r3, [r5, #8]
	  hrtc.Init.SynchPrediv = 499;
 80029f8:	23f4      	movs	r3, #244	; 0xf4
	  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80029fa:	0028      	movs	r0, r5
	  hrtc.Init.SynchPrediv = 499;
 80029fc:	33ff      	adds	r3, #255	; 0xff
	  RTC_DateTypeDef sDate = {0};
 80029fe:	9400      	str	r4, [sp, #0]
	  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a00:	606c      	str	r4, [r5, #4]
	  hrtc.Init.SynchPrediv = 499;
 8002a02:	60eb      	str	r3, [r5, #12]
	  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a04:	612c      	str	r4, [r5, #16]
	  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a06:	616c      	str	r4, [r5, #20]
	  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a08:	61ac      	str	r4, [r5, #24]
	  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a0a:	f7fe f937 	bl	8000c7c <HAL_RTC_Init>
 8002a0e:	42a0      	cmp	r0, r4
 8002a10:	d001      	beq.n	8002a16 <MX_RTC_Init+0x3a>
	    Error_Handler();
 8002a12:	f000 f9cd 	bl	8002db0 <Error_Handler>
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002a16:	2201      	movs	r2, #1
 8002a18:	0031      	movs	r1, r6
 8002a1a:	0028      	movs	r0, r5
	  sTime.Hours = 0x0;
 8002a1c:	7034      	strb	r4, [r6, #0]
	  sTime.Minutes = 0x0;
 8002a1e:	7074      	strb	r4, [r6, #1]
	  sTime.Seconds = 0x0;
 8002a20:	70b4      	strb	r4, [r6, #2]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a22:	60f4      	str	r4, [r6, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a24:	6134      	str	r4, [r6, #16]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002a26:	f7fe f989 	bl	8000d3c <HAL_RTC_SetTime>
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d001      	beq.n	8002a32 <MX_RTC_Init+0x56>
	    Error_Handler();
 8002a2e:	f000 f9bf 	bl	8002db0 <Error_Handler>
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002a32:	2401      	movs	r4, #1
 8002a34:	466b      	mov	r3, sp
	  sDate.Month = RTC_MONTH_FEBRUARY;
 8002a36:	466a      	mov	r2, sp
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002a38:	701c      	strb	r4, [r3, #0]
	  sDate.Month = RTC_MONTH_FEBRUARY;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	7053      	strb	r3, [r2, #1]
	  sDate.Year = 0x0;
 8002a3e:	2300      	movs	r3, #0
	  sDate.Date = 0x01;
 8002a40:	7094      	strb	r4, [r2, #2]
	  sDate.Year = 0x0;
 8002a42:	70d3      	strb	r3, [r2, #3]
	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002a44:	4669      	mov	r1, sp
 8002a46:	0022      	movs	r2, r4
 8002a48:	0028      	movs	r0, r5
 8002a4a:	f7fe f9eb 	bl	8000e24 <HAL_RTC_SetDate>
 8002a4e:	2800      	cmp	r0, #0
 8002a50:	d001      	beq.n	8002a56 <MX_RTC_Init+0x7a>
	    Error_Handler();
 8002a52:	f000 f9ad 	bl	8002db0 <Error_Handler>
	   ReportTimeHour = 1;
 8002a56:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <MX_RTC_Init+0x98>)
	   setTime(ReportTimeHour,ReportTimeMinute,ReportTimeSecond); //SigfoxModule.UL_ReportTimeS);
 8002a58:	2001      	movs	r0, #1
	   ReportTimeHour = 1;
 8002a5a:	701c      	strb	r4, [r3, #0]
	   setTime(ReportTimeHour,ReportTimeMinute,ReportTimeSecond); //SigfoxModule.UL_ReportTimeS);
 8002a5c:	4b06      	ldr	r3, [pc, #24]	; (8002a78 <MX_RTC_Init+0x9c>)
 8002a5e:	781a      	ldrb	r2, [r3, #0]
 8002a60:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <MX_RTC_Init+0xa0>)
 8002a62:	7819      	ldrb	r1, [r3, #0]
 8002a64:	f7ff ff5c 	bl	8002920 <setTime>
}
 8002a68:	b006      	add	sp, #24
 8002a6a:	bd70      	pop	{r4, r5, r6, pc}
 8002a6c:	20000f04 	.word	0x20000f04
 8002a70:	40002800 	.word	0x40002800
 8002a74:	20000dd1 	.word	0x20000dd1
 8002a78:	20000dd3 	.word	0x20000dd3
 8002a7c:	20000dd2 	.word	0x20000dd2

08002a80 <MX_USART1_UART_Init>:
	  /* USER CODE END USART1_Init 0 */

	  /* USER CODE BEGIN USART1_Init 1 */

	  /* USER CODE END USART1_Init 1 */
	  huart1.Instance = USART1;
 8002a80:	480b      	ldr	r0, [pc, #44]	; (8002ab0 <MX_USART1_UART_Init+0x30>)
 8002a82:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <MX_USART1_UART_Init+0x34>)
{
 8002a84:	b510      	push	{r4, lr}
	  huart1.Instance = USART1;
 8002a86:	6003      	str	r3, [r0, #0]
	  huart1.Init.BaudRate = 9600;
 8002a88:	2396      	movs	r3, #150	; 0x96
 8002a8a:	019b      	lsls	r3, r3, #6
 8002a8c:	6043      	str	r3, [r0, #4]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
	  huart1.Init.StopBits = UART_STOPBITS_1;
	  huart1.Init.Parity = UART_PARITY_NONE;
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a8e:	220c      	movs	r2, #12
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a90:	2300      	movs	r3, #0
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a92:	6142      	str	r2, [r0, #20]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a94:	6083      	str	r3, [r0, #8]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a96:	60c3      	str	r3, [r0, #12]
	  huart1.Init.Parity = UART_PARITY_NONE;
 8002a98:	6103      	str	r3, [r0, #16]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a9a:	6183      	str	r3, [r0, #24]
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a9c:	61c3      	str	r3, [r0, #28]
	  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a9e:	6203      	str	r3, [r0, #32]
	  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002aa0:	6243      	str	r3, [r0, #36]	; 0x24
	  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002aa2:	f7fe fc2d 	bl	8001300 <HAL_UART_Init>
 8002aa6:	2800      	cmp	r0, #0
 8002aa8:	d001      	beq.n	8002aae <MX_USART1_UART_Init+0x2e>
	  {
	    Error_Handler();
 8002aaa:	f000 f981 	bl	8002db0 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART1_Init 2 */

	  /* USER CODE END USART1_Init 2 */

}
 8002aae:	bd10      	pop	{r4, pc}
 8002ab0:	20000f24 	.word	0x20000f24
 8002ab4:	40013800 	.word	0x40013800

08002ab8 <MX_USART2_UART_Init>:
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 8002ab8:	480b      	ldr	r0, [pc, #44]	; (8002ae8 <MX_USART2_UART_Init+0x30>)
 8002aba:	4b0c      	ldr	r3, [pc, #48]	; (8002aec <MX_USART2_UART_Init+0x34>)
{
 8002abc:	b510      	push	{r4, lr}
	  huart2.Instance = USART2;
 8002abe:	6003      	str	r3, [r0, #0]
	  huart2.Init.BaudRate = 9600;
 8002ac0:	2396      	movs	r3, #150	; 0x96
 8002ac2:	019b      	lsls	r3, r3, #6
 8002ac4:	6043      	str	r3, [r0, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
	  huart2.Init.StopBits = UART_STOPBITS_1;
	  huart2.Init.Parity = UART_PARITY_NONE;
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ac6:	220c      	movs	r2, #12
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac8:	2300      	movs	r3, #0
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8002aca:	6142      	str	r2, [r0, #20]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002acc:	6083      	str	r3, [r0, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ace:	60c3      	str	r3, [r0, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8002ad0:	6103      	str	r3, [r0, #16]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ad2:	6183      	str	r3, [r0, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ad4:	61c3      	str	r3, [r0, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ad6:	6203      	str	r3, [r0, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ad8:	6243      	str	r3, [r0, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ada:	f7fe fc11 	bl	8001300 <HAL_UART_Init>
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_USART2_UART_Init+0x2e>
	  {
	    Error_Handler();
 8002ae2:	f000 f965 	bl	8002db0 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

}
 8002ae6:	bd10      	pop	{r4, pc}
 8002ae8:	20000f94 	.word	0x20000f94
 8002aec:	40004400 	.word	0x40004400

08002af0 <HAL_UART_RxCpltCallback>:

	//static BaseType_t xHigherPriorityTaskWoken;
	//uint8_t x = 255;
	//xHigherPriorityTaskWoken = pdFALSE;

	if(huart->Instance == USART1){
 8002af0:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <HAL_UART_RxCpltCallback+0x28>)
 8002af2:	6802      	ldr	r2, [r0, #0]
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002af4:	b510      	push	{r4, lr}
	if(huart->Instance == USART1){
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d10d      	bne.n	8002b16 <HAL_UART_RxCpltCallback+0x26>

		PrintString(&huart2, UART_RX.Data);
 8002afa:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <HAL_UART_RxCpltCallback+0x2c>)
 8002afc:	4808      	ldr	r0, [pc, #32]	; (8002b20 <HAL_UART_RxCpltCallback+0x30>)
 8002afe:	3302      	adds	r3, #2
 8002b00:	7fd9      	ldrb	r1, [r3, #31]
 8002b02:	f7ff fdfd 	bl	8002700 <PrintString>
		SigfoxISRRX(&SigfoxModule);
 8002b06:	4807      	ldr	r0, [pc, #28]	; (8002b24 <HAL_UART_RxCpltCallback+0x34>)
 8002b08:	f7ff fe8d 	bl	8002826 <SigfoxISRRX>
		HAL_UART_Receive_IT( &huart1,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	4906      	ldr	r1, [pc, #24]	; (8002b28 <HAL_UART_RxCpltCallback+0x38>)
 8002b10:	4806      	ldr	r0, [pc, #24]	; (8002b2c <HAL_UART_RxCpltCallback+0x3c>)
 8002b12:	f7fe fa91 	bl	8001038 <HAL_UART_Receive_IT>
//				UART_RX.Downlink = 0; /* Clear down link request */
//		}
//		HAL_UART_Receive_IT( &huart2,(uint8_t *)&UART_RX.Data,1);
//	}

}
 8002b16:	bd10      	pop	{r4, pc}
 8002b18:	40013800 	.word	0x40013800
 8002b1c:	20001004 	.word	0x20001004
 8002b20:	20000f94 	.word	0x20000f94
 8002b24:	20000e0c 	.word	0x20000e0c
 8002b28:	20001025 	.word	0x20001025
 8002b2c:	20000f24 	.word	0x20000f24

08002b30 <qSchedulerSysTick>:
void qSchedulerSysTick(void)

Feed the scheduler system tick. This call is mandatory and must be called once
inside the dedicated timer interrupt service routine (ISR). 
*/    
void qSchedulerSysTick(void){_qSysTick_Epochs_++;}
 8002b30:	4a02      	ldr	r2, [pc, #8]	; (8002b3c <qSchedulerSysTick+0xc>)
 8002b32:	6813      	ldr	r3, [r2, #0]
 8002b34:	3301      	adds	r3, #1
 8002b36:	6013      	str	r3, [r2, #0]
 8002b38:	4770      	bx	lr
 8002b3a:	46c0      	nop			; (mov r8, r8)
 8002b3c:	20000ddc 	.word	0x20000ddc

08002b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b40:	b510      	push	{r4, lr}
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b42:	2410      	movs	r4, #16
{
 8002b44:	b096      	sub	sp, #88	; 0x58
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b46:	2230      	movs	r2, #48	; 0x30
 8002b48:	2100      	movs	r1, #0
 8002b4a:	a80a      	add	r0, sp, #40	; 0x28
 8002b4c:	f000 fa7b 	bl	8003046 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b50:	0022      	movs	r2, r4
 8002b52:	2100      	movs	r1, #0
 8002b54:	a801      	add	r0, sp, #4
 8002b56:	f000 fa76 	bl	8003046 <memset>
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b5a:	2214      	movs	r2, #20
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	a805      	add	r0, sp, #20
 8002b60:	f000 fa71 	bl	8003046 <memset>

	  /**Initializes the CPU, AHB and APB busses clocks
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002b64:	230a      	movs	r3, #10
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b66:	a80a      	add	r0, sp, #40	; 0x28
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002b68:	930a      	str	r3, [sp, #40]	; 0x28
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b6a:	3b09      	subs	r3, #9
 8002b6c:	930d      	str	r3, [sp, #52]	; 0x34
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b6e:	940e      	str	r4, [sp, #56]	; 0x38
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002b70:	9311      	str	r3, [sp, #68]	; 0x44
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b72:	f7fd fce1 	bl	8000538 <HAL_RCC_OscConfig>
 8002b76:	2800      	cmp	r0, #0
 8002b78:	d001      	beq.n	8002b7e <SystemClock_Config+0x3e>
	  {
	    Error_Handler();
 8002b7a:	f000 f919 	bl	8002db0 <Error_Handler>
	  }
	  /**Initializes the CPU, AHB and APB busses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
	                              |RCC_CLOCKTYPE_PCLK1;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b7e:	2100      	movs	r1, #0
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b80:	2307      	movs	r3, #7
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b82:	a801      	add	r0, sp, #4
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b84:	9301      	str	r3, [sp, #4]
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b86:	9102      	str	r1, [sp, #8]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b88:	9103      	str	r1, [sp, #12]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b8a:	9104      	str	r1, [sp, #16]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b8c:	f7fd feec 	bl	8000968 <HAL_RCC_ClockConfig>
 8002b90:	2800      	cmp	r0, #0
 8002b92:	d001      	beq.n	8002b98 <SystemClock_Config+0x58>
	  {
	    Error_Handler();
 8002b94:	f000 f90c 	bl	8002db0 <Error_Handler>
	  }
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8002b98:	4b07      	ldr	r3, [pc, #28]	; (8002bb8 <SystemClock_Config+0x78>)
	  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b9a:	a805      	add	r0, sp, #20
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8002b9c:	9305      	str	r3, [sp, #20]
	  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	9307      	str	r3, [sp, #28]
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	9306      	str	r3, [sp, #24]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ba8:	f7fd ff8a 	bl	8000ac0 <HAL_RCCEx_PeriphCLKConfig>
 8002bac:	2800      	cmp	r0, #0
 8002bae:	d001      	beq.n	8002bb4 <SystemClock_Config+0x74>
	  {
	    Error_Handler();
 8002bb0:	f000 f8fe 	bl	8002db0 <Error_Handler>
	  }
}
 8002bb4:	b016      	add	sp, #88	; 0x58
 8002bb6:	bd10      	pop	{r4, pc}
 8002bb8:	00010001 	.word	0x00010001

08002bbc <TaskFSM>:




/* USER CODE BEGIN 4 */
void TaskFSM( void* taskParmPtr){
 8002bbc:	b513      	push	{r0, r1, r4, lr}

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount ();
 8002bbe:	f7ff faab 	bl	8002118 <xTaskGetTickCount>
	//xSemaphoreGive(SemTxUart); /* */
	uint8_t x = 2;
 8002bc2:	466b      	mov	r3, sp
 8002bc4:	1cdc      	adds	r4, r3, #3
 8002bc6:	2302      	movs	r3, #2
	xLastWakeTime = xTaskGetTickCount ();
 8002bc8:	9001      	str	r0, [sp, #4]
	uint8_t x = 2;
 8002bca:	7023      	strb	r3, [r4, #0]
	for(;;){

		 vTaskDelayUntil( &xLastWakeTime, 3000/ portTICK_RATE_MS);
 8002bcc:	a801      	add	r0, sp, #4
 8002bce:	490b      	ldr	r1, [pc, #44]	; (8002bfc <TaskFSM+0x40>)
 8002bd0:	f7ff fb8e 	bl	80022f0 <vTaskDelayUntil>
		if(pdTRUE != xQueueSend(xQueueTx , &x,1000) ){
 8002bd4:	22fa      	movs	r2, #250	; 0xfa
 8002bd6:	480a      	ldr	r0, [pc, #40]	; (8002c00 <TaskFSM+0x44>)
 8002bd8:	0021      	movs	r1, r4
 8002bda:	2300      	movs	r3, #0
 8002bdc:	0092      	lsls	r2, r2, #2
 8002bde:	6800      	ldr	r0, [r0, #0]
 8002be0:	f7ff f822 	bl	8001c28 <xQueueGenericSend>
			//PrintString(&huart2, (uint8_t *)"fail to send\r");
			/*Fail send to queue*/
		}
		//PrintString(&huart2, (uint8_t *)"CORE SLEEP\r");
		x++;
 8002be4:	7823      	ldrb	r3, [r4, #0]
		xSemaphoreGive(SemTxUart);
 8002be6:	4807      	ldr	r0, [pc, #28]	; (8002c04 <TaskFSM+0x48>)
		x++;
 8002be8:	3301      	adds	r3, #1
 8002bea:	7023      	strb	r3, [r4, #0]
		xSemaphoreGive(SemTxUart);
 8002bec:	2300      	movs	r3, #0
 8002bee:	6800      	ldr	r0, [r0, #0]
 8002bf0:	001a      	movs	r2, r3
 8002bf2:	0019      	movs	r1, r3
 8002bf4:	f7ff f818 	bl	8001c28 <xQueueGenericSend>
 8002bf8:	e7e8      	b.n	8002bcc <TaskFSM+0x10>
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	00000bb8 	.word	0x00000bb8
 8002c00:	20000dd8 	.word	0x20000dd8
 8002c04:	20000dd4 	.word	0x20000dd4

08002c08 <TaskTxUartDebug>:

		vTaskDelayUntil( &xLastWakeTime, 100/ portTICK_RATE_MS);

	}
}
void TaskTxUartDebug ( void* taskParmPtr){
 8002c08:	b570      	push	{r4, r5, r6, lr}
 8002c0a:	b08a      	sub	sp, #40	; 0x28
	//TickType_t xLastWakeTime;
	uint8_t vec[32];
	uint8_t RxQueue = 0;
 8002c0c:	466b      	mov	r3, sp
 8002c0e:	1ddc      	adds	r4, r3, #7
 8002c10:	2300      	movs	r3, #0
	//xLastWakeTime = xTaskGetTickCount ();
	for(;;){
		HAL_GPIO_WritePin(GPIOB, LED_Pin, !HAL_GPIO_ReadPin(GPIOB, LED_Pin));
 8002c12:	2502      	movs	r5, #2
	uint8_t RxQueue = 0;
 8002c14:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOB, LED_Pin, !HAL_GPIO_ReadPin(GPIOB, LED_Pin));
 8002c16:	0029      	movs	r1, r5
 8002c18:	4814      	ldr	r0, [pc, #80]	; (8002c6c <TaskTxUartDebug+0x64>)
 8002c1a:	f7fd fc79 	bl	8000510 <HAL_GPIO_ReadPin>
 8002c1e:	4242      	negs	r2, r0
 8002c20:	4142      	adcs	r2, r0
 8002c22:	0029      	movs	r1, r5
 8002c24:	b2d2      	uxtb	r2, r2
 8002c26:	4811      	ldr	r0, [pc, #68]	; (8002c6c <TaskTxUartDebug+0x64>)
 8002c28:	f7fd fc78 	bl	800051c <HAL_GPIO_WritePin>
		if( pdTRUE == xSemaphoreTake(SemTxUart,portMAX_DELAY) ){  // 3000/portTICK_RATE_MS
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	2201      	movs	r2, #1
 8002c30:	480f      	ldr	r0, [pc, #60]	; (8002c70 <TaskTxUartDebug+0x68>)
 8002c32:	4252      	negs	r2, r2
 8002c34:	0019      	movs	r1, r3
 8002c36:	6800      	ldr	r0, [r0, #0]
 8002c38:	f7ff f885 	bl	8001d46 <xQueueGenericReceive>
 8002c3c:	2801      	cmp	r0, #1
 8002c3e:	d1ea      	bne.n	8002c16 <TaskTxUartDebug+0xe>
			if( pdTRUE == xQueueReceive(xQueueTx , &RxQueue,1000) ){
 8002c40:	22fa      	movs	r2, #250	; 0xfa
 8002c42:	480c      	ldr	r0, [pc, #48]	; (8002c74 <TaskTxUartDebug+0x6c>)
 8002c44:	0021      	movs	r1, r4
 8002c46:	2300      	movs	r3, #0
 8002c48:	0092      	lsls	r2, r2, #2
 8002c4a:	6800      	ldr	r0, [r0, #0]
 8002c4c:	f7ff f87b 	bl	8001d46 <xQueueGenericReceive>
 8002c50:	4e09      	ldr	r6, [pc, #36]	; (8002c78 <TaskTxUartDebug+0x70>)
				sprintf((char*) vec,"data Receive %d\r\n",RxQueue);
				PrintString(&huart2, vec);
			}else PrintString(&huart2, (uint8_t *)"fail to receive\r");
 8002c52:	490a      	ldr	r1, [pc, #40]	; (8002c7c <TaskTxUartDebug+0x74>)
			if( pdTRUE == xQueueReceive(xQueueTx , &RxQueue,1000) ){
 8002c54:	2801      	cmp	r0, #1
 8002c56:	d105      	bne.n	8002c64 <TaskTxUartDebug+0x5c>
				sprintf((char*) vec,"data Receive %d\r\n",RxQueue);
 8002c58:	4909      	ldr	r1, [pc, #36]	; (8002c80 <TaskTxUartDebug+0x78>)
 8002c5a:	7822      	ldrb	r2, [r4, #0]
 8002c5c:	a802      	add	r0, sp, #8
 8002c5e:	f000 f9fb 	bl	8003058 <siprintf>
				PrintString(&huart2, vec);
 8002c62:	a902      	add	r1, sp, #8
			}else PrintString(&huart2, (uint8_t *)"fail to receive\r");
 8002c64:	0030      	movs	r0, r6
 8002c66:	f7ff fd4b 	bl	8002700 <PrintString>
 8002c6a:	e7d4      	b.n	8002c16 <TaskTxUartDebug+0xe>
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	20000dd4 	.word	0x20000dd4
 8002c74:	20000dd8 	.word	0x20000dd8
 8002c78:	20000f94 	.word	0x20000f94
 8002c7c:	080038fb 	.word	0x080038fb
 8002c80:	080038e9 	.word	0x080038e9

08002c84 <main>:
{
 8002c84:	b570      	push	{r4, r5, r6, lr}
 8002c86:	b086      	sub	sp, #24
  HAL_Init();
 8002c88:	f7fd faf8 	bl	800027c <HAL_Init>
  SystemClock_Config();
 8002c8c:	f7ff ff58 	bl	8002b40 <SystemClock_Config>
  MX_GPIO_Init();
 8002c90:	f7ff fdf4 	bl	800287c <MX_GPIO_Init>
  MX_RTC_Init();
 8002c94:	f7ff fea2 	bl	80029dc <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002c98:	f7ff fef2 	bl	8002a80 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002c9c:	f7ff ff0c 	bl	8002ab8 <MX_USART2_UART_Init>
	MX_GPIO_Init();
 8002ca0:	f7ff fdec 	bl	800287c <MX_GPIO_Init>
	MX_RTC_Init();
 8002ca4:	f7ff fe9a 	bl	80029dc <MX_RTC_Init>
	MX_USART1_UART_Init();
 8002ca8:	f7ff feea 	bl	8002a80 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8002cac:	f7ff ff04 	bl	8002ab8 <MX_USART2_UART_Init>
	HAL_UART_Receive_IT(&huart1,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	492b      	ldr	r1, [pc, #172]	; (8002d60 <main+0xdc>)
 8002cb4:	482b      	ldr	r0, [pc, #172]	; (8002d64 <main+0xe0>)
 8002cb6:	f7fe f9bf 	bl	8001038 <HAL_UART_Receive_IT>
	Debounce_Init(&Fsm_DebounceData,40, PULL_DOWN);
 8002cba:	2206      	movs	r2, #6
 8002cbc:	2128      	movs	r1, #40	; 0x28
 8002cbe:	482a      	ldr	r0, [pc, #168]	; (8002d68 <main+0xe4>)
 8002cc0:	f7ff fd47 	bl	8002752 <Debounce_Init>
	xTaskCreate(TaskFSM, (const char *)"TaskFSM",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
 8002cc4:	2400      	movs	r4, #0
 8002cc6:	2501      	movs	r5, #1
 8002cc8:	2280      	movs	r2, #128	; 0x80
 8002cca:	0023      	movs	r3, r4
 8002ccc:	0052      	lsls	r2, r2, #1
 8002cce:	4927      	ldr	r1, [pc, #156]	; (8002d6c <main+0xe8>)
 8002cd0:	9401      	str	r4, [sp, #4]
 8002cd2:	9500      	str	r5, [sp, #0]
 8002cd4:	4826      	ldr	r0, [pc, #152]	; (8002d70 <main+0xec>)
 8002cd6:	f7ff f929 	bl	8001f2c <xTaskCreate>
	xTaskCreate(TaskTxUartDebug, (const char *)"TaskTxUartDebug",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
 8002cda:	2280      	movs	r2, #128	; 0x80
 8002cdc:	0023      	movs	r3, r4
 8002cde:	0052      	lsls	r2, r2, #1
 8002ce0:	4924      	ldr	r1, [pc, #144]	; (8002d74 <main+0xf0>)
 8002ce2:	9401      	str	r4, [sp, #4]
 8002ce4:	9500      	str	r5, [sp, #0]
 8002ce6:	4824      	ldr	r0, [pc, #144]	; (8002d78 <main+0xf4>)
 8002ce8:	f7ff f920 	bl	8001f2c <xTaskCreate>
	SigfoxModule.StatusFlag = SigfoxInit(&SigfoxModule, RSTCtrl_Sigfox, RST2Ctrl_Sigfox, UART_SIGFOX_TX_STM, UART_SIGFOX_RX_STM ,UL_RCZ4, DiscrimateFrameType);
 8002cec:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <main+0xf8>)
 8002cee:	4e24      	ldr	r6, [pc, #144]	; (8002d80 <main+0xfc>)
 8002cf0:	9302      	str	r3, [sp, #8]
 8002cf2:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <main+0x100>)
 8002cf4:	4a24      	ldr	r2, [pc, #144]	; (8002d88 <main+0x104>)
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	4b24      	ldr	r3, [pc, #144]	; (8002d8c <main+0x108>)
 8002cfa:	4925      	ldr	r1, [pc, #148]	; (8002d90 <main+0x10c>)
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	0030      	movs	r0, r6
 8002d00:	4b24      	ldr	r3, [pc, #144]	; (8002d94 <main+0x110>)
 8002d02:	f7ff fd66 	bl	80027d2 <SigfoxInit>
 8002d06:	0033      	movs	r3, r6
 8002d08:	33de      	adds	r3, #222	; 0xde
 8002d0a:	7018      	strb	r0, [r3, #0]
	SigfoxWakeUP(&SigfoxModule);
 8002d0c:	0030      	movs	r0, r6
 8002d0e:	f7ff fd7e 	bl	800280e <SigfoxWakeUP>
	PrintString(&huart2, (uint8_t *)"Inicio del sistema\r\n");
 8002d12:	4e21      	ldr	r6, [pc, #132]	; (8002d98 <main+0x114>)
 8002d14:	4921      	ldr	r1, [pc, #132]	; (8002d9c <main+0x118>)
 8002d16:	0030      	movs	r0, r6
 8002d18:	f7ff fcf2 	bl	8002700 <PrintString>
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002d1c:	2080      	movs	r0, #128	; 0x80
 8002d1e:	0040      	lsls	r0, r0, #1
 8002d20:	f7fd fc02 	bl	8000528 <HAL_PWR_EnableWakeUpPin>
	SemTxUart = xSemaphoreCreateBinary();
 8002d24:	2203      	movs	r2, #3
 8002d26:	0021      	movs	r1, r4
 8002d28:	0028      	movs	r0, r5
 8002d2a:	f7fe ff60 	bl	8001bee <xQueueGenericCreate>
 8002d2e:	4b1c      	ldr	r3, [pc, #112]	; (8002da0 <main+0x11c>)
	xQueueTx = xQueueCreate(5 , sizeof(uint8_t));
 8002d30:	0022      	movs	r2, r4
	SemTxUart = xSemaphoreCreateBinary();
 8002d32:	6018      	str	r0, [r3, #0]
	xQueueTx = xQueueCreate(5 , sizeof(uint8_t));
 8002d34:	0029      	movs	r1, r5
 8002d36:	2005      	movs	r0, #5
 8002d38:	f7fe ff59 	bl	8001bee <xQueueGenericCreate>
 8002d3c:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <main+0x120>)
 8002d3e:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8002d40:	f7fe fcbc 	bl	80016bc <osKernelStart>
		PrintString(&huart2, "Hola\r\n");
 8002d44:	4918      	ldr	r1, [pc, #96]	; (8002da8 <main+0x124>)
 8002d46:	0030      	movs	r0, r6
 8002d48:	f7ff fcda 	bl	8002700 <PrintString>
		for(volatile int i=0; i<100000;i++){}
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	4a17      	ldr	r2, [pc, #92]	; (8002dac <main+0x128>)
 8002d50:	9305      	str	r3, [sp, #20]
 8002d52:	9b05      	ldr	r3, [sp, #20]
 8002d54:	4293      	cmp	r3, r2
 8002d56:	dcf5      	bgt.n	8002d44 <main+0xc0>
 8002d58:	9b05      	ldr	r3, [sp, #20]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	9305      	str	r3, [sp, #20]
 8002d5e:	e7f8      	b.n	8002d52 <main+0xce>
 8002d60:	20001025 	.word	0x20001025
 8002d64:	20000f24 	.word	0x20000f24
 8002d68:	20000df0 	.word	0x20000df0
 8002d6c:	0800390c 	.word	0x0800390c
 8002d70:	08002bbd 	.word	0x08002bbd
 8002d74:	08003914 	.word	0x08003914
 8002d78:	08002c09 	.word	0x08002c09
 8002d7c:	0800271d 	.word	0x0800271d
 8002d80:	20000e0c 	.word	0x20000e0c
 8002d84:	36e24b00 	.word	0x36e24b00
 8002d88:	080026c1 	.word	0x080026c1
 8002d8c:	080026f1 	.word	0x080026f1
 8002d90:	080026ad 	.word	0x080026ad
 8002d94:	080026d5 	.word	0x080026d5
 8002d98:	20000f94 	.word	0x20000f94
 8002d9c:	08003924 	.word	0x08003924
 8002da0:	20000dd4 	.word	0x20000dd4
 8002da4:	20000dd8 	.word	0x20000dd8
 8002da8:	08003939 	.word	0x08003939
 8002dac:	0001869f 	.word	0x0001869f

08002db0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002db0:	4770      	bx	lr
	...

08002db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db6:	2001      	movs	r0, #1
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <HAL_MspInit+0x34>)
 8002dba:	6999      	ldr	r1, [r3, #24]
 8002dbc:	4301      	orrs	r1, r0
 8002dbe:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc6:	4002      	ands	r2, r0
 8002dc8:	9200      	str	r2, [sp, #0]
 8002dca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dcc:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002dce:	3803      	subs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	61da      	str	r2, [r3, #28]
 8002dd4:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002dd6:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	400b      	ands	r3, r1
 8002dda:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002ddc:	2103      	movs	r1, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dde:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002de0:	f7fd fa6a 	bl	80002b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002de4:	bd07      	pop	{r0, r1, r2, pc}
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	40021000 	.word	0x40021000

08002dec <HAL_RTC_MspInit>:
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{

  if(hrtc->Instance==RTC)
 8002dec:	4b09      	ldr	r3, [pc, #36]	; (8002e14 <HAL_RTC_MspInit+0x28>)
 8002dee:	6802      	ldr	r2, [r0, #0]
{
 8002df0:	b510      	push	{r4, lr}
  if(hrtc->Instance==RTC)
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d10d      	bne.n	8002e12 <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002df6:	2380      	movs	r3, #128	; 0x80
 8002df8:	4a07      	ldr	r2, [pc, #28]	; (8002e18 <HAL_RTC_MspInit+0x2c>)
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	6a11      	ldr	r1, [r2, #32]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 8002dfe:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8002e00:	430b      	orrs	r3, r1
 8002e02:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 8002e04:	2103      	movs	r1, #3
 8002e06:	2200      	movs	r2, #0
 8002e08:	f7fd fa56 	bl	80002b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002e0c:	2002      	movs	r0, #2
 8002e0e:	f7fd fa83 	bl	8000318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002e12:	bd10      	pop	{r4, pc}
 8002e14:	40002800 	.word	0x40002800
 8002e18:	40021000 	.word	0x40021000

08002e1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e1c:	b510      	push	{r4, lr}
 8002e1e:	0004      	movs	r4, r0
 8002e20:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e22:	2214      	movs	r2, #20
 8002e24:	2100      	movs	r1, #0
 8002e26:	a805      	add	r0, sp, #20
 8002e28:	f000 f90d 	bl	8003046 <memset>
  if(huart->Instance==USART1)
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	4a28      	ldr	r2, [pc, #160]	; (8002ed0 <HAL_UART_MspInit+0xb4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d12a      	bne.n	8002e8a <HAL_UART_MspInit+0x6e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e34:	2080      	movs	r0, #128	; 0x80
 8002e36:	4b27      	ldr	r3, [pc, #156]	; (8002ed4 <HAL_UART_MspInit+0xb8>)
 8002e38:	01c0      	lsls	r0, r0, #7
 8002e3a:	6999      	ldr	r1, [r3, #24]
 8002e3c:	4301      	orrs	r1, r0
 8002e3e:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e40:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e42:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e46:	4002      	ands	r2, r0
 8002e48:	9201      	str	r2, [sp, #4]
 8002e4a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4c:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e50:	430a      	orrs	r2, r1
 8002e52:	615a      	str	r2, [r3, #20]
 8002e54:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e56:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e58:	400b      	ands	r3, r1
 8002e5a:	9302      	str	r3, [sp, #8]
 8002e5c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e5e:	23c0      	movs	r3, #192	; 0xc0
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e68:	3301      	adds	r3, #1
 8002e6a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002e6e:	3b02      	subs	r3, #2
 8002e70:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e72:	f7fd fa9d 	bl	80003b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	201b      	movs	r0, #27
 8002e7a:	0011      	movs	r1, r2
 8002e7c:	f7fd fa1c 	bl	80002b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e80:	201b      	movs	r0, #27
 8002e82:	f7fd fa49 	bl	8000318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e86:	b00a      	add	sp, #40	; 0x28
 8002e88:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 8002e8a:	4a13      	ldr	r2, [pc, #76]	; (8002ed8 <HAL_UART_MspInit+0xbc>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d1fa      	bne.n	8002e86 <HAL_UART_MspInit+0x6a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e90:	2280      	movs	r2, #128	; 0x80
 8002e92:	4b10      	ldr	r3, [pc, #64]	; (8002ed4 <HAL_UART_MspInit+0xb8>)
 8002e94:	0292      	lsls	r2, r2, #10
 8002e96:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e98:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e9a:	4311      	orrs	r1, r2
 8002e9c:	61d9      	str	r1, [r3, #28]
 8002e9e:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ea2:	4011      	ands	r1, r2
 8002ea4:	9103      	str	r1, [sp, #12]
 8002ea6:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea8:	6959      	ldr	r1, [r3, #20]
 8002eaa:	4311      	orrs	r1, r2
 8002eac:	6159      	str	r1, [r3, #20]
 8002eae:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb0:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	9204      	str	r2, [sp, #16]
 8002eb6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002eb8:	230c      	movs	r3, #12
 8002eba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebc:	3b0a      	subs	r3, #10
 8002ebe:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002ec4:	3b02      	subs	r3, #2
 8002ec6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec8:	f7fd fa72 	bl	80003b0 <HAL_GPIO_Init>
}
 8002ecc:	e7db      	b.n	8002e86 <HAL_UART_MspInit+0x6a>
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	40013800 	.word	0x40013800
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40004400 	.word	0x40004400

08002edc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002edc:	4770      	bx	lr

08002ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ede:	e7fe      	b.n	8002ede <HardFault_Handler>

08002ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ee0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ee2:	f7fd f9db 	bl	800029c <HAL_IncTick>
  osSystickHandler();
 8002ee6:	f7fe fbee 	bl	80016c6 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler(); // No se si me afecte en Freertos
 8002eea:	f7fd fa39 	bl	8000360 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002eee:	bd10      	pop	{r4, pc}

08002ef0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC interrupt through EXTI lines 17, 19 and 20.
  */
void RTC_IRQHandler(void)
{
 8002ef0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002ef2:	4802      	ldr	r0, [pc, #8]	; (8002efc <RTC_IRQHandler+0xc>)
 8002ef4:	f7fd fe70 	bl	8000bd8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002ef8:	bd10      	pop	{r4, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	20000f04 	.word	0x20000f04

08002f00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f00:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f02:	4802      	ldr	r0, [pc, #8]	; (8002f0c <USART1_IRQHandler+0xc>)
 8002f04:	f7fe fb4e 	bl	80015a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f08:	bd10      	pop	{r4, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	20000f24 	.word	0x20000f24

08002f10 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002f10:	2101      	movs	r1, #1
 8002f12:	4b13      	ldr	r3, [pc, #76]	; (8002f60 <SystemInit+0x50>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002f14:	4813      	ldr	r0, [pc, #76]	; (8002f64 <SystemInit+0x54>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	4002      	ands	r2, r0
 8002f20:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4810      	ldr	r0, [pc, #64]	; (8002f68 <SystemInit+0x58>)
 8002f26:	4002      	ands	r2, r0
 8002f28:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	480f      	ldr	r0, [pc, #60]	; (8002f6c <SystemInit+0x5c>)
 8002f2e:	4002      	ands	r2, r0
 8002f30:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	480e      	ldr	r0, [pc, #56]	; (8002f70 <SystemInit+0x60>)
 8002f36:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002f38:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002f3a:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f3e:	4382      	bics	r2, r0
 8002f40:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
  /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 8002f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f44:	480b      	ldr	r0, [pc, #44]	; (8002f74 <SystemInit+0x64>)
 8002f46:	4002      	ands	r2, r0
 8002f48:	631a      	str	r2, [r3, #48]	; 0x30
  /* Set default USB clock to PLLCLK, since there is no HSI48 */
  RCC->CFGR3 |= (uint32_t)0x00000080U;  
 8002f4a:	2280      	movs	r2, #128	; 0x80
 8002f4c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002f4e:	4302      	orrs	r2, r0
 8002f50:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002f52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f54:	438a      	bics	r2, r1
 8002f56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]

}
 8002f5c:	4770      	bx	lr
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	40021000 	.word	0x40021000
 8002f64:	08ffb80c 	.word	0x08ffb80c
 8002f68:	fef6ffff 	.word	0xfef6ffff
 8002f6c:	fffbffff 	.word	0xfffbffff
 8002f70:	ffc0ffff 	.word	0xffc0ffff
 8002f74:	fffffe6c 	.word	0xfffffe6c

08002f78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f78:	4813      	ldr	r0, [pc, #76]	; (8002fc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f7a:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8002f7c:	2004      	movs	r0, #4
    LDR R1, [R0]
 8002f7e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002f80:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8002f82:	221f      	movs	r2, #31
    CMP R1, R2
 8002f84:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8002f86:	d105      	bne.n	8002f94 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8002f88:	4810      	ldr	r0, [pc, #64]	; (8002fcc <LoopForever+0x6>)
    LDR R1,=0x00000001
 8002f8a:	2101      	movs	r1, #1
    STR R1, [R0]
 8002f8c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002f8e:	4810      	ldr	r0, [pc, #64]	; (8002fd0 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8002f90:	2100      	movs	r1, #0
    STR R1, [R0]
 8002f92:	6001      	str	r1, [r0, #0]

08002f94 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f94:	480f      	ldr	r0, [pc, #60]	; (8002fd4 <LoopForever+0xe>)
  ldr r1, =_edata
 8002f96:	4910      	ldr	r1, [pc, #64]	; (8002fd8 <LoopForever+0x12>)
  ldr r2, =_sidata
 8002f98:	4a10      	ldr	r2, [pc, #64]	; (8002fdc <LoopForever+0x16>)
  movs r3, #0
 8002f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f9c:	e002      	b.n	8002fa4 <LoopCopyDataInit>

08002f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fa2:	3304      	adds	r3, #4

08002fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fa8:	d3f9      	bcc.n	8002f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002faa:	4a0d      	ldr	r2, [pc, #52]	; (8002fe0 <LoopForever+0x1a>)
  ldr r4, =_ebss
 8002fac:	4c0d      	ldr	r4, [pc, #52]	; (8002fe4 <LoopForever+0x1e>)
  movs r3, #0
 8002fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fb0:	e001      	b.n	8002fb6 <LoopFillZerobss>

08002fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fb4:	3204      	adds	r2, #4

08002fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fb8:	d3fb      	bcc.n	8002fb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002fba:	f7ff ffa9 	bl	8002f10 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002fbe:	f000 f815 	bl	8002fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fc2:	f7ff fe5f 	bl	8002c84 <main>

08002fc6 <LoopForever>:

LoopForever:
    b LoopForever
 8002fc6:	e7fe      	b.n	8002fc6 <LoopForever>
  ldr   r0, =_estack
 8002fc8:	20001800 	.word	0x20001800
    LDR R0,=0x40021018
 8002fcc:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 8002fd0:	40010000 	.word	0x40010000
  ldr r0, =_sdata
 8002fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fd8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002fdc:	08003994 	.word	0x08003994
  ldr r2, =_sbss
 8002fe0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002fe4:	2000102c 	.word	0x2000102c

08002fe8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fe8:	e7fe      	b.n	8002fe8 <ADC1_IRQHandler>
	...

08002fec <__libc_init_array>:
 8002fec:	b570      	push	{r4, r5, r6, lr}
 8002fee:	2600      	movs	r6, #0
 8002ff0:	4d0c      	ldr	r5, [pc, #48]	; (8003024 <__libc_init_array+0x38>)
 8002ff2:	4c0d      	ldr	r4, [pc, #52]	; (8003028 <__libc_init_array+0x3c>)
 8002ff4:	1b64      	subs	r4, r4, r5
 8002ff6:	10a4      	asrs	r4, r4, #2
 8002ff8:	42a6      	cmp	r6, r4
 8002ffa:	d109      	bne.n	8003010 <__libc_init_array+0x24>
 8002ffc:	2600      	movs	r6, #0
 8002ffe:	f000 fc53 	bl	80038a8 <_init>
 8003002:	4d0a      	ldr	r5, [pc, #40]	; (800302c <__libc_init_array+0x40>)
 8003004:	4c0a      	ldr	r4, [pc, #40]	; (8003030 <__libc_init_array+0x44>)
 8003006:	1b64      	subs	r4, r4, r5
 8003008:	10a4      	asrs	r4, r4, #2
 800300a:	42a6      	cmp	r6, r4
 800300c:	d105      	bne.n	800301a <__libc_init_array+0x2e>
 800300e:	bd70      	pop	{r4, r5, r6, pc}
 8003010:	00b3      	lsls	r3, r6, #2
 8003012:	58eb      	ldr	r3, [r5, r3]
 8003014:	4798      	blx	r3
 8003016:	3601      	adds	r6, #1
 8003018:	e7ee      	b.n	8002ff8 <__libc_init_array+0xc>
 800301a:	00b3      	lsls	r3, r6, #2
 800301c:	58eb      	ldr	r3, [r5, r3]
 800301e:	4798      	blx	r3
 8003020:	3601      	adds	r6, #1
 8003022:	e7f2      	b.n	800300a <__libc_init_array+0x1e>
 8003024:	0800398c 	.word	0x0800398c
 8003028:	0800398c 	.word	0x0800398c
 800302c:	0800398c 	.word	0x0800398c
 8003030:	08003990 	.word	0x08003990

08003034 <memcpy>:
 8003034:	2300      	movs	r3, #0
 8003036:	b510      	push	{r4, lr}
 8003038:	429a      	cmp	r2, r3
 800303a:	d100      	bne.n	800303e <memcpy+0xa>
 800303c:	bd10      	pop	{r4, pc}
 800303e:	5ccc      	ldrb	r4, [r1, r3]
 8003040:	54c4      	strb	r4, [r0, r3]
 8003042:	3301      	adds	r3, #1
 8003044:	e7f8      	b.n	8003038 <memcpy+0x4>

08003046 <memset>:
 8003046:	0003      	movs	r3, r0
 8003048:	1882      	adds	r2, r0, r2
 800304a:	4293      	cmp	r3, r2
 800304c:	d100      	bne.n	8003050 <memset+0xa>
 800304e:	4770      	bx	lr
 8003050:	7019      	strb	r1, [r3, #0]
 8003052:	3301      	adds	r3, #1
 8003054:	e7f9      	b.n	800304a <memset+0x4>
	...

08003058 <siprintf>:
 8003058:	b40e      	push	{r1, r2, r3}
 800305a:	b510      	push	{r4, lr}
 800305c:	b09d      	sub	sp, #116	; 0x74
 800305e:	a902      	add	r1, sp, #8
 8003060:	9002      	str	r0, [sp, #8]
 8003062:	6108      	str	r0, [r1, #16]
 8003064:	480b      	ldr	r0, [pc, #44]	; (8003094 <siprintf+0x3c>)
 8003066:	2482      	movs	r4, #130	; 0x82
 8003068:	6088      	str	r0, [r1, #8]
 800306a:	6148      	str	r0, [r1, #20]
 800306c:	2001      	movs	r0, #1
 800306e:	4240      	negs	r0, r0
 8003070:	ab1f      	add	r3, sp, #124	; 0x7c
 8003072:	81c8      	strh	r0, [r1, #14]
 8003074:	4808      	ldr	r0, [pc, #32]	; (8003098 <siprintf+0x40>)
 8003076:	cb04      	ldmia	r3!, {r2}
 8003078:	00a4      	lsls	r4, r4, #2
 800307a:	6800      	ldr	r0, [r0, #0]
 800307c:	9301      	str	r3, [sp, #4]
 800307e:	818c      	strh	r4, [r1, #12]
 8003080:	f000 f86e 	bl	8003160 <_svfiprintf_r>
 8003084:	2300      	movs	r3, #0
 8003086:	9a02      	ldr	r2, [sp, #8]
 8003088:	7013      	strb	r3, [r2, #0]
 800308a:	b01d      	add	sp, #116	; 0x74
 800308c:	bc10      	pop	{r4}
 800308e:	bc08      	pop	{r3}
 8003090:	b003      	add	sp, #12
 8003092:	4718      	bx	r3
 8003094:	7fffffff 	.word	0x7fffffff
 8003098:	20000008 	.word	0x20000008

0800309c <__ssputs_r>:
 800309c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800309e:	688e      	ldr	r6, [r1, #8]
 80030a0:	b085      	sub	sp, #20
 80030a2:	0007      	movs	r7, r0
 80030a4:	000c      	movs	r4, r1
 80030a6:	9203      	str	r2, [sp, #12]
 80030a8:	9301      	str	r3, [sp, #4]
 80030aa:	429e      	cmp	r6, r3
 80030ac:	d839      	bhi.n	8003122 <__ssputs_r+0x86>
 80030ae:	2390      	movs	r3, #144	; 0x90
 80030b0:	898a      	ldrh	r2, [r1, #12]
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	421a      	tst	r2, r3
 80030b6:	d034      	beq.n	8003122 <__ssputs_r+0x86>
 80030b8:	2503      	movs	r5, #3
 80030ba:	6909      	ldr	r1, [r1, #16]
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	1a5b      	subs	r3, r3, r1
 80030c0:	9302      	str	r3, [sp, #8]
 80030c2:	6963      	ldr	r3, [r4, #20]
 80030c4:	9802      	ldr	r0, [sp, #8]
 80030c6:	435d      	muls	r5, r3
 80030c8:	0feb      	lsrs	r3, r5, #31
 80030ca:	195d      	adds	r5, r3, r5
 80030cc:	9b01      	ldr	r3, [sp, #4]
 80030ce:	106d      	asrs	r5, r5, #1
 80030d0:	3301      	adds	r3, #1
 80030d2:	181b      	adds	r3, r3, r0
 80030d4:	42ab      	cmp	r3, r5
 80030d6:	d900      	bls.n	80030da <__ssputs_r+0x3e>
 80030d8:	001d      	movs	r5, r3
 80030da:	0553      	lsls	r3, r2, #21
 80030dc:	d532      	bpl.n	8003144 <__ssputs_r+0xa8>
 80030de:	0029      	movs	r1, r5
 80030e0:	0038      	movs	r0, r7
 80030e2:	f000 fb31 	bl	8003748 <_malloc_r>
 80030e6:	1e06      	subs	r6, r0, #0
 80030e8:	d109      	bne.n	80030fe <__ssputs_r+0x62>
 80030ea:	230c      	movs	r3, #12
 80030ec:	603b      	str	r3, [r7, #0]
 80030ee:	2340      	movs	r3, #64	; 0x40
 80030f0:	2001      	movs	r0, #1
 80030f2:	89a2      	ldrh	r2, [r4, #12]
 80030f4:	4240      	negs	r0, r0
 80030f6:	4313      	orrs	r3, r2
 80030f8:	81a3      	strh	r3, [r4, #12]
 80030fa:	b005      	add	sp, #20
 80030fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030fe:	9a02      	ldr	r2, [sp, #8]
 8003100:	6921      	ldr	r1, [r4, #16]
 8003102:	f7ff ff97 	bl	8003034 <memcpy>
 8003106:	89a3      	ldrh	r3, [r4, #12]
 8003108:	4a14      	ldr	r2, [pc, #80]	; (800315c <__ssputs_r+0xc0>)
 800310a:	401a      	ands	r2, r3
 800310c:	2380      	movs	r3, #128	; 0x80
 800310e:	4313      	orrs	r3, r2
 8003110:	81a3      	strh	r3, [r4, #12]
 8003112:	9b02      	ldr	r3, [sp, #8]
 8003114:	6126      	str	r6, [r4, #16]
 8003116:	18f6      	adds	r6, r6, r3
 8003118:	6026      	str	r6, [r4, #0]
 800311a:	6165      	str	r5, [r4, #20]
 800311c:	9e01      	ldr	r6, [sp, #4]
 800311e:	1aed      	subs	r5, r5, r3
 8003120:	60a5      	str	r5, [r4, #8]
 8003122:	9b01      	ldr	r3, [sp, #4]
 8003124:	42b3      	cmp	r3, r6
 8003126:	d200      	bcs.n	800312a <__ssputs_r+0x8e>
 8003128:	001e      	movs	r6, r3
 800312a:	0032      	movs	r2, r6
 800312c:	9903      	ldr	r1, [sp, #12]
 800312e:	6820      	ldr	r0, [r4, #0]
 8003130:	f000 faad 	bl	800368e <memmove>
 8003134:	68a3      	ldr	r3, [r4, #8]
 8003136:	2000      	movs	r0, #0
 8003138:	1b9b      	subs	r3, r3, r6
 800313a:	60a3      	str	r3, [r4, #8]
 800313c:	6823      	ldr	r3, [r4, #0]
 800313e:	199e      	adds	r6, r3, r6
 8003140:	6026      	str	r6, [r4, #0]
 8003142:	e7da      	b.n	80030fa <__ssputs_r+0x5e>
 8003144:	002a      	movs	r2, r5
 8003146:	0038      	movs	r0, r7
 8003148:	f000 fb5c 	bl	8003804 <_realloc_r>
 800314c:	1e06      	subs	r6, r0, #0
 800314e:	d1e0      	bne.n	8003112 <__ssputs_r+0x76>
 8003150:	6921      	ldr	r1, [r4, #16]
 8003152:	0038      	movs	r0, r7
 8003154:	f000 faae 	bl	80036b4 <_free_r>
 8003158:	e7c7      	b.n	80030ea <__ssputs_r+0x4e>
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	fffffb7f 	.word	0xfffffb7f

08003160 <_svfiprintf_r>:
 8003160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003162:	b09f      	sub	sp, #124	; 0x7c
 8003164:	9002      	str	r0, [sp, #8]
 8003166:	9305      	str	r3, [sp, #20]
 8003168:	898b      	ldrh	r3, [r1, #12]
 800316a:	000f      	movs	r7, r1
 800316c:	0016      	movs	r6, r2
 800316e:	061b      	lsls	r3, r3, #24
 8003170:	d511      	bpl.n	8003196 <_svfiprintf_r+0x36>
 8003172:	690b      	ldr	r3, [r1, #16]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10e      	bne.n	8003196 <_svfiprintf_r+0x36>
 8003178:	2140      	movs	r1, #64	; 0x40
 800317a:	f000 fae5 	bl	8003748 <_malloc_r>
 800317e:	6038      	str	r0, [r7, #0]
 8003180:	6138      	str	r0, [r7, #16]
 8003182:	2800      	cmp	r0, #0
 8003184:	d105      	bne.n	8003192 <_svfiprintf_r+0x32>
 8003186:	230c      	movs	r3, #12
 8003188:	9a02      	ldr	r2, [sp, #8]
 800318a:	3801      	subs	r0, #1
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	b01f      	add	sp, #124	; 0x7c
 8003190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003192:	2340      	movs	r3, #64	; 0x40
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	2300      	movs	r3, #0
 8003198:	ad06      	add	r5, sp, #24
 800319a:	616b      	str	r3, [r5, #20]
 800319c:	3320      	adds	r3, #32
 800319e:	766b      	strb	r3, [r5, #25]
 80031a0:	3310      	adds	r3, #16
 80031a2:	76ab      	strb	r3, [r5, #26]
 80031a4:	0034      	movs	r4, r6
 80031a6:	7823      	ldrb	r3, [r4, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d147      	bne.n	800323c <_svfiprintf_r+0xdc>
 80031ac:	1ba3      	subs	r3, r4, r6
 80031ae:	9304      	str	r3, [sp, #16]
 80031b0:	d00d      	beq.n	80031ce <_svfiprintf_r+0x6e>
 80031b2:	1ba3      	subs	r3, r4, r6
 80031b4:	0032      	movs	r2, r6
 80031b6:	0039      	movs	r1, r7
 80031b8:	9802      	ldr	r0, [sp, #8]
 80031ba:	f7ff ff6f 	bl	800309c <__ssputs_r>
 80031be:	1c43      	adds	r3, r0, #1
 80031c0:	d100      	bne.n	80031c4 <_svfiprintf_r+0x64>
 80031c2:	e0b5      	b.n	8003330 <_svfiprintf_r+0x1d0>
 80031c4:	696a      	ldr	r2, [r5, #20]
 80031c6:	9b04      	ldr	r3, [sp, #16]
 80031c8:	4694      	mov	ip, r2
 80031ca:	4463      	add	r3, ip
 80031cc:	616b      	str	r3, [r5, #20]
 80031ce:	7823      	ldrb	r3, [r4, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d100      	bne.n	80031d6 <_svfiprintf_r+0x76>
 80031d4:	e0ac      	b.n	8003330 <_svfiprintf_r+0x1d0>
 80031d6:	2201      	movs	r2, #1
 80031d8:	2300      	movs	r3, #0
 80031da:	4252      	negs	r2, r2
 80031dc:	606a      	str	r2, [r5, #4]
 80031de:	a902      	add	r1, sp, #8
 80031e0:	3254      	adds	r2, #84	; 0x54
 80031e2:	1852      	adds	r2, r2, r1
 80031e4:	3401      	adds	r4, #1
 80031e6:	602b      	str	r3, [r5, #0]
 80031e8:	60eb      	str	r3, [r5, #12]
 80031ea:	60ab      	str	r3, [r5, #8]
 80031ec:	7013      	strb	r3, [r2, #0]
 80031ee:	65ab      	str	r3, [r5, #88]	; 0x58
 80031f0:	4e58      	ldr	r6, [pc, #352]	; (8003354 <_svfiprintf_r+0x1f4>)
 80031f2:	2205      	movs	r2, #5
 80031f4:	7821      	ldrb	r1, [r4, #0]
 80031f6:	0030      	movs	r0, r6
 80031f8:	f000 fa3e 	bl	8003678 <memchr>
 80031fc:	1c62      	adds	r2, r4, #1
 80031fe:	2800      	cmp	r0, #0
 8003200:	d120      	bne.n	8003244 <_svfiprintf_r+0xe4>
 8003202:	6829      	ldr	r1, [r5, #0]
 8003204:	06cb      	lsls	r3, r1, #27
 8003206:	d504      	bpl.n	8003212 <_svfiprintf_r+0xb2>
 8003208:	2353      	movs	r3, #83	; 0x53
 800320a:	ae02      	add	r6, sp, #8
 800320c:	3020      	adds	r0, #32
 800320e:	199b      	adds	r3, r3, r6
 8003210:	7018      	strb	r0, [r3, #0]
 8003212:	070b      	lsls	r3, r1, #28
 8003214:	d504      	bpl.n	8003220 <_svfiprintf_r+0xc0>
 8003216:	2353      	movs	r3, #83	; 0x53
 8003218:	202b      	movs	r0, #43	; 0x2b
 800321a:	ae02      	add	r6, sp, #8
 800321c:	199b      	adds	r3, r3, r6
 800321e:	7018      	strb	r0, [r3, #0]
 8003220:	7823      	ldrb	r3, [r4, #0]
 8003222:	2b2a      	cmp	r3, #42	; 0x2a
 8003224:	d016      	beq.n	8003254 <_svfiprintf_r+0xf4>
 8003226:	2000      	movs	r0, #0
 8003228:	210a      	movs	r1, #10
 800322a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800322c:	7822      	ldrb	r2, [r4, #0]
 800322e:	3a30      	subs	r2, #48	; 0x30
 8003230:	2a09      	cmp	r2, #9
 8003232:	d955      	bls.n	80032e0 <_svfiprintf_r+0x180>
 8003234:	2800      	cmp	r0, #0
 8003236:	d015      	beq.n	8003264 <_svfiprintf_r+0x104>
 8003238:	9309      	str	r3, [sp, #36]	; 0x24
 800323a:	e013      	b.n	8003264 <_svfiprintf_r+0x104>
 800323c:	2b25      	cmp	r3, #37	; 0x25
 800323e:	d0b5      	beq.n	80031ac <_svfiprintf_r+0x4c>
 8003240:	3401      	adds	r4, #1
 8003242:	e7b0      	b.n	80031a6 <_svfiprintf_r+0x46>
 8003244:	2301      	movs	r3, #1
 8003246:	1b80      	subs	r0, r0, r6
 8003248:	4083      	lsls	r3, r0
 800324a:	6829      	ldr	r1, [r5, #0]
 800324c:	0014      	movs	r4, r2
 800324e:	430b      	orrs	r3, r1
 8003250:	602b      	str	r3, [r5, #0]
 8003252:	e7cd      	b.n	80031f0 <_svfiprintf_r+0x90>
 8003254:	9b05      	ldr	r3, [sp, #20]
 8003256:	1d18      	adds	r0, r3, #4
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	9005      	str	r0, [sp, #20]
 800325c:	2b00      	cmp	r3, #0
 800325e:	db39      	blt.n	80032d4 <_svfiprintf_r+0x174>
 8003260:	9309      	str	r3, [sp, #36]	; 0x24
 8003262:	0014      	movs	r4, r2
 8003264:	7823      	ldrb	r3, [r4, #0]
 8003266:	2b2e      	cmp	r3, #46	; 0x2e
 8003268:	d10b      	bne.n	8003282 <_svfiprintf_r+0x122>
 800326a:	7863      	ldrb	r3, [r4, #1]
 800326c:	1c62      	adds	r2, r4, #1
 800326e:	2b2a      	cmp	r3, #42	; 0x2a
 8003270:	d13e      	bne.n	80032f0 <_svfiprintf_r+0x190>
 8003272:	9b05      	ldr	r3, [sp, #20]
 8003274:	3402      	adds	r4, #2
 8003276:	1d1a      	adds	r2, r3, #4
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	9205      	str	r2, [sp, #20]
 800327c:	2b00      	cmp	r3, #0
 800327e:	db34      	blt.n	80032ea <_svfiprintf_r+0x18a>
 8003280:	9307      	str	r3, [sp, #28]
 8003282:	4e35      	ldr	r6, [pc, #212]	; (8003358 <_svfiprintf_r+0x1f8>)
 8003284:	7821      	ldrb	r1, [r4, #0]
 8003286:	2203      	movs	r2, #3
 8003288:	0030      	movs	r0, r6
 800328a:	f000 f9f5 	bl	8003678 <memchr>
 800328e:	2800      	cmp	r0, #0
 8003290:	d006      	beq.n	80032a0 <_svfiprintf_r+0x140>
 8003292:	2340      	movs	r3, #64	; 0x40
 8003294:	1b80      	subs	r0, r0, r6
 8003296:	4083      	lsls	r3, r0
 8003298:	682a      	ldr	r2, [r5, #0]
 800329a:	3401      	adds	r4, #1
 800329c:	4313      	orrs	r3, r2
 800329e:	602b      	str	r3, [r5, #0]
 80032a0:	7821      	ldrb	r1, [r4, #0]
 80032a2:	2206      	movs	r2, #6
 80032a4:	482d      	ldr	r0, [pc, #180]	; (800335c <_svfiprintf_r+0x1fc>)
 80032a6:	1c66      	adds	r6, r4, #1
 80032a8:	7629      	strb	r1, [r5, #24]
 80032aa:	f000 f9e5 	bl	8003678 <memchr>
 80032ae:	2800      	cmp	r0, #0
 80032b0:	d046      	beq.n	8003340 <_svfiprintf_r+0x1e0>
 80032b2:	4b2b      	ldr	r3, [pc, #172]	; (8003360 <_svfiprintf_r+0x200>)
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d12f      	bne.n	8003318 <_svfiprintf_r+0x1b8>
 80032b8:	6829      	ldr	r1, [r5, #0]
 80032ba:	9b05      	ldr	r3, [sp, #20]
 80032bc:	2207      	movs	r2, #7
 80032be:	05c9      	lsls	r1, r1, #23
 80032c0:	d528      	bpl.n	8003314 <_svfiprintf_r+0x1b4>
 80032c2:	189b      	adds	r3, r3, r2
 80032c4:	4393      	bics	r3, r2
 80032c6:	3308      	adds	r3, #8
 80032c8:	9305      	str	r3, [sp, #20]
 80032ca:	696b      	ldr	r3, [r5, #20]
 80032cc:	9a03      	ldr	r2, [sp, #12]
 80032ce:	189b      	adds	r3, r3, r2
 80032d0:	616b      	str	r3, [r5, #20]
 80032d2:	e767      	b.n	80031a4 <_svfiprintf_r+0x44>
 80032d4:	425b      	negs	r3, r3
 80032d6:	60eb      	str	r3, [r5, #12]
 80032d8:	2302      	movs	r3, #2
 80032da:	430b      	orrs	r3, r1
 80032dc:	602b      	str	r3, [r5, #0]
 80032de:	e7c0      	b.n	8003262 <_svfiprintf_r+0x102>
 80032e0:	434b      	muls	r3, r1
 80032e2:	3401      	adds	r4, #1
 80032e4:	189b      	adds	r3, r3, r2
 80032e6:	2001      	movs	r0, #1
 80032e8:	e7a0      	b.n	800322c <_svfiprintf_r+0xcc>
 80032ea:	2301      	movs	r3, #1
 80032ec:	425b      	negs	r3, r3
 80032ee:	e7c7      	b.n	8003280 <_svfiprintf_r+0x120>
 80032f0:	2300      	movs	r3, #0
 80032f2:	0014      	movs	r4, r2
 80032f4:	200a      	movs	r0, #10
 80032f6:	001a      	movs	r2, r3
 80032f8:	606b      	str	r3, [r5, #4]
 80032fa:	7821      	ldrb	r1, [r4, #0]
 80032fc:	3930      	subs	r1, #48	; 0x30
 80032fe:	2909      	cmp	r1, #9
 8003300:	d903      	bls.n	800330a <_svfiprintf_r+0x1aa>
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0bd      	beq.n	8003282 <_svfiprintf_r+0x122>
 8003306:	9207      	str	r2, [sp, #28]
 8003308:	e7bb      	b.n	8003282 <_svfiprintf_r+0x122>
 800330a:	4342      	muls	r2, r0
 800330c:	3401      	adds	r4, #1
 800330e:	1852      	adds	r2, r2, r1
 8003310:	2301      	movs	r3, #1
 8003312:	e7f2      	b.n	80032fa <_svfiprintf_r+0x19a>
 8003314:	3307      	adds	r3, #7
 8003316:	e7d5      	b.n	80032c4 <_svfiprintf_r+0x164>
 8003318:	ab05      	add	r3, sp, #20
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	003a      	movs	r2, r7
 800331e:	4b11      	ldr	r3, [pc, #68]	; (8003364 <_svfiprintf_r+0x204>)
 8003320:	0029      	movs	r1, r5
 8003322:	9802      	ldr	r0, [sp, #8]
 8003324:	e000      	b.n	8003328 <_svfiprintf_r+0x1c8>
 8003326:	bf00      	nop
 8003328:	9003      	str	r0, [sp, #12]
 800332a:	9b03      	ldr	r3, [sp, #12]
 800332c:	3301      	adds	r3, #1
 800332e:	d1cc      	bne.n	80032ca <_svfiprintf_r+0x16a>
 8003330:	89bb      	ldrh	r3, [r7, #12]
 8003332:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003334:	065b      	lsls	r3, r3, #25
 8003336:	d400      	bmi.n	800333a <_svfiprintf_r+0x1da>
 8003338:	e729      	b.n	800318e <_svfiprintf_r+0x2e>
 800333a:	2001      	movs	r0, #1
 800333c:	4240      	negs	r0, r0
 800333e:	e726      	b.n	800318e <_svfiprintf_r+0x2e>
 8003340:	ab05      	add	r3, sp, #20
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	003a      	movs	r2, r7
 8003346:	4b07      	ldr	r3, [pc, #28]	; (8003364 <_svfiprintf_r+0x204>)
 8003348:	0029      	movs	r1, r5
 800334a:	9802      	ldr	r0, [sp, #8]
 800334c:	f000 f87a 	bl	8003444 <_printf_i>
 8003350:	e7ea      	b.n	8003328 <_svfiprintf_r+0x1c8>
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	08003958 	.word	0x08003958
 8003358:	0800395e 	.word	0x0800395e
 800335c:	08003962 	.word	0x08003962
 8003360:	00000000 	.word	0x00000000
 8003364:	0800309d 	.word	0x0800309d

08003368 <_printf_common>:
 8003368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800336a:	0015      	movs	r5, r2
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	688a      	ldr	r2, [r1, #8]
 8003370:	690b      	ldr	r3, [r1, #16]
 8003372:	9000      	str	r0, [sp, #0]
 8003374:	000c      	movs	r4, r1
 8003376:	4293      	cmp	r3, r2
 8003378:	da00      	bge.n	800337c <_printf_common+0x14>
 800337a:	0013      	movs	r3, r2
 800337c:	0022      	movs	r2, r4
 800337e:	602b      	str	r3, [r5, #0]
 8003380:	3243      	adds	r2, #67	; 0x43
 8003382:	7812      	ldrb	r2, [r2, #0]
 8003384:	2a00      	cmp	r2, #0
 8003386:	d001      	beq.n	800338c <_printf_common+0x24>
 8003388:	3301      	adds	r3, #1
 800338a:	602b      	str	r3, [r5, #0]
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	069b      	lsls	r3, r3, #26
 8003390:	d502      	bpl.n	8003398 <_printf_common+0x30>
 8003392:	682b      	ldr	r3, [r5, #0]
 8003394:	3302      	adds	r3, #2
 8003396:	602b      	str	r3, [r5, #0]
 8003398:	2706      	movs	r7, #6
 800339a:	6823      	ldr	r3, [r4, #0]
 800339c:	401f      	ands	r7, r3
 800339e:	d027      	beq.n	80033f0 <_printf_common+0x88>
 80033a0:	0023      	movs	r3, r4
 80033a2:	3343      	adds	r3, #67	; 0x43
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	1e5a      	subs	r2, r3, #1
 80033a8:	4193      	sbcs	r3, r2
 80033aa:	6822      	ldr	r2, [r4, #0]
 80033ac:	0692      	lsls	r2, r2, #26
 80033ae:	d430      	bmi.n	8003412 <_printf_common+0xaa>
 80033b0:	0022      	movs	r2, r4
 80033b2:	9901      	ldr	r1, [sp, #4]
 80033b4:	3243      	adds	r2, #67	; 0x43
 80033b6:	9800      	ldr	r0, [sp, #0]
 80033b8:	9e08      	ldr	r6, [sp, #32]
 80033ba:	47b0      	blx	r6
 80033bc:	1c43      	adds	r3, r0, #1
 80033be:	d025      	beq.n	800340c <_printf_common+0xa4>
 80033c0:	2306      	movs	r3, #6
 80033c2:	6820      	ldr	r0, [r4, #0]
 80033c4:	682a      	ldr	r2, [r5, #0]
 80033c6:	68e1      	ldr	r1, [r4, #12]
 80033c8:	4003      	ands	r3, r0
 80033ca:	2500      	movs	r5, #0
 80033cc:	2b04      	cmp	r3, #4
 80033ce:	d103      	bne.n	80033d8 <_printf_common+0x70>
 80033d0:	1a8d      	subs	r5, r1, r2
 80033d2:	43eb      	mvns	r3, r5
 80033d4:	17db      	asrs	r3, r3, #31
 80033d6:	401d      	ands	r5, r3
 80033d8:	68a3      	ldr	r3, [r4, #8]
 80033da:	6922      	ldr	r2, [r4, #16]
 80033dc:	4293      	cmp	r3, r2
 80033de:	dd01      	ble.n	80033e4 <_printf_common+0x7c>
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	18ed      	adds	r5, r5, r3
 80033e4:	2700      	movs	r7, #0
 80033e6:	42bd      	cmp	r5, r7
 80033e8:	d120      	bne.n	800342c <_printf_common+0xc4>
 80033ea:	2000      	movs	r0, #0
 80033ec:	e010      	b.n	8003410 <_printf_common+0xa8>
 80033ee:	3701      	adds	r7, #1
 80033f0:	68e3      	ldr	r3, [r4, #12]
 80033f2:	682a      	ldr	r2, [r5, #0]
 80033f4:	1a9b      	subs	r3, r3, r2
 80033f6:	429f      	cmp	r7, r3
 80033f8:	dad2      	bge.n	80033a0 <_printf_common+0x38>
 80033fa:	0022      	movs	r2, r4
 80033fc:	2301      	movs	r3, #1
 80033fe:	3219      	adds	r2, #25
 8003400:	9901      	ldr	r1, [sp, #4]
 8003402:	9800      	ldr	r0, [sp, #0]
 8003404:	9e08      	ldr	r6, [sp, #32]
 8003406:	47b0      	blx	r6
 8003408:	1c43      	adds	r3, r0, #1
 800340a:	d1f0      	bne.n	80033ee <_printf_common+0x86>
 800340c:	2001      	movs	r0, #1
 800340e:	4240      	negs	r0, r0
 8003410:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003412:	2030      	movs	r0, #48	; 0x30
 8003414:	18e1      	adds	r1, r4, r3
 8003416:	3143      	adds	r1, #67	; 0x43
 8003418:	7008      	strb	r0, [r1, #0]
 800341a:	0021      	movs	r1, r4
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	3145      	adds	r1, #69	; 0x45
 8003420:	7809      	ldrb	r1, [r1, #0]
 8003422:	18a2      	adds	r2, r4, r2
 8003424:	3243      	adds	r2, #67	; 0x43
 8003426:	3302      	adds	r3, #2
 8003428:	7011      	strb	r1, [r2, #0]
 800342a:	e7c1      	b.n	80033b0 <_printf_common+0x48>
 800342c:	0022      	movs	r2, r4
 800342e:	2301      	movs	r3, #1
 8003430:	321a      	adds	r2, #26
 8003432:	9901      	ldr	r1, [sp, #4]
 8003434:	9800      	ldr	r0, [sp, #0]
 8003436:	9e08      	ldr	r6, [sp, #32]
 8003438:	47b0      	blx	r6
 800343a:	1c43      	adds	r3, r0, #1
 800343c:	d0e6      	beq.n	800340c <_printf_common+0xa4>
 800343e:	3701      	adds	r7, #1
 8003440:	e7d1      	b.n	80033e6 <_printf_common+0x7e>
	...

08003444 <_printf_i>:
 8003444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003446:	b08b      	sub	sp, #44	; 0x2c
 8003448:	9206      	str	r2, [sp, #24]
 800344a:	000a      	movs	r2, r1
 800344c:	3243      	adds	r2, #67	; 0x43
 800344e:	9307      	str	r3, [sp, #28]
 8003450:	9005      	str	r0, [sp, #20]
 8003452:	9204      	str	r2, [sp, #16]
 8003454:	7e0a      	ldrb	r2, [r1, #24]
 8003456:	000c      	movs	r4, r1
 8003458:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800345a:	2a6e      	cmp	r2, #110	; 0x6e
 800345c:	d100      	bne.n	8003460 <_printf_i+0x1c>
 800345e:	e08f      	b.n	8003580 <_printf_i+0x13c>
 8003460:	d817      	bhi.n	8003492 <_printf_i+0x4e>
 8003462:	2a63      	cmp	r2, #99	; 0x63
 8003464:	d02c      	beq.n	80034c0 <_printf_i+0x7c>
 8003466:	d808      	bhi.n	800347a <_printf_i+0x36>
 8003468:	2a00      	cmp	r2, #0
 800346a:	d100      	bne.n	800346e <_printf_i+0x2a>
 800346c:	e099      	b.n	80035a2 <_printf_i+0x15e>
 800346e:	2a58      	cmp	r2, #88	; 0x58
 8003470:	d054      	beq.n	800351c <_printf_i+0xd8>
 8003472:	0026      	movs	r6, r4
 8003474:	3642      	adds	r6, #66	; 0x42
 8003476:	7032      	strb	r2, [r6, #0]
 8003478:	e029      	b.n	80034ce <_printf_i+0x8a>
 800347a:	2a64      	cmp	r2, #100	; 0x64
 800347c:	d001      	beq.n	8003482 <_printf_i+0x3e>
 800347e:	2a69      	cmp	r2, #105	; 0x69
 8003480:	d1f7      	bne.n	8003472 <_printf_i+0x2e>
 8003482:	6821      	ldr	r1, [r4, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	0608      	lsls	r0, r1, #24
 8003488:	d523      	bpl.n	80034d2 <_printf_i+0x8e>
 800348a:	1d11      	adds	r1, r2, #4
 800348c:	6019      	str	r1, [r3, #0]
 800348e:	6815      	ldr	r5, [r2, #0]
 8003490:	e025      	b.n	80034de <_printf_i+0x9a>
 8003492:	2a73      	cmp	r2, #115	; 0x73
 8003494:	d100      	bne.n	8003498 <_printf_i+0x54>
 8003496:	e088      	b.n	80035aa <_printf_i+0x166>
 8003498:	d808      	bhi.n	80034ac <_printf_i+0x68>
 800349a:	2a6f      	cmp	r2, #111	; 0x6f
 800349c:	d029      	beq.n	80034f2 <_printf_i+0xae>
 800349e:	2a70      	cmp	r2, #112	; 0x70
 80034a0:	d1e7      	bne.n	8003472 <_printf_i+0x2e>
 80034a2:	2220      	movs	r2, #32
 80034a4:	6809      	ldr	r1, [r1, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	6022      	str	r2, [r4, #0]
 80034aa:	e003      	b.n	80034b4 <_printf_i+0x70>
 80034ac:	2a75      	cmp	r2, #117	; 0x75
 80034ae:	d020      	beq.n	80034f2 <_printf_i+0xae>
 80034b0:	2a78      	cmp	r2, #120	; 0x78
 80034b2:	d1de      	bne.n	8003472 <_printf_i+0x2e>
 80034b4:	0022      	movs	r2, r4
 80034b6:	2178      	movs	r1, #120	; 0x78
 80034b8:	3245      	adds	r2, #69	; 0x45
 80034ba:	7011      	strb	r1, [r2, #0]
 80034bc:	4a6c      	ldr	r2, [pc, #432]	; (8003670 <_printf_i+0x22c>)
 80034be:	e030      	b.n	8003522 <_printf_i+0xde>
 80034c0:	000e      	movs	r6, r1
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	3642      	adds	r6, #66	; 0x42
 80034c6:	1d11      	adds	r1, r2, #4
 80034c8:	6019      	str	r1, [r3, #0]
 80034ca:	6813      	ldr	r3, [r2, #0]
 80034cc:	7033      	strb	r3, [r6, #0]
 80034ce:	2301      	movs	r3, #1
 80034d0:	e079      	b.n	80035c6 <_printf_i+0x182>
 80034d2:	0649      	lsls	r1, r1, #25
 80034d4:	d5d9      	bpl.n	800348a <_printf_i+0x46>
 80034d6:	1d11      	adds	r1, r2, #4
 80034d8:	6019      	str	r1, [r3, #0]
 80034da:	2300      	movs	r3, #0
 80034dc:	5ed5      	ldrsh	r5, [r2, r3]
 80034de:	2d00      	cmp	r5, #0
 80034e0:	da03      	bge.n	80034ea <_printf_i+0xa6>
 80034e2:	232d      	movs	r3, #45	; 0x2d
 80034e4:	9a04      	ldr	r2, [sp, #16]
 80034e6:	426d      	negs	r5, r5
 80034e8:	7013      	strb	r3, [r2, #0]
 80034ea:	4b62      	ldr	r3, [pc, #392]	; (8003674 <_printf_i+0x230>)
 80034ec:	270a      	movs	r7, #10
 80034ee:	9303      	str	r3, [sp, #12]
 80034f0:	e02f      	b.n	8003552 <_printf_i+0x10e>
 80034f2:	6820      	ldr	r0, [r4, #0]
 80034f4:	6819      	ldr	r1, [r3, #0]
 80034f6:	0605      	lsls	r5, r0, #24
 80034f8:	d503      	bpl.n	8003502 <_printf_i+0xbe>
 80034fa:	1d08      	adds	r0, r1, #4
 80034fc:	6018      	str	r0, [r3, #0]
 80034fe:	680d      	ldr	r5, [r1, #0]
 8003500:	e005      	b.n	800350e <_printf_i+0xca>
 8003502:	0640      	lsls	r0, r0, #25
 8003504:	d5f9      	bpl.n	80034fa <_printf_i+0xb6>
 8003506:	680d      	ldr	r5, [r1, #0]
 8003508:	1d08      	adds	r0, r1, #4
 800350a:	6018      	str	r0, [r3, #0]
 800350c:	b2ad      	uxth	r5, r5
 800350e:	4b59      	ldr	r3, [pc, #356]	; (8003674 <_printf_i+0x230>)
 8003510:	2708      	movs	r7, #8
 8003512:	9303      	str	r3, [sp, #12]
 8003514:	2a6f      	cmp	r2, #111	; 0x6f
 8003516:	d018      	beq.n	800354a <_printf_i+0x106>
 8003518:	270a      	movs	r7, #10
 800351a:	e016      	b.n	800354a <_printf_i+0x106>
 800351c:	3145      	adds	r1, #69	; 0x45
 800351e:	700a      	strb	r2, [r1, #0]
 8003520:	4a54      	ldr	r2, [pc, #336]	; (8003674 <_printf_i+0x230>)
 8003522:	9203      	str	r2, [sp, #12]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	6821      	ldr	r1, [r4, #0]
 8003528:	1d10      	adds	r0, r2, #4
 800352a:	6018      	str	r0, [r3, #0]
 800352c:	6815      	ldr	r5, [r2, #0]
 800352e:	0608      	lsls	r0, r1, #24
 8003530:	d522      	bpl.n	8003578 <_printf_i+0x134>
 8003532:	07cb      	lsls	r3, r1, #31
 8003534:	d502      	bpl.n	800353c <_printf_i+0xf8>
 8003536:	2320      	movs	r3, #32
 8003538:	4319      	orrs	r1, r3
 800353a:	6021      	str	r1, [r4, #0]
 800353c:	2710      	movs	r7, #16
 800353e:	2d00      	cmp	r5, #0
 8003540:	d103      	bne.n	800354a <_printf_i+0x106>
 8003542:	2320      	movs	r3, #32
 8003544:	6822      	ldr	r2, [r4, #0]
 8003546:	439a      	bics	r2, r3
 8003548:	6022      	str	r2, [r4, #0]
 800354a:	0023      	movs	r3, r4
 800354c:	2200      	movs	r2, #0
 800354e:	3343      	adds	r3, #67	; 0x43
 8003550:	701a      	strb	r2, [r3, #0]
 8003552:	6863      	ldr	r3, [r4, #4]
 8003554:	60a3      	str	r3, [r4, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	db5c      	blt.n	8003614 <_printf_i+0x1d0>
 800355a:	2204      	movs	r2, #4
 800355c:	6821      	ldr	r1, [r4, #0]
 800355e:	4391      	bics	r1, r2
 8003560:	6021      	str	r1, [r4, #0]
 8003562:	2d00      	cmp	r5, #0
 8003564:	d158      	bne.n	8003618 <_printf_i+0x1d4>
 8003566:	9e04      	ldr	r6, [sp, #16]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d064      	beq.n	8003636 <_printf_i+0x1f2>
 800356c:	0026      	movs	r6, r4
 800356e:	9b03      	ldr	r3, [sp, #12]
 8003570:	3642      	adds	r6, #66	; 0x42
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	7033      	strb	r3, [r6, #0]
 8003576:	e05e      	b.n	8003636 <_printf_i+0x1f2>
 8003578:	0648      	lsls	r0, r1, #25
 800357a:	d5da      	bpl.n	8003532 <_printf_i+0xee>
 800357c:	b2ad      	uxth	r5, r5
 800357e:	e7d8      	b.n	8003532 <_printf_i+0xee>
 8003580:	6809      	ldr	r1, [r1, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	0608      	lsls	r0, r1, #24
 8003586:	d505      	bpl.n	8003594 <_printf_i+0x150>
 8003588:	1d11      	adds	r1, r2, #4
 800358a:	6019      	str	r1, [r3, #0]
 800358c:	6813      	ldr	r3, [r2, #0]
 800358e:	6962      	ldr	r2, [r4, #20]
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	e006      	b.n	80035a2 <_printf_i+0x15e>
 8003594:	0649      	lsls	r1, r1, #25
 8003596:	d5f7      	bpl.n	8003588 <_printf_i+0x144>
 8003598:	1d11      	adds	r1, r2, #4
 800359a:	6019      	str	r1, [r3, #0]
 800359c:	6813      	ldr	r3, [r2, #0]
 800359e:	8aa2      	ldrh	r2, [r4, #20]
 80035a0:	801a      	strh	r2, [r3, #0]
 80035a2:	2300      	movs	r3, #0
 80035a4:	9e04      	ldr	r6, [sp, #16]
 80035a6:	6123      	str	r3, [r4, #16]
 80035a8:	e054      	b.n	8003654 <_printf_i+0x210>
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	1d11      	adds	r1, r2, #4
 80035ae:	6019      	str	r1, [r3, #0]
 80035b0:	6816      	ldr	r6, [r2, #0]
 80035b2:	2100      	movs	r1, #0
 80035b4:	6862      	ldr	r2, [r4, #4]
 80035b6:	0030      	movs	r0, r6
 80035b8:	f000 f85e 	bl	8003678 <memchr>
 80035bc:	2800      	cmp	r0, #0
 80035be:	d001      	beq.n	80035c4 <_printf_i+0x180>
 80035c0:	1b80      	subs	r0, r0, r6
 80035c2:	6060      	str	r0, [r4, #4]
 80035c4:	6863      	ldr	r3, [r4, #4]
 80035c6:	6123      	str	r3, [r4, #16]
 80035c8:	2300      	movs	r3, #0
 80035ca:	9a04      	ldr	r2, [sp, #16]
 80035cc:	7013      	strb	r3, [r2, #0]
 80035ce:	e041      	b.n	8003654 <_printf_i+0x210>
 80035d0:	6923      	ldr	r3, [r4, #16]
 80035d2:	0032      	movs	r2, r6
 80035d4:	9906      	ldr	r1, [sp, #24]
 80035d6:	9805      	ldr	r0, [sp, #20]
 80035d8:	9d07      	ldr	r5, [sp, #28]
 80035da:	47a8      	blx	r5
 80035dc:	1c43      	adds	r3, r0, #1
 80035de:	d043      	beq.n	8003668 <_printf_i+0x224>
 80035e0:	6823      	ldr	r3, [r4, #0]
 80035e2:	2500      	movs	r5, #0
 80035e4:	079b      	lsls	r3, r3, #30
 80035e6:	d40f      	bmi.n	8003608 <_printf_i+0x1c4>
 80035e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035ea:	68e0      	ldr	r0, [r4, #12]
 80035ec:	4298      	cmp	r0, r3
 80035ee:	da3d      	bge.n	800366c <_printf_i+0x228>
 80035f0:	0018      	movs	r0, r3
 80035f2:	e03b      	b.n	800366c <_printf_i+0x228>
 80035f4:	0022      	movs	r2, r4
 80035f6:	2301      	movs	r3, #1
 80035f8:	3219      	adds	r2, #25
 80035fa:	9906      	ldr	r1, [sp, #24]
 80035fc:	9805      	ldr	r0, [sp, #20]
 80035fe:	9e07      	ldr	r6, [sp, #28]
 8003600:	47b0      	blx	r6
 8003602:	1c43      	adds	r3, r0, #1
 8003604:	d030      	beq.n	8003668 <_printf_i+0x224>
 8003606:	3501      	adds	r5, #1
 8003608:	68e3      	ldr	r3, [r4, #12]
 800360a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800360c:	1a9b      	subs	r3, r3, r2
 800360e:	429d      	cmp	r5, r3
 8003610:	dbf0      	blt.n	80035f4 <_printf_i+0x1b0>
 8003612:	e7e9      	b.n	80035e8 <_printf_i+0x1a4>
 8003614:	2d00      	cmp	r5, #0
 8003616:	d0a9      	beq.n	800356c <_printf_i+0x128>
 8003618:	9e04      	ldr	r6, [sp, #16]
 800361a:	0028      	movs	r0, r5
 800361c:	0039      	movs	r1, r7
 800361e:	f7fc fe15 	bl	800024c <__aeabi_uidivmod>
 8003622:	9b03      	ldr	r3, [sp, #12]
 8003624:	3e01      	subs	r6, #1
 8003626:	5c5b      	ldrb	r3, [r3, r1]
 8003628:	0028      	movs	r0, r5
 800362a:	7033      	strb	r3, [r6, #0]
 800362c:	0039      	movs	r1, r7
 800362e:	f7fc fd87 	bl	8000140 <__udivsi3>
 8003632:	1e05      	subs	r5, r0, #0
 8003634:	d1f1      	bne.n	800361a <_printf_i+0x1d6>
 8003636:	2f08      	cmp	r7, #8
 8003638:	d109      	bne.n	800364e <_printf_i+0x20a>
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	07db      	lsls	r3, r3, #31
 800363e:	d506      	bpl.n	800364e <_printf_i+0x20a>
 8003640:	6863      	ldr	r3, [r4, #4]
 8003642:	6922      	ldr	r2, [r4, #16]
 8003644:	4293      	cmp	r3, r2
 8003646:	dc02      	bgt.n	800364e <_printf_i+0x20a>
 8003648:	2330      	movs	r3, #48	; 0x30
 800364a:	3e01      	subs	r6, #1
 800364c:	7033      	strb	r3, [r6, #0]
 800364e:	9b04      	ldr	r3, [sp, #16]
 8003650:	1b9b      	subs	r3, r3, r6
 8003652:	6123      	str	r3, [r4, #16]
 8003654:	9b07      	ldr	r3, [sp, #28]
 8003656:	aa09      	add	r2, sp, #36	; 0x24
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	0021      	movs	r1, r4
 800365c:	9b06      	ldr	r3, [sp, #24]
 800365e:	9805      	ldr	r0, [sp, #20]
 8003660:	f7ff fe82 	bl	8003368 <_printf_common>
 8003664:	1c43      	adds	r3, r0, #1
 8003666:	d1b3      	bne.n	80035d0 <_printf_i+0x18c>
 8003668:	2001      	movs	r0, #1
 800366a:	4240      	negs	r0, r0
 800366c:	b00b      	add	sp, #44	; 0x2c
 800366e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003670:	0800397a 	.word	0x0800397a
 8003674:	08003969 	.word	0x08003969

08003678 <memchr>:
 8003678:	b2c9      	uxtb	r1, r1
 800367a:	1882      	adds	r2, r0, r2
 800367c:	4290      	cmp	r0, r2
 800367e:	d101      	bne.n	8003684 <memchr+0xc>
 8003680:	2000      	movs	r0, #0
 8003682:	4770      	bx	lr
 8003684:	7803      	ldrb	r3, [r0, #0]
 8003686:	428b      	cmp	r3, r1
 8003688:	d0fb      	beq.n	8003682 <memchr+0xa>
 800368a:	3001      	adds	r0, #1
 800368c:	e7f6      	b.n	800367c <memchr+0x4>

0800368e <memmove>:
 800368e:	b510      	push	{r4, lr}
 8003690:	4288      	cmp	r0, r1
 8003692:	d902      	bls.n	800369a <memmove+0xc>
 8003694:	188b      	adds	r3, r1, r2
 8003696:	4298      	cmp	r0, r3
 8003698:	d308      	bcc.n	80036ac <memmove+0x1e>
 800369a:	2300      	movs	r3, #0
 800369c:	429a      	cmp	r2, r3
 800369e:	d007      	beq.n	80036b0 <memmove+0x22>
 80036a0:	5ccc      	ldrb	r4, [r1, r3]
 80036a2:	54c4      	strb	r4, [r0, r3]
 80036a4:	3301      	adds	r3, #1
 80036a6:	e7f9      	b.n	800369c <memmove+0xe>
 80036a8:	5c8b      	ldrb	r3, [r1, r2]
 80036aa:	5483      	strb	r3, [r0, r2]
 80036ac:	3a01      	subs	r2, #1
 80036ae:	d2fb      	bcs.n	80036a8 <memmove+0x1a>
 80036b0:	bd10      	pop	{r4, pc}
	...

080036b4 <_free_r>:
 80036b4:	b570      	push	{r4, r5, r6, lr}
 80036b6:	0005      	movs	r5, r0
 80036b8:	2900      	cmp	r1, #0
 80036ba:	d010      	beq.n	80036de <_free_r+0x2a>
 80036bc:	1f0c      	subs	r4, r1, #4
 80036be:	6823      	ldr	r3, [r4, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	da00      	bge.n	80036c6 <_free_r+0x12>
 80036c4:	18e4      	adds	r4, r4, r3
 80036c6:	0028      	movs	r0, r5
 80036c8:	f000 f8d4 	bl	8003874 <__malloc_lock>
 80036cc:	4a1d      	ldr	r2, [pc, #116]	; (8003744 <_free_r+0x90>)
 80036ce:	6813      	ldr	r3, [r2, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d105      	bne.n	80036e0 <_free_r+0x2c>
 80036d4:	6063      	str	r3, [r4, #4]
 80036d6:	6014      	str	r4, [r2, #0]
 80036d8:	0028      	movs	r0, r5
 80036da:	f000 f8cc 	bl	8003876 <__malloc_unlock>
 80036de:	bd70      	pop	{r4, r5, r6, pc}
 80036e0:	42a3      	cmp	r3, r4
 80036e2:	d909      	bls.n	80036f8 <_free_r+0x44>
 80036e4:	6821      	ldr	r1, [r4, #0]
 80036e6:	1860      	adds	r0, r4, r1
 80036e8:	4283      	cmp	r3, r0
 80036ea:	d1f3      	bne.n	80036d4 <_free_r+0x20>
 80036ec:	6818      	ldr	r0, [r3, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	1841      	adds	r1, r0, r1
 80036f2:	6021      	str	r1, [r4, #0]
 80036f4:	e7ee      	b.n	80036d4 <_free_r+0x20>
 80036f6:	0013      	movs	r3, r2
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	2a00      	cmp	r2, #0
 80036fc:	d001      	beq.n	8003702 <_free_r+0x4e>
 80036fe:	42a2      	cmp	r2, r4
 8003700:	d9f9      	bls.n	80036f6 <_free_r+0x42>
 8003702:	6819      	ldr	r1, [r3, #0]
 8003704:	1858      	adds	r0, r3, r1
 8003706:	42a0      	cmp	r0, r4
 8003708:	d10b      	bne.n	8003722 <_free_r+0x6e>
 800370a:	6820      	ldr	r0, [r4, #0]
 800370c:	1809      	adds	r1, r1, r0
 800370e:	1858      	adds	r0, r3, r1
 8003710:	6019      	str	r1, [r3, #0]
 8003712:	4282      	cmp	r2, r0
 8003714:	d1e0      	bne.n	80036d8 <_free_r+0x24>
 8003716:	6810      	ldr	r0, [r2, #0]
 8003718:	6852      	ldr	r2, [r2, #4]
 800371a:	1841      	adds	r1, r0, r1
 800371c:	6019      	str	r1, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	e7da      	b.n	80036d8 <_free_r+0x24>
 8003722:	42a0      	cmp	r0, r4
 8003724:	d902      	bls.n	800372c <_free_r+0x78>
 8003726:	230c      	movs	r3, #12
 8003728:	602b      	str	r3, [r5, #0]
 800372a:	e7d5      	b.n	80036d8 <_free_r+0x24>
 800372c:	6821      	ldr	r1, [r4, #0]
 800372e:	1860      	adds	r0, r4, r1
 8003730:	4282      	cmp	r2, r0
 8003732:	d103      	bne.n	800373c <_free_r+0x88>
 8003734:	6810      	ldr	r0, [r2, #0]
 8003736:	6852      	ldr	r2, [r2, #4]
 8003738:	1841      	adds	r1, r0, r1
 800373a:	6021      	str	r1, [r4, #0]
 800373c:	6062      	str	r2, [r4, #4]
 800373e:	605c      	str	r4, [r3, #4]
 8003740:	e7ca      	b.n	80036d8 <_free_r+0x24>
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	20000de0 	.word	0x20000de0

08003748 <_malloc_r>:
 8003748:	2303      	movs	r3, #3
 800374a:	b570      	push	{r4, r5, r6, lr}
 800374c:	1ccd      	adds	r5, r1, #3
 800374e:	439d      	bics	r5, r3
 8003750:	3508      	adds	r5, #8
 8003752:	0006      	movs	r6, r0
 8003754:	2d0c      	cmp	r5, #12
 8003756:	d21e      	bcs.n	8003796 <_malloc_r+0x4e>
 8003758:	250c      	movs	r5, #12
 800375a:	42a9      	cmp	r1, r5
 800375c:	d81d      	bhi.n	800379a <_malloc_r+0x52>
 800375e:	0030      	movs	r0, r6
 8003760:	f000 f888 	bl	8003874 <__malloc_lock>
 8003764:	4a25      	ldr	r2, [pc, #148]	; (80037fc <_malloc_r+0xb4>)
 8003766:	6814      	ldr	r4, [r2, #0]
 8003768:	0021      	movs	r1, r4
 800376a:	2900      	cmp	r1, #0
 800376c:	d119      	bne.n	80037a2 <_malloc_r+0x5a>
 800376e:	4c24      	ldr	r4, [pc, #144]	; (8003800 <_malloc_r+0xb8>)
 8003770:	6823      	ldr	r3, [r4, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d103      	bne.n	800377e <_malloc_r+0x36>
 8003776:	0030      	movs	r0, r6
 8003778:	f000 f86a 	bl	8003850 <_sbrk_r>
 800377c:	6020      	str	r0, [r4, #0]
 800377e:	0029      	movs	r1, r5
 8003780:	0030      	movs	r0, r6
 8003782:	f000 f865 	bl	8003850 <_sbrk_r>
 8003786:	1c43      	adds	r3, r0, #1
 8003788:	d12c      	bne.n	80037e4 <_malloc_r+0x9c>
 800378a:	230c      	movs	r3, #12
 800378c:	0030      	movs	r0, r6
 800378e:	6033      	str	r3, [r6, #0]
 8003790:	f000 f871 	bl	8003876 <__malloc_unlock>
 8003794:	e003      	b.n	800379e <_malloc_r+0x56>
 8003796:	2d00      	cmp	r5, #0
 8003798:	dadf      	bge.n	800375a <_malloc_r+0x12>
 800379a:	230c      	movs	r3, #12
 800379c:	6033      	str	r3, [r6, #0]
 800379e:	2000      	movs	r0, #0
 80037a0:	bd70      	pop	{r4, r5, r6, pc}
 80037a2:	680b      	ldr	r3, [r1, #0]
 80037a4:	1b5b      	subs	r3, r3, r5
 80037a6:	d41a      	bmi.n	80037de <_malloc_r+0x96>
 80037a8:	2b0b      	cmp	r3, #11
 80037aa:	d903      	bls.n	80037b4 <_malloc_r+0x6c>
 80037ac:	600b      	str	r3, [r1, #0]
 80037ae:	18cc      	adds	r4, r1, r3
 80037b0:	6025      	str	r5, [r4, #0]
 80037b2:	e003      	b.n	80037bc <_malloc_r+0x74>
 80037b4:	428c      	cmp	r4, r1
 80037b6:	d10e      	bne.n	80037d6 <_malloc_r+0x8e>
 80037b8:	6863      	ldr	r3, [r4, #4]
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	0030      	movs	r0, r6
 80037be:	f000 f85a 	bl	8003876 <__malloc_unlock>
 80037c2:	0020      	movs	r0, r4
 80037c4:	2207      	movs	r2, #7
 80037c6:	300b      	adds	r0, #11
 80037c8:	1d23      	adds	r3, r4, #4
 80037ca:	4390      	bics	r0, r2
 80037cc:	1ac3      	subs	r3, r0, r3
 80037ce:	d0e7      	beq.n	80037a0 <_malloc_r+0x58>
 80037d0:	425a      	negs	r2, r3
 80037d2:	50e2      	str	r2, [r4, r3]
 80037d4:	e7e4      	b.n	80037a0 <_malloc_r+0x58>
 80037d6:	684b      	ldr	r3, [r1, #4]
 80037d8:	6063      	str	r3, [r4, #4]
 80037da:	000c      	movs	r4, r1
 80037dc:	e7ee      	b.n	80037bc <_malloc_r+0x74>
 80037de:	000c      	movs	r4, r1
 80037e0:	6849      	ldr	r1, [r1, #4]
 80037e2:	e7c2      	b.n	800376a <_malloc_r+0x22>
 80037e4:	2303      	movs	r3, #3
 80037e6:	1cc4      	adds	r4, r0, #3
 80037e8:	439c      	bics	r4, r3
 80037ea:	42a0      	cmp	r0, r4
 80037ec:	d0e0      	beq.n	80037b0 <_malloc_r+0x68>
 80037ee:	1a21      	subs	r1, r4, r0
 80037f0:	0030      	movs	r0, r6
 80037f2:	f000 f82d 	bl	8003850 <_sbrk_r>
 80037f6:	1c43      	adds	r3, r0, #1
 80037f8:	d1da      	bne.n	80037b0 <_malloc_r+0x68>
 80037fa:	e7c6      	b.n	800378a <_malloc_r+0x42>
 80037fc:	20000de0 	.word	0x20000de0
 8003800:	20000de4 	.word	0x20000de4

08003804 <_realloc_r>:
 8003804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003806:	0007      	movs	r7, r0
 8003808:	000d      	movs	r5, r1
 800380a:	0016      	movs	r6, r2
 800380c:	2900      	cmp	r1, #0
 800380e:	d105      	bne.n	800381c <_realloc_r+0x18>
 8003810:	0011      	movs	r1, r2
 8003812:	f7ff ff99 	bl	8003748 <_malloc_r>
 8003816:	0004      	movs	r4, r0
 8003818:	0020      	movs	r0, r4
 800381a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800381c:	2a00      	cmp	r2, #0
 800381e:	d103      	bne.n	8003828 <_realloc_r+0x24>
 8003820:	f7ff ff48 	bl	80036b4 <_free_r>
 8003824:	0034      	movs	r4, r6
 8003826:	e7f7      	b.n	8003818 <_realloc_r+0x14>
 8003828:	f000 f826 	bl	8003878 <_malloc_usable_size_r>
 800382c:	002c      	movs	r4, r5
 800382e:	4286      	cmp	r6, r0
 8003830:	d9f2      	bls.n	8003818 <_realloc_r+0x14>
 8003832:	0031      	movs	r1, r6
 8003834:	0038      	movs	r0, r7
 8003836:	f7ff ff87 	bl	8003748 <_malloc_r>
 800383a:	1e04      	subs	r4, r0, #0
 800383c:	d0ec      	beq.n	8003818 <_realloc_r+0x14>
 800383e:	0029      	movs	r1, r5
 8003840:	0032      	movs	r2, r6
 8003842:	f7ff fbf7 	bl	8003034 <memcpy>
 8003846:	0029      	movs	r1, r5
 8003848:	0038      	movs	r0, r7
 800384a:	f7ff ff33 	bl	80036b4 <_free_r>
 800384e:	e7e3      	b.n	8003818 <_realloc_r+0x14>

08003850 <_sbrk_r>:
 8003850:	2300      	movs	r3, #0
 8003852:	b570      	push	{r4, r5, r6, lr}
 8003854:	4c06      	ldr	r4, [pc, #24]	; (8003870 <_sbrk_r+0x20>)
 8003856:	0005      	movs	r5, r0
 8003858:	0008      	movs	r0, r1
 800385a:	6023      	str	r3, [r4, #0]
 800385c:	f000 f814 	bl	8003888 <_sbrk>
 8003860:	1c43      	adds	r3, r0, #1
 8003862:	d103      	bne.n	800386c <_sbrk_r+0x1c>
 8003864:	6823      	ldr	r3, [r4, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d000      	beq.n	800386c <_sbrk_r+0x1c>
 800386a:	602b      	str	r3, [r5, #0]
 800386c:	bd70      	pop	{r4, r5, r6, pc}
 800386e:	46c0      	nop			; (mov r8, r8)
 8003870:	20001028 	.word	0x20001028

08003874 <__malloc_lock>:
 8003874:	4770      	bx	lr

08003876 <__malloc_unlock>:
 8003876:	4770      	bx	lr

08003878 <_malloc_usable_size_r>:
 8003878:	1f0b      	subs	r3, r1, #4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	1f18      	subs	r0, r3, #4
 800387e:	2b00      	cmp	r3, #0
 8003880:	da01      	bge.n	8003886 <_malloc_usable_size_r+0xe>
 8003882:	580b      	ldr	r3, [r1, r0]
 8003884:	18c0      	adds	r0, r0, r3
 8003886:	4770      	bx	lr

08003888 <_sbrk>:
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <_sbrk+0x18>)
 800388a:	0002      	movs	r2, r0
 800388c:	6819      	ldr	r1, [r3, #0]
 800388e:	2900      	cmp	r1, #0
 8003890:	d101      	bne.n	8003896 <_sbrk+0xe>
 8003892:	4904      	ldr	r1, [pc, #16]	; (80038a4 <_sbrk+0x1c>)
 8003894:	6019      	str	r1, [r3, #0]
 8003896:	6818      	ldr	r0, [r3, #0]
 8003898:	1882      	adds	r2, r0, r2
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	4770      	bx	lr
 800389e:	46c0      	nop			; (mov r8, r8)
 80038a0:	20000de8 	.word	0x20000de8
 80038a4:	2000102c 	.word	0x2000102c

080038a8 <_init>:
 80038a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ae:	bc08      	pop	{r3}
 80038b0:	469e      	mov	lr, r3
 80038b2:	4770      	bx	lr

080038b4 <_fini>:
 80038b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ba:	bc08      	pop	{r3}
 80038bc:	469e      	mov	lr, r3
 80038be:	4770      	bx	lr
