
module BranchResolver(PC_src, exception_flag, ID_opcode, EX_opcode, predicted, Wrong_prediction, rst, clk);
	
	input [11:0] ID_opcode, EX_opcode;
	input exception_flag, rst, Wrong_prediction, clk;
	
	output [2:0] PC_src;
	output predicted;

	
`include "opcodes.txt"


output [1:0] state;
BranchPredictor BPU(ID_opcode, EX_opcode, predicted, Wrong_prediction, rst, state, clk);

assign PC_src = (exception_flag) ? 3'b001 : 
(
	(Wrong_prediction) ? 3'b100 : 
		(
			(ID_opcode == hlt_inst) ? 3'b011 : 
				(
					(predicted || ID_opcode == j || ID_opcode == jal) ? 3'b010 : 0
				)
		)
);

endmodule


