`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 26.04.2026 18:19:42
// Design Name: 
// Module Name: Alu
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Alu(
    input [3:0] A,B,[2:0]sel,
    output reg[3:0]result,
    output reg carry
    );
always @(*) begin
    carry = 0; 
    case(sel)
        3'b000:{carry,result} = A + B;
        3'b001:{carry,result} = A - B;
        3'b010:result = A & B;
        3'b011:result = A | B;
        3'b100:result = A ^ B;
        3'b101:result = ~A;
        default:result = 4'b0000;
    endcase
end

endmodule
