// Seed: 1652831952
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input wire id_3,
    output logic id_4,
    output wand id_5,
    output supply0 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12,
    input tri id_13,
    input wand id_14,
    input supply1 id_15
);
  always @(id_10 - {1, id_14} or posedge 1 or posedge id_11) id_4 <= 1;
  module_0 modCall_1 ();
  initial forever @(posedge 1);
endmodule
