INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/nextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextPC
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/nextPC.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/MUX_5bit_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5bit_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/MUX_32bits_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32bits_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/ExtendSa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendSa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sources_1/new/multiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
