; ModuleID = '/llk/IR_all_yes/sound/pci/oxygen/oxygen_io.c_pt.bc'
source_filename = "../sound/pci/oxygen/oxygen_io.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab+oxygen_read8\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_read8\09\09\09\09"
module asm "\09.long\09__crc_oxygen_read8\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_read8:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_read8\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_read8:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_read16\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_read16\09\09\09\09"
module asm "\09.long\09__crc_oxygen_read16\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_read16:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_read16\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_read16:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_read32\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_read32\09\09\09\09"
module asm "\09.long\09__crc_oxygen_read32\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_read32:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_read32\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_read32:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write8\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write8\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write8\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write8:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write8\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write8:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write16\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write16\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write16\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write16:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write16\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write16:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write32\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write32\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write32\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write32:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write32\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write32:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write8_masked\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write8_masked\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write8_masked\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write8_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write8_masked\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write8_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write16_masked\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write16_masked\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write16_masked\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write16_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write16_masked\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write16_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write32_masked\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write32_masked\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write32_masked\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write32_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write32_masked\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write32_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write_ac97\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write_ac97\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write_ac97\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write_ac97:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write_ac97\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write_ac97:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_read_ac97\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_read_ac97\09\09\09\09"
module asm "\09.long\09__crc_oxygen_read_ac97\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_read_ac97:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_read_ac97\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_read_ac97:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write_ac97_masked\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write_ac97_masked\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write_ac97_masked\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write_ac97_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write_ac97_masked\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write_ac97_masked:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write_spi\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write_spi\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write_spi\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write_spi:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write_spi\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write_spi:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write_i2c\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write_i2c\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write_i2c\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write_i2c:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write_i2c\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write_i2c:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_reset_uart\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_reset_uart\09\09\09\09"
module asm "\09.long\09__crc_oxygen_reset_uart\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_reset_uart:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_reset_uart\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_reset_uart:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+oxygen_write_uart\22, \22a\22\09"
module asm "\09.weak\09__crc_oxygen_write_uart\09\09\09\09"
module asm "\09.long\09__crc_oxygen_write_uart\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_oxygen_write_uart:\09\09\09\09\09"
module asm "\09.asciz \09\22oxygen_write_uart\22\09\09\09\09\09"
module asm "__kstrtabns_oxygen_write_uart:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.oxygen = type { i32, %struct.spinlock, %struct.mutex, ptr, ptr, ptr, i32, ptr, i32, [8 x i8], i8, i8, i8, i8, i8, i8, i8, i32, i32, [6 x ptr], [6 x ptr], %struct.work_struct, %struct.work_struct, %struct.wait_queue_head, %union.anon.43, [2 x [64 x i16]], i32, [32 x i8], %struct.oxygen_model }
%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.atomic_t = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%union.anon.43 = type { [64 x i32] }
%struct.oxygen_model = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i16, i16 }
%struct.snd_card = type { i32, [16 x i8], [16 x i8], [32 x i8], [80 x i8], [32 x i8], [80 x i8], [128 x i8], ptr, ptr, ptr, %struct.list_head, %struct.device, i32, %struct.rw_semaphore, %struct.rwlock_t, i32, i32, %struct.list_head, %struct.list_head, ptr, ptr, %struct.list_head, ptr, %struct.spinlock, i32, ptr, ptr, %struct.device, [4 x ptr], i8, i8, i8, i32, %struct.wait_queue_head, i32, %struct.mutex, ptr, i32, %struct.atomic_t, %struct.wait_queue_head, %struct.wait_queue_head, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.rwlock_t = type { %struct.arch_rwlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_rwlock_t = type { i32 }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.wait_queue_entry = type { i32, ptr, ptr, %struct.list_head }

@__kstrtab_oxygen_read8 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_read8 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_read8 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_read8 to i32), ptr @__kstrtab_oxygen_read8, ptr @__kstrtabns_oxygen_read8 }, section "___ksymtab+oxygen_read8", align 4
@__kstrtab_oxygen_read16 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_read16 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_read16 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_read16 to i32), ptr @__kstrtab_oxygen_read16, ptr @__kstrtabns_oxygen_read16 }, section "___ksymtab+oxygen_read16", align 4
@__kstrtab_oxygen_read32 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_read32 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_read32 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_read32 to i32), ptr @__kstrtab_oxygen_read32, ptr @__kstrtabns_oxygen_read32 }, section "___ksymtab+oxygen_read32", align 4
@__kstrtab_oxygen_write8 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write8 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write8 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write8 to i32), ptr @__kstrtab_oxygen_write8, ptr @__kstrtabns_oxygen_write8 }, section "___ksymtab+oxygen_write8", align 4
@__kstrtab_oxygen_write16 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write16 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write16 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write16 to i32), ptr @__kstrtab_oxygen_write16, ptr @__kstrtabns_oxygen_write16 }, section "___ksymtab+oxygen_write16", align 4
@__kstrtab_oxygen_write32 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write32 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write32 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write32 to i32), ptr @__kstrtab_oxygen_write32, ptr @__kstrtabns_oxygen_write32 }, section "___ksymtab+oxygen_write32", align 4
@__kstrtab_oxygen_write8_masked = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write8_masked = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write8_masked = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write8_masked to i32), ptr @__kstrtab_oxygen_write8_masked, ptr @__kstrtabns_oxygen_write8_masked }, section "___ksymtab+oxygen_write8_masked", align 4
@__kstrtab_oxygen_write16_masked = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write16_masked = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write16_masked = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write16_masked to i32), ptr @__kstrtab_oxygen_write16_masked, ptr @__kstrtabns_oxygen_write16_masked }, section "___ksymtab+oxygen_write16_masked", align 4
@__kstrtab_oxygen_write32_masked = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write32_masked = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write32_masked = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write32_masked to i32), ptr @__kstrtab_oxygen_write32_masked, ptr @__kstrtabns_oxygen_write32_masked }, section "___ksymtab+oxygen_write32_masked", align 4
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@oxygen_write_ac97._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 138, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"AC'97 write timeout\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"oxygen_write_ac97\00", [46 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"sound/pci/oxygen/oxygen_io.c\00", [35 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@oxygen_write_ac97._entry_ptr = internal global ptr @oxygen_write_ac97._entry, section ".printk_index", align 4
@__kstrtab_oxygen_write_ac97 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write_ac97 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write_ac97 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write_ac97 to i32), ptr @__kstrtab_oxygen_write_ac97, ptr @__kstrtabns_oxygen_write_ac97 }, section "___ksymtab+oxygen_write_ac97", align 4
@oxygen_read_ac97._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.5, ptr @.str.6, ptr @.str.2, i32 170, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"AC'97 read timeout on codec %u\0A\00", [32 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"oxygen_read_ac97\00", [47 x i8] zeroinitializer }, align 32
@oxygen_read_ac97._entry_ptr = internal global ptr @oxygen_read_ac97._entry, section ".printk_index", align 4
@__kstrtab_oxygen_read_ac97 = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_read_ac97 = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_read_ac97 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_read_ac97 to i32), ptr @__kstrtab_oxygen_read_ac97, ptr @__kstrtabns_oxygen_read_ac97 }, section "___ksymtab+oxygen_read_ac97", align 4
@__kstrtab_oxygen_write_ac97_masked = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write_ac97_masked = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write_ac97_masked = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write_ac97_masked to i32), ptr @__kstrtab_oxygen_write_ac97_masked, ptr @__kstrtabns_oxygen_write_ac97_masked }, section "___ksymtab+oxygen_write_ac97_masked", align 4
@__kstrtab_oxygen_write_spi = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write_spi = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write_spi = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write_spi to i32), ptr @__kstrtab_oxygen_write_spi, ptr @__kstrtabns_oxygen_write_spi }, section "___ksymtab+oxygen_write_spi", align 4
@__kstrtab_oxygen_write_i2c = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write_i2c = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write_i2c = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write_i2c to i32), ptr @__kstrtab_oxygen_write_i2c, ptr @__kstrtabns_oxygen_write_i2c }, section "___ksymtab+oxygen_write_i2c", align 4
@__kstrtab_oxygen_reset_uart = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_reset_uart = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_reset_uart = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_reset_uart to i32), ptr @__kstrtab_oxygen_reset_uart, ptr @__kstrtabns_oxygen_reset_uart }, section "___ksymtab+oxygen_reset_uart", align 4
@__kstrtab_oxygen_write_uart = external dso_local constant [0 x i8], align 1
@__kstrtabns_oxygen_write_uart = external dso_local constant [0 x i8], align 1
@__ksymtab_oxygen_write_uart = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @oxygen_write_uart to i32), ptr @__kstrtab_oxygen_write_uart, ptr @__kstrtabns_oxygen_write_uart }, section "___ksymtab+oxygen_write_uart", align 4
@oxygen_write_eeprom._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.7, ptr @.str.8, ptr @.str.2, i32 279, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"EEPROM write timeout\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"oxygen_write_eeprom\00", [44 x i8] zeroinitializer }, align 32
@oxygen_write_eeprom._entry_ptr = internal global ptr @oxygen_write_eeprom._entry, section ".printk_index", align 4
@oxygen_wait_spi._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.10, ptr @.str.2, i32 199, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"oxygen: SPI wait timeout\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"oxygen_wait_spi\00", [16 x i8] zeroinitializer }, align 32
@oxygen_wait_spi._entry_ptr = internal global ptr @oxygen_wait_spi._entry, section ".printk_index", align 4
@___asan_gen_.28 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.54, i32 138, i32 2 }
@___asan_gen_.37 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.54, i32 170, i32 2 }
@___asan_gen_.46 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.54, i32 279, i32 2 }
@___asan_gen_.47 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.53 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.54 = private constant [32 x i8] c"../sound/pci/oxygen/oxygen_io.c\00", align 1
@___asan_gen_.55 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.54, i32 199, i32 2 }
@llvm.compiler.used = appending global [35 x ptr] [ptr @__ksymtab_oxygen_read16, ptr @__ksymtab_oxygen_read32, ptr @__ksymtab_oxygen_read8, ptr @__ksymtab_oxygen_read_ac97, ptr @__ksymtab_oxygen_reset_uart, ptr @__ksymtab_oxygen_write16, ptr @__ksymtab_oxygen_write16_masked, ptr @__ksymtab_oxygen_write32, ptr @__ksymtab_oxygen_write32_masked, ptr @__ksymtab_oxygen_write8, ptr @__ksymtab_oxygen_write8_masked, ptr @__ksymtab_oxygen_write_ac97, ptr @__ksymtab_oxygen_write_ac97_masked, ptr @__ksymtab_oxygen_write_i2c, ptr @__ksymtab_oxygen_write_spi, ptr @__ksymtab_oxygen_write_uart, ptr @oxygen_read_ac97._entry, ptr @oxygen_read_ac97._entry_ptr, ptr @oxygen_wait_spi._entry, ptr @oxygen_wait_spi._entry_ptr, ptr @oxygen_write_ac97._entry, ptr @oxygen_write_ac97._entry_ptr, ptr @oxygen_write_eeprom._entry, ptr @oxygen_write_eeprom._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10], section "llvm.metadata"
@0 = internal global [15 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oxygen_write_ac97._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.47 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oxygen_read_ac97._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.47 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.37 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.37 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.37 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oxygen_write_eeprom._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.47 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oxygen_wait_spi._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.47 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.53 to i32), i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i8 @oxygen_read8(ptr nocapture noundef readonly %chip, i32 noundef %reg) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  %3 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %2) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  ret i8 %3
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i16 @oxygen_read16(ptr nocapture noundef readonly %chip, i32 noundef %reg) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  %3 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr nonnull elementtype(i16) %2) #5, !srcloc !66
  %4 = tail call i16 @llvm.bswap.i16(i16 %3)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !67
  ret i16 %4
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i16 @llvm.bswap.i16(i16) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @oxygen_read32(ptr nocapture noundef readonly %chip, i32 noundef %reg) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  %3 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr nonnull elementtype(i32) %2) #5, !srcloc !68
  %4 = tail call i32 @llvm.bswap.i32(i32 %3)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !69
  ret i32 %4
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write8(ptr nocapture noundef %chip, i32 noundef %reg, i8 noundef zeroext %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %2, i8 %value) #5, !srcloc !71
  %saved_registers = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %arrayidx = getelementptr [256 x i8], ptr %saved_registers, i32 0, i32 %reg
  %3 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 %value, ptr %arrayidx, align 1
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write16(ptr nocapture noundef %chip, i32 noundef %reg, i16 noundef zeroext %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !72
  tail call void @arm_heavy_mb() #5
  %0 = tail call i16 @llvm.bswap.i16(i16 %value)
  %1 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %chip, align 4
  %add = add i32 %2, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %3 = inttoptr i32 %add1 to ptr
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr nonnull elementtype(i16) %3, i16 %0) #5, !srcloc !73
  %saved_registers = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %div5 = lshr i32 %reg, 1
  %arrayidx = getelementptr [128 x i16], ptr %saved_registers, i32 0, i32 %div5
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store2_noabort(i32 %4)
  store i16 %0, ptr %arrayidx, align 2
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write32(ptr nocapture noundef %chip, i32 noundef %reg, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %0 = tail call i32 @llvm.bswap.i32(i32 %value)
  %1 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %chip, align 4
  %add = add i32 %2, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %3 = inttoptr i32 %add1 to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %3, i32 %0) #5, !srcloc !75
  %saved_registers = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %div5 = lshr i32 %reg, 2
  %arrayidx = getelementptr [64 x i32], ptr %saved_registers, i32 0, i32 %div5
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write8_masked(ptr nocapture noundef %chip, i32 noundef %reg, i8 noundef zeroext %value, i8 noundef zeroext %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  %3 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %2) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !76
  %neg = xor i8 %mask, -1
  %and5 = and i8 %3, %neg
  %and925 = and i8 %mask, %value
  %or26 = or i8 %and5, %and925
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !77
  tail call void @arm_heavy_mb() #5
  %4 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %chip, align 4
  %add13 = add i32 %5, %reg
  %and14 = and i32 %add13, 1048575
  %add15 = or i32 %and14, -18874368
  %6 = inttoptr i32 %add15 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %6, i8 %or26) #5, !srcloc !71
  %saved_registers = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %arrayidx = getelementptr [256 x i8], ptr %saved_registers, i32 0, i32 %reg
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %or26, ptr %arrayidx, align 1
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write16_masked(ptr nocapture noundef %chip, i32 noundef %reg, i16 noundef zeroext %value, i16 noundef zeroext %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  %3 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr nonnull elementtype(i16) %2) #5, !srcloc !66
  %4 = tail call i16 @llvm.bswap.i16(i16 %3)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !78
  %neg = xor i16 %mask, -1
  %and5 = and i16 %4, %neg
  %and925 = and i16 %mask, %value
  %or26 = or i16 %and5, %and925
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !79
  tail call void @arm_heavy_mb() #5
  %5 = tail call i16 @llvm.bswap.i16(i16 %or26)
  %6 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %chip, align 4
  %add13 = add i32 %7, %reg
  %and14 = and i32 %add13, 1048575
  %add15 = or i32 %and14, -18874368
  %8 = inttoptr i32 %add15 to ptr
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr nonnull elementtype(i16) %8, i16 %5) #5, !srcloc !73
  %saved_registers = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %div27 = lshr i32 %reg, 1
  %arrayidx = getelementptr [128 x i16], ptr %saved_registers, i32 0, i32 %div27
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store2_noabort(i32 %9)
  store i16 %5, ptr %arrayidx, align 2
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write32_masked(ptr nocapture noundef %chip, i32 noundef %reg, i32 noundef %value, i32 noundef %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add = add i32 %1, %reg
  %and = and i32 %add, 1048575
  %add1 = or i32 %and, -18874368
  %2 = inttoptr i32 %add1 to ptr
  %3 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr nonnull elementtype(i32) %2) #5, !srcloc !68
  %4 = tail call i32 @llvm.bswap.i32(i32 %3)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !80
  %neg = xor i32 %mask, -1
  %and4 = and i32 %4, %neg
  %and5 = and i32 %mask, %value
  %or = or i32 %and4, %and5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !81
  tail call void @arm_heavy_mb() #5
  %5 = tail call i32 @llvm.bswap.i32(i32 %or)
  %6 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %chip, align 4
  %add7 = add i32 %7, %reg
  %and8 = and i32 %add7, 1048575
  %add9 = or i32 %and8, -18874368
  %8 = inttoptr i32 %add9 to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %8, i32 %5) #5, !srcloc !75
  %saved_registers = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %div19 = lshr i32 %reg, 2
  %arrayidx = getelementptr [64 x i32], ptr %saved_registers, i32 0, i32 %div19
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %5, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write_ac97(ptr noundef %chip, i32 noundef %codec, i32 noundef %index, i16 noundef zeroext %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %conv = zext i16 %data to i32
  %shl = shl i32 %index, 16
  %or = or i32 %shl, %conv
  %shl2 = shl i32 %codec, 24
  %or3 = or i32 %or, %shl2
  %0 = tail call i32 @llvm.bswap.i32(i32 %or3) #5
  %arrayidx.i = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 55
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1(i32 noundef 1073740) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %2 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %chip, align 4
  %add.i = add i32 %3, 220
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %4 = inttoptr i32 %add1.i to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %4, i32 %0) #5, !srcloc !75
  %5 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %0, ptr %arrayidx.i, align 4
  %call = tail call fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef 2)
  %6 = xor i32 %call, -1
  %call.lobit.not = lshr i32 %6, 31
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %7 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %7(i32 noundef 1073740) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %8 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %chip, align 4
  %add.i.1 = add i32 %9, 220
  %and.i.1 = and i32 %add.i.1, 1048575
  %add1.i.1 = or i32 %and.i.1, -18874368
  %10 = inttoptr i32 %add1.i.1 to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %10, i32 %0) #5, !srcloc !75
  %11 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %0, ptr %arrayidx.i, align 4
  %call.1 = tail call fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef 2)
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call.1)
  %cmp5.1 = icmp sgt i32 %call.1, -1
  br i1 %cmp5.1, label %land.lhs.true.1, label %entry.for.inc.1_crit_edge

entry.for.inc.1_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc.1

if.then:                                          ; preds = %for.inc.3.if.then_crit_edge, %land.lhs.true.3.if.then_crit_edge, %land.lhs.true.2.if.then_crit_edge, %land.lhs.true.1.if.then_crit_edge
  %div22 = lshr i32 %index, 1
  %arrayidx9 = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 25, i32 %codec, i32 %div22
  %12 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_store2_noabort(i32 %12)
  store i16 %data, ptr %arrayidx9, align 2
  br label %cleanup

land.lhs.true.1:                                  ; preds = %entry
  %13 = add nsw i32 %call.lobit.not, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2, i32 %13)
  %cmp7.1 = icmp ult i32 %13, -2
  br i1 %cmp7.1, label %land.lhs.true.1.if.then_crit_edge, label %land.lhs.true.1.for.inc.1_crit_edge

land.lhs.true.1.for.inc.1_crit_edge:              ; preds = %land.lhs.true.1
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc.1

land.lhs.true.1.if.then_crit_edge:                ; preds = %land.lhs.true.1
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.then

for.inc.1:                                        ; preds = %land.lhs.true.1.for.inc.1_crit_edge, %entry.for.inc.1_crit_edge
  %succeeded.1.1 = phi i32 [ 1, %land.lhs.true.1.for.inc.1_crit_edge ], [ %call.lobit.not, %entry.for.inc.1_crit_edge ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %14 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %14(i32 noundef 1073740) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %15 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %chip, align 4
  %add.i.2 = add i32 %16, 220
  %and.i.2 = and i32 %add.i.2, 1048575
  %add1.i.2 = or i32 %and.i.2, -18874368
  %17 = inttoptr i32 %add1.i.2 to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %17, i32 %0) #5, !srcloc !75
  %18 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %0, ptr %arrayidx.i, align 4
  %call.2 = tail call fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef 2)
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call.2)
  %cmp5.2 = icmp sgt i32 %call.2, -1
  br i1 %cmp5.2, label %land.lhs.true.2, label %for.inc.1.for.inc.2_crit_edge

for.inc.1.for.inc.2_crit_edge:                    ; preds = %for.inc.1
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc.2

land.lhs.true.2:                                  ; preds = %for.inc.1
  %19 = add nsw i32 %succeeded.1.1, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2, i32 %19)
  %cmp7.2 = icmp ult i32 %19, -2
  br i1 %cmp7.2, label %land.lhs.true.2.if.then_crit_edge, label %land.lhs.true.2.for.inc.2_crit_edge

land.lhs.true.2.for.inc.2_crit_edge:              ; preds = %land.lhs.true.2
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc.2

land.lhs.true.2.if.then_crit_edge:                ; preds = %land.lhs.true.2
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.then

for.inc.2:                                        ; preds = %land.lhs.true.2.for.inc.2_crit_edge, %for.inc.1.for.inc.2_crit_edge
  %succeeded.1.2 = phi i32 [ 1, %land.lhs.true.2.for.inc.2_crit_edge ], [ %succeeded.1.1, %for.inc.1.for.inc.2_crit_edge ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %20 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %20(i32 noundef 1073740) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %21 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %chip, align 4
  %add.i.3 = add i32 %22, 220
  %and.i.3 = and i32 %add.i.3, 1048575
  %add1.i.3 = or i32 %and.i.3, -18874368
  %23 = inttoptr i32 %add1.i.3 to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %23, i32 %0) #5, !srcloc !75
  %24 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %0, ptr %arrayidx.i, align 4
  %call.3 = tail call fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef 2)
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call.3)
  %cmp5.3 = icmp sgt i32 %call.3, -1
  br i1 %cmp5.3, label %land.lhs.true.3, label %for.inc.2.for.inc.3_crit_edge

for.inc.2.for.inc.3_crit_edge:                    ; preds = %for.inc.2
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc.3

land.lhs.true.3:                                  ; preds = %for.inc.2
  %25 = add nsw i32 %succeeded.1.2, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2, i32 %25)
  %cmp7.3 = icmp ult i32 %25, -2
  br i1 %cmp7.3, label %land.lhs.true.3.if.then_crit_edge, label %land.lhs.true.3.for.inc.3_crit_edge

land.lhs.true.3.for.inc.3_crit_edge:              ; preds = %land.lhs.true.3
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc.3

land.lhs.true.3.if.then_crit_edge:                ; preds = %land.lhs.true.3
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.then

for.inc.3:                                        ; preds = %land.lhs.true.3.for.inc.3_crit_edge, %for.inc.2.for.inc.3_crit_edge
  %succeeded.1.3 = phi i32 [ 1, %land.lhs.true.3.for.inc.3_crit_edge ], [ %succeeded.1.2, %for.inc.2.for.inc.3_crit_edge ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %26 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %26(i32 noundef 1073740) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %27 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %chip, align 4
  %add.i.4 = add i32 %28, 220
  %and.i.4 = and i32 %add.i.4, 1048575
  %add1.i.4 = or i32 %and.i.4, -18874368
  %29 = inttoptr i32 %add1.i.4 to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %29, i32 %0) #5, !srcloc !75
  %30 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %0, ptr %arrayidx.i, align 4
  %call.4 = tail call fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef 2)
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call.4)
  %cmp5.4 = icmp sgt i32 %call.4, -1
  %31 = add nsw i32 %succeeded.1.3, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -2, i32 %31)
  %cmp7.4 = icmp ult i32 %31, -2
  %or.cond = select i1 %cmp5.4, i1 %cmp7.4, i1 false
  br i1 %or.cond, label %for.inc.3.if.then_crit_edge, label %for.inc.4

for.inc.3.if.then_crit_edge:                      ; preds = %for.inc.3
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.then

for.inc.4:                                        ; preds = %for.inc.3
  call void @__sanitizer_cov_trace_pc() #7
  %card = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 3
  %32 = ptrtoint ptr %card to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %card, align 4
  %dev = getelementptr inbounds %struct.snd_card, ptr %33, i32 0, i32 27
  %34 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %dev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %35, ptr noundef nonnull @.str) #8
  br label %cleanup

cleanup:                                          ; preds = %for.inc.4, %if.then
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef %mask) unnamed_addr #0 align 64 {
entry:
  %__wq_entry = alloca %struct.wait_queue_entry, align 4
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @__might_sleep(ptr noundef nonnull @.str.2, i32 noundef 99) #5
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add.i = add i32 %1, 211
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %2 = inttoptr i32 %add1.i to ptr
  %3 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %2) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %conv = zext i8 %3 to i32
  %and = and i32 %conv, %mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then16, label %entry.if.end52_crit_edge

entry.if.end52_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end52

if.then16:                                        ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %__wq_entry) #5
  %4 = call ptr @memset(ptr %__wq_entry, i32 255, i32 20)
  call void @init_wait_entry(ptr noundef nonnull %__wq_entry, i32 noundef 0) #5
  %ac97_waitqueue = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 23
  br label %for.cond

for.cond:                                         ; preds = %cleanup, %if.then16
  %__ret17.0 = phi i32 [ 2, %if.then16 ], [ %call49, %cleanup ]
  %status.0 = phi i8 [ %3, %if.then16 ], [ %or2582, %cleanup ]
  %call20 = call i32 @prepare_to_wait_event(ptr noundef %ac97_waitqueue, ptr noundef nonnull %__wq_entry, i32 noundef 2) #5
  %5 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %chip, align 4
  %add.i84 = add i32 %6, 211
  %and.i85 = and i32 %add.i84, 1048575
  %add1.i86 = or i32 %and.i85, -18874368
  %7 = inttoptr i32 %add1.i86 to ptr
  %8 = call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %7) #5, !srcloc !64
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %or2582 = or i8 %8, %status.0
  %conv28 = zext i8 %or2582 to i32
  %and29 = and i32 %conv28, %mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29)
  %tobool30.not = icmp eq i32 %and29, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__ret17.0)
  %tobool35.not = icmp eq i32 %__ret17.0, 0
  %spec.store.select63 = select i1 %tobool35.not, i32 1, i32 %__ret17.0
  %__ret17.1 = select i1 %tobool30.not, i32 %__ret17.0, i32 %spec.store.select63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %__ret17.1)
  %tobool42.not = icmp eq i32 %__ret17.1, 0
  %not.tobool30.not = xor i1 %tobool30.not, true
  %9 = select i1 %not.tobool30.not, i1 true, i1 %tobool42.not
  br i1 %9, label %for.end, label %cleanup

cleanup:                                          ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #7
  %call49 = call i32 @schedule_timeout(i32 noundef %__ret17.1) #5
  br label %for.cond

for.end:                                          ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #7
  call void @finish_wait(ptr noundef %ac97_waitqueue, ptr noundef nonnull %__wq_entry) #5
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %__wq_entry) #5
  br label %if.end52

if.end52:                                         ; preds = %for.end, %entry.if.end52_crit_edge
  %status.1 = phi i8 [ %3, %entry.if.end52_crit_edge ], [ %or2582, %for.end ]
  %10 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %chip, align 4
  %add.i87 = add i32 %11, 211
  %and.i88 = and i32 %add.i87, 1048575
  %add1.i89 = or i32 %and.i88, -18874368
  %12 = inttoptr i32 %add1.i89 to ptr
  %13 = call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %12) #5, !srcloc !64
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %or5783 = or i8 %13, %status.1
  %conv59 = zext i8 %or5783 to i32
  %and60 = and i32 %conv59, %mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and60)
  %tobool61.not = icmp eq i32 %and60, 0
  %cond = select i1 %tobool61.not, i32 -5, i32 0
  ret i32 %cond
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i16 @oxygen_read_ac97(ptr noundef %chip, i32 noundef %codec, i32 noundef %index) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %shl = shl i32 %index, 16
  %shl1 = shl i32 %codec, 24
  %or = or i32 %shl1, %shl
  %or2 = or i32 %or, 8388608
  %arrayidx.i = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 55
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry
  %reg.028 = phi i32 [ %or2, %entry ], [ %reg.2, %for.inc.for.body_crit_edge ]
  %last_read.027 = phi i32 [ -1, %entry ], [ %last_read.2, %for.inc.for.body_crit_edge ]
  %count.026 = phi i32 [ 5, %entry ], [ %dec, %for.inc.for.body_crit_edge ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %0 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %0(i32 noundef 1073740) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !74
  tail call void @arm_heavy_mb() #5
  %1 = tail call i32 @llvm.bswap.i32(i32 %reg.028) #5
  %2 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %chip, align 4
  %add.i = add i32 %3, 220
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %4 = inttoptr i32 %add1.i to ptr
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %4, i32 %1) #5, !srcloc !75
  %5 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %1, ptr %arrayidx.i, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %6 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %6(i32 noundef 2147480) #5
  %call = tail call fastcc i32 @oxygen_ac97_wait(ptr noundef %chip, i32 noundef 1)
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call)
  %cmp3 = icmp sgt i32 %call, -1
  br i1 %cmp3, label %if.then, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc

if.then:                                          ; preds = %for.body
  %7 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %chip, align 4
  %add.i23 = add i32 %8, 220
  %and.i24 = and i32 %add.i23, 1048575
  %add1.i25 = or i32 %and.i24, -18874368
  %9 = inttoptr i32 %add1.i25 to ptr
  %10 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr nonnull elementtype(i16) %9) #5, !srcloc !66
  %11 = tail call i16 @llvm.bswap.i16(i16 %10) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !67
  %conv = zext i16 %11 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %last_read.027, i32 %conv)
  %cmp5 = icmp eq i32 %last_read.027, %conv
  %xor = xor i32 %reg.028, 65535
  br i1 %cmp5, label %if.then.cleanup10_crit_edge, label %if.then.for.inc_crit_edge

if.then.for.inc_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.inc

if.then.cleanup10_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup10

for.inc:                                          ; preds = %if.then.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %last_read.2 = phi i32 [ %conv, %if.then.for.inc_crit_edge ], [ %last_read.027, %for.body.for.inc_crit_edge ]
  %reg.2 = phi i32 [ %xor, %if.then.for.inc_crit_edge ], [ %reg.028, %for.body.for.inc_crit_edge ]
  %dec = add nsw i32 %count.026, -1
  %cmp.not = icmp eq i32 %dec, 0
  br i1 %cmp.not, label %do.end, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body

do.end:                                           ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #7
  %card = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 3
  %12 = ptrtoint ptr %card to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %card, align 4
  %dev = getelementptr inbounds %struct.snd_card, ptr %13, i32 0, i32 27
  %14 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %dev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %15, ptr noundef nonnull @.str.5, i32 noundef %codec) #8
  br label %cleanup10

cleanup10:                                        ; preds = %do.end, %if.then.cleanup10_crit_edge
  %retval.3 = phi i16 [ 0, %do.end ], [ %11, %if.then.cleanup10_crit_edge ]
  ret i16 %retval.3
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write_ac97_masked(ptr noundef %chip, i32 noundef %codec, i32 noundef %index, i16 noundef zeroext %data, i16 noundef zeroext %mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call zeroext i16 @oxygen_read_ac97(ptr noundef %chip, i32 noundef %codec, i32 noundef %index)
  %neg = xor i16 %mask, -1
  %and = and i16 %call, %neg
  %and514 = and i16 %mask, %data
  %or15 = or i16 %and, %and514
  tail call void @oxygen_write_ac97(ptr noundef %chip, i32 noundef %codec, i32 noundef %index, i16 noundef zeroext %or15)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @oxygen_write_spi(ptr nocapture noundef %chip, i8 noundef zeroext %control, i32 noundef %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %conv = trunc i32 %data to i8
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add.i = add i32 %1, 153
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %2 = inttoptr i32 %add1.i to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %2, i8 %conv) #5, !srcloc !71
  %saved_registers.i = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %arrayidx.i = getelementptr [256 x i8], ptr %saved_registers.i, i32 0, i32 153
  %3 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 %conv, ptr %arrayidx.i, align 1
  %shr = lshr i32 %data, 8
  %conv1 = trunc i32 %shr to i8
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %4 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %chip, align 4
  %add.i12 = add i32 %5, 154
  %and.i13 = and i32 %add.i12, 1048575
  %add1.i14 = or i32 %and.i13, -18874368
  %6 = inttoptr i32 %add1.i14 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %6, i8 %conv1) #5, !srcloc !71
  %arrayidx.i16 = getelementptr [256 x i8], ptr %saved_registers.i, i32 0, i32 154
  %7 = ptrtoint ptr %arrayidx.i16 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %conv1, ptr %arrayidx.i16, align 1
  %8 = and i8 %control, 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool.not = icmp eq i8 %8, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %shr3 = lshr i32 %data, 16
  %conv4 = trunc i32 %shr3 to i8
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %9 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %chip, align 4
  %add.i17 = add i32 %10, 155
  %and.i18 = and i32 %add.i17, 1048575
  %add1.i19 = or i32 %and.i18, -18874368
  %11 = inttoptr i32 %add1.i19 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %11, i8 %conv4) #5, !srcloc !71
  %arrayidx.i21 = getelementptr [256 x i8], ptr %saved_registers.i, i32 0, i32 155
  %12 = ptrtoint ptr %arrayidx.i21 to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 %conv4, ptr %arrayidx.i21, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %13 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %chip, align 4
  %add.i22 = add i32 %14, 152
  %and.i23 = and i32 %add.i22, 1048575
  %add1.i24 = or i32 %and.i23, -18874368
  %15 = inttoptr i32 %add1.i24 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %15, i8 %control) #5, !srcloc !71
  %arrayidx.i26 = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 38
  %16 = ptrtoint ptr %arrayidx.i26 to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 %control, ptr %arrayidx.i26, align 1
  br label %for.body.i

for.cond.i:                                       ; preds = %for.body.i
  %dec.i = add nsw i32 %count.05.i, -1
  %cmp.not.i = icmp eq i32 %dec.i, 0
  br i1 %cmp.not.i, label %do.end.i, label %for.cond.i.for.body.i_crit_edge

for.cond.i.for.body.i_crit_edge:                  ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body.i

for.body.i:                                       ; preds = %for.cond.i.for.body.i_crit_edge, %if.end
  %count.05.i = phi i32 [ 50, %if.end ], [ %dec.i, %for.cond.i.for.body.i_crit_edge ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %17 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %17(i32 noundef 858992) #5
  %18 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %chip, align 4
  %add.i.i = add i32 %19, 152
  %and.i.i = and i32 %add.i.i, 1048575
  %add1.i.i = or i32 %and.i.i, -18874368
  %20 = inttoptr i32 %add1.i.i to ptr
  %21 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %20) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %22 = and i8 %21, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %22)
  %cmp1.i = icmp eq i8 %22, 0
  br i1 %cmp1.i, label %for.body.i.oxygen_wait_spi.exit_crit_edge, label %for.cond.i

for.body.i.oxygen_wait_spi.exit_crit_edge:        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %oxygen_wait_spi.exit

do.end.i:                                         ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  %card.i = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 3
  %23 = ptrtoint ptr %card.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %card.i, align 4
  %dev.i = getelementptr inbounds %struct.snd_card, ptr %24, i32 0, i32 27
  %25 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %dev.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %26, ptr noundef nonnull @.str.9) #8
  br label %oxygen_wait_spi.exit

oxygen_wait_spi.exit:                             ; preds = %do.end.i, %for.body.i.oxygen_wait_spi.exit_crit_edge
  %retval.0.i = phi i32 [ -5, %do.end.i ], [ 0, %for.body.i.oxygen_wait_spi.exit_crit_edge ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write_i2c(ptr nocapture noundef %chip, i8 noundef zeroext %device, i8 noundef zeroext %map, i8 noundef zeroext %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @msleep(i32 noundef 1) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add.i = add i32 %1, 145
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %2 = inttoptr i32 %add1.i to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %2, i8 %map) #5, !srcloc !71
  %saved_registers.i = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %arrayidx.i = getelementptr [256 x i8], ptr %saved_registers.i, i32 0, i32 145
  %3 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 %map, ptr %arrayidx.i, align 1
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %4 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %chip, align 4
  %add.i4 = add i32 %5, 146
  %and.i5 = and i32 %add.i4, 1048575
  %add1.i6 = or i32 %and.i5, -18874368
  %6 = inttoptr i32 %add1.i6 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %6, i8 %data) #5, !srcloc !71
  %arrayidx.i8 = getelementptr [256 x i8], ptr %saved_registers.i, i32 0, i32 146
  %7 = ptrtoint ptr %arrayidx.i8 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %data, ptr %arrayidx.i8, align 1
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %8 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %chip, align 4
  %add.i9 = add i32 %9, 144
  %and.i10 = and i32 %add.i9, 1048575
  %add1.i11 = or i32 %and.i10, -18874368
  %10 = inttoptr i32 %add1.i11 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %10, i8 %device) #5, !srcloc !71
  %arrayidx.i13 = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 36
  %11 = ptrtoint ptr %arrayidx.i13 to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %device, ptr %arrayidx.i13, align 1
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @msleep(i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_reset_uart(ptr nocapture noundef %chip) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add.i.i = add i32 %1, 161
  %and.i.i = and i32 %add.i.i, 1048575
  %add1.i.i = or i32 %and.i.i, -18874368
  %2 = inttoptr i32 %add1.i.i to ptr
  %3 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %2) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %4 = and i8 %3, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not.i = icmp eq i8 %4, 0
  br i1 %tobool.not.i, label %entry._write_uart.exit_crit_edge, label %if.then.i

entry._write_uart.exit_crit_edge:                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %_write_uart.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void @msleep(i32 noundef 1) #5
  br label %_write_uart.exit

_write_uart.exit:                                 ; preds = %if.then.i, %entry._write_uart.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %5 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %chip, align 4
  %add.i2.i = add i32 %6, 161
  %and.i3.i = and i32 %add.i2.i, 1048575
  %add1.i4.i = or i32 %and.i3.i, -18874368
  %7 = inttoptr i32 %add1.i4.i to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %7, i8 -1) #5, !srcloc !71
  %saved_registers.i.i = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %arrayidx.i.i = getelementptr [256 x i8], ptr %saved_registers.i.i, i32 0, i32 161
  %8 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 -1, ptr %arrayidx.i.i, align 1
  tail call void @msleep(i32 noundef 1) #5
  %9 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %chip, align 4
  %add.i.i2 = add i32 %10, 161
  %and.i.i3 = and i32 %add.i.i2, 1048575
  %add1.i.i4 = or i32 %and.i.i3, -18874368
  %11 = inttoptr i32 %add1.i.i4 to ptr
  %12 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %11) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %13 = and i8 %12, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool.not.i5 = icmp eq i8 %13, 0
  br i1 %tobool.not.i5, label %_write_uart.exit._write_uart.exit12_crit_edge, label %if.then.i6

_write_uart.exit._write_uart.exit12_crit_edge:    ; preds = %_write_uart.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %_write_uart.exit12

if.then.i6:                                       ; preds = %_write_uart.exit
  call void @__sanitizer_cov_trace_pc() #7
  tail call void @msleep(i32 noundef 1) #5
  br label %_write_uart.exit12

_write_uart.exit12:                               ; preds = %if.then.i6, %_write_uart.exit._write_uart.exit12_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %14 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %chip, align 4
  %add.i2.i7 = add i32 %15, 161
  %and.i3.i8 = and i32 %add.i2.i7, 1048575
  %add1.i4.i9 = or i32 %and.i3.i8, -18874368
  %16 = inttoptr i32 %add1.i4.i9 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %16, i8 63) #5, !srcloc !71
  %17 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 63, ptr %arrayidx.i.i, align 1
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write_uart(ptr nocapture noundef %chip, i8 noundef zeroext %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add.i.i = add i32 %1, 161
  %and.i.i = and i32 %add.i.i, 1048575
  %add1.i.i = or i32 %and.i.i, -18874368
  %2 = inttoptr i32 %add1.i.i to ptr
  %3 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %2) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  %4 = and i8 %3, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not.i = icmp eq i8 %4, 0
  br i1 %tobool.not.i, label %entry._write_uart.exit_crit_edge, label %if.then.i

entry._write_uart.exit_crit_edge:                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %_write_uart.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void @msleep(i32 noundef 1) #5
  br label %_write_uart.exit

_write_uart.exit:                                 ; preds = %if.then.i, %entry._write_uart.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %5 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %chip, align 4
  %add.i2.i = add i32 %6, 160
  %and.i3.i = and i32 %add.i2.i, 1048575
  %add1.i4.i = or i32 %and.i3.i, -18874368
  %7 = inttoptr i32 %add1.i4.i to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %7, i8 %data) #5, !srcloc !71
  %arrayidx.i.i = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 40
  %8 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %data, ptr %arrayidx.i.i, align 1
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i16 @oxygen_read_eeprom(ptr nocapture noundef %chip, i32 noundef %index) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %conv = trunc i32 %index to i8
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %0 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %chip, align 4
  %add.i = add i32 %1, 128
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %2 = inttoptr i32 %add1.i to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %2, i8 %conv) #5, !srcloc !71
  %arrayidx.i = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 32
  %3 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 %conv, ptr %arrayidx.i, align 1
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry
  %timeout.013 = phi i32 [ 0, %entry ], [ %inc, %for.body.for.body_crit_edge ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %4 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %4(i32 noundef 214748) #5
  %5 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %chip, align 4
  %add.i7 = add i32 %6, 129
  %and.i8 = and i32 %add.i7, 1048575
  %add1.i9 = or i32 %and.i8, -18874368
  %7 = inttoptr i32 %add1.i9 to ptr
  %8 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %7) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %8)
  %tobool.not = icmp sgt i8 %8, -1
  %inc = add nuw nsw i32 %timeout.013, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 100, i32 %inc)
  %exitcond.not = icmp eq i32 %inc, 100
  %or.cond = select i1 %tobool.not, i1 true, i1 %exitcond.not
  br i1 %or.cond, label %for.end, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  br label %for.body

for.end:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #7
  %9 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %chip, align 4
  %add.i10 = add i32 %10, 130
  %and.i11 = and i32 %add.i10, 1048575
  %add1.i12 = or i32 %and.i11, -18874368
  %11 = inttoptr i32 %add1.i12 to ptr
  %12 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr nonnull elementtype(i16) %11) #5, !srcloc !66
  %13 = tail call i16 @llvm.bswap.i16(i16 %12) #5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !67
  ret i16 %13
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @oxygen_write_eeprom(ptr nocapture noundef %chip, i32 noundef %index, i16 noundef zeroext %value) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !72
  tail call void @arm_heavy_mb() #5
  %0 = tail call i16 @llvm.bswap.i16(i16 %value) #5
  %1 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %chip, align 4
  %add.i = add i32 %2, 130
  %and.i = and i32 %add.i, 1048575
  %add1.i = or i32 %and.i, -18874368
  %3 = inttoptr i32 %add1.i to ptr
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr nonnull elementtype(i16) %3, i16 %0) #5, !srcloc !73
  %saved_registers.i = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 24
  %arrayidx.i = getelementptr [128 x i16], ptr %saved_registers.i, i32 0, i32 65
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store2_noabort(i32 %4)
  store i16 %0, ptr %arrayidx.i, align 2
  %5 = trunc i32 %index to i8
  %conv = or i8 %5, -128
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !70
  tail call void @arm_heavy_mb() #5
  %6 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %chip, align 4
  %add.i7 = add i32 %7, 128
  %and.i8 = and i32 %add.i7, 1048575
  %add1.i9 = or i32 %and.i8, -18874368
  %8 = inttoptr i32 %add1.i9 to ptr
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %8, i8 %conv) #5, !srcloc !71
  %arrayidx.i11 = getelementptr %struct.oxygen, ptr %chip, i32 0, i32 24, i32 0, i32 32
  %9 = ptrtoint ptr %arrayidx.i11 to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %conv, ptr %arrayidx.i11, align 1
  tail call void @msleep(i32 noundef 1) #5
  %10 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %chip, align 4
  %add.i12 = add i32 %11, 129
  %and.i13 = and i32 %add.i12, 1048575
  %add1.i14 = or i32 %and.i13, -18874368
  %12 = inttoptr i32 %add1.i14 to ptr
  %13 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %12) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %13)
  %tobool.not = icmp sgt i8 %13, -1
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %for.cond

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond:                                         ; preds = %entry
  tail call void @msleep(i32 noundef 1) #5
  %14 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %chip, align 4
  %add.i12.1 = add i32 %15, 129
  %and.i13.1 = and i32 %add.i12.1, 1048575
  %add1.i14.1 = or i32 %and.i13.1, -18874368
  %16 = inttoptr i32 %add1.i14.1 to ptr
  %17 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %16) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %17)
  %tobool.not.1 = icmp sgt i8 %17, -1
  br i1 %tobool.not.1, label %for.cond.cleanup_crit_edge, label %for.cond.1

for.cond.cleanup_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.1:                                       ; preds = %for.cond
  tail call void @msleep(i32 noundef 1) #5
  %18 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %chip, align 4
  %add.i12.2 = add i32 %19, 129
  %and.i13.2 = and i32 %add.i12.2, 1048575
  %add1.i14.2 = or i32 %and.i13.2, -18874368
  %20 = inttoptr i32 %add1.i14.2 to ptr
  %21 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %20) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %21)
  %tobool.not.2 = icmp sgt i8 %21, -1
  br i1 %tobool.not.2, label %for.cond.1.cleanup_crit_edge, label %for.cond.2

for.cond.1.cleanup_crit_edge:                     ; preds = %for.cond.1
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.2:                                       ; preds = %for.cond.1
  tail call void @msleep(i32 noundef 1) #5
  %22 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %chip, align 4
  %add.i12.3 = add i32 %23, 129
  %and.i13.3 = and i32 %add.i12.3, 1048575
  %add1.i14.3 = or i32 %and.i13.3, -18874368
  %24 = inttoptr i32 %add1.i14.3 to ptr
  %25 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %24) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %25)
  %tobool.not.3 = icmp sgt i8 %25, -1
  br i1 %tobool.not.3, label %for.cond.2.cleanup_crit_edge, label %for.cond.3

for.cond.2.cleanup_crit_edge:                     ; preds = %for.cond.2
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.3:                                       ; preds = %for.cond.2
  tail call void @msleep(i32 noundef 1) #5
  %26 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %chip, align 4
  %add.i12.4 = add i32 %27, 129
  %and.i13.4 = and i32 %add.i12.4, 1048575
  %add1.i14.4 = or i32 %and.i13.4, -18874368
  %28 = inttoptr i32 %add1.i14.4 to ptr
  %29 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %28) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %29)
  %tobool.not.4 = icmp sgt i8 %29, -1
  br i1 %tobool.not.4, label %for.cond.3.cleanup_crit_edge, label %for.cond.4

for.cond.3.cleanup_crit_edge:                     ; preds = %for.cond.3
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.4:                                       ; preds = %for.cond.3
  tail call void @msleep(i32 noundef 1) #5
  %30 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %chip, align 4
  %add.i12.5 = add i32 %31, 129
  %and.i13.5 = and i32 %add.i12.5, 1048575
  %add1.i14.5 = or i32 %and.i13.5, -18874368
  %32 = inttoptr i32 %add1.i14.5 to ptr
  %33 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %32) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %33)
  %tobool.not.5 = icmp sgt i8 %33, -1
  br i1 %tobool.not.5, label %for.cond.4.cleanup_crit_edge, label %for.cond.5

for.cond.4.cleanup_crit_edge:                     ; preds = %for.cond.4
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.5:                                       ; preds = %for.cond.4
  tail call void @msleep(i32 noundef 1) #5
  %34 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %chip, align 4
  %add.i12.6 = add i32 %35, 129
  %and.i13.6 = and i32 %add.i12.6, 1048575
  %add1.i14.6 = or i32 %and.i13.6, -18874368
  %36 = inttoptr i32 %add1.i14.6 to ptr
  %37 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %36) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %37)
  %tobool.not.6 = icmp sgt i8 %37, -1
  br i1 %tobool.not.6, label %for.cond.5.cleanup_crit_edge, label %for.cond.6

for.cond.5.cleanup_crit_edge:                     ; preds = %for.cond.5
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.6:                                       ; preds = %for.cond.5
  tail call void @msleep(i32 noundef 1) #5
  %38 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %chip, align 4
  %add.i12.7 = add i32 %39, 129
  %and.i13.7 = and i32 %add.i12.7, 1048575
  %add1.i14.7 = or i32 %and.i13.7, -18874368
  %40 = inttoptr i32 %add1.i14.7 to ptr
  %41 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %40) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %41)
  %tobool.not.7 = icmp sgt i8 %41, -1
  br i1 %tobool.not.7, label %for.cond.6.cleanup_crit_edge, label %for.cond.7

for.cond.6.cleanup_crit_edge:                     ; preds = %for.cond.6
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.7:                                       ; preds = %for.cond.6
  tail call void @msleep(i32 noundef 1) #5
  %42 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %chip, align 4
  %add.i12.8 = add i32 %43, 129
  %and.i13.8 = and i32 %add.i12.8, 1048575
  %add1.i14.8 = or i32 %and.i13.8, -18874368
  %44 = inttoptr i32 %add1.i14.8 to ptr
  %45 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %44) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %45)
  %tobool.not.8 = icmp sgt i8 %45, -1
  br i1 %tobool.not.8, label %for.cond.7.cleanup_crit_edge, label %for.cond.8

for.cond.7.cleanup_crit_edge:                     ; preds = %for.cond.7
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.8:                                       ; preds = %for.cond.7
  tail call void @msleep(i32 noundef 1) #5
  %46 = ptrtoint ptr %chip to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %chip, align 4
  %add.i12.9 = add i32 %47, 129
  %and.i13.9 = and i32 %add.i12.9, 1048575
  %add1.i14.9 = or i32 %and.i13.9, -18874368
  %48 = inttoptr i32 %add1.i14.9 to ptr
  %49 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %48) #5, !srcloc !64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #5, !srcloc !65
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %49)
  %tobool.not.9 = icmp sgt i8 %49, -1
  br i1 %tobool.not.9, label %for.cond.8.cleanup_crit_edge, label %for.cond.9

for.cond.8.cleanup_crit_edge:                     ; preds = %for.cond.8
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

for.cond.9:                                       ; preds = %for.cond.8
  call void @__sanitizer_cov_trace_pc() #7
  %card = getelementptr inbounds %struct.oxygen, ptr %chip, i32 0, i32 3
  %50 = ptrtoint ptr %card to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %card, align 4
  %dev = getelementptr inbounds %struct.snd_card, ptr %51, i32 0, i32 27
  %52 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %dev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %53, ptr noundef nonnull @.str.7) #8
  br label %cleanup

cleanup:                                          ; preds = %for.cond.9, %for.cond.8.cleanup_crit_edge, %for.cond.7.cleanup_crit_edge, %for.cond.6.cleanup_crit_edge, %for.cond.5.cleanup_crit_edge, %for.cond.4.cleanup_crit_edge, %for.cond.3.cleanup_crit_edge, %for.cond.2.cleanup_crit_edge, %for.cond.1.cleanup_crit_edge, %for.cond.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__might_sleep(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @init_wait_entry(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @prepare_to_wait_event(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @schedule_timeout(i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @finish_wait(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #5

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #6 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 15)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #6 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 15)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #3 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #5 = { nounwind }
attributes #6 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #7 = { nomerge }
attributes #8 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !21, !22, !23, !24, !25, !26, !28, !30, !31, !32, !33, !35, !37, !39, !41, !43, !45, !47, !48, !49, !50, !52, !53, !54}
!llvm.module.flags = !{!55, !56, !57, !58, !59, !60, !61, !62}
!llvm.ident = !{!63}

!0 = !{ptr @__ksymtab_oxygen_read8, !1, !"__ksymtab_oxygen_read8", i1 false, i1 false}
!1 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 20, i32 1}
!2 = !{ptr @__ksymtab_oxygen_read16, !3, !"__ksymtab_oxygen_read16", i1 false, i1 false}
!3 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 26, i32 1}
!4 = !{ptr @__ksymtab_oxygen_read32, !5, !"__ksymtab_oxygen_read32", i1 false, i1 false}
!5 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 32, i32 1}
!6 = !{ptr @__ksymtab_oxygen_write8, !7, !"__ksymtab_oxygen_write8", i1 false, i1 false}
!7 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 39, i32 1}
!8 = !{ptr @__ksymtab_oxygen_write16, !9, !"__ksymtab_oxygen_write16", i1 false, i1 false}
!9 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 46, i32 1}
!10 = !{ptr @__ksymtab_oxygen_write32, !11, !"__ksymtab_oxygen_write32", i1 false, i1 false}
!11 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 53, i32 1}
!12 = !{ptr @__ksymtab_oxygen_write8_masked, !13, !"__ksymtab_oxygen_write8_masked", i1 false, i1 false}
!13 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 64, i32 1}
!14 = !{ptr @__ksymtab_oxygen_write16_masked, !15, !"__ksymtab_oxygen_write16_masked", i1 false, i1 false}
!15 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 75, i32 1}
!16 = !{ptr @__ksymtab_oxygen_write32_masked, !17, !"__ksymtab_oxygen_write32_masked", i1 false, i1 false}
!17 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 86, i32 1}
!18 = !{ptr @.str, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 138, i32 2}
!20 = !{ptr @.str.1, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @.str.2, !19, !"<string literal>", i1 false, i1 false}
!22 = !{ptr @.str.3, !19, !"<string literal>", i1 false, i1 false}
!23 = !{ptr @.str.4, !19, !"<string literal>", i1 false, i1 false}
!24 = !{ptr @oxygen_write_ac97._entry, !19, !"_entry", i1 false, i1 false}
!25 = !{ptr @oxygen_write_ac97._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!26 = !{ptr @__ksymtab_oxygen_write_ac97, !27, !"__ksymtab_oxygen_write_ac97", i1 false, i1 false}
!27 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 140, i32 1}
!28 = !{ptr @.str.5, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 170, i32 2}
!30 = !{ptr @.str.6, !29, !"<string literal>", i1 false, i1 false}
!31 = !{ptr @oxygen_read_ac97._entry, !29, !"_entry", i1 false, i1 false}
!32 = !{ptr @oxygen_read_ac97._entry_ptr, !29, !"_entry_ptr", i1 false, i1 false}
!33 = !{ptr @__ksymtab_oxygen_read_ac97, !34, !"__ksymtab_oxygen_read_ac97", i1 false, i1 false}
!34 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 173, i32 1}
!35 = !{ptr @__ksymtab_oxygen_write_ac97_masked, !36, !"__ksymtab_oxygen_write_ac97_masked", i1 false, i1 false}
!36 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 183, i32 1}
!37 = !{ptr @__ksymtab_oxygen_write_spi, !38, !"__ksymtab_oxygen_write_spi", i1 false, i1 false}
!38 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 216, i32 1}
!39 = !{ptr @__ksymtab_oxygen_write_i2c, !40, !"__ksymtab_oxygen_write_i2c", i1 false, i1 false}
!40 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 228, i32 1}
!41 = !{ptr @__ksymtab_oxygen_reset_uart, !42, !"__ksymtab_oxygen_reset_uart", i1 false, i1 false}
!42 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 243, i32 1}
!43 = !{ptr @__ksymtab_oxygen_write_uart, !44, !"__ksymtab_oxygen_write_uart", i1 false, i1 false}
!44 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 249, i32 1}
!45 = !{ptr @.str.7, !46, !"<string literal>", i1 false, i1 false}
!46 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 279, i32 2}
!47 = !{ptr @.str.8, !46, !"<string literal>", i1 false, i1 false}
!48 = !{ptr @oxygen_write_eeprom._entry, !46, !"_entry", i1 false, i1 false}
!49 = !{ptr @oxygen_write_eeprom._entry_ptr, !46, !"_entry_ptr", i1 false, i1 false}
!50 = !{ptr @.str.9, !51, !"<string literal>", i1 false, i1 false}
!51 = !{!"../sound/pci/oxygen/oxygen_io.c", i32 199, i32 2}
!52 = !{ptr @.str.10, !51, !"<string literal>", i1 false, i1 false}
!53 = !{ptr @oxygen_wait_spi._entry, !51, !"_entry", i1 false, i1 false}
!54 = !{ptr @oxygen_wait_spi._entry_ptr, !51, !"_entry_ptr", i1 false, i1 false}
!55 = !{i32 1, !"wchar_size", i32 2}
!56 = !{i32 1, !"min_enum_size", i32 4}
!57 = !{i32 8, !"branch-target-enforcement", i32 0}
!58 = !{i32 8, !"sign-return-address", i32 0}
!59 = !{i32 8, !"sign-return-address-all", i32 0}
!60 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!61 = !{i32 7, !"uwtable", i32 1}
!62 = !{i32 7, !"frame-pointer", i32 2}
!63 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!64 = !{i64 2981711}
!65 = !{i64 2153090424}
!66 = !{i64 2981093}
!67 = !{i64 2153092440}
!68 = !{i64 2981931}
!69 = !{i64 2153094481}
!70 = !{i64 2153096067}
!71 = !{i64 2981316}
!72 = !{i64 2153097814}
!73 = !{i64 2980893}
!74 = !{i64 2153099784}
!75 = !{i64 2981513}
!76 = !{i64 2153101792}
!77 = !{i64 2153102009}
!78 = !{i64 2153104350}
!79 = !{i64 2153104603}
!80 = !{i64 2153107159}
!81 = !{i64 2153107412}
