m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Course_Materials/Computer architecture/lab30_Risc5CPU/ID_test
T_opt
!s110 1730534946
Vc7mo_=V9JAzo1ggJ0Ui@02
04 3 4 work IF1 fast 0
=1-088fc3685457-6725de21-2f-593c
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.4;61
R0
vadder_32bits
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 kQELhB^ERU1cNzPNUHl2]3
IPiEGKFTL_YIV50c?J69h?1
Z2 dD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test
w1729075040
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_32bits.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_32bits.v
L0 1
Z3 OL;L;10.4;61
!s108 1730518248.447000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_32bits.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_32bits.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vadder_8bits
R1
r1
!s85 0
31
!i10b 1
!s100 D98VV^IMOYRnDMh4;<7Ke3
IOc:>>UfWPT]>1;QKUXGAf0
R2
w1726370438
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_8bits.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_8bits.v
L0 1
R3
!s108 1730518248.337000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_8bits.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/adder_8bits.v|
!i113 0
R4
vALU
R1
r1
!s85 0
31
!i10b 1
!s100 K_PHVSz^a8B=KCgiIn:ki3
ILLV^DQhQ`d[`cD3I7E:dk1
R2
w1730518237
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU.v
L0 7
R3
!s108 1730518248.131000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU.v|
!i113 0
R4
n@a@l@u
vALU_tb
R1
r1
!s85 0
31
!i10b 1
!s100 O4A2[90`D4nIQdf1fQ8bh1
IU7@E32EQB9lLYW[bm6>M<1
R2
Z5 w1687795200
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU_tb.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU_tb.v
L0 8
R3
!s108 1730518248.031000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/ALU_tb.v|
!i113 0
R4
n@a@l@u_tb
vEX
!s110 1730531847
!i10b 1
!s100 U]5WL5YX5lnm5?03Rj`bT1
IPD@5zz4]DjD^JWlAS:M883
R1
R2
w1730531846
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/EX.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/EX.v
L0 6
R3
r1
!s85 0
31
!s108 1730531847.629000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/EX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/EX.v|
!i113 0
R4
n@e@x
vIF
R1
r1
!s85 0
31
!i10b 1
!s100 HO2g8>B5<Q_ljll?3LzI21
IgY7<APOTL7:91hEF?GoNJ1
R2
w1730535421
Z6 8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF.v
Z7 FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF.v
L0 6
R3
!s108 1730535424.368000
Z8 !s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF.v|
Z9 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF.v|
!i113 0
R4
n@i@f
vIF1
R1
r1
!s85 0
31
!i10b 1
!s100 >V:m9c8ngNg<3Tdn]cod:3
IabndB^`Nc7NF3RbNHk@dm2
R2
w1730534440
R6
R7
L0 6
R3
!s108 1730534742.856000
R8
R9
!i113 0
R4
n@i@f1
vIF_tb
R1
r1
!s85 0
31
!i10b 1
!s100 GhDaI0=:>OJ<^PL8kUSRO2
I_Jmg4JgE2H4jo^0VFlAZ03
R2
w1730534732
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF_tb.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF_tb.v
L0 6
R3
!s108 1730535424.277000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/IF_tb.v|
!i113 0
R4
n@i@f_tb
vInstructionROM
R1
r1
!s85 0
31
!i10b 1
!s100 BWcnPGdXOkGW1NQn?^LK82
I:_SaHHoP8D6?R0@O3lX3R0
R2
R5
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/InstructionROM.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/InstructionROM.v
L0 19
R3
!s108 1730535424.484000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/InstructionROM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/EX_test/InstructionROM.v|
!i113 0
R4
n@instruction@r@o@m
vMUX2_1
R1
r1
!s85 0
31
!i10b 1
!s100 klQ_iMZbhh=6^g85Pf>Dc0
ILI6RXS<oNJR1k?mmcH_Fm0
R2
w1726372045
8D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/MUX2_1.v
FD:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/MUX2_1.v
L0 1
R3
!s108 1730518248.233000
!s107 D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/MUX2_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Course_Materials/Computer architecture/lab30_Risc5CPU/src/MUX2_1.v|
!i113 0
R4
n@m@u@x2_1
