m255
K3
13
cModel Technology
Z0 dC:\Users\Albert\Documents\GitHub\FPGA-Oscilloscope\FPGA\simulation\modelsim
Elpm_constant0
Z1 w1393786832
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Albert\Documents\GitHub\FPGA-Oscilloscope\FPGA\simulation\modelsim
Z5 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd
Z6 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd
l0
L42
Vm`=ae@^;F0_f:HF`meiI<1
Z7 OV;C;10.1d;51
31
Z8 !s108 1393971844.757000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd|
Z10 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_constant0.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 Gl80edPVW;azPJ6ikoZcX0
!i10b 1
Asyn
R2
R3
DEx4 work 13 lpm_constant0 0 22 m`=ae@^;F0_f:HF`meiI<1
l68
L50
VkmdWY@TG5DgYNnaA2TJ][0
R7
31
R8
R9
R10
R11
R12
!s100 L9JZfa=Z;fAG:9zn8QD=32
!i10b 1
Elpm_counter1
Z13 w1393191949
R2
R3
R4
Z14 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd
Z15 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd
l0
L42
VCHk@0[W4=IU^MQHFn]K2W2
R7
31
Z16 !s108 1393971839.496000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd|
Z18 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter1.vhd|
R11
R12
!s100 _a`R6BaG6a1<z>5L_9Mfl2
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_counter1 0 22 CHk@0[W4=IU^MQHFn]K2W2
l73
L52
V_JH`@Td[g;]SJbl?FJFNf3
R7
31
R16
R17
R18
R11
R12
!s100 :E;d`jhB[IOiXYUJS2SRI2
!i10b 1
Elpm_mux0
Z19 w1393784282
Z20 DPx3 lpm 14 lpm_components 0 22 Wog`[CL=7N916SZzK3:hL2
R2
R3
R4
Z21 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd
Z22 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd
l0
L42
V`cAC[F0aST:A^5k0[2b]>3
R7
31
Z23 !s108 1393971839.578000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd|
Z25 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_mux0.vhd|
R11
R12
!s100 la>h:Gl7AQI`BO6D5:3CI3
!i10b 1
Asyn
R20
R2
R3
DEx4 work 8 lpm_mux0 0 22 `cAC[F0aST:A^5k0[2b]>3
l66
L55
Vm>Z:Zj1k3d?[QD]bLklXa3
R7
31
R23
R24
R25
R11
R12
!s100 NgOdzRYL0]bEh4_:47RT41
!i10b 1
Eoscilloscope
Z26 w1393969849
R2
R3
R4
Z27 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd
Z28 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd
l0
L24
Vj=Z5njHM@WSRkz:f4_HGP1
R7
31
Z29 !s108 1393972265.023000
Z30 !s90 -reportprogress|300|-93|-work|work|-O0|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd|
Z31 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd|
R11
R12
!s100 `Rgiig<Zfzg=`TF@N[8`z2
!i10b 1
Abdf_type
R2
R3
DEx4 work 12 oscilloscope 0 22 j=Z5njHM@WSRkz:f4_HGP1
l95
L41
VQWjaa3cHMH?QLdDTP9]RT3
!s100 iBCoIXEQiz@C3PAm6a;I71
R7
31
R29
R30
R31
R11
R12
!i10b 1
Eoscilloscope_vhd_tst
Z32 w1393972256
Z33 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
Z34 DPx8 synopsys 10 attributes 0 22 J^T`lPA_8_J<l8kQiVE]>2
Z35 DPx4 ieee 14 std_logic_misc 0 22 >dU:RInm^_6_mBJ^<6QGY2
Z36 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z37 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht
Z38 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht
l0
L33
V@W<fLkM1mY0[NWd78flfU0
!s100 m?8SU=kHbn>e`KfVU69H00
R7
31
!i10b 1
Z39 !s108 1393972265.111000
Z40 !s90 -reportprogress|300|-93|-work|work|-O0|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht|
Z41 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht|
R11
R12
Aoscilloscope_arch
R33
R34
R35
R36
R2
R3
Z42 DEx4 work 20 oscilloscope_vhd_tst 0 22 @W<fLkM1mY0[NWd78flfU0
l68
L36
Vnljo]OUM6PXQ81>>6KBV40
!s100 AH0AOXzYoO4:[CTcgjK3h2
R7
31
!i10b 1
R39
R40
R41
R11
R12
Escopevram
Z43 w1393788964
R2
R3
R4
Z44 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd
Z45 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd
l0
L32
VOZF_^fb[c3Ke7iCNoOG7j1
R7
31
Z46 !s108 1393971839.336000
Z47 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd|
Z48 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/vramstates.vhd|
R11
R12
!s100 g5^[07Lo2N0bh0QmE0VCz1
!i10b 1
Aassign_statebits
R2
R3
DEx4 work 9 scopevram 0 22 OZF_^fb[c3Ke7iCNoOG7j1
l102
L63
VDoXi1C67>V>YEV4_dB9aF2
R7
31
R46
R47
R48
R11
R12
!s100 08^kieg:[OM<f6>biGMF?1
!i10b 1
