INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.srcs/sources_1/new/alu_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.srcs/sim_1/new/alu_64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
