$date
	Sat Aug 15 19:02:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " p0 $end
$var reg 1 # p1 $end
$scope module U1 $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 ! y $end
$var wire 4 $ yp [3:0] $end
$scope module U1 $end
$var wire 2 % a [1:0] $end
$var wire 1 & y3p $end
$var wire 1 ' y2p $end
$var wire 1 ( y1p $end
$var wire 1 ) y0p $end
$var wire 4 * y [3:0] $end
$scope module U0 $end
$var wire 1 + a $end
$var wire 1 ' y0 $end
$var wire 1 & y1 $end
$upscope $end
$scope module U1 $end
$var wire 1 , a $end
$var wire 1 ) y0 $end
$var wire 1 ( y1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
b1000 *
0)
1(
0'
1&
b0 %
b1000 $
0#
0"
0!
$end
#1
1!
0(
b100 $
b100 *
1)
1,
b1 %
1"
#2
1!
1(
b10 $
b10 *
0&
0)
0,
1'
1+
0"
b10 %
1#
#3
0!
0(
b1 $
b1 *
1)
1,
b11 %
1"
#5
