32 bit Arithmetic/Logic Unit Design in Structural Verilog Quartus Project
