{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675402472674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675402472674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 03 14:34:32 2023 " "Processing started: Fri Feb 03 14:34:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675402472674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675402472674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I_System -c RV32I_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I_System -c RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675402472674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675402472930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/decoder/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "../RV32I_System/Decoder/Addr_Decoder.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Decoder/Addr_Decoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/altera_mem_dual_port/ram2port_inst_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/altera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Found entity 1: ram2port_inst_data" {  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/altera_pll/altpll_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Found entity 1: ALTPLL_clkgen" {  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/rv32i_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/rv32i_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_System " "Found entity 1: RV32I_System" {  } { { "../RV32I_System/RV32I_System.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/gpio/gpio.v 2 2 " "Found 2 design units, including 2 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../RV32I_System/GPIO/GPIO.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/GPIO/GPIO.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472968 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulse_gen " "Found entity 2: pulse_gen" {  } { { "../RV32I_System/GPIO/GPIO.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/GPIO/GPIO.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memwrite memwrite rv32i_cpu.v(16) " "Verilog HDL Declaration information at rv32i_cpu.v(16): object \"Memwrite\" differs only in case from object \"memwrite\" in the same scope" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675402472970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/rv32i_cpu/rv32i_cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/rv32i_cpu/rv32i_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_cpu " "Found entity 1: rv32i_cpu" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472971 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472971 ""} { "Info" "ISGN_ENTITY_NAME" "3 maindec " "Found entity 3: maindec" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472971 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludec " "Found entity 4: aludec" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472971 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/rv32i_cpu/basic_modules.v 5 5 " "Found 5 design units, including 5 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/rv32i_cpu/basic_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472974 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472974 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_32bit " "Found entity 3: adder_32bit" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472974 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_1bit " "Found entity 4: adder_1bit" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472974 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/timer/timercounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m3_rev2/rv32i_class_project/rv32i_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "../RV32I_System/Timer/TimerCounter.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Timer/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402472976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bne rv32i_cpu.v(261) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(261): created implicit net for \"f3bne\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bge rv32i_cpu.v(263) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(263): created implicit net for \"f3bge\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bltu rv32i_cpu.v(264) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(264): created implicit net for \"f3bltu\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bgeu rv32i_cpu.v(265) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(265): created implicit net for \"f3bgeu\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bne_taken rv32i_cpu.v(268) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(268): created implicit net for \"bne_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bge_taken rv32i_cpu.v(270) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(270): created implicit net for \"bge_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bltu_taken rv32i_cpu.v(271) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(271): created implicit net for \"bltu_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bgeu_taken rv32i_cpu.v(272) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(272): created implicit net for \"bgeu_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jalr_dest rv32i_cpu.v(276) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(276): created implicit net for \"jalr_dest\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402472976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I_System " "Elaborating entity \"RV32I_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675402473017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../RV32I_System/RV32I_System.v" "pll0" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402473047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 50000 " "Parameter \"clk2_phase_shift\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473048 ""}  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675402473048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen_altpll " "Found entity 1: ALTPLL_clkgen_altpll" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System_Syn/db/altpll_clkgen_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402473096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402473096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen_altpll ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated " "Elaborating entity \"ALTPLL_clkgen_altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_cpu rv32i_cpu:icpu " "Elaborating entity \"rv32i_cpu\" for hierarchy \"rv32i_cpu:icpu\"" {  } { { "../RV32I_System/RV32I_System.v" "icpu" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller rv32i_cpu:icpu\|controller:i_controller " "Elaborating entity \"controller\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_controller" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec rv32i_cpu:icpu\|controller:i_controller\|maindec:i_maindec " "Elaborating entity \"maindec\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|maindec:i_maindec\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_maindec" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec rv32i_cpu:icpu\|controller:i_controller\|aludec:i_aludec " "Elaborating entity \"aludec\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|aludec:i_aludec\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_aludec" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473103 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rv32i_cpu.v(195) " "Verilog HDL Case Statement warning at rv32i_cpu.v(195): case item expression covers a value already covered by a previous case item" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 195 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675402473104 "|RV32I_System|rv32i_cpu:icpu|controller:i_controller|aludec:i_aludec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath rv32i_cpu:icpu\|datapath:i_datapath " "Elaborating entity \"datapath\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_datapath" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rv32i_cpu.v(276) " "Verilog HDL assignment warning at rv32i_cpu.v(276): truncated value with size 32 to match size of target (1)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675402473106 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile rv32i_cpu:icpu\|datapath:i_datapath\|regfile:i_regfile " "Elaborating entity \"regfile\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|regfile:i_regfile\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_regfile" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu " "Elaborating entity \"alu\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_alu" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32 " "Elaborating entity \"adder_32bit\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\"" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "iadder32" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31 " "Elaborating entity \"adder_1bit\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\"" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "bit31" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:iMem " "Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:iMem\"" {  } { { "../RV32I_System/RV32I_System.v" "iMem" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:iMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\"" {  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:iMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\"" {  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:iMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473250 ""}  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675402473250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ul2 " "Found entity 1: altsyncram_5ul2" {  } { { "db/altsyncram_5ul2.tdf" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System_Syn/db/altsyncram_5ul2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675402473299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675402473299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ul2 ram2port_inst_data:iMem\|altsyncram:altsyncram_component\|altsyncram_5ul2:auto_generated " "Elaborating entity \"altsyncram_5ul2\" for hierarchy \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\|altsyncram_5ul2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:iDecoder " "Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:iDecoder\"" {  } { { "../RV32I_System/RV32I_System.v" "iDecoder" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:iTimer " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:iTimer\"" {  } { { "../RV32I_System/RV32I_System.v" "iTimer" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:iGPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:iGPIO\"" {  } { { "../RV32I_System/RV32I_System.v" "iGPIO" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/RV32I_System.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen GPIO:iGPIO\|pulse_gen:button1 " "Elaborating entity \"pulse_gen\" for hierarchy \"GPIO:iGPIO\|pulse_gen:button1\"" {  } { { "../RV32I_System/GPIO/GPIO.v" "button1" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System/GPIO/GPIO.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675402473309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675402481072 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675402485491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System_Syn/output_files/RV32I_System.map.smsg " "Generated suppressed messages file C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M3_rev2/RV32I_Class_Project/RV32I_System_Syn/output_files/RV32I_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675402485580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675402485787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675402485787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3910 " "Implemented 3910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675402486077 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675402486077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3825 " "Implemented 3825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675402486077 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675402486077 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1675402486077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675402486077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675402486104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 03 14:34:46 2023 " "Processing ended: Fri Feb 03 14:34:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675402486104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675402486104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675402486104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675402486104 ""}
