
*** Running vivado
    with args -log sim_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sim_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sim_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sim_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.504 ; gain = 440.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sim_top' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:44]
INFO: [Synth 8-3491] module 'symb_det' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:5' bound to instance 'symb_det_inst' of component 'symb_det' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'symb_det' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:53]
WARNING: [Synth 8-614] signal 'last_note_clk' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:50]
WARNING: [Synth 8-614] signal 'signed_adc_last' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:50]
WARNING: [Synth 8-614] signal 'freq_counter' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'symb_det' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:15]
WARNING: [Synth 8-5640] Port 'led' is missing in component declaration [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:53]
INFO: [Synth 8-3491] module 'mcdecoder' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:3' bound to instance 'mcdecoder_inst' of component 'mcdecoder' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'mcdecoder' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:16]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'note_order' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'valid_buffer' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'note_byte' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'note_byte' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mcdecoder' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:16]
INFO: [Synth 8-3491] module 'myuart' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:5' bound to instance 'myuart_inst' of component 'myuart' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'myuart' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:17]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:48]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:48]
WARNING: [Synth 8-614] signal 'din_buffer' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'myuart' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sim_top' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1428.730 ; gain = 549.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1428.730 ; gain = 549.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1428.730 ; gain = 549.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1428.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100m'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100m'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100m'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_100m]'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'csn'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'csn'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk'. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sim_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sim_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1537.500 ; gain = 0.000
