// Node definitions and metadata
const NodeDefinitions = {
  validNodes: {
    "IDEA": "Idea",
    "PDK": "PDK (Process Development Kit)",
    "ARCH": "Architecture and specification",
    "SCH": "Schematic",
    "NET_SCH": "Netlist",
    "SIM_ANA_SCH": "Schematic simulation",
    "LAY": "Layout",
    "DRC": "DRC (Design Rule Check)",
    "LVS": "LVS (Layout vs. Schematic)",
    "PEX": "PEX (Parasitic Extraction)",
    "NET_PAR": "Parasitic netlist (layout)",
    "SIM_ANA_PEX": "Post layout simulation",
    "GEO": "Chip geometry",
    "IO": "I/O specification",
    "TIMING_CNSTR": "Timing constraints (clock speed, latency, etc.)",
    "SDL": "System description",
    "HDL": "HDL (Hardware description languages)",
    "VIS": "Visual description (schematics)",
    "HDL_COMP": "Compiler/transpiler",
    "RTL": "RTL (Register Transfer Level <br>or gate level description)",
    "SYNTH": "Synthesis",
    "NET_DIG": "Logic netlist",
    "VERIFICATION_FORMAL": "Formal verification",
    "VERIFICATION_FUNCTIONAL": "Functional verification",
    "UNIT_TESTS": "Unit test",
    "SYSTEM_TESTS": "System test",
    "TIMING_LOGIC": "Timing simulation and analysis",
    "CTS": "CTS (Clock tree synthesis)",
    "ROUTE": "Routing",
    "FLR_PLANNING": "Floor planning",
    "PWR_PLANNING": "Power planning",
    "LAY_DIG": "Layout",
    "DRC_DIG": "DRC (Design Rule Check)",
    "LVS_DIG": "LVS (Layout vs. Schematic)",
    "RCX": "RCX (Resistance/Capacitance Extraction)",
    "STA": "STA (Static Timing Analysis)",
    "PEX_DIG": "PEX (Parasitic extraction)",
    "LITHO": "Litho hotspot analysis",
    "CMP": "CMP (Chemical-mechanical polishing)",
    "CCA": "CCA (Critical area analysis)",
    "VIA": "Via enhancement",
    "CFA": "CFA (Critical feature analysis)",
    "PATMATCH": "Pattern matching",
    "GDS": "GDS (Graphic Data Stream)",
    "MPW": "MPW (Multi-project wafer)",
    "WAFER": "Wafer",
    "FOUNDRY": "Foundry"
  }
};