{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573073154828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573073154836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 15:45:54 2019 " "Processing started: Wed Nov 06 15:45:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573073154836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073154836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SquareAnimation -c SquareAnimation " "Command: quartus_map --read_settings_files=on --write_settings_files=off SquareAnimation -c SquareAnimation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073154836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573073155761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573073155762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET SquareAnimation.v(79) " "Verilog HDL Declaration information at SquareAnimation.v(79): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573073171710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE SquareAnimation.v(79) " "Verilog HDL Declaration information at SquareAnimation.v(79): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573073171710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE SquareAnimation.v(79) " "Verilog HDL Declaration information at SquareAnimation.v(79): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573073171711 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SquareAnimation.v(162) " "Verilog HDL information at SquareAnimation.v(162): always construct contains both blocking and non-blocking assignments" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 162 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573073171711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr CLR SquareAnimation.v(151) " "Verilog HDL Declaration information at SquareAnimation.v(151): object \"clr\" differs only in case from object \"CLR\" in the same scope" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573073171711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squareanimation.v 3 3 " "Found 3 design units, including 3 entities, in source file squareanimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 SquareAnimation " "Found entity 1: SquareAnimation" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171713 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlPath " "Found entity 2: controlPath" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171713 ""} { "Info" "ISGN_ENTITY_NAME" "3 dataPath " "Found entity 3: dataPath" {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573073171713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xtemp SquareAnimation.v(200) " "Verilog HDL error at SquareAnimation.v(200): object \"xtemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 200 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1573073171718 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ytemp SquareAnimation.v(201) " "Verilog HDL error at SquareAnimation.v(201): object \"ytemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 201 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1573073171718 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xtemp SquareAnimation.v(212) " "Verilog HDL error at SquareAnimation.v(212): object \"xtemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 212 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1573073171719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "xtemp SquareAnimation.v(216) " "Verilog HDL error at SquareAnimation.v(216): object \"xtemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 216 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1573073171719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ytemp SquareAnimation.v(220) " "Verilog HDL error at SquareAnimation.v(220): object \"ytemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 220 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1573073171719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ytemp SquareAnimation.v(224) " "Verilog HDL error at SquareAnimation.v(224): object \"ytemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SquareAnimation.v" "" { Text "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/SquareAnimation.v" 224 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1573073171719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/output_files/SquareAnimation.map.smsg " "Generated suppressed messages file C:/Users/Hayde/Documents/UofT Engineering/Third Year/ECE241/Labs/Lab 7/part3/output_files/SquareAnimation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573073171950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 06 15:46:11 2019 " "Processing ended: Wed Nov 06 15:46:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573073171950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573073171950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573073171950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073171950 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573073172814 ""}
