FIRRTL version 1.2.0
circuit D2DMainbandModule :
  module D2DMainbandModule : @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 46:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 46:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 46:7]
    input io_fdi_lp_irdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_fdi_lp_valid : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_fdi_lp_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_fdi_lp_stream_protoStack : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_fdi_lp_stream_protoType : UInt<3> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_fdi_pl_trdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_fdi_pl_valid : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_fdi_pl_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_fdi_pl_stream_protoStack : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_fdi_pl_stream_protoType : UInt<3> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_rdi_lp_irdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_rdi_lp_valid : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_rdi_lp_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_rdi_pl_trdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_rdi_pl_valid : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_rdi_pl_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_d2d_state : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_mainband_stallreq : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_mainband_stalldone : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_snd_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_snd_data_vld : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_rcv_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_rcv_data_vld : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_parity_insert : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_parity_data : UInt<64> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    output io_parity_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]
    input io_parity_check : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 47:16]

    reg data_buff_snt_reg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), data_buff_snt_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 49:32]
    reg data_buff_snt_fill_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), data_buff_snt_fill_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 50:41]
    reg data_buff_rcv_reg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), data_buff_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 51:32]
    reg data_buff_rcv_fill_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), data_buff_rcv_fill_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 52:41]
    reg stall_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stall_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 55:28]
    node _T = neq(io_d2d_state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 62:29]
    node _GEN_0 = mux(_T, UInt<1>("h0"), stall_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 62:49 63:19 65:19]
    node _GEN_1 = mux(io_mainband_stallreq, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 60:31 61:19]
    node _GEN_2 = mux(io_parity_insert, io_parity_data, data_buff_snt_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 68:27 69:24 71:24]
    node _io_snd_data_vld_T = and(io_fdi_pl_trdy, io_fdi_lp_valid) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 75:39]
    node _io_snd_data_vld_T_1 = and(_io_snd_data_vld_T, io_fdi_lp_irdy) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 75:57]
    node _snd_success_rdi_T = and(io_rdi_lp_irdy, io_rdi_lp_valid) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 76:39]
    node _snd_success_rdi_T_1 = and(_snd_success_rdi_T, io_rdi_pl_trdy) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 76:57]
    node _T_1 = eq(io_parity_insert, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 79:10]
    node _T_2 = and(_T_1, data_buff_snt_fill_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 79:28]
    node _T_3 = eq(stall_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 79:57]
    node _T_4 = and(_T_2, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 79:54]
    node _T_5 = eq(stall_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 82:36]
    node _T_6 = and(io_parity_insert, _T_5) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 82:33]
    node _GEN_3 = mux(_T_6, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 82:47 83:24 86:24]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), _GEN_3) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 79:68 80:24]
    node snd_success_rdi = _snd_success_rdi_T_1 @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 54:31 76:21]
    node _T_7 = and(io_parity_insert, snd_success_rdi) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 90:27]
    node _GEN_5 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 90:46 91:23 93:23]
    node _T_8 = eq(data_buff_snt_fill_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 96:10]
    node _T_9 = and(io_fdi_lp_irdy, io_fdi_lp_valid) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 98:29]
    node _GEN_6 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 102:36 98:48 99:36]
    node _GEN_7 = mux(_T_9, io_fdi_lp_data, io_fdi_lp_data) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 100:31 103:31 98:48]
    node _T_10 = eq(io_parity_insert, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 105:16]
    node _T_11 = and(_T_10, snd_success_rdi) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 105:34]
    node _T_12 = and(io_fdi_lp_irdy, io_fdi_lp_valid) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 107:29]
    node _GEN_8 = mux(_T_12, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 107:48 108:36 111:36]
    node _GEN_9 = mux(_T_12, io_fdi_lp_data, data_buff_snt_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 107:48 109:31 112:31]
    node _GEN_10 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 105:53 106:24 115:24]
    node _GEN_11 = mux(_T_11, _GEN_8, data_buff_snt_fill_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 105:53 117:32]
    node _GEN_12 = mux(_T_11, _GEN_9, data_buff_snt_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 105:53 116:27]
    node _GEN_13 = mux(_T_8, UInt<1>("h1"), _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 96:34 97:24]
    node _GEN_14 = mux(_T_8, _GEN_6, _GEN_11) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 96:34]
    node _GEN_15 = mux(_T_8, _GEN_7, _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 96:34]
    node _GEN_16 = mux(io_rdi_pl_valid, io_rdi_pl_data, data_buff_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 130:26 131:27 133:27]
    node _GEN_17 = mux(data_buff_rcv_fill_reg, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 136:33 137:25 139:25]
    node _T_13 = eq(io_parity_check, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 142:29]
    node _T_14 = and(io_rdi_pl_valid, _T_13) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 142:26]
    node _GEN_18 = mux(_T_14, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 142:46 143:32 145:32]
    node streaming_protoStack = UInt<1>("h0") @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 121:25 122:26]
    node streaming_protoType = UInt<3>("h4") @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 121:25 123:25]
    io_fdi_pl_trdy <= _GEN_13
    io_fdi_pl_valid <= _GEN_17
    io_fdi_pl_data <= data_buff_rcv_reg @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 128:20]
    io_fdi_pl_stream_protoStack <= streaming_protoStack @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 124:22]
    io_fdi_pl_stream_protoType <= streaming_protoType @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 124:22]
    io_rdi_lp_irdy <= _GEN_4
    io_rdi_lp_valid <= _GEN_4
    io_rdi_lp_data <= _GEN_2
    io_mainband_stalldone <= stall_reg @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 57:27]
    io_snd_data <= io_fdi_lp_data @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 74:17]
    io_snd_data_vld <= _io_snd_data_vld_T_1 @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 75:21]
    io_rcv_data <= io_rdi_pl_data @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 126:17]
    io_rcv_data_vld <= io_rdi_pl_valid @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 127:21]
    io_parity_rdy <= _GEN_5
    data_buff_snt_reg <= _GEN_15
    data_buff_snt_fill_reg <= mux(reset, UInt<1>("h0"), _GEN_14) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 50:{41,41}]
    data_buff_rcv_reg <= _GEN_16
    data_buff_rcv_fill_reg <= mux(reset, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 52:{41,41}]
    stall_reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[generators/uciedigital/src/main/scala/d2dadapter/D2DMainbandModule.scala 55:{28,28}]
