

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 13:08:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       50|       50|         5|          5|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   8931|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|    145|    -|
|Register         |        -|    -|     186|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     194|   9078|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |crypto_aes_rcon_V_U  |pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb  |        0|  8|   2|    0|    10|    8|     1|           80|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                                  |        0|  8|   2|    0|    10|    8|     1|           80|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln168_fu_435_p2     |         +|   0|  0|    14|           6|           3|
    |add_ln169_fu_181_p2     |         +|   0|  0|    14|           6|           2|
    |add_ln173_fu_202_p2     |         +|   0|  0|    13|           4|           2|
    |add_ln175_fu_213_p2     |         +|   0|  0|    14|           6|           4|
    |add_ln176_fu_224_p2     |         +|   0|  0|    14|           6|           3|
    |add_ln177_fu_234_p2     |         +|   0|  0|    14|           6|           3|
    |icmp_ln168_fu_175_p2    |      icmp|   0|  0|    10|           6|           6|
    |lshr_ln198_1_fu_290_p2  |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln198_2_fu_321_p2  |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln198_3_fu_352_p2  |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln198_fu_265_p2    |      lshr|   0|  0|  2171|        2045|        2048|
    |or_ln176_fu_395_p2      |        or|   0|  0|     6|           6|           1|
    |or_ln177_fu_410_p2      |        or|   0|  0|     6|           6|           2|
    |or_ln178_fu_425_p2      |        or|   0|  0|     6|           6|           2|
    |ret_V_4_fu_379_p2       |       xor|   0|  0|    32|          32|          32|
    |ret_V_5_fu_389_p2       |       xor|   0|  0|    32|          32|          32|
    |ret_V_6_fu_405_p2       |       xor|   0|  0|    32|          32|          32|
    |ret_V_fu_420_p2         |       xor|   0|  0|    32|          32|          32|
    |xor_ln1499_fu_362_p2    |       xor|   0|  0|     8|           8|           8|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  8931|        8374|        8356|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  31|          6|    1|          6|
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1    |   9|          2|    6|         12|
    |i_fu_72                 |   9|          2|    6|         12|
    |p_round_key_V_address0  |  25|          5|    6|         30|
    |p_round_key_V_address1  |  25|          5|    6|         30|
    |p_round_key_V_d0        |  14|          3|   32|         96|
    |p_round_key_V_d1        |  14|          3|   32|         96|
    |reg_162                 |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 145|         30|  122|        348|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |crypto_aes_rcon_V_load_reg_490  |   8|   0|    8|          0|
    |i_1_reg_452                     |   6|   0|    6|          0|
    |i_fu_72                         |   6|   0|    6|          0|
    |lhs_V_2_reg_511                 |  32|   0|   32|          0|
    |lhs_V_3_reg_481                 |  32|   0|   32|          0|
    |reg_162                         |  32|   0|   32|          0|
    |ret_V_4_reg_505                 |  32|   0|   32|          0|
    |ret_V_6_reg_516                 |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 186|   0|  186|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|p_round_key_V_address0  |  out|    6|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_ce0       |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_we0       |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_d0        |  out|   32|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_q0        |   in|   32|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_address1  |  out|    6|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_ce1       |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_we1       |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_d1        |  out|   32|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_q1        |   in|   32|   ap_memory|                                           p_round_key_V|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

