
Implement a D flip flop, positive edge triggered, with an asynchronous
reset "ar".

module TopModule (
  input clk,
  input d,
  input ar,
  output logic q
);

