m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Ealu
Z1 w1522558428
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z6 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd
Z7 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd
l0
L26
V]fBVh_C1[@cHi]>M0n:_H1
Z8 OV;C;10.1d;51
31
Z9 !s108 1522766764.570000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd|
Z11 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd|
Z12 o-93 -work work -O0
Z13 tExplicit 1
!s100 NOLa`?]FM]Kh@YV`=]edA1
!i10b 1
Abehaviour
R2
R3
R4
DEx4 work 3 alu 0 22 ]fBVh_C1[@cHi]>M0n:_H1
l157
L35
VR4R5d:`P4?JdzlE6d159^3
R8
31
R9
R10
R11
R12
R13
!s100 OECSFW<gj9==HJSGCiI[d3
!i10b 1
Eandgate
Z14 w1522255118
R3
R4
R5
Z15 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd
Z16 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd
l0
L4
VGf<SJkfEWP0iAIO2IbTJ=1
R8
31
Z17 !s108 1522766764.367000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd|
Z19 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd|
R12
R13
!s100 0ScAR?Me;TGkNE<OB4ocn2
!i10b 1
Abehaviour
R3
R4
DEx4 work 7 andgate 0 22 Gf<SJkfEWP0iAIO2IbTJ=1
l13
L11
V6CiH:1Bk^bz;dKj9PAhIe3
R8
31
R17
R18
R19
R12
R13
!s100 ;VZ@OJoniX5QEDO7;KbYY3
!i10b 1
Eandgate_32vs1
R14
R3
R4
R5
Z20 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd
Z21 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd
l0
L5
V95FEH^LGo6HDeWzWHU:X_0
R8
31
Z22 !s108 1522766768.070000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd|
Z24 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd|
R12
R13
!s100 jM`WW^GGkMclnldfbcZz90
!i10b 1
Abehaviour
R3
R4
DEx4 work 13 andgate_32vs1 0 22 95FEH^LGo6HDeWzWHU:X_0
l15
L13
VkdnH7ON]VA[@B8oO1BTgK0
R8
31
R22
R23
R24
R12
R13
!s100 :5OWXznRH`1Vd=cV@K7En0
!i10b 1
Ebooth_multiplier
R14
R2
Z25 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R3
R4
R5
Z26 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd
Z27 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd
l0
L6
VU^:]>oKc?mS9Z;`Y[JERW0
R8
31
Z28 !s108 1522766764.101000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd|
Z30 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd|
R12
R13
!s100 ZhU:m;>1S;9[5`6AEdQND1
!i10b 1
Abehaviour
R2
R25
R3
R4
DEx4 work 16 booth_multiplier 0 22 U^:]>oKc?mS9Z;`Y[JERW0
l21
L13
VbiESOc]YLIed9:=kY_4HL0
R8
31
R28
R29
R30
R12
R13
!s100 h`K@S=7NfQldk7acHl7oF2
!i10b 1
Econff
Z31 w1522351504
R3
R4
R5
Z32 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd
Z33 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd
l0
L4
VOZI8L6GR?mAFR3JTA[V[z3
R8
31
Z34 !s108 1522766767.336000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd|
Z36 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd|
R12
R13
!s100 <??jOW9ECRKL=R?AOWZgQ0
!i10b 1
Abehaviour
R3
R4
DEx4 work 5 conff 0 22 OZI8L6GR?mAFR3JTA[V[z3
l43
L13
V>aE2PHhnh0G;lm<X2Z:>L0
R8
31
R34
R35
R36
R12
R13
!s100 6a=k>@_UjZU[G>9@BSifE2
!i10b 1
Econffsubcomponent1
R14
R3
R4
R5
Z37 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
Z38 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd
l0
L4
VhQTfU]cYl>L7eL6L8RAcC2
R8
31
Z39 !s108 1522766767.586000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd|
Z41 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd|
R12
R13
!s100 NknRlNG^BF=524iNCd=mU1
!i10b 1
Abehaviour
R3
R4
DEx4 work 18 conffsubcomponent1 0 22 hQTfU]cYl>L7eL6L8RAcC2
l15
L13
V:K86aPWkW@?PFJ4CLeLo_1
R8
31
R39
R40
R41
R12
R13
!s100 @YRAh9MmW@]d3:9oemnJ@1
!i10b 1
Edatapath
Z42 w1522766408
R3
R4
R5
Z43 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd
Z44 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd
l0
L4
VS:AZoSF:Y1h<LlcAjHB4n0
R8
31
Z45 !s108 1522766769.007000
Z46 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd|
Z47 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd|
R12
R13
!s100 Uo:HlOzfnLO3aNEH09=5=2
!i10b 1
Adatapath_arc
R3
R4
DEx4 work 8 datapath 0 22 S:AZoSF:Y1h<LlcAjHB4n0
l207
L42
VJW?RMXNimkLhB;1bXo0GR0
R8
31
R45
R46
R47
R12
R13
!s100 8OC^XNmURLh2[eVMogde;2
!i10b 1
Edatapath_tb
Z48 w1522766726
R2
Z49 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z50 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
R3
R4
R5
Z51 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd
Z52 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd
l0
L10
VVnYQmF;H5j_ERb::TX2lJ2
!s100 @2J9NUZeN3Ai_AhQfOOJf2
R8
31
!i10b 1
Z53 !s108 1522766770.429000
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd|
Z55 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/../CPU_Design_Main/datapath_tb.vhd|
R12
R13
Adatapath_tb_arc
R2
R49
R50
R3
R4
DEx4 work 11 datapath_tb 0 22 VnYQmF;H5j_ERb::TX2lJ2
l140
L13
VaH<P3I4]Zdd=2A5[El;0:3
!s100 `=?j1A99D@2=^?ONa914[0
R8
31
!i10b 1
R53
R54
R55
R12
R13
Edecoder16bits
R14
R3
R4
R5
Z56 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
Z57 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
l0
L4
VDm;ZKSb?^>[SZ2n<P`Bk;0
R8
31
Z58 !s108 1522766766.461000
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z60 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
R12
R13
!s100 PiAgYhL]^SXlAeC3Fd6AX1
!i10b 1
Abehavioural
R3
R4
DEx4 work 13 decoder16bits 0 22 Dm;ZKSb?^>[SZ2n<P`Bk;0
l14
L13
V5zk@36;:kbD=H5Xc;VQ8]2
R8
31
R58
R59
R60
R12
R13
!s100 6?IMLMG5:h3SjUZ1:kK>`1
!i10b 1
Edecoder4bits
R14
R3
R4
R5
Z61 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
Z62 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd
l0
L4
VWDcm_0ZJ<E8`]H0LkJ2d51
R8
31
Z63 !s108 1522766768.304000
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd|
Z65 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd|
R12
R13
!s100 >`fcnW_UJzB>FWOB`a5TP0
!i10b 1
Abehavioural
R3
R4
DEx4 work 12 decoder4bits 0 22 WDcm_0ZJ<E8`]H0LkJ2d51
l14
L13
Vc=1291JDXFof=T?k?__fj2
R8
31
R63
R64
R65
R12
R13
!s100 jd=i1D_hPc:Qko1?7AjDc2
!i10b 1
Edivider
R14
R3
R4
R5
Z66 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd
Z67 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd
l0
L42
VBm@<bLk:6O]8nn5YezUPU3
R8
31
Z68 !s108 1522766763.851000
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd|
Z70 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd|
R12
R13
!s100 ob5UzFOOCE8BS[CcKzT?;1
!i10b 1
Asyn
R3
R4
DEx4 work 7 divider 0 22 Bm@<bLk:6O]8nn5YezUPU3
l77
L53
V<@J=7[g;Dah>3H[3;fb@S1
R8
31
R68
R69
R70
R12
R13
!s100 3EiSEgQQY7B39=noJmO^]0
!i10b 1
Eencoder32bits
R14
R3
R4
R5
Z71 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd
Z72 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd
l0
L4
V7jW4LbLY^L]:HiP:E@X>T2
R8
31
Z73 !s108 1522766763.507000
Z74 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd|
Z75 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd|
R12
R13
!s100 D0kdWGA2`aeR8oa7nSFoD0
!i10b 1
Abehavioural
R3
R4
DEx4 work 13 encoder32bits 0 22 7jW4LbLY^L]:HiP:E@X>T2
l14
L13
Vm[:`aX>QnMMIm^>P`J>O90
R8
31
R73
R74
R75
R12
R13
!s100 azkmTD8Md_:YeY?i9ZQCN1
!i10b 1
Eflipflop
Z76 w1522344800
R3
R4
R5
Z77 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd
Z78 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd
l0
L4
V<1B27ZMFmPQlEde;Wz`6=0
R8
31
Z79 !s108 1522766768.539000
Z80 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd|
Z81 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd|
R12
R13
!s100 87TEM3`YLzo[mB7dJGNDE0
!i10b 1
Abehaviour
R3
R4
DEx4 work 8 flipflop 0 22 <1B27ZMFmPQlEde;Wz`6=0
l13
L12
V0:h<[mdZgOHlVSNh4ETYP1
R8
31
R79
R80
R81
R12
R13
!s100 izfV`Jo<I[gJId7UmcaOU2
!i10b 1
Efulladder
R14
R3
R4
R5
Z82 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd
Z83 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd
l0
L4
VjQIb<8O02KlO_?[U2?aE20
R8
31
Z84 !s108 1522766763.241000
Z85 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd|
Z86 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd|
R12
R13
!s100 <gdc8zSW65C?8^@c;S:hX3
!i10b 1
Abehaviour
R3
R4
DEx4 work 9 fulladder 0 22 jQIb<8O02KlO_?[U2?aE20
l14
L12
VVSWzSPH97e;KDda?FYSni2
R8
31
R84
R85
R86
R12
R13
!s100 <18dbzdX2iocJ5_3XUL:o3
!i10b 1
Eio_units
Z87 w1522558584
R3
R4
R5
Z88 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd
Z89 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd
l0
L4
V:oF^9o7KBC:XD=K?z4C4]1
R8
31
Z90 !s108 1522766770.179000
Z91 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd|
Z92 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd|
R12
R13
!s100 m=OGgaQP8TLi03B85Tezf3
!i10b 1
Abehaviour
R3
R4
DEx4 work 8 io_units 0 22 :oF^9o7KBC:XD=K?z4C4]1
l28
L18
VS2SQb__jh9Nk3>30nViMX0
R8
31
R90
R91
R92
R12
R13
!s100 92dRQ?P?^ZJ?<I1B[LP<n1
!i10b 1
Ememorysubsystem
Z93 w1522628257
R3
R4
R5
Z94 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd
Z95 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd
l0
L4
VEi<hF4fQ4Fhj64bJ;j];R1
R8
31
Z96 !s108 1522766769.664000
Z97 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd|
Z98 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd|
R12
R13
!s100 AP7OIcB?bk]0CgON?b72K0
!i10b 1
Abehaviour
R3
R4
DEx4 work 15 memorysubsystem 0 22 Ei<hF4fQ4Fhj64bJ;j];R1
l59
L14
VNVdhX4KZ@i45C4if=jQ>k2
R8
31
R96
R97
R98
R12
R13
!s100 6n<2C<dHIP;Qi3SPEKLX[1
!i10b 1
Emultiplexer32bits
R14
R3
R4
R5
Z99 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd
Z100 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd
l0
L4
Veo_4YGcMDo?]OPX0aMId?3
R8
31
Z101 !s108 1522766758.944000
Z102 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd|
Z103 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd|
R12
R13
!s100 C]CjNQ>FHcMIXBH>FB2S81
!i10b 1
Abehavioural
R3
R4
DEx4 work 17 multiplexer32bits 0 22 eo_4YGcMDo?]OPX0aMId?3
l19
L18
VE^SnMTW_22JiW`@PeLf[73
R8
31
R101
R102
R103
R12
R13
!s100 1]@Lz93QZzhaJAnjQL3JY3
!i10b 1
Emultiplexermdr
R14
R3
R4
R5
Z104 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
Z105 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
l0
L4
VB6XNeV7HQjgZW;UT8^9oc0
R8
31
Z106 !s108 1522766765.539000
Z107 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd|
Z108 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd|
R12
R13
!s100 b;CXg^nNJ<Y_0nGdJ6R[V2
!i10b 1
Abehaviour
R3
R4
DEx4 work 14 multiplexermdr 0 22 B6XNeV7HQjgZW;UT8^9oc0
l13
L12
V>A@60YJ>QR[XXeH>n`cBf2
R8
31
R106
R107
R108
R12
R13
!s100 FW<<<8;h5@zS2hjiW<Y`20
!i10b 1
Eneggate
R14
R3
R4
R5
Z109 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd
Z110 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd
l0
L4
VzVIILBPgleOjlmI:1l6XS0
R8
31
Z111 !s108 1522766763.007000
Z112 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd|
Z113 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd|
R12
R13
!s100 zX3Sn;PRhOWk3<_XWR4IY3
!i10b 1
Abehaviour
R3
R4
DEx4 work 7 neggate 0 22 zVIILBPgleOjlmI:1l6XS0
l35
L13
V`7RjzS47iJn:8JfU<Qz:e2
R8
31
R111
R112
R113
R12
R13
!s100 DhMh9UFaJ;jQYL;d=XQoL0
!i10b 1
Enotgate
R14
R3
R4
R5
Z114 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd
Z115 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd
l0
L4
VE]G79dNcC>NWG_?3`MGU30
R8
31
Z116 !s108 1522766762.616000
Z117 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd|
Z118 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd|
R12
R13
!s100 8CW4^Kk@KTo0SYXjm?M[<3
!i10b 1
Abehaviour
R3
R4
DEx4 work 7 notgate 0 22 E]G79dNcC>NWG_?3`MGU30
l13
L11
VPOck9EQRmnzz1R3E?WWAC1
R8
31
R116
R117
R118
R12
R13
!s100 ==F7^^a5YUea?Kg<V7Af40
!i10b 1
Eorgate
R14
R3
R4
R5
Z119 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd
Z120 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd
l0
L4
V_KbS2HHLJ`UElk_Yb6BLb3
R8
31
Z121 !s108 1522766762.101000
Z122 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd|
Z123 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd|
R12
R13
!s100 FRi9f7Ac8Z8J9a?f]7jE51
!i10b 1
Abehaviour
R3
R4
DEx4 work 6 orgate 0 22 _KbS2HHLJ`UElk_Yb6BLb3
l13
L11
VV=jN^900GmbWIam4AW8_k2
R8
31
R121
R122
R123
R12
R13
!s100 78KblhLGCXVO=8<1Olb]W2
!i10b 1
Eram
Z124 w1522562496
R3
R4
R5
Z125 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd
Z126 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd
l0
L42
V?LnGh@[I_PZZMAX[M1UKf0
R8
31
Z127 !s108 1522766765.742000
Z128 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd|
Z129 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd|
R12
R13
!s100 V:Jf`5B9iaeOO5FQi9IRU2
!i10b 1
Asyn
R3
R4
DEx4 work 3 ram 0 22 ?LnGh@[I_PZZMAX[M1UKf0
l89
L55
V:m;@8E0KIA39ZhboLGjQ21
R8
31
R127
R128
R129
R12
R13
!s100 6ADhg>CVKR:eTZzOHciV@0
!i10b 1
Ereg_32
Z130 w1522628635
R3
R4
R5
Z131 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd
Z132 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd
l0
L4
VS]Yk^6PkFo8C^:QOgIiQ21
R8
31
Z133 !s108 1522766764.851000
Z134 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd|
Z135 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd|
R12
R13
!s100 1b^?QoFe9dSLcgdFSB;8@1
!i10b 1
Aarc
R3
R4
DEx4 work 6 reg_32 0 22 S]Yk^6PkFo8C^:QOgIiQ21
l13
L12
VHmQ[B]A=MRYCR?I1_=]]10
R8
31
R133
R134
R135
R12
R13
!s100 A^2LelOj0HYkhTciAHz1C0
!i10b 1
Ereg_zero
R14
R3
R4
R5
Z136 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd
Z137 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd
l0
L4
V2cUb@?RR@U?H?Pg[1:Zdo3
R8
31
Z138 !s108 1522766767.820000
Z139 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd|
Z140 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd|
R12
R13
!s100 2>lLYThJ8QCe58gHG5hXX0
!i10b 1
Abehaviour
R3
R4
DEx4 work 8 reg_zero 0 22 2cUb@?RR@U?H?Pg[1:Zdo3
l32
L12
V3EFkTZEfl6YDlinSbFXH72
R8
31
R138
R139
R140
R12
R13
!s100 nmXRzVnTR_?Im2QWiT9:V0
!i10b 1
Eregisterfile
Z141 w1522350276
R3
R4
R5
Z142 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd
Z143 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd
l0
L6
Vn_bWmR`oFaS8^m9BRb1VD0
R8
31
Z144 !s108 1522766769.414000
Z145 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd|
Z146 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd|
R12
R13
!s100 MKX@?Y7UjX?2C_lDmzZbm2
!i10b 1
Abehaviour
R3
R4
DEx4 work 12 registerfile 0 22 n_bWmR`oFaS8^m9BRb1VD0
l40
L19
VLLW<g[EL371XAjEYOIho33
R8
31
R144
R145
R146
R12
R13
!s100 Hk8a9OggG^h57L?CPgR[70
!i10b 1
Eregmar
Z147 w1522341356
R3
R4
R5
Z148 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd
Z149 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd
l0
L4
V^B9[_Y>D71S;Rl_M@CWHM3
R8
31
Z150 !s108 1522766769.945000
Z151 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd|
Z152 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd|
R12
R13
!s100 `G80]T;c=<zcEUHj=[`Wg2
!i10b 1
Aarc
R3
R4
DEx4 work 6 regmar 0 22 ^B9[_Y>D71S;Rl_M@CWHM3
l13
L12
VdRz>HghD;;hXJE;E;DI]G1
R8
31
R150
R151
R152
R12
R13
!s100 ??OejS3HWEj^7QEl_76KU2
!i10b 1
Erotateleft
R14
R3
R4
R5
Z153 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd
Z154 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd
l0
L6
V:D5;neGK`aGfbiPMNc4fR1
R8
31
Z155 !s108 1522766761.882000
Z156 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd|
Z157 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd|
R12
R13
!s100 ^Z0zi[W3>]:TbVV<jWMCJ1
!i10b 1
Abehaviour
R3
R4
DEx4 work 10 rotateleft 0 22 :D5;neGK`aGfbiPMNc4fR1
l15
L13
VXd7cYOT^X;3<Dd6cYUKQm3
R8
31
R155
R156
R157
R12
R13
!s100 5I;LOGN^ohSZg4bW6CkTZ1
!i10b 1
Erotateright
R14
R3
R4
R5
Z158 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd
Z159 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd
l0
L6
VBVjJ0M3hedVb7c7M0Z[hn3
R8
31
Z160 !s108 1522766761.616000
Z161 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd|
Z162 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd|
R12
R13
!s100 H<hc@P@J3oRdl88m?H@603
!i10b 1
Abehaviour
R3
R4
DEx4 work 11 rotateright 0 22 BVjJ0M3hedVb7c7M0Z[hn3
l15
L13
V[8THU8m5^ooWi[c_Wdl?K3
R8
31
R160
R161
R162
R12
R13
!s100 e>n]U5HWP=eeD;J4moh=Z0
!i10b 1
Eselectandencodelogic
R14
R3
R4
R5
Z163 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
Z164 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
l0
L4
VBz9:MRAc;fn3MKX3LE?:k2
R8
31
Z165 !s108 1522766766.101000
Z166 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
Z167 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
R12
R13
!s100 b4WAeoEzz=gi?BFk0^z1b3
!i10b 1
Abehaviour
R3
R4
DEx4 work 20 selectandencodelogic 0 22 Bz9:MRAc;fn3MKX3LE?:k2
l49
L15
VnRo73<RUiPYF<PO<Y<BDb0
R8
31
R165
R166
R167
R12
R13
!s100 <>`8cH_>o[MDZk`GWSB5W3
!i10b 1
Eselectandencodesubcomponent1
R14
R3
R4
R5
Z168 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
Z169 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
l0
L4
V@meZ3@07mjR[P8:C2;g;93
R8
31
Z170 !s108 1522766766.867000
Z171 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
Z172 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
R12
R13
!s100 fRKOaL5?bKAVckm?^`Y:@1
!i10b 1
Abehaviour
R3
R4
DEx4 work 28 selectandencodesubcomponent1 0 22 @meZ3@07mjR[P8:C2;g;93
l13
L12
V;Lzc=WcLWUzVGL`]W^oUi2
R8
31
R170
R171
R172
R12
R13
!s100 oe83jXC_?ZWzL;8a5gEHD3
!i10b 1
Eselectandencodesubcomponent2
R14
R3
R4
R5
Z173 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
Z174 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
l0
L4
VJiNOceB8O=7;Pc_n2X0DD1
R8
31
Z175 !s108 1522766767.070000
Z176 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
Z177 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
R12
R13
!s100 3;_?bBUU?lAz7NHoR_KJI2
!i10b 1
Abehaviour
R3
R4
DEx4 work 28 selectandencodesubcomponent2 0 22 JiNOceB8O=7;Pc_n2X0DD1
l14
L13
VdYTFK105IC_ga82eLUJ<92
R8
31
R175
R176
R177
R12
R13
!s100 m?;dcoUeVkUKh0Al>QX=j0
!i10b 1
Eselectandencodesubcomponent3
R14
R3
R4
R5
Z178 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
Z179 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
l0
L5
V]aWaeFXgX=<WB:`eOE7eH3
R8
31
Z180 !s108 1522766768.773000
Z181 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd|
Z182 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd|
R12
R13
!s100 K8FNGRlDXjCjFed]g=LMA0
!i10b 1
Abehaviour
R3
R4
DEx4 work 28 selectandencodesubcomponent3 0 22 ]aWaeFXgX=<WB:`eOE7eH3
l14
L12
VjjoBo@[n?RZaWM:kj4gQZ1
R8
31
R180
R181
R182
R12
R13
!s100 [lDn=UYVZz=^lYO_3G0Ym3
!i10b 1
Eshiftleft
R14
R2
R49
R3
R4
R5
Z183 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd
Z184 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd
l0
L6
Vl48A3NKQHaJNVBb;iZ?gz2
R8
31
Z185 !s108 1522766761.382000
Z186 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd|
Z187 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd|
R12
R13
!s100 @koU9K5fj]j=7iXU2;PNY2
!i10b 1
Abehaviour
R2
R49
R3
R4
DEx4 work 9 shiftleft 0 22 l48A3NKQHaJNVBb;iZ?gz2
l16
L13
V8d;BgR4LZ6bDjOPY9ZFfJ3
R8
31
R185
R186
R187
R12
R13
!s100 LTYPH6h0RFcgILCO`<zad0
!i10b 1
Eshiftright
R14
R3
R4
R5
Z188 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd
Z189 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd
l0
L6
VQaW^Pf^f>IO12C?HAZdh41
R8
31
Z190 !s108 1522766761.163000
Z191 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd|
Z192 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd|
R12
R13
!s100 4UBom0]H>mRLZZabFa]TK2
!i10b 1
Abehaviour
R3
R4
DEx4 work 10 shiftright 0 22 QaW^Pf^f>IO12C?HAZdh41
l15
L13
VReW7>XA33I8<XQJSf0V6m1
R8
31
R190
R191
R192
R12
R13
!s100 M5iGi6ocPKJg<6zFU=i6h1
!i10b 1
Eshiftrightarithmetic
R14
R3
R4
R5
Z193 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd
Z194 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd
l0
L6
VkIO;_fGneMjFKCTgOQZIf2
R8
31
Z195 !s108 1522766760.491000
Z196 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd|
Z197 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd|
R12
R13
!s100 nkE1aa^6R36PVzgl1D0hE1
!i10b 1
Abehaviour
R3
R4
DEx4 work 20 shiftrightarithmetic 0 22 kIO;_fGneMjFKCTgOQZIf2
l16
L13
VNFzPN85XY4]eEO??Db6Ub3
R8
31
R195
R196
R197
R12
R13
!s100 m]GHl>cZzHaobPggf`a`31
!i10b 1
Ethirtytwobitripplecarryadder
R14
R3
R4
R5
Z198 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd
Z199 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd
l0
L6
Vg1OjKGA=M>i;O4l]0@?jo2
R8
31
Z200 !s108 1522766760.022000
Z201 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd|
Z202 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd|
R12
R13
!s100 3Vh<inmWhhT9RiHj^gJKU3
!i10b 1
Abdf_type
R3
R4
DEx4 work 28 thirtytwobitripplecarryadder 0 22 g1OjKGA=M>i;O4l]0@?jo2
l33
L17
VNjKIUVY;:ZGGY_ainG0Y=3
R8
31
R200
R201
R202
R12
R13
!s100 ZNAK1OgKU@^^bc9KnRz`Q1
!i10b 1
Ethirtytwobitripplecarrysubtractor
R14
R2
R3
R4
R5
Z203 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd
Z204 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd
l0
L5
VX7XRmdImHRP]1:HMb<^>00
R8
31
Z205 !s108 1522766759.475000
Z206 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd|
Z207 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd|
R12
R13
!s100 h69mUa<;6bR2_7elOC0E]2
!i10b 1
Abehaviour
R2
R3
R4
DEx4 work 33 thirtytwobitripplecarrysubtractor 0 22 X7XRmdImHRP]1:HMb<^>00
l43
L15
Vo8XAV4R]0]8@D_jGVYXHV3
R8
31
R205
R206
R207
R12
R13
!s100 Bzg8<H:IE:eEgZK6;7G3R3
!i10b 1
Ezregister
Z208 w1522554250
R2
R25
R3
R4
R5
Z209 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd
Z210 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd
l0
L6
VT8GiR1>d4YMMiC>ME0__62
R8
31
Z211 !s108 1522766759.241000
Z212 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd|
Z213 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd|
R12
R13
!s100 MSV`^71;ML;zXc1EKm:T:0
!i10b 1
Abehaviour
R2
R25
R3
R4
DEx4 work 9 zregister 0 22 T8GiR1>d4YMMiC>ME0__62
l15
L14
V`4598PbkoeFFo0GTOkkZK1
R8
31
R211
R212
R213
R12
R13
!s100 j3@_j:AAaoPn^n7bZFni73
!i10b 1
