Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 10:42:29 2019
| Host         : DellG5Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.499        0.000                      0                  188        0.140        0.000                      0                  188        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.499        0.000                      0                  188        0.140        0.000                      0                  188        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.298ns (24.180%)  route 4.070ns (75.820%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Hours_reg[1]/Q
                         net (fo=9, routed)           1.167     6.771    display/LED_out[3][6]_i_5_0[1]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.923 f  display/LED_out[3][6]_i_7/O
                         net (fo=1, routed)           0.803     7.726    display/LED_out[3][6]_i_7_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.358     8.084 r  display/LED_out[3][6]_i_3/O
                         net (fo=3, routed)           0.987     9.071    display/LED_out[3][6]_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.332     9.403 r  display/LED_out[3][5]_i_1/O
                         net (fo=4, routed)           1.114    10.516    display/LED_out[5]
    SLICE_X64Y20         FDRE                                         r  display/LED_out_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    display/CLK
    SLICE_X64Y20         FDRE                                         r  display/LED_out_reg[1][5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)       -0.072    15.016    display/LED_out_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.326ns (26.739%)  route 3.633ns (73.261%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Hours_reg[1]/Q
                         net (fo=9, routed)           1.167     6.771    display/LED_out[3][6]_i_5_0[1]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.923 f  display/LED_out[3][6]_i_7/O
                         net (fo=1, routed)           0.803     7.726    display/LED_out[3][6]_i_7_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.358     8.084 r  display/LED_out[3][6]_i_3/O
                         net (fo=3, routed)           0.987     9.071    display/LED_out[3][6]_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.360     9.431 r  display/LED_out[3][0]_i_1/O
                         net (fo=4, routed)           0.677    10.107    display/LED_out[0]
    SLICE_X65Y21         FDRE                                         r  display/LED_out_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    display/CLK
    SLICE_X65Y21         FDRE                                         r  display/LED_out_reg[3][0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)       -0.291    14.796    display/LED_out_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.326ns (26.906%)  route 3.602ns (73.094%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Hours_reg[1]/Q
                         net (fo=9, routed)           1.167     6.771    display/LED_out[3][6]_i_5_0[1]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.923 f  display/LED_out[3][6]_i_7/O
                         net (fo=1, routed)           0.803     7.726    display/LED_out[3][6]_i_7_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.358     8.084 r  display/LED_out[3][6]_i_3/O
                         net (fo=3, routed)           0.987     9.071    display/LED_out[3][6]_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.360     9.431 r  display/LED_out[3][0]_i_1/O
                         net (fo=4, routed)           0.646    10.076    display/LED_out[0]
    SLICE_X64Y21         FDRE                                         r  display/LED_out_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    display/CLK
    SLICE_X64Y21         FDRE                                         r  display/LED_out_reg[2][0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)       -0.282    14.805    display/LED_out_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.295ns (43.911%)  route 2.931ns (56.089%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  counter_reg[7]/Q
                         net (fo=2, routed)           0.822     6.429    counter_reg[7]
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.553 f  Seconds[5]_i_8/O
                         net (fo=1, routed)           0.594     7.147    Seconds[5]_i_8_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  Seconds[5]_i_7/O
                         net (fo=2, routed)           0.569     7.839    Seconds[5]_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.963 f  Seconds[5]_i_5/O
                         net (fo=30, routed)          0.947     8.910    Seconds[5]_i_5_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.034    counter[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.584 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.584    counter_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    counter_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    counter_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    counter_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    counter_reg[16]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.154    counter_reg[20]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.377 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.377    counter_reg[24]_i_1_n_7
    SLICE_X61Y21         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.062    15.148    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.292ns (43.879%)  route 2.931ns (56.121%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  counter_reg[7]/Q
                         net (fo=2, routed)           0.822     6.429    counter_reg[7]
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.553 f  Seconds[5]_i_8/O
                         net (fo=1, routed)           0.594     7.147    Seconds[5]_i_8_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  Seconds[5]_i_7/O
                         net (fo=2, routed)           0.569     7.839    Seconds[5]_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.963 f  Seconds[5]_i_5/O
                         net (fo=30, routed)          0.947     8.910    Seconds[5]_i_5_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.034    counter[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.584 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.584    counter_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    counter_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    counter_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    counter_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    counter_reg[16]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.374 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.374    counter_reg[20]_i_1_n_6
    SLICE_X61Y20         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 2.271ns (43.653%)  route 2.931ns (56.347%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  counter_reg[7]/Q
                         net (fo=2, routed)           0.822     6.429    counter_reg[7]
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.553 f  Seconds[5]_i_8/O
                         net (fo=1, routed)           0.594     7.147    Seconds[5]_i_8_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  Seconds[5]_i_7/O
                         net (fo=2, routed)           0.569     7.839    Seconds[5]_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.963 f  Seconds[5]_i_5/O
                         net (fo=30, routed)          0.947     8.910    Seconds[5]_i_5_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.034    counter[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.584 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.584    counter_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    counter_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    counter_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    counter_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    counter_reg[16]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.353 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.353    counter_reg[20]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.326ns (27.521%)  route 3.492ns (72.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Hours_reg[1]/Q
                         net (fo=9, routed)           1.167     6.771    display/LED_out[3][6]_i_5_0[1]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.152     6.923 f  display/LED_out[3][6]_i_7/O
                         net (fo=1, routed)           0.803     7.726    display/LED_out[3][6]_i_7_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.358     8.084 r  display/LED_out[3][6]_i_3/O
                         net (fo=3, routed)           0.987     9.071    display/LED_out[3][6]_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.360     9.431 r  display/LED_out[3][0]_i_1/O
                         net (fo=4, routed)           0.536     9.966    display/LED_out[0]
    SLICE_X65Y22         FDRE                                         r  display/LED_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.846    display/CLK
    SLICE_X65Y22         FDRE                                         r  display/LED_out_reg[0][0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)       -0.291    14.794    display/LED_out_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 2.197ns (42.839%)  route 2.931ns (57.160%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  counter_reg[7]/Q
                         net (fo=2, routed)           0.822     6.429    counter_reg[7]
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.553 f  Seconds[5]_i_8/O
                         net (fo=1, routed)           0.594     7.147    Seconds[5]_i_8_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  Seconds[5]_i_7/O
                         net (fo=2, routed)           0.569     7.839    Seconds[5]_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.963 f  Seconds[5]_i_5/O
                         net (fo=30, routed)          0.947     8.910    Seconds[5]_i_5_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.034    counter[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.584 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.584    counter_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    counter_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    counter_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    counter_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    counter_reg[16]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.279 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.279    counter_reg[20]_i_1_n_5
    SLICE_X61Y20         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.181ns (42.661%)  route 2.931ns (57.339%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  counter_reg[7]/Q
                         net (fo=2, routed)           0.822     6.429    counter_reg[7]
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.553 f  Seconds[5]_i_8/O
                         net (fo=1, routed)           0.594     7.147    Seconds[5]_i_8_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  Seconds[5]_i_7/O
                         net (fo=2, routed)           0.569     7.839    Seconds[5]_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.963 f  Seconds[5]_i_5/O
                         net (fo=30, routed)          0.947     8.910    Seconds[5]_i_5_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.034    counter[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.584 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.584    counter_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    counter_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    counter_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    counter_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.040    counter_reg[16]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.263 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.263    counter_reg[20]_i_1_n_7
    SLICE_X61Y20         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.178ns (42.627%)  route 2.931ns (57.373%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  counter_reg[7]/Q
                         net (fo=2, routed)           0.822     6.429    counter_reg[7]
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.553 f  Seconds[5]_i_8/O
                         net (fo=1, routed)           0.594     7.147    Seconds[5]_i_8_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.271 r  Seconds[5]_i_7/O
                         net (fo=2, routed)           0.569     7.839    Seconds[5]_i_7_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.963 f  Seconds[5]_i_5/O
                         net (fo=30, routed)          0.947     8.910    Seconds[5]_i_5_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.034 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.034    counter[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.584 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.584    counter_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    counter_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    counter_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    counter_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.260 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.260    counter_reg[16]_i_1_n_6
    SLICE_X61Y19         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.062    15.149    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    display/CLK
    SLICE_X65Y19         FDRE                                         r  display/LED_out_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/LED_out_reg[3][3]/Q
                         net (fo=1, routed)           0.087     1.698    display/LED_out_reg_n_0_[3][3]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  display/IO_SSEG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    display/IO_SSEG[3]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  display/IO_SSEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    display/CLK
    SLICE_X64Y19         FDRE                                         r  display/IO_SSEG_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.120     1.603    display/IO_SSEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    display/CLK
    SLICE_X65Y22         FDRE                                         r  display/LED_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/LED_out_reg[0][0]/Q
                         net (fo=1, routed)           0.087     1.696    display/LED_out_reg_n_0_[0][0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  display/IO_SSEG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    display/IO_SSEG[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     1.980    display/CLK
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.601    display/IO_SSEG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    display/CLK
    SLICE_X65Y21         FDRE                                         r  display/LED_out_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/LED_out_reg[3][2]/Q
                         net (fo=1, routed)           0.110     1.719    display/LED_out_reg_n_0_[3][2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  display/IO_SSEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    display/IO_SSEG[2]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     1.980    display/CLK
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.121     1.602    display/IO_SSEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.237%)  route 0.104ns (35.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    display/CLK
    SLICE_X65Y21         FDRE                                         r  display/LED_out_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/LED_out_reg[3][1]/Q
                         net (fo=1, routed)           0.104     1.713    display/LED_out_reg_n_0_[3][1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  display/IO_SSEG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    display/IO_SSEG[1]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  display/IO_SSEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.854     1.981    display/CLK
    SLICE_X62Y21         FDRE                                         r  display/IO_SSEG_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.573    display/IO_SSEG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    display/CLK
    SLICE_X65Y19         FDRE                                         r  display/LED_out_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/LED_out_reg[3][5]/Q
                         net (fo=1, routed)           0.138     1.749    display/LED_out_reg_n_0_[3][5]
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  display/IO_SSEG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    display/IO_SSEG[5]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  display/IO_SSEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    display/CLK
    SLICE_X64Y19         FDRE                                         r  display/IO_SSEG_reg[5]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.121     1.604    display/IO_SSEG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    display/CLK
    SLICE_X65Y19         FDRE                                         r  display/LED_out_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/LED_out_reg[3][4]/Q
                         net (fo=1, routed)           0.139     1.750    display/LED_out_reg_n_0_[3][4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  display/IO_SSEG[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    display/IO_SSEG[4]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  display/IO_SSEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    display/CLK
    SLICE_X64Y19         FDRE                                         r  display/IO_SSEG_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.121     1.604    display/IO_SSEG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Minutes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.060%)  route 0.121ns (38.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Minutes_reg[0]/Q
                         net (fo=7, routed)           0.121     1.732    Minutes_reg__0[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.049     1.781 r  Minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    p_0_in__1[3]
    SLICE_X62Y19         FDRE                                         r  Minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Minutes_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.104     1.587    Minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Minutes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Minutes_reg[0]/Q
                         net (fo=7, routed)           0.120     1.731    Minutes_reg__0[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  Minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    p_0_in__1[2]
    SLICE_X62Y19         FDRE                                         r  Minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Minutes_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091     1.574    Minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Seconds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.889%)  route 0.113ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  Seconds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Seconds_reg[1]/Q
                         net (fo=5, routed)           0.113     1.749    Seconds_reg_n_0_[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  Seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     1.794    p_0_in__0[5]
    SLICE_X63Y17         FDRE                                         r  Seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  Seconds_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.578    Seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display/current_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.096%)  route 0.105ns (29.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    display/CLK
    SLICE_X64Y22         FDRE                                         r  display/current_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     1.616 f  display/current_LED_reg[0]/Q
                         net (fo=22, routed)          0.105     1.721    display/current_LED[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.098     1.819 r  display/IO_SSEG_SEL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    display/p_0_in[1]
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     1.980    display/CLK
    SLICE_X64Y22         FDRE                                         r  display/IO_SSEG_SEL_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.121     1.589    display/IO_SSEG_SEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   Current_Mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   Hours_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   Hours_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   Seconds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   Seconds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   Seconds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   Seconds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   Seconds_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Minutes_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Minutes_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Current_Mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Seconds_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Seconds_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Seconds_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   Seconds_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   Seconds_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   counter_reg[11]/C



