vendor_name = ModelSim
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/pll_clk.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/vga/vga_driver.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/wrfifo.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_top.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_para.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_fifo_ctrl.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_data.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_ctrl.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_controller.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/sdram_cmd.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/sdram/rdfifo.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/udp.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_send.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/ip_receive.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth/crc32_d4.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/eth_sdram_vga.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/rtl/udp_32_to_16bit.v
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/eth_sdram_vga.cbx.xml
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/pll_clk_altpll.v
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_nnl1.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_gray2bin_7ib.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_677.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/a_graycounter_2lc.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/altsyncram_em31.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dffpipe_pe9.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_vd8.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dffpipe_qe9.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/cmpr_c66.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/cmpr_b66.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/mux_j28.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dcfifo_aol1.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_e98.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/alt_synch_pipe_0e8.tdf
source_file = 1, E:/SourceCode/Pioneer/1_Verilog/38_eth_sdram_vga/par/db/dffpipe_re9.tdf
design_name = eth_sdram_vga
instance = comp, \eth_tx_en~output\, eth_tx_en~output, eth_sdram_vga, 1
instance = comp, \eth_rst_n~output\, eth_rst_n~output, eth_sdram_vga, 1
instance = comp, \sdram_clk~output\, sdram_clk~output, eth_sdram_vga, 1
instance = comp, \sdram_cke~output\, sdram_cke~output, eth_sdram_vga, 1
instance = comp, \sdram_cs_n~output\, sdram_cs_n~output, eth_sdram_vga, 1
instance = comp, \sdram_ras_n~output\, sdram_ras_n~output, eth_sdram_vga, 1
instance = comp, \sdram_cas_n~output\, sdram_cas_n~output, eth_sdram_vga, 1
instance = comp, \sdram_we_n~output\, sdram_we_n~output, eth_sdram_vga, 1
instance = comp, \sdram_ba[0]~output\, sdram_ba[0]~output, eth_sdram_vga, 1
instance = comp, \sdram_ba[1]~output\, sdram_ba[1]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[0]~output\, sdram_addr[0]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[1]~output\, sdram_addr[1]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[2]~output\, sdram_addr[2]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[3]~output\, sdram_addr[3]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[4]~output\, sdram_addr[4]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[5]~output\, sdram_addr[5]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[6]~output\, sdram_addr[6]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[7]~output\, sdram_addr[7]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[8]~output\, sdram_addr[8]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[9]~output\, sdram_addr[9]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[10]~output\, sdram_addr[10]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[11]~output\, sdram_addr[11]~output, eth_sdram_vga, 1
instance = comp, \sdram_addr[12]~output\, sdram_addr[12]~output, eth_sdram_vga, 1
instance = comp, \sdram_dqm[0]~output\, sdram_dqm[0]~output, eth_sdram_vga, 1
instance = comp, \sdram_dqm[1]~output\, sdram_dqm[1]~output, eth_sdram_vga, 1
instance = comp, \vga_hs~output\, vga_hs~output, eth_sdram_vga, 1
instance = comp, \vga_vs~output\, vga_vs~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[0]~output\, vga_rgb[0]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[1]~output\, vga_rgb[1]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[2]~output\, vga_rgb[2]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[3]~output\, vga_rgb[3]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[4]~output\, vga_rgb[4]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[5]~output\, vga_rgb[5]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[6]~output\, vga_rgb[6]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[7]~output\, vga_rgb[7]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[8]~output\, vga_rgb[8]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[9]~output\, vga_rgb[9]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[10]~output\, vga_rgb[10]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[11]~output\, vga_rgb[11]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[12]~output\, vga_rgb[12]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[13]~output\, vga_rgb[13]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[14]~output\, vga_rgb[14]~output, eth_sdram_vga, 1
instance = comp, \vga_rgb[15]~output\, vga_rgb[15]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[0]~output\, sdram_data[0]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[1]~output\, sdram_data[1]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[2]~output\, sdram_data[2]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[3]~output\, sdram_data[3]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[4]~output\, sdram_data[4]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[5]~output\, sdram_data[5]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[6]~output\, sdram_data[6]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[7]~output\, sdram_data[7]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[8]~output\, sdram_data[8]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[9]~output\, sdram_data[9]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[10]~output\, sdram_data[10]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[11]~output\, sdram_data[11]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[12]~output\, sdram_data[12]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[13]~output\, sdram_data[13]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[14]~output\, sdram_data[14]~output, eth_sdram_vga, 1
instance = comp, \sdram_data[15]~output\, sdram_data[15]~output, eth_sdram_vga, 1
instance = comp, \rst_n~input\, rst_n~input, eth_sdram_vga, 1
instance = comp, \rst_n~inputclkctrl\, rst_n~inputclkctrl, eth_sdram_vga, 1
instance = comp, \clk~input\, clk~input, eth_sdram_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll1\, u_pll_clk|altpll_component|auto_generated|pll1, eth_sdram_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, eth_sdram_vga, 1
instance = comp, \eth_rx_clk~input\, eth_rx_clk~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, eth_sdram_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder\, u_pll_clk|altpll_component|auto_generated|pll_lock_sync~feeder, eth_sdram_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|pll_lock_sync\, u_pll_clk|altpll_component|auto_generated|pll_lock_sync, eth_sdram_vga, 1
instance = comp, \sys_rst_n~0\, sys_rst_n~0, eth_sdram_vga, 1
instance = comp, \sys_rst_n~0clkctrl\, sys_rst_n~0clkctrl, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]~16, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]~18, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]~20, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]~22, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]~24, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]~26, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]~28, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal10~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]~17, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]~19, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]~21, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]~23, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]~25, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]~27, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]~29, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]~31, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan4~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]~13, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]~15, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_refresh[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal7~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_ref_req, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux5~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~17, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~18, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_req, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_wr, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux4~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal14~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder\, u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1\, u_sdram_top|u_sdram_fifo_ctrl|read_valid_r1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder\, u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2\, u_sdram_top|u_sdram_fifo_ctrl|read_valid_r2, eth_sdram_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1\, u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_wrfull, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan1~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[0]~10\, u_vga_driver|cnt_h[0]~10, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[3]~16\, u_vga_driver|cnt_h[3]~16, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[4]~18\, u_vga_driver|cnt_h[4]~18, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[4]\, u_vga_driver|cnt_h[4], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[5]~20\, u_vga_driver|cnt_h[5]~20, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[5]\, u_vga_driver|cnt_h[5], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[6]~22\, u_vga_driver|cnt_h[6]~22, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[6]\, u_vga_driver|cnt_h[6], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[7]~24\, u_vga_driver|cnt_h[7]~24, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[7]\, u_vga_driver|cnt_h[7], eth_sdram_vga, 1
instance = comp, \u_vga_driver|Equal0~0\, u_vga_driver|Equal0~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[8]~26\, u_vga_driver|cnt_h[8]~26, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[8]\, u_vga_driver|cnt_h[8], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[9]~28\, u_vga_driver|cnt_h[9]~28, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[9]\, u_vga_driver|cnt_h[9], eth_sdram_vga, 1
instance = comp, \u_vga_driver|Equal0~1\, u_vga_driver|Equal0~1, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan8~0\, u_vga_driver|LessThan8~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[0]\, u_vga_driver|cnt_h[0], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[1]~12\, u_vga_driver|cnt_h[1]~12, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[1]\, u_vga_driver|cnt_h[1], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[2]~14\, u_vga_driver|cnt_h[2]~14, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[2]\, u_vga_driver|cnt_h[2], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_h[3]\, u_vga_driver|cnt_h[3], eth_sdram_vga, 1
instance = comp, \u_vga_driver|Equal0~2\, u_vga_driver|Equal0~2, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan2~2\, u_vga_driver|LessThan2~2, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan2~0\, u_vga_driver|LessThan2~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan6~0\, u_vga_driver|LessThan6~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[0]~10\, u_vga_driver|cnt_v[0]~10, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[8]~26\, u_vga_driver|cnt_v[8]~26, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[9]~28\, u_vga_driver|cnt_v[9]~28, eth_sdram_vga, 1
instance = comp, \u_vga_driver|Equal0~3\, u_vga_driver|Equal0~3, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[9]\, u_vga_driver|cnt_v[9], eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan9~0\, u_vga_driver|LessThan9~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan9~1\, u_vga_driver|LessThan9~1, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[0]\, u_vga_driver|cnt_v[0], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[1]~12\, u_vga_driver|cnt_v[1]~12, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[1]\, u_vga_driver|cnt_v[1], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[2]~14\, u_vga_driver|cnt_v[2]~14, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[2]\, u_vga_driver|cnt_v[2], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[3]~16\, u_vga_driver|cnt_v[3]~16, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[3]\, u_vga_driver|cnt_v[3], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[4]~18\, u_vga_driver|cnt_v[4]~18, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[4]\, u_vga_driver|cnt_v[4], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[5]~20\, u_vga_driver|cnt_v[5]~20, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[5]\, u_vga_driver|cnt_v[5], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[6]~22\, u_vga_driver|cnt_v[6]~22, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[6]\, u_vga_driver|cnt_v[6], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[7]~24\, u_vga_driver|cnt_v[7]~24, eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[7]\, u_vga_driver|cnt_v[7], eth_sdram_vga, 1
instance = comp, \u_vga_driver|cnt_v[8]\, u_vga_driver|cnt_v[8], eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_en~2\, u_vga_driver|vga_en~2, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan4~0\, u_vga_driver|LessThan4~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan4~1\, u_vga_driver|LessThan4~1, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_en~3\, u_vga_driver|vga_en~3, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan7~0\, u_vga_driver|LessThan7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~17, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~18, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_req, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux6~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal13~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~14, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~13, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~12, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux7~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Selector0~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]~12, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]~14, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_clk[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal11~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]~35, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]~37, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[12], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]~39, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[13], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]~41, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[14], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|LessThan3~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]~14, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]~15, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]~17, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]~19, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]~21, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]~23, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]~25, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]~27, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]~29, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]~31, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]~33, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|cnt_200us[11], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux2~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Equal8~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Add5~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_ar_cnt[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux1~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux0~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|init_state[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|Mux3~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3]\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|work_state[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, eth_sdram_vga, 1
instance = comp, \eth_rxdv~input\, eth_rxdv~input, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[3]~0\, u_udp|u_ip_receive|rx_data[3]~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_byte_sw~feeder\, u_udp|u_ip_receive|rx_byte_sw~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_byte_sw\, u_udp|u_ip_receive|rx_byte_sw, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_byte_val\, u_udp|u_ip_receive|rx_byte_val, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[0]~17\, u_udp|u_ip_receive|data_cnt[0]~17, eth_sdram_vga, 1
instance = comp, \eth_rx_data[3]~input\, eth_rx_data[3]~input, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[7]~1\, u_udp|u_ip_receive|rx_data[7]~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[7]\, u_udp|u_ip_receive|rx_data[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[7]~feeder\, u_udp|u_ip_receive|udp_byte_num[7]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[0]~6\, u_udp|u_ip_receive|cnt[0]~6, eth_sdram_vga, 1
instance = comp, \eth_rx_data[2]~input\, eth_rx_data[2]~input, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[6]~feeder\, u_udp|u_ip_receive|rx_data[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[6]\, u_udp|u_ip_receive|rx_data[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~20\, u_udp|u_ip_receive|cnt[2]~20, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[3]~22\, u_udp|u_ip_receive|cnt[3]~22, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal7~0\, u_udp|u_ip_receive|Equal7~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal1~0\, u_udp|u_ip_receive|Equal1~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|LessThan0~0\, u_udp|u_ip_receive|LessThan0~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[2]\, u_udp|u_ip_receive|rx_data[2], eth_sdram_vga, 1
instance = comp, \eth_rx_data[1]~input\, eth_rx_data[1]~input, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[1]\, u_udp|u_ip_receive|rx_data[1], eth_sdram_vga, 1
instance = comp, \eth_rx_data[0]~input\, eth_rx_data[0]~input, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[4]~feeder\, u_udp|u_ip_receive|rx_data[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[4]\, u_udp|u_ip_receive|rx_data[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[5]\, u_udp|u_ip_receive|rx_data[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[0]~feeder\, u_udp|u_ip_receive|rx_data[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[0]\, u_udp|u_ip_receive|rx_data[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal0~0\, u_udp|u_ip_receive|Equal0~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rx_data[3]\, u_udp|u_ip_receive|rx_data[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal0~1\, u_udp|u_ip_receive|Equal0~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~11\, u_udp|u_ip_receive|always3~11, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector13~1\, u_udp|u_ip_receive|Selector13~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~5\, u_udp|u_ip_receive|cnt[2]~5, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~7\, u_udp|u_ip_receive|Selector7~7, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[1]~feeder\, u_udp|u_ip_receive|des_mac[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[47]~0\, u_udp|u_ip_receive|des_mac[47]~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[1]\, u_udp|u_ip_receive|des_mac[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[9]\, u_udp|u_ip_receive|des_mac[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[17]~feeder\, u_udp|u_ip_receive|des_mac[17]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[17]\, u_udp|u_ip_receive|des_mac[17], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[25]\, u_udp|u_ip_receive|des_mac[25], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[4]~feeder\, u_udp|u_ip_receive|des_mac[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[4]\, u_udp|u_ip_receive|des_mac[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[12]~feeder\, u_udp|u_ip_receive|des_mac[12]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[12]\, u_udp|u_ip_receive|des_mac[12], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[20]~feeder\, u_udp|u_ip_receive|des_mac[20]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[20]\, u_udp|u_ip_receive|des_mac[20], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[28]\, u_udp|u_ip_receive|des_mac[28], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[36]\, u_udp|u_ip_receive|des_mac[36], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[0]~feeder\, u_udp|u_ip_receive|des_mac[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[0]\, u_udp|u_ip_receive|des_mac[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[8]~feeder\, u_udp|u_ip_receive|des_mac[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[8]\, u_udp|u_ip_receive|des_mac[8], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[16]~feeder\, u_udp|u_ip_receive|des_mac[16]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[16]\, u_udp|u_ip_receive|des_mac[16], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[24]\, u_udp|u_ip_receive|des_mac[24], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[32]\, u_udp|u_ip_receive|des_mac[32], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[5]\, u_udp|u_ip_receive|des_mac[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[13]\, u_udp|u_ip_receive|des_mac[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[21]~feeder\, u_udp|u_ip_receive|des_mac[21]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[21]\, u_udp|u_ip_receive|des_mac[21], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[29]~feeder\, u_udp|u_ip_receive|des_mac[29]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[29]\, u_udp|u_ip_receive|des_mac[29], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~0\, u_udp|u_ip_receive|Equal5~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~1\, u_udp|u_ip_receive|Equal5~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[6]~feeder\, u_udp|u_ip_receive|des_mac[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[6]\, u_udp|u_ip_receive|des_mac[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[2]~feeder\, u_udp|u_ip_receive|des_mac[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[2]\, u_udp|u_ip_receive|des_mac[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[10]~feeder\, u_udp|u_ip_receive|des_mac[10]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[10]\, u_udp|u_ip_receive|des_mac[10], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[14]\, u_udp|u_ip_receive|des_mac[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~2\, u_udp|u_ip_receive|Equal5~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~3\, u_udp|u_ip_receive|Equal5~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~4\, u_udp|u_ip_receive|Equal5~4, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[44]\, u_udp|u_ip_receive|des_mac[44], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[22]~feeder\, u_udp|u_ip_receive|des_mac[22]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[22]\, u_udp|u_ip_receive|des_mac[22], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[30]~feeder\, u_udp|u_ip_receive|des_mac[30]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[30]\, u_udp|u_ip_receive|des_mac[30], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[38]~feeder\, u_udp|u_ip_receive|des_mac[38]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[38]\, u_udp|u_ip_receive|des_mac[38], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[46]~feeder\, u_udp|u_ip_receive|des_mac[46]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[46]\, u_udp|u_ip_receive|des_mac[46], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[37]\, u_udp|u_ip_receive|des_mac[37], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[45]\, u_udp|u_ip_receive|des_mac[45], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[7]~feeder\, u_udp|u_ip_receive|des_mac[7]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[7]\, u_udp|u_ip_receive|des_mac[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[15]\, u_udp|u_ip_receive|des_mac[15], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[23]\, u_udp|u_ip_receive|des_mac[23], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[31]\, u_udp|u_ip_receive|des_mac[31], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[39]\, u_udp|u_ip_receive|des_mac[39], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[47]\, u_udp|u_ip_receive|des_mac[47], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~0\, u_udp|u_ip_receive|Equal6~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[40]\, u_udp|u_ip_receive|des_mac[40], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[3]~feeder\, u_udp|u_ip_receive|des_mac[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[3]\, u_udp|u_ip_receive|des_mac[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[11]\, u_udp|u_ip_receive|des_mac[11], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[19]\, u_udp|u_ip_receive|des_mac[19], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[27]\, u_udp|u_ip_receive|des_mac[27], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[35]~feeder\, u_udp|u_ip_receive|des_mac[35]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[35]\, u_udp|u_ip_receive|des_mac[35], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[43]~feeder\, u_udp|u_ip_receive|des_mac[43]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[43]\, u_udp|u_ip_receive|des_mac[43], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[33]~feeder\, u_udp|u_ip_receive|des_mac[33]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[33]\, u_udp|u_ip_receive|des_mac[33], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[41]\, u_udp|u_ip_receive|des_mac[41], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[18]\, u_udp|u_ip_receive|des_mac[18], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[26]\, u_udp|u_ip_receive|des_mac[26], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[34]~feeder\, u_udp|u_ip_receive|des_mac[34]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[34]\, u_udp|u_ip_receive|des_mac[34], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[42]~feeder\, u_udp|u_ip_receive|des_mac[42]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_mac[42]\, u_udp|u_ip_receive|des_mac[42], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~1\, u_udp|u_ip_receive|Equal6~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~2\, u_udp|u_ip_receive|Equal6~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~3\, u_udp|u_ip_receive|Equal6~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~4\, u_udp|u_ip_receive|Equal6~4, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~7\, u_udp|u_ip_receive|Equal6~7, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~6\, u_udp|u_ip_receive|Equal6~6, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~5\, u_udp|u_ip_receive|Equal6~5, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~8\, u_udp|u_ip_receive|Equal6~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~9\, u_udp|u_ip_receive|Equal6~9, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal6~10\, u_udp|u_ip_receive|Equal6~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~10\, u_udp|u_ip_receive|Equal5~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~7\, u_udp|u_ip_receive|Equal5~7, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~5\, u_udp|u_ip_receive|Equal5~5, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~8\, u_udp|u_ip_receive|Equal5~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~6\, u_udp|u_ip_receive|Equal5~6, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~9\, u_udp|u_ip_receive|Equal5~9, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~13\, u_udp|u_ip_receive|Equal5~13, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~11\, u_udp|u_ip_receive|Equal5~11, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~12\, u_udp|u_ip_receive|Equal5~12, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~14\, u_udp|u_ip_receive|Equal5~14, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~15\, u_udp|u_ip_receive|Equal5~15, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal5~16\, u_udp|u_ip_receive|Equal5~16, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~0\, u_udp|u_ip_receive|always3~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector13~2\, u_udp|u_ip_receive|Selector13~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector13~3\, u_udp|u_ip_receive|Selector13~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|error_en\, u_udp|u_ip_receive|error_en, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector6~0\, u_udp|u_ip_receive|Selector6~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector6~1\, u_udp|u_ip_receive|Selector6~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_rx_end\, u_udp|u_ip_receive|cur_state.st_rx_end, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_idle~0\, u_udp|u_ip_receive|cur_state.st_idle~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_idle\, u_udp|u_ip_receive|cur_state.st_idle, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~17\, u_udp|u_ip_receive|cnt[2]~17, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[3]\, u_udp|u_ip_receive|cnt[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[4]~24\, u_udp|u_ip_receive|cnt[4]~24, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[4]\, u_udp|u_ip_receive|cnt[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[23]~0\, u_udp|u_ip_receive|des_ip[23]~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[23]~1\, u_udp|u_ip_receive|des_ip[23]~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[6]\, u_udp|u_ip_receive|des_ip[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[14]\, u_udp|u_ip_receive|des_ip[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[7]\, u_udp|u_ip_receive|des_ip[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[15]~feeder\, u_udp|u_ip_receive|des_ip[15]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[15]\, u_udp|u_ip_receive|des_ip[15], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[4]~feeder\, u_udp|u_ip_receive|des_ip[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[4]\, u_udp|u_ip_receive|des_ip[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[12]\, u_udp|u_ip_receive|des_ip[12], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[5]~feeder\, u_udp|u_ip_receive|des_ip[5]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[5]\, u_udp|u_ip_receive|des_ip[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[13]\, u_udp|u_ip_receive|des_ip[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~6\, u_udp|u_ip_receive|always3~6, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[3]\, u_udp|u_ip_receive|des_ip[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[11]~feeder\, u_udp|u_ip_receive|des_ip[11]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[11]\, u_udp|u_ip_receive|des_ip[11], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[0]~feeder\, u_udp|u_ip_receive|des_ip[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[0]\, u_udp|u_ip_receive|des_ip[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[8]\, u_udp|u_ip_receive|des_ip[8], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[1]~feeder\, u_udp|u_ip_receive|des_ip[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[1]\, u_udp|u_ip_receive|des_ip[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[9]\, u_udp|u_ip_receive|des_ip[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[2]~feeder\, u_udp|u_ip_receive|des_ip[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[2]\, u_udp|u_ip_receive|des_ip[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[10]\, u_udp|u_ip_receive|des_ip[10], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~7\, u_udp|u_ip_receive|always3~7, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~9\, u_udp|u_ip_receive|always3~9, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~8\, u_udp|u_ip_receive|always3~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~10\, u_udp|u_ip_receive|always3~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|LessThan2~0\, u_udp|u_ip_receive|LessThan2~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[16]~feeder\, u_udp|u_ip_receive|des_ip[16]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[16]\, u_udp|u_ip_receive|des_ip[16], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[18]~feeder\, u_udp|u_ip_receive|des_ip[18]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[18]\, u_udp|u_ip_receive|des_ip[18], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[17]\, u_udp|u_ip_receive|des_ip[17], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[19]~feeder\, u_udp|u_ip_receive|des_ip[19]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[19]\, u_udp|u_ip_receive|des_ip[19], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~4\, u_udp|u_ip_receive|always3~4, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[21]~feeder\, u_udp|u_ip_receive|des_ip[21]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[21]\, u_udp|u_ip_receive|des_ip[21], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[23]~feeder\, u_udp|u_ip_receive|des_ip[23]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[23]\, u_udp|u_ip_receive|des_ip[23], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[22]\, u_udp|u_ip_receive|des_ip[22], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[20]~feeder\, u_udp|u_ip_receive|des_ip[20]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|des_ip[20]\, u_udp|u_ip_receive|des_ip[20], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~3\, u_udp|u_ip_receive|always3~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~1\, u_udp|u_ip_receive|always3~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~2\, u_udp|u_ip_receive|always3~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|always3~5\, u_udp|u_ip_receive|always3~5, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|skip_en~0\, u_udp|u_ip_receive|skip_en~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector13~0\, u_udp|u_ip_receive|Selector13~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~9\, u_udp|u_ip_receive|cnt[2]~9, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~10\, u_udp|u_ip_receive|cnt[2]~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~11\, u_udp|u_ip_receive|cnt[2]~11, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~12\, u_udp|u_ip_receive|cnt[2]~12, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal7~1\, u_udp|u_ip_receive|Equal7~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~8\, u_udp|u_ip_receive|Selector7~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~8\, u_udp|u_ip_receive|cnt[2]~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~13\, u_udp|u_ip_receive|cnt[2]~13, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[3]~feeder\, u_udp|u_ip_receive|ip_head_byte_num[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[2]~0\, u_udp|u_ip_receive|ip_head_byte_num[2]~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[3]\, u_udp|u_ip_receive|ip_head_byte_num[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[2]\, u_udp|u_ip_receive|ip_head_byte_num[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~5\, u_udp|u_ip_receive|Selector7~5, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[4]~feeder\, u_udp|u_ip_receive|ip_head_byte_num[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[4]\, u_udp|u_ip_receive|ip_head_byte_num[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add1~0\, u_udp|u_ip_receive|Add1~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|ip_head_byte_num[5]\, u_udp|u_ip_receive|ip_head_byte_num[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~4\, u_udp|u_ip_receive|Selector7~4, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~6\, u_udp|u_ip_receive|Selector7~6, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~14\, u_udp|u_ip_receive|cnt[2]~14, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~15\, u_udp|u_ip_receive|cnt[2]~15, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]~16\, u_udp|u_ip_receive|cnt[2]~16, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[0]\, u_udp|u_ip_receive|cnt[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[1]~18\, u_udp|u_ip_receive|cnt[1]~18, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[1]\, u_udp|u_ip_receive|cnt[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cnt[2]\, u_udp|u_ip_receive|cnt[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~2\, u_udp|u_ip_receive|Selector7~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[0]~0\, u_udp|u_ip_receive|udp_byte_num[0]~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[7]\, u_udp|u_ip_receive|udp_byte_num[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[6]\, u_udp|u_ip_receive|udp_byte_num[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[5]\, u_udp|u_ip_receive|udp_byte_num[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[4]~feeder\, u_udp|u_ip_receive|udp_byte_num[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[4]\, u_udp|u_ip_receive|udp_byte_num[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[3]~feeder\, u_udp|u_ip_receive|udp_byte_num[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[3]\, u_udp|u_ip_receive|udp_byte_num[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[4]~13\, u_udp|u_ip_receive|data_byte_num[4]~13, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[4]~14\, u_udp|u_ip_receive|data_byte_num[4]~14, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[5]~16\, u_udp|u_ip_receive|data_byte_num[5]~16, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[6]~18\, u_udp|u_ip_receive|data_byte_num[6]~18, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[7]~20\, u_udp|u_ip_receive|data_byte_num[7]~20, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~19\, u_udp|u_ip_receive|Selector7~19, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[7]\, u_udp|u_ip_receive|data_byte_num[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[6]\, u_udp|u_ip_receive|data_byte_num[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[5]\, u_udp|u_ip_receive|data_byte_num[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[4]\, u_udp|u_ip_receive|data_byte_num[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[3]~38\, u_udp|u_ip_receive|data_byte_num[3]~38, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[3]\, u_udp|u_ip_receive|data_byte_num[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[2]~feeder\, u_udp|u_ip_receive|udp_byte_num[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[2]\, u_udp|u_ip_receive|udp_byte_num[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[2]\, u_udp|u_ip_receive|data_byte_num[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[1]~feeder\, u_udp|u_ip_receive|udp_byte_num[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[1]\, u_udp|u_ip_receive|udp_byte_num[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[1]\, u_udp|u_ip_receive|data_byte_num[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[0]~feeder\, u_udp|u_ip_receive|udp_byte_num[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[0]\, u_udp|u_ip_receive|udp_byte_num[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[0]\, u_udp|u_ip_receive|data_byte_num[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~0\, u_udp|u_ip_receive|Add5~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~2\, u_udp|u_ip_receive|Add5~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~4\, u_udp|u_ip_receive|Add5~4, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~6\, u_udp|u_ip_receive|Add5~6, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~8\, u_udp|u_ip_receive|Add5~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~10\, u_udp|u_ip_receive|Add5~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~12\, u_udp|u_ip_receive|Add5~12, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~14\, u_udp|u_ip_receive|Add5~14, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~0\, u_udp|u_ip_receive|Equal15~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~1\, u_udp|u_ip_receive|Equal15~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~2\, u_udp|u_ip_receive|Equal15~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~3\, u_udp|u_ip_receive|Equal15~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~4\, u_udp|u_ip_receive|Equal15~4, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[12]~feeder\, u_udp|u_ip_receive|udp_byte_num[12]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[8]~1\, u_udp|u_ip_receive|udp_byte_num[8]~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[12]\, u_udp|u_ip_receive|udp_byte_num[12], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[11]~feeder\, u_udp|u_ip_receive|udp_byte_num[11]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[11]\, u_udp|u_ip_receive|udp_byte_num[11], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[10]\, u_udp|u_ip_receive|udp_byte_num[10], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[9]~feeder\, u_udp|u_ip_receive|udp_byte_num[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[9]\, u_udp|u_ip_receive|udp_byte_num[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[8]~feeder\, u_udp|u_ip_receive|udp_byte_num[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[8]\, u_udp|u_ip_receive|udp_byte_num[8], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[8]~22\, u_udp|u_ip_receive|data_byte_num[8]~22, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[9]~24\, u_udp|u_ip_receive|data_byte_num[9]~24, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[10]~26\, u_udp|u_ip_receive|data_byte_num[10]~26, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[11]~28\, u_udp|u_ip_receive|data_byte_num[11]~28, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[12]~30\, u_udp|u_ip_receive|data_byte_num[12]~30, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[12]\, u_udp|u_ip_receive|data_byte_num[12], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[11]\, u_udp|u_ip_receive|data_byte_num[11], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[10]\, u_udp|u_ip_receive|data_byte_num[10], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[9]\, u_udp|u_ip_receive|data_byte_num[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[8]\, u_udp|u_ip_receive|data_byte_num[8], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~16\, u_udp|u_ip_receive|Add5~16, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~18\, u_udp|u_ip_receive|Add5~18, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~20\, u_udp|u_ip_receive|Add5~20, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~22\, u_udp|u_ip_receive|Add5~22, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~24\, u_udp|u_ip_receive|Add5~24, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[13]~feeder\, u_udp|u_ip_receive|udp_byte_num[13]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[13]\, u_udp|u_ip_receive|udp_byte_num[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[13]~32\, u_udp|u_ip_receive|data_byte_num[13]~32, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[13]\, u_udp|u_ip_receive|data_byte_num[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~26\, u_udp|u_ip_receive|Add5~26, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~8\, u_udp|u_ip_receive|Equal15~8, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~5\, u_udp|u_ip_receive|Equal15~5, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~6\, u_udp|u_ip_receive|Equal15~6, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~7\, u_udp|u_ip_receive|Equal15~7, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~10\, u_udp|u_ip_receive|Equal15~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[0]\, u_udp|u_ip_receive|data_cnt[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[1]~19\, u_udp|u_ip_receive|data_cnt[1]~19, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[1]\, u_udp|u_ip_receive|data_cnt[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[2]~21\, u_udp|u_ip_receive|data_cnt[2]~21, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[2]\, u_udp|u_ip_receive|data_cnt[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[3]~23\, u_udp|u_ip_receive|data_cnt[3]~23, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[3]\, u_udp|u_ip_receive|data_cnt[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[4]~25\, u_udp|u_ip_receive|data_cnt[4]~25, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[4]\, u_udp|u_ip_receive|data_cnt[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[5]~27\, u_udp|u_ip_receive|data_cnt[5]~27, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[5]\, u_udp|u_ip_receive|data_cnt[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[6]~29\, u_udp|u_ip_receive|data_cnt[6]~29, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[6]\, u_udp|u_ip_receive|data_cnt[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[7]~31\, u_udp|u_ip_receive|data_cnt[7]~31, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[7]\, u_udp|u_ip_receive|data_cnt[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[8]~33\, u_udp|u_ip_receive|data_cnt[8]~33, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[8]\, u_udp|u_ip_receive|data_cnt[8], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[9]~35\, u_udp|u_ip_receive|data_cnt[9]~35, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[9]\, u_udp|u_ip_receive|data_cnt[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[10]~37\, u_udp|u_ip_receive|data_cnt[10]~37, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[10]\, u_udp|u_ip_receive|data_cnt[10], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[11]~39\, u_udp|u_ip_receive|data_cnt[11]~39, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[11]\, u_udp|u_ip_receive|data_cnt[11], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[12]~41\, u_udp|u_ip_receive|data_cnt[12]~41, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[12]\, u_udp|u_ip_receive|data_cnt[12], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[13]~43\, u_udp|u_ip_receive|data_cnt[13]~43, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[13]\, u_udp|u_ip_receive|data_cnt[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[14]~45\, u_udp|u_ip_receive|data_cnt[14]~45, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[14]\, u_udp|u_ip_receive|data_cnt[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[15]~47\, u_udp|u_ip_receive|data_cnt[15]~47, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[15]\, u_udp|u_ip_receive|data_cnt[15], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[14]~feeder\, u_udp|u_ip_receive|udp_byte_num[14]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[14]\, u_udp|u_ip_receive|udp_byte_num[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[14]~34\, u_udp|u_ip_receive|data_byte_num[14]~34, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[14]\, u_udp|u_ip_receive|data_byte_num[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~28\, u_udp|u_ip_receive|Add5~28, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[15]~feeder\, u_udp|u_ip_receive|udp_byte_num[15]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|udp_byte_num[15]\, u_udp|u_ip_receive|udp_byte_num[15], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[15]~36\, u_udp|u_ip_receive|data_byte_num[15]~36, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_byte_num[15]\, u_udp|u_ip_receive|data_byte_num[15], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Add5~30\, u_udp|u_ip_receive|Add5~30, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Equal15~9\, u_udp|u_ip_receive|Equal15~9, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~14\, u_udp|u_ip_receive|Selector7~14, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~15\, u_udp|u_ip_receive|Selector7~15, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~9\, u_udp|u_ip_receive|Selector7~9, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~16\, u_udp|u_ip_receive|Selector7~16, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~3\, u_udp|u_ip_receive|Selector7~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~17\, u_udp|u_ip_receive|Selector7~17, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~10\, u_udp|u_ip_receive|Selector7~10, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~11\, u_udp|u_ip_receive|Selector7~11, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~12\, u_udp|u_ip_receive|Selector7~12, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~13\, u_udp|u_ip_receive|Selector7~13, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector7~18\, u_udp|u_ip_receive|Selector7~18, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|skip_en\, u_udp|u_ip_receive|skip_en, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector1~1\, u_udp|u_ip_receive|Selector1~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector1~0\, u_udp|u_ip_receive|Selector1~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_preamble\, u_udp|u_ip_receive|cur_state.st_preamble, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector2~0\, u_udp|u_ip_receive|Selector2~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_eth_head\, u_udp|u_ip_receive|cur_state.st_eth_head, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|Selector3~0\, u_udp|u_ip_receive|Selector3~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_ip_head\, u_udp|u_ip_receive|cur_state.st_ip_head, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_udp_head~feeder\, u_udp|u_ip_receive|cur_state.st_udp_head~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_udp_head\, u_udp|u_ip_receive|cur_state.st_udp_head, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_rx_data~feeder\, u_udp|u_ip_receive|cur_state.st_rx_data~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|cur_state.st_rx_data\, u_udp|u_ip_receive|cur_state.st_rx_data, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|data_cnt[15]~16\, u_udp|u_ip_receive|data_cnt[15]~16, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_en~0\, u_udp|u_ip_receive|rec_en~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_en\, u_udp|u_ip_receive|rec_en, eth_sdram_vga, 1
instance = comp, \comb_5|rec_en_flag\, comb_5|rec_en_flag, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_en_16~0\, comb_5|udp_rec_en_16~0, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_en_16~feeder\, comb_5|udp_rec_en_16~feeder, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_en_16\, comb_5|udp_rec_en_16, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[0]~feeder\, u_udp|u_ip_receive|rec_data[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[0]~1\, u_udp|u_ip_receive|rec_data[0]~1, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[0]\, u_udp|u_ip_receive|rec_data[0], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[16]~feeder\, u_udp|u_ip_receive|rec_data[16]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[16]~0\, u_udp|u_ip_receive|rec_data[16]~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[16]\, u_udp|u_ip_receive|rec_data[16], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~0\, comb_5|udp_rec_data_16~0, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[0]\, comb_5|udp_rec_data_16[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9]\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[17]~feeder\, u_udp|u_ip_receive|rec_data[17]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[17]\, u_udp|u_ip_receive|rec_data[17], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[1]~feeder\, u_udp|u_ip_receive|rec_data[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[1]\, u_udp|u_ip_receive|rec_data[1], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~1\, comb_5|udp_rec_data_16~1, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[1]\, comb_5|udp_rec_data_16[1], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[2]~feeder\, u_udp|u_ip_receive|rec_data[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[2]\, u_udp|u_ip_receive|rec_data[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[18]~feeder\, u_udp|u_ip_receive|rec_data[18]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[18]\, u_udp|u_ip_receive|rec_data[18], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~2\, comb_5|udp_rec_data_16~2, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[2]\, comb_5|udp_rec_data_16[2], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[19]~feeder\, u_udp|u_ip_receive|rec_data[19]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[19]\, u_udp|u_ip_receive|rec_data[19], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[3]~feeder\, u_udp|u_ip_receive|rec_data[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[3]\, u_udp|u_ip_receive|rec_data[3], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~3\, comb_5|udp_rec_data_16~3, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[3]\, comb_5|udp_rec_data_16[3], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[4]~feeder\, u_udp|u_ip_receive|rec_data[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[4]\, u_udp|u_ip_receive|rec_data[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[20]~feeder\, u_udp|u_ip_receive|rec_data[20]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[20]\, u_udp|u_ip_receive|rec_data[20], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~4\, comb_5|udp_rec_data_16~4, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[4]\, comb_5|udp_rec_data_16[4], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[5]~feeder\, u_udp|u_ip_receive|rec_data[5]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[5]\, u_udp|u_ip_receive|rec_data[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[21]~feeder\, u_udp|u_ip_receive|rec_data[21]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[21]\, u_udp|u_ip_receive|rec_data[21], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~5\, comb_5|udp_rec_data_16~5, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[5]\, comb_5|udp_rec_data_16[5], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[6]~feeder\, u_udp|u_ip_receive|rec_data[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[6]\, u_udp|u_ip_receive|rec_data[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[22]~feeder\, u_udp|u_ip_receive|rec_data[22]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[22]\, u_udp|u_ip_receive|rec_data[22], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~6\, comb_5|udp_rec_data_16~6, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[6]\, comb_5|udp_rec_data_16[6], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[23]~feeder\, u_udp|u_ip_receive|rec_data[23]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[23]\, u_udp|u_ip_receive|rec_data[23], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[7]~feeder\, u_udp|u_ip_receive|rec_data[7]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[7]\, u_udp|u_ip_receive|rec_data[7], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~7\, comb_5|udp_rec_data_16~7, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[7]\, comb_5|udp_rec_data_16[7], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[24]~feeder\, u_udp|u_ip_receive|rec_data[24]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[24]~2\, u_udp|u_ip_receive|rec_data[24]~2, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[24]\, u_udp|u_ip_receive|rec_data[24], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[8]~feeder\, u_udp|u_ip_receive|rec_data[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[8]~3\, u_udp|u_ip_receive|rec_data[8]~3, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[8]\, u_udp|u_ip_receive|rec_data[8], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~8\, comb_5|udp_rec_data_16~8, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[8]\, comb_5|udp_rec_data_16[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|always0~0\, u_sdram_top|u_sdram_controller|u_sdram_data|always0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_out_en, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[8], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[9]~feeder\, u_udp|u_ip_receive|rec_data[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[9]\, u_udp|u_ip_receive|rec_data[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[25]~feeder\, u_udp|u_ip_receive|rec_data[25]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[25]\, u_udp|u_ip_receive|rec_data[25], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~9\, comb_5|udp_rec_data_16~9, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[9]\, comb_5|udp_rec_data_16[9], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[26]~feeder\, u_udp|u_ip_receive|rec_data[26]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[26]\, u_udp|u_ip_receive|rec_data[26], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[10]~feeder\, u_udp|u_ip_receive|rec_data[10]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[10]\, u_udp|u_ip_receive|rec_data[10], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~10\, comb_5|udp_rec_data_16~10, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[10]\, comb_5|udp_rec_data_16[10], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[27]~feeder\, u_udp|u_ip_receive|rec_data[27]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[27]\, u_udp|u_ip_receive|rec_data[27], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[11]~feeder\, u_udp|u_ip_receive|rec_data[11]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[11]\, u_udp|u_ip_receive|rec_data[11], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~11\, comb_5|udp_rec_data_16~11, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[11]\, comb_5|udp_rec_data_16[11], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[28]~feeder\, u_udp|u_ip_receive|rec_data[28]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[28]\, u_udp|u_ip_receive|rec_data[28], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[12]~feeder\, u_udp|u_ip_receive|rec_data[12]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[12]\, u_udp|u_ip_receive|rec_data[12], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~12\, comb_5|udp_rec_data_16~12, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[12]\, comb_5|udp_rec_data_16[12], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[13]~feeder\, u_udp|u_ip_receive|rec_data[13]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[13]\, u_udp|u_ip_receive|rec_data[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[29]~feeder\, u_udp|u_ip_receive|rec_data[29]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[29]\, u_udp|u_ip_receive|rec_data[29], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~13\, comb_5|udp_rec_data_16~13, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[13]\, comb_5|udp_rec_data_16[13], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[14]~feeder\, u_udp|u_ip_receive|rec_data[14]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[14]\, u_udp|u_ip_receive|rec_data[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[30]~feeder\, u_udp|u_ip_receive|rec_data[30]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[30]\, u_udp|u_ip_receive|rec_data[30], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~14\, comb_5|udp_rec_data_16~14, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[14]\, comb_5|udp_rec_data_16[14], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[31]~feeder\, u_udp|u_ip_receive|rec_data[31]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[31]\, u_udp|u_ip_receive|rec_data[31], eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[15]~feeder\, u_udp|u_ip_receive|rec_data[15]~feeder, eth_sdram_vga, 1
instance = comp, \u_udp|u_ip_receive|rec_data[15]\, u_udp|u_ip_receive|rec_data[15], eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16~15\, comb_5|udp_rec_data_16~15, eth_sdram_vga, 1
instance = comp, \comb_5|udp_rec_data_16[15]\, comb_5|udp_rec_data_16[15], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9\, u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[11], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[12], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[13], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[14], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_din_r[15], eth_sdram_vga, 1
instance = comp, \u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\, u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|WideOr1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Equal1~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Mux0~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector2~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_cmd_r[2]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~15, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~41, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~43, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_wr_ack~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1\, u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2\, u_sdram_top|u_sdram_fifo_ctrl|wr_ack_r2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|write_done_flag\, u_sdram_top|u_sdram_fifo_ctrl|write_done_flag, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3\, u_sdram_top|u_sdram_fifo_ctrl|LessThan0~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0\, u_sdram_top|u_sdram_fifo_ctrl|LessThan0~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1\, u_sdram_top|u_sdram_fifo_ctrl|LessThan0~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2\, u_sdram_top|u_sdram_fifo_ctrl|LessThan0~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4\, u_sdram_top|u_sdram_fifo_ctrl|LessThan0~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~17, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~19, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~23, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~25, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~27, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~29, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~31, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~33, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~35, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~37, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~39, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~15, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~41, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~43, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0\, u_sdram_top|u_sdram_controller|u_sdram_ctrl|sdram_rd_ack~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1\, u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2\, u_sdram_top|u_sdram_fifo_ctrl|rd_ack_r2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|read_done_flag\, u_sdram_top|u_sdram_fifo_ctrl|read_done_flag, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3\, u_sdram_top|u_sdram_fifo_ctrl|LessThan1~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0\, u_sdram_top|u_sdram_fifo_ctrl|LessThan1~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1\, u_sdram_top|u_sdram_fifo_ctrl|LessThan1~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2\, u_sdram_top|u_sdram_fifo_ctrl|LessThan1~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4\, u_sdram_top|u_sdram_fifo_ctrl|LessThan1~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~17, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~19, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~23, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~25, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~27, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~29, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~31, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~33, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~35, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~37, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~39, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]\, u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector4~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0\, u_sdram_top|u_sdram_controller|u_sdram_data|Equal2~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector3~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_ba[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]~3, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~4, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~5, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~6, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[1], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~7, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~8, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[2], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector12~2, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[3], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~9, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~10, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[4], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~11, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr~12, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[5], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector11~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[6], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector10~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[7], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector9~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector8~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[9], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector7~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[10], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector6~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[11], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~0, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1\, u_sdram_top|u_sdram_controller|u_sdram_cmd|Selector5~1, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12]\, u_sdram_top|u_sdram_controller|u_sdram_cmd|sdram_addr[12], eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan0~0\, u_vga_driver|LessThan0~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan1~0\, u_vga_driver|LessThan1~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan1~1\, u_vga_driver|LessThan1~1, eth_sdram_vga, 1
instance = comp, \u_vga_driver|LessThan2~1\, u_vga_driver|LessThan2~1, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_en~5\, u_vga_driver|vga_en~5, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_en~4\, u_vga_driver|vga_en~4, eth_sdram_vga, 1
instance = comp, \sdram_data[0]~input\, sdram_data[0]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[0], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, eth_sdram_vga, 1
instance = comp, \sdram_data[1]~input\, sdram_data[1]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[1], eth_sdram_vga, 1
instance = comp, \sdram_data[2]~input\, sdram_data[2]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[2], eth_sdram_vga, 1
instance = comp, \sdram_data[3]~input\, sdram_data[3]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[3], eth_sdram_vga, 1
instance = comp, \sdram_data[4]~input\, sdram_data[4]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[4], eth_sdram_vga, 1
instance = comp, \sdram_data[5]~input\, sdram_data[5]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[5], eth_sdram_vga, 1
instance = comp, \sdram_data[6]~input\, sdram_data[6]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[6], eth_sdram_vga, 1
instance = comp, \sdram_data[7]~input\, sdram_data[7]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[7], eth_sdram_vga, 1
instance = comp, \sdram_data[8]~input\, sdram_data[8]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[8], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[0]~0\, u_vga_driver|vga_rgb[0]~0, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[1]~1\, u_vga_driver|vga_rgb[1]~1, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[2]~2\, u_vga_driver|vga_rgb[2]~2, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[3]~3\, u_vga_driver|vga_rgb[3]~3, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[4]~4\, u_vga_driver|vga_rgb[4]~4, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[5]~5\, u_vga_driver|vga_rgb[5]~5, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[6]~6\, u_vga_driver|vga_rgb[6]~6, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[7]~7\, u_vga_driver|vga_rgb[7]~7, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[8]~8\, u_vga_driver|vga_rgb[8]~8, eth_sdram_vga, 1
instance = comp, \sdram_data[9]~input\, sdram_data[9]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[9], eth_sdram_vga, 1
instance = comp, \sdram_data[10]~input\, sdram_data[10]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[10], eth_sdram_vga, 1
instance = comp, \sdram_data[11]~input\, sdram_data[11]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[11], eth_sdram_vga, 1
instance = comp, \sdram_data[12]~input\, sdram_data[12]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[12], eth_sdram_vga, 1
instance = comp, \sdram_data[13]~input\, sdram_data[13]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[13], eth_sdram_vga, 1
instance = comp, \sdram_data[14]~input\, sdram_data[14]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]~feeder, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[14], eth_sdram_vga, 1
instance = comp, \sdram_data[15]~input\, sdram_data[15]~input, eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15]\, u_sdram_top|u_sdram_controller|u_sdram_data|sdram_dout_r[15], eth_sdram_vga, 1
instance = comp, \u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9\, u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[9]~9\, u_vga_driver|vga_rgb[9]~9, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[10]~10\, u_vga_driver|vga_rgb[10]~10, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[11]~11\, u_vga_driver|vga_rgb[11]~11, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[12]~12\, u_vga_driver|vga_rgb[12]~12, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[13]~13\, u_vga_driver|vga_rgb[13]~13, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[14]~14\, u_vga_driver|vga_rgb[14]~14, eth_sdram_vga, 1
instance = comp, \u_vga_driver|vga_rgb[15]~15\, u_vga_driver|vga_rgb[15]~15, eth_sdram_vga, 1
