#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 30 02:57:32 2018
# Process ID: 23047
# Current directory: /home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_HTA128_theta_0_0/design_1_HTA128_theta_0_0.dcp' for cell 'design_1_i/HTA128_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_acc128_128_mau_0_0/design_1_acc128_128_mau_0_0.dcp' for cell 'design_1_i/acc128_128_mau_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 2091.789 ; gain = 497.578 ; free physical = 8870 ; free virtual = 26466
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2091.789 ; gain = 832.754 ; free physical = 8873 ; free virtual = 26469
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2123.805 ; gain = 32.016 ; free physical = 8830 ; free virtual = 26461

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a0dcae37

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2134.805 ; gain = 11.000 ; free physical = 8883 ; free virtual = 26479

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18297fefb

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8855 ; free virtual = 26468
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16df2ae58

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8855 ; free virtual = 26468
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 67 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 155d73e7e

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8854 ; free virtual = 26467
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 155d73e7e

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8872 ; free virtual = 26485
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a5f1b1c6

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8868 ; free virtual = 26464
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a5f1b1c6

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8868 ; free virtual = 26464
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8868 ; free virtual = 26464
Ending Logic Optimization Task | Checksum: a5f1b1c6

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2134.805 ; gain = 0.000 ; free physical = 8868 ; free virtual = 26464

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.025 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: a5f1b1c6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8847 ; free virtual = 26443
Ending Power Optimization Task | Checksum: a5f1b1c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.270 ; gain = 279.465 ; free physical = 8854 ; free virtual = 26450

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a5f1b1c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26467
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2414.270 ; gain = 322.480 ; free physical = 8871 ; free virtual = 26467
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8851 ; free virtual = 26448
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3d4231ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8851 ; free virtual = 26448
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8851 ; free virtual = 26448

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b977a5df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8845 ; free virtual = 26442

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16963465f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8821 ; free virtual = 26435

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16963465f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26436
Phase 1 Placer Initialization | Checksum: 16963465f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26436

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fe8cae9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8830 ; free virtual = 26443

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26419

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 23c7a07e3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26419
Phase 2 Global Placement | Checksum: 26a3c75e7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8770 ; free virtual = 26419

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26a3c75e7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8787 ; free virtual = 26437

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 207b4fa96

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26419

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 135334134

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8821 ; free virtual = 26418

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135334134

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8821 ; free virtual = 26418

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 166050016

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8820 ; free virtual = 26417

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1625595d9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8820 ; free virtual = 26417

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1625595d9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8820 ; free virtual = 26417
Phase 3 Detail Placement | Checksum: 1625595d9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8820 ; free virtual = 26417

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1428e8a8f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1428e8a8f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8796 ; free virtual = 26429
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.553. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2122b427f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26419
Phase 4.1 Post Commit Optimization | Checksum: 2122b427f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8822 ; free virtual = 26419

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2122b427f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8823 ; free virtual = 26420

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2122b427f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8823 ; free virtual = 26421

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bd3ca957

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8823 ; free virtual = 26420
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bd3ca957

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8823 ; free virtual = 26420
Ending Placer Task | Checksum: 14dd77868

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8834 ; free virtual = 26432
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8851 ; free virtual = 26449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8824 ; free virtual = 26428
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8819 ; free virtual = 26418
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8829 ; free virtual = 26428
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8845 ; free virtual = 26444
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ad2ccaa5 ConstDB: 0 ShapeSum: a0aaadc3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14583f041

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8918 ; free virtual = 26324
Post Restoration Checksum: NetGraph: 5ecaa40b NumContArr: e6b94c36 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14583f041

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8923 ; free virtual = 26329

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14583f041

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8925 ; free virtual = 26330

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14583f041

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8908 ; free virtual = 26313
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 171c2c7b3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8898 ; free virtual = 26303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.267  | TNS=0.000  | WHS=-0.281 | THS=-22.702|

Phase 2 Router Initialization | Checksum: ca2dd41c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8898 ; free virtual = 26304

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f362ed28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8893 ; free virtual = 26299

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1034
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.363  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11648cc84

Time (s): cpu = 00:01:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8899 ; free virtual = 26305

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.363  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f7168ed3

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8848 ; free virtual = 26308
Phase 4 Rip-up And Reroute | Checksum: f7168ed3

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8848 ; free virtual = 26308

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f7168ed3

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8848 ; free virtual = 26308

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f7168ed3

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8848 ; free virtual = 26308
Phase 5 Delay and Skew Optimization | Checksum: f7168ed3

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8848 ; free virtual = 26308

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c3cb3fcc

Time (s): cpu = 00:01:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8881 ; free virtual = 26304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.513  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c3cb3fcc

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8880 ; free virtual = 26303
Phase 6 Post Hold Fix | Checksum: c3cb3fcc

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8880 ; free virtual = 26303

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.15113 %
  Global Horizontal Routing Utilization  = 1.37111 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0d9404d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8894 ; free virtual = 26301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0d9404d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8893 ; free virtual = 26300

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2255c1878

Time (s): cpu = 00:02:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8894 ; free virtual = 26300

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.513  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2255c1878

Time (s): cpu = 00:02:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8893 ; free virtual = 26300
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8912 ; free virtual = 26319

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8913 ; free virtual = 26319
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2414.270 ; gain = 0.000 ; free physical = 8851 ; free virtual = 26318
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Temporary/vivado-outputs/HTA128_test/HTA128_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 03:00:27 2018...
