
---------- Begin Simulation Statistics ----------
final_tick                               18203955754068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162265                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498828                       # Number of bytes of host memory used
host_op_rate                                   296259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6161.19                       # Real time elapsed on the host
host_tick_rate                                9355556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999747627                       # Number of instructions simulated
sim_ops                                    1825305880                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057641                       # Number of seconds simulated
sim_ticks                                 57641382585                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         12                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1779237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3447223                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24506                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1778429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3445524                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24618                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1788388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3465268                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22169                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21940                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467120                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21940                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4739020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9496894                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       896391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1869301                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193107212                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110353384                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249887003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456238568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.692702                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.692702                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309314015                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225709820                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 528069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619477                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34842865                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.835572                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107700342                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30551517                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       21538114                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77032522                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32716751                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    500042230                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77148825                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038907                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490829631                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        169643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6711372                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724441                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6933324                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10873                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       393003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536514857                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487431729                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600143                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321985708                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.815942                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489317376                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419868794                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182827985                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.443622                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.443622                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570823      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222852759     45.22%     45.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11451      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68831479     13.97%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242131      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714947      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841727      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652195      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089007      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720747      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062137      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016275      0.21%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033840      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987334      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60557639     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22684047      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492868538                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272160816                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541848315                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266652761                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294677458                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4772651                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009683                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1329596     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94222      1.97%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        191736      4.02%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26712      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89727      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141239      2.96%     39.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14995      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        93156      1.95%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1000      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        399018      8.36%     49.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650512     13.63%     63.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1107163     23.20%     86.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       633572     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223909550                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    621481160                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220778968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249179058                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499914912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492868538                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43803623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250603                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36354518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    172569145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.856064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.029316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     73878655     42.81%     42.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8717485      5.05%     47.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9873689      5.72%     53.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11287739      6.54%     60.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11575033      6.71%     66.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12355749      7.16%     73.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11896738      6.89%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12791303      7.41%     88.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20192754     11.70%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    172569145                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.847351                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3515012                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3291534                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77032522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32716751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194599624                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               173097214                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193102856                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110351639                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249879588                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456227495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.692723                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.692723                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309311549                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225709580                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 529684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619721                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34842588                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.835592                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107702453                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30550010                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       21384065                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77038259                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32718958                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    500056512                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77152443                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2040211                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490833023                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6648184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724752                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6869831                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10875                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536525121                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487433917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600146                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321993430                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.815955                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489320129                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419875803                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182832197                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.443579                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.443579                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1571120      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222853041     45.22%     45.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11420      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68831891     13.97%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242441      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715473      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841036      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652242      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089336      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720649      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062551      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016360      0.21%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036936      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988575      1.62%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60558399     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22681764      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492873234                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272163099                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541849407                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266650393                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294684224                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4774573                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009687                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1328849     27.83%     27.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94455      1.98%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        194130      4.07%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26828      0.56%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89772      1.88%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140287      2.94%     39.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14659      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        93044      1.95%     41.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1013      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399926      8.38%     49.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648933     13.59%     63.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1107593     23.20%     86.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       635082     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223913588                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    621490058                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220783524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249211863                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499929218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492873234                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43828978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250894                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36401282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    172567530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.856118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.029330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     73880504     42.81%     42.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8718769      5.05%     47.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9872612      5.72%     53.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11278313      6.54%     60.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11560359      6.70%     66.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12367572      7.17%     73.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11920631      6.91%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12778940      7.41%     88.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20189830     11.70%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    172567530                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.847378                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3513985                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3331565                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77038259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32718958                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194602213                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               173097214                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193170424                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110411591                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249980986                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456401061                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.692442                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.692442                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309344257                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225769527                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 503232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619253                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34853951                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.836475                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107752850                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30582918                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       21500546                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77051191                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32747928                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500189867                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77169932                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2039236                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490985869                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        168205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6942198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        724161                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      7162822                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10630                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536605727                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487587381                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600157                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        322047733                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.816841                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489473177                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       420049292                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182881984                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.444165                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.444165                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570541      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222917200     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11451      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68871603     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242000      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5714994      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841469      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652188      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088827      3.67%     71.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720853      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062238      5.49%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016302      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032613      3.45%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986474      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60580075     12.29%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22716282      4.61%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     493025110                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272256829                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    542038161                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266744182                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294762502                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4774349                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009684                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329046     27.84%     27.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94187      1.97%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        193578      4.05%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26642      0.56%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89727      1.88%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140229      2.94%     39.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14949      0.31%     39.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        93412      1.96%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1004      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399337      8.36%     49.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650282     13.62%     63.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1108430     23.22%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       633523     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223972089                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    621631077                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220843199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249226551                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         500062546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        493025110                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43788770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250692                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36323474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    172593982                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.856560                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.029361                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     73887938     42.81%     42.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8706586      5.04%     47.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9873858      5.72%     53.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11289480      6.54%     60.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11550358      6.69%     66.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12374676      7.17%     73.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11941456      6.92%     80.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12778220      7.40%     88.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20191410     11.70%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    172593982                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.848256                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3511446                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3344195                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77051191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32747928                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194672791                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               173097214                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193185449                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426594                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.692389                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.692389                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309350311                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225790768                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 498966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619270                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857351                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.836810                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772838                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590646                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       21340805                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065298                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2128                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        14027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760627                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500262711                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182192                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041254                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491043832                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168682                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6828914                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724238                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7050860                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10713                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       225978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536656313                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487642726                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600157                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322078216                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.817161                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489528681                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420117359                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182904905                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.444275                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.444275                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570313      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222940058     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11472      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887282     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242237      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715369      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23840862      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652218      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089248      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720673      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062604      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016400      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036248      3.46%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988264      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60589036     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722810      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493085094                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272289936                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542102668                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266771897                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294802599                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4771815                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009677                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1329211     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94392      1.98%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        193094      4.05%     33.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26918      0.56%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89378      1.87%     36.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            1      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140137      2.94%     39.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14039      0.29%     39.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        95060      1.99%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400240      8.39%     49.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       644988     13.52%     63.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1109153     23.24%     86.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634196     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223996660                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    621689223                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220870829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249294597                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500135397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493085094                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43824029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251648                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36387851                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    172598248                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.856837                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.029336                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     73879368     42.80%     42.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8710187      5.05%     47.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9871723      5.72%     53.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11289573      6.54%     60.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11552479      6.69%     66.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12377012      7.17%     73.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11947601      6.92%     80.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12780280      7.40%     88.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20190025     11.70%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    172598248                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.848602                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3511744                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3366910                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700205                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               173097214                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93370770                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93370770                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94165216                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94165216                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3363968                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3363970                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3500165                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3500167                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 144245901586                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 144245901586                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 144245901586                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 144245901586                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96734738                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96734740                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97665381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97665383                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034775                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034775                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035838                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035838                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 42879.688982                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42879.663489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 41211.171926                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41211.148378                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7077                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2582742                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7148                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.481951                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   361.323727                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1636176                       # number of writebacks
system.cpu0.dcache.writebacks::total          1636176                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1711235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1711235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1711235                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1711235                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1652733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1652733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1747545                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1747545                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  53775337711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53775337711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  57642076435                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57642076435                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017893                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017893                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 32537.220296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32537.220296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 32984.602076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32984.602076                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1636176                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67846077                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67846077                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2674519                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2674521                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 128216460861                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 128216460861                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70520596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70520598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 47940.007478                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47939.971629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1705999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1705999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       968520                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       968520                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38168416044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38168416044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 39409.011733                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39409.011733                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25524693                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25524693                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       689449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       689449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16029440725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16029440725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26214142                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26214142                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23249.639531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23249.639531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       684213                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       684213                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15606921667                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15606921667                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026101                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026101                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 22810.033815                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22810.033815                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794446                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794446                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136197                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136197                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930643                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930643                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146347                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146347                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3866738724                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3866738724                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40783.220732                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40783.220732                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.876227                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95948406                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1636688                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.623517                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.875341                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782959752                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782959752                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36773283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36773299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36773283                       # number of overall hits
system.cpu0.icache.overall_hits::total       36773299                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34953                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34955                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34953                       # number of overall misses
system.cpu0.icache.overall_misses::total        34955                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    620315064                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    620315064                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    620315064                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    620315064                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36808236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36808254                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36808236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36808254                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17747.119389                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17746.103962                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17747.119389                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17746.103962                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30763                       # number of writebacks
system.cpu0.icache.writebacks::total            30763                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3680                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3680                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3680                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3680                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31273                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31273                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31273                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31273                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    546253200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    546253200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    546253200                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    546253200                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17467.246507                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17467.246507                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17467.246507                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17467.246507                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30763                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36773283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36773299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34955                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    620315064                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    620315064                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36808236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36808254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17747.119389                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17746.103962                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3680                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3680                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31273                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31273                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    546253200                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    546253200                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17467.246507                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17467.246507                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.639104                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36804574                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31275                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.804924                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.019721                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.619383                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000039                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993397                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993436                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294497307                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294497307                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1094601                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2062648                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813596                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        573363                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       573362                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1094605                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93313                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5134085                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5227398                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3970432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209463296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213433728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1209305                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77395520                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2989555                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008279                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090612                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2964804     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24751      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2989555                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2258118249                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31401419                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1672483358                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12935                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       467073                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         480008                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12935                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       467073                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        480008                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18338                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1169618                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1187960                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18338                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1169618                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1187960                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    472902623                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  54115611206                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  54588513829                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    472902623                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  54115611206                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  54588513829                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31273                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1636691                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1667968                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31273                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1636691                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1667968                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586384                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714624                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.712220                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586384                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714624                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.712220                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 25788.124277                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 46267.765378                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 45951.474653                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 25788.124277                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 46267.765378                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 45951.474653                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1209305                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1209305                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18338                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1169618                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1187956                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18338                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1169618                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1187956                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    466796069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  53726130077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  54192926146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    466796069                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  53726130077                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  54192926146                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586384                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714624                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.712218                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586384                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714624                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.712218                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 25455.124277                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 45934.766802                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 45618.630779                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 25455.124277                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 45934.766802                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 45618.630779                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1209305                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1107400                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1107400                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1107400                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1107400                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       559262                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       559262                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       559262                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       559262                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69897                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69897                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       503466                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       503466                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14433783765                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14433783765                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       573363                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       573363                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878093                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878093                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 28668.835165                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28668.835165                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       503466                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       503466                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14266129920                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14266129920                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878093                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878093                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28335.835826                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28335.835826                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12935                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397176                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410111                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18338                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       666152                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       684494                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    472902623                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  39681827441                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  40154730064                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31273                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1063328                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1094605                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586384                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.626478                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.625334                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 25788.124277                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 59568.728220                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 58663.377713                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18338                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       666152                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       684490                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    466796069                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  39460000157                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  39926796226                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586384                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.626478                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.625331                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 25455.124277                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 59235.730219                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58330.722474                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2425.267425                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3446871                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1212043                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.843852                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.784042                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005602                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005603                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   359.855134                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2030.617045                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008492                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087855                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.495756                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.592106                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2738                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1764                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.668457                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56362859                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56362859                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57641372585                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32308.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32308.numOps                      0                       # Number of Ops committed
system.cpu0.thread32308.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93371805                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93371805                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94166264                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94166264                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3363275                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3363277                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3499480                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3499482                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 144756358288                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 144756358288                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 144756358288                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 144756358288                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96735080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96735082                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97665744                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97665746                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034768                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034768                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035831                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035831                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43040.298010                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43040.272415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41365.105184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41365.081543                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7293                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2630115                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7163                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.541096                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   367.180651                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1635261                       # number of writebacks
system.cpu1.dcache.writebacks::total          1635261                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1711387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1711387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1711387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1711387                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1651888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1651888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1746704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1746704                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  53644497352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53644497352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  57501309013                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57501309013                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017885                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 32474.657696                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32474.657696                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 32919.893132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32919.893132                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1635261                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67849896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67849896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2673736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2673738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 128668678857                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128668678857                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70523632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70523634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48123.180021                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48123.144024                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1706125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1706125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       967611                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       967611                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  37991587383                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37991587383                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 39263.285952                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39263.285952                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25521909                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25521909                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       689539                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       689539                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16087679431                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16087679431                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26211448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26211448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23331.065293                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23331.065293                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       684277                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       684277                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15652909969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15652909969                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 22875.107550                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22875.107550                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794459                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794459                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136205                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136205                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930664                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930664                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.146352                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.146352                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3856811661                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3856811661                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101880                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101880                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 40676.802027                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40676.802027                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.876443                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95948489                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1635773                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.656359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000885                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.875558                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782961741                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782961741                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           16                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36774633                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36774649                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           16                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36774633                       # number of overall hits
system.cpu1.icache.overall_hits::total       36774649                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34364                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34366                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34364                       # number of overall misses
system.cpu1.icache.overall_misses::total        34366                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    600172560                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    600172560                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    600172560                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    600172560                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36808997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36809015                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36808997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36809015                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000934                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000934                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000934                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000934                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 17465.154231                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17464.137811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 17465.154231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17464.137811                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30780                       # number of writebacks
system.cpu1.icache.writebacks::total            30780                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3074                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3074                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3074                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3074                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31290                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31290                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31290                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31290                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    539142318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    539142318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    539142318                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    539142318                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17230.499137                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17230.499137                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17230.499137                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17230.499137                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30780                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           16                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36774633                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36774649                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34364                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34366                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    600172560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    600172560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36808997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36809015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 17465.154231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17464.137811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3074                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3074                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31290                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31290                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    539142318                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    539142318                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17230.499137                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17230.499137                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.639770                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36805941                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31292                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1176.209287                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.019721                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.620049                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000039                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993399                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993437                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294503412                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294503412                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1093714                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2061358                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       813189                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       112357                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       112357                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        573352                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       573351                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1093718                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93364                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5131526                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5224890                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3972608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    209346176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           213318784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1208506                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77344384                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2987958                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008384                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091179                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2962907     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25051      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2987958                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2256956406                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31420062                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1671599578                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13714                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       466221                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479935                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13714                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       466221                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479935                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17576                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1169555                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1187135                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17576                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1169555                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1187135                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    462483054                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  53979266015                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  54441749069                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    462483054                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  53979266015                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  54441749069                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31290                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1635776                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1667070                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31290                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1635776                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1667070                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561713                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714985                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.712109                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561713                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714985                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.712109                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 26313.328061                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 46153.678976                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 45859.779274                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 26313.328061                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 46153.678976                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 45859.779274                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1208506                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1208506                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17576                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1169555                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1187131                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17576                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1169555                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1187131                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    456630246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  53589805865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  54046436111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    456630246                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  53589805865                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  54046436111                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561713                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714985                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.712106                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561713                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714985                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.712106                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 25980.328061                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 45820.680400                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 45526.935200                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 25980.328061                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 45820.680400                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 45526.935200                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1208506                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1107337                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1107337                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1107337                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1107337                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       558253                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       558253                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       558253                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       558253                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       112354                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       112354                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        55278                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        55278                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       112357                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       112357                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18426                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18426                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        18093                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18093                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69629                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69629                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       503723                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       503723                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14479867637                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14479867637                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       573352                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       573352                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878558                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878558                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 28745.694830                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 28745.694830                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       503723                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       503723                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14312128211                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14312128211                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878558                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878558                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 28412.695491                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 28412.695491                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13714                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396592                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410306                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17576                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       665832                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       683412                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    462483054                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  39499398378                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  39961881432                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31290                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1062424                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1093718                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561713                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.626710                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.624852                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 26313.328061                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59323.370427                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 58474.070447                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17576                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       665832                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       683408                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    456630246                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  39277677654                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  39734307900                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561713                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.626710                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624848                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 25980.328061                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 58990.372427                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58141.414645                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2402.776966                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3445012                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1211137                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.844445                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    34.253737                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005602                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005602                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.548242                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2020.963783                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008363                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084851                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493399                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586615                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          940                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56331697                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56331697                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57641372585                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29510.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29510.numOps                      0                       # Number of Ops committed
system.cpu1.thread29510.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93413644                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93413644                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94208257                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94208257                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3376614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3376616                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3512755                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3512757                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 142998336710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 142998336710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 142998336710                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 142998336710                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96790258                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96790260                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97721012                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97721014                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034886                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034886                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035947                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035947                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 42349.625012                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42349.599928                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 40708.314901                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40708.291724                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6806                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2876052                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1490                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7442                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.567785                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   386.462241                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1645039                       # number of writebacks
system.cpu2.dcache.writebacks::total          1645039                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1714700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1714700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1714700                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1714700                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1661914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1661914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1756724                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1756724                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  52797332672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52797332672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56548232018                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56548232018                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017170                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017170                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017977                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017977                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 31768.992061                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 31768.992061                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 32189.593822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32189.593822                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1645039                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67859692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67859692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2684174                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2684176                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 126805641759                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 126805641759                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70543866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70543868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038050                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038050                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 47241.960379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47241.925179                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1709415                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1709415                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       974759                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       974759                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  37039406850                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  37039406850                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 37998.527687                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37998.527687                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25553952                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25553952                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       692440                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       692440                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16192694951                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16192694951                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26246392                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26246392                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026382                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026382                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23384.979133                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23384.979133                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5285                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5285                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       687155                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       687155                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  15757925822                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15757925822                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026181                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026181                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 22932.127136                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22932.127136                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794613                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794613                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136141                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136141                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930754                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930754                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146270                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146270                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94810                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94810                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3750899346                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3750899346                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101864                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101864                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 39562.275562                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39562.275562                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.876775                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           96000062                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1645551                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.339159                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000884                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.875891                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783413663                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783413663                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36785108                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36785124                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36785108                       # number of overall hits
system.cpu2.icache.overall_hits::total       36785124                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34988                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34990                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34988                       # number of overall misses
system.cpu2.icache.overall_misses::total        34990                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    609664392                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    609664392                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    609664392                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    609664392                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36820096                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36820114                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36820096                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36820114                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17424.956900                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17423.960903                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17424.956900                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17423.960903                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30798                       # number of writebacks
system.cpu2.icache.writebacks::total            30798                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3680                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3680                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3680                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3680                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31308                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31308                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31308                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31308                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    538152975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    538152975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    538152975                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    538152975                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17188.992430                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17188.992430                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17188.992430                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17188.992430                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30798                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36785108                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36785124                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34988                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34990                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    609664392                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    609664392                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36820096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36820114                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17424.956900                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17423.960903                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3680                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3680                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31308                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31308                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    538152975                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    538152975                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17188.992430                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17188.992430                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.638446                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36816434                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31310                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.868221                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.019721                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.618725                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000039                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993396                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993434                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294592222                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294592222                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1100876                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2073887                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       807307                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       112506                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       112506                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        575985                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       575985                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1100877                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93418                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5161154                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5254572                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3974912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    210597760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           214572672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1205357                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               77142848                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2994743                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007501                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086282                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2972280     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22463      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2994743                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2270057286                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31468256                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1681403805                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12975                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477521                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490496                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12975                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477521                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490496                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18333                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1168029                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1186366                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18333                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1168029                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1186366                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    464203997                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  52972206087                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  53436410084                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    464203997                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  52972206087                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  53436410084                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31308                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1645550                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1676862                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31308                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1645550                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1676862                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585569                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.709811                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.707492                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585569                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.709811                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.707492                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25320.678394                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 45351.790141                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 45042.095006                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25320.678394                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 45351.790141                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 45042.095006                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1205357                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1205357                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18333                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1168029                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1186362                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18333                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1168029                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1186362                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    458099108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  52583252763                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  53041351871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    458099108                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  52583252763                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  53041351871                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585569                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.709811                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.707489                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585569                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.709811                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.707489                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 24987.678394                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 45018.790426                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 44709.247153                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 24987.678394                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 45018.790426                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 44709.247153                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1205357                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1120443                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1120443                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1120443                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1120443                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       555091                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       555091                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       555091                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       555091                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       112504                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       112504                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       112506                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       112506                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73851                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73851                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       502134                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       502134                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14567333413                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14567333413                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       575985                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       575985                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871783                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871783                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29010.848524                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29010.848524                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       502134                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       502134                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14400122791                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14400122791                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871783                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871783                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28677.848524                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28677.848524                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12975                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403670                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416645                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18333                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       665895                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       684232                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    464203997                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  38404872674                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  38869076671                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31308                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1069565                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1100877                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585569                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.622585                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.621534                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25320.678394                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 57674.066743                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 56806.867657                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18333                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       665895                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       684228                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    458099108                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  38183129972                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  38641229080                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585569                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.622585                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.621530                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 24987.678394                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 57341.067243                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56474.200237                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2473.594124                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3464901                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1208114                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.868025                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    31.156590                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005601                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.005600                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   361.836845                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2080.589488                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007607                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088339                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.507956                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603905                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2757                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1908                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.673096                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56646690                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56646690                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57641372585                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32308.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32308.numOps                      0                       # Number of Ops committed
system.cpu2.thread32308.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93421366                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93421366                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94216161                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94216161                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3384855                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3384857                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3520718                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3520720                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 142994087629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 142994087629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 142994087629                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 142994087629                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806221                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806223                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97736879                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97736881                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034965                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034965                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.036022                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036022                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42245.262391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42245.237429                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 40615.035805                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40615.012733                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6769                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2834171                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1469                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7582                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.607897                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   373.802559                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645886                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645886                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1721991                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1721991                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1721991                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1721991                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757684                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757684                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  53242953271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53242953271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  56931373825                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56931373825                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 32018.826116                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32018.826116                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 32389.993779                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32389.993779                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645886                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67862020                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67862020                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2691650                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2691652                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 126641581983                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 126641581983                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70553670                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70553672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038150                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038150                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47049.795472                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47049.760513                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1716629                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1716629                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975021                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975021                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  37324419885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  37324419885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 38280.631786                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38280.631786                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559346                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559346                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693205                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693205                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16352505646                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16352505646                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23589.711047                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23589.711047                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5362                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5362                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687843                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687843                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15918533386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15918533386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23142.684284                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23142.684284                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794795                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794795                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135863                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135863                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930658                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930658                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145986                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145986                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3688420554                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3688420554                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101885                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101885                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 38899.183231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 38899.183231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.876985                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96009044                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646398                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.314602                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000883                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.876102                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999758                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783541446                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783541446                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36790232                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36790248                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36790232                       # number of overall hits
system.cpu3.icache.overall_hits::total       36790248                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34367                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34369                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34367                       # number of overall misses
system.cpu3.icache.overall_misses::total        34369                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    594816255                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    594816255                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    594816255                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    594816255                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824599                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824617                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824599                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824617                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 17307.773591                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17306.766417                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 17307.773591                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17306.766417                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30795                       # number of writebacks
system.cpu3.icache.writebacks::total            30795                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3062                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3062                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3062                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3062                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31305                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31305                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31305                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31305                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    532562238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    532562238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    532562238                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    532562238                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17012.050407                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17012.050407                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17012.050407                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17012.050407                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30795                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36790232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36790248                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34367                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34369                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    594816255                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    594816255                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824599                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 17307.773591                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17306.766417                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3062                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3062                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31305                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31305                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    532562238                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    532562238                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17012.050407                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17012.050407                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.642766                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821555                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31307                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.144472                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.019721                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.623045                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000039                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993404                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993443                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294628243                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294628243                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101148                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075673                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805832                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112659                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112659                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576557                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576557                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101148                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93409                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164000                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257409                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3974528                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210706176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214680704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204824                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77108736                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995216                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007469                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086101                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972844     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22372      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995216                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271239426                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31469575                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682315183                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13739                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477856                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491595                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13739                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477856                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491595                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17566                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168540                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186110                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17566                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168540                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186110                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    455714163                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  53355243653                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  53810957816                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    455714163                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  53355243653                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  53810957816                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31305                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646396                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677705                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31305                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646396                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677705                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561124                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709756                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706984                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561124                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709756                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706984                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 25942.967266                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 45659.749476                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 45367.594756                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 25942.967266                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 45659.749476                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 45367.594756                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204824                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204824                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17566                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168540                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186106                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17566                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168540                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186106                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    449864685                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  52966119833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  53415984518                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    449864685                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  52966119833                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  53415984518                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561124                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709756                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706981                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561124                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709756                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706981                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 25609.967266                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 45326.749476                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 45034.747753                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 25609.967266                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 45326.749476                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 45034.747753                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204824                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122847                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122847                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122847                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122847                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553392                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553392                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112657                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112657                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112659                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112659                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73520                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73520                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503037                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503037                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14727413838                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14727413838                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576557                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576557                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872484                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872484                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29276.999183                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29276.999183                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503037                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503037                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14559902517                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14559902517                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872484                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872484                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 28943.999183                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 28943.999183                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13739                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404336                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418075                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17566                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665503                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683073                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    455714163                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  38627829815                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  39083543978                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069839                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101148                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561124                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622059                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620328                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 25942.967266                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 58043.058882                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 57217.228580                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17566                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665503                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683069                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    449864685                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  38406217316                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  38856082001                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561124                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622059                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620324                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 25609.967266                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 57710.058882                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56884.563640                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2450.026910                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466603                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207469                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870966                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    28.126324                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005601                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.005598                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   349.130374                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.759013                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006867                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085237                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.506045                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598151                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          467                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1537                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56673277                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56673277                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57641372585                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2735202                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4318549                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        919444                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            392611                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2012360                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2012358                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2735210                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3560915                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3558199                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555933                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555120                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14230167                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151866560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151747712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    151652096                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151616384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                606882752                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            895621                       # Total snoops (count)
system.l3bus.snoopTraffic                    32192640                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5654290                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5654290    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5654290                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4743251149                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           792782909                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           792169362                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           791661866                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791541499                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16890                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930375                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16129                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       931337                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16881                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       923085                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16112                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923084                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3773893                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16890                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930375                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16129                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       931337                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16881                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       923085                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16112                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923084                       # number of overall hits
system.l3cache.overall_hits::total            3773893                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1448                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       239243                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1447                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       238218                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1452                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       244943                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245456                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            973677                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1448                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       239243                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1447                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       238218                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1452                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       244943                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245456                       # number of overall misses
system.l3cache.overall_misses::total           973677                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    156493345                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  35949517228                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    160025800                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  35801412493                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    147941573                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  34917740301                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    153595914                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  35300370321                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 142587096975                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    156493345                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  35949517228                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    160025800                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  35801412493                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    147941573                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  34917740301                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    153595914                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  35300370321                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 142587096975                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18338                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1169618                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17576                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1169555                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18333                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1168028                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17566                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168540                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4747570                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18338                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1169618                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17576                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1169555                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18333                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1168028                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17566                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168540                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4747570                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.078962                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.204548                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082328                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.203683                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079201                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.209706                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082774                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210054                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.205090                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.078962                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.204548                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082328                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.203683                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079201                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.209706                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082774                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210054                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.205090                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 108075.514503                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 150263.611592                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 110591.430546                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 150288.443749                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 101888.135675                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 142554.554737                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 105636.804677                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 143815.471290                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 146441.886760                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 108075.514503                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 150263.611592                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 110591.430546                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 150288.443749                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 101888.135675                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 142554.554737                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 105636.804677                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 143815.471290                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 146441.886760                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         503010                       # number of writebacks
system.l3cache.writebacks::total               503010                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1448                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       239243                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1447                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       238218                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1452                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       244943                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       973661                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1448                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       239243                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1447                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       238218                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1452                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       244943                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       973661                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    146849665                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  34356185488                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    150388780                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  34214913913                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    138271253                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  33286419921                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    143912274                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  33665633361                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 136102574655                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    146849665                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  34356185488                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    150388780                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  34214913913                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    138271253                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  33286419921                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    143912274                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  33665633361                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 136102574655                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.078962                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.204548                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082328                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.203683                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079201                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.209706                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082774                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210054                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.205086                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.078962                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.204548                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082328                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.203683                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079201                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.209706                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082774                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210054                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.205086                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 101415.514503                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 143603.722943                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103931.430546                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 143628.583537                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95228.135675                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 135894.554737                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98976.804677                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 137155.471290                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 139784.354775                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 101415.514503                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 143603.722943                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103931.430546                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 143628.583537                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95228.135675                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 135894.554737                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98976.804677                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 137155.471290                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 139784.354775                       # average overall mshr miss latency
system.l3cache.replacements                    895621                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3815539                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3815539                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3815539                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3815539                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       919444                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       919444                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       919444                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       919444                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470250                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470752                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468241                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1876881                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        33216                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32971                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        34496                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34796                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         135479                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5657393704                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5695519455                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5832747428                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5981234716                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  23166895303                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       503466                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       503723                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       502134                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503037                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2012360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.065975                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.065455                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.068699                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069172                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.067323                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 170321.342245                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 172743.303357                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 169084.746869                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 171894.318772                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 170999.898899                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        33216                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32971                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        34496                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34796                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       135479                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5436181804                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5475939255                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5603004068                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5749493356                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  22264618483                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.065975                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.065455                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.068699                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069172                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.067323                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 163661.542750                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 166083.505353                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 162424.746869                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 165234.318772                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 164339.997217                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16890                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460125                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16129                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       460585                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16881                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       455447                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16112                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454843                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1897012                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1448                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       206027                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1447                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       205247                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1452                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       210447                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210660                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       838198                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    156493345                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30292123524                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    160025800                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  30105893038                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    147941573                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  29084992873                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    153595914                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  29319135605                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 119420201672                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18338                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       666152                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17576                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       665832                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18333                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       665894                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17566                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665503                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2735210                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.078962                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.309279                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082328                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.308256                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079201                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.316037                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082774                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316543                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.306447                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 108075.514503                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 147029.872415                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110591.430546                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 146681.281763                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 101888.135675                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 138205.785176                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 105636.804677                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 139177.516401                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 142472.544282                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1448                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       206027                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1447                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       205247                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1452                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       210447                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210660                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       838182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    146849665                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  28920003684                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    150388780                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  28738974658                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    138271253                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  27683415853                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    143912274                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  27916140005                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 113837956172                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.078962                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.309279                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082328                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.308256                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079201                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.316037                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082774                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316543                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.306442                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 101415.514503                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 140369.969392                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 103931.430546                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 140021.411558                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 95228.135675                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 131545.785176                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 98976.804677                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 132517.516401                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 135815.319551                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58401.328596                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8508903                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4734855                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.797078                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146452143240                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58401.328596                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.891134                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.891134                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65314                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          495                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4570                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39373                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        20876                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996613                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156456135                       # Number of tag accesses
system.l3cache.tags.data_accesses           156456135                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    503009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    239241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    238218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    244943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003565392056                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1821673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             481653                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      973661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     503009                       # Number of write requests accepted
system.mem_ctrls.readBursts                    973661                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   503009                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                973661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               503009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  145387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  127199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  121795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   84963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   64928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  22365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  24661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  27088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  29687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  32646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  35554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  38952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  41890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  41980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  15500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  12232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   9863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   6096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                   980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                   900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                   829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                   788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                   676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                   572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     9                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        30128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.317147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.768778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30108     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           14      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.693929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.576662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.624341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         25611     85.01%     85.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2628      8.72%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           911      3.02%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           377      1.25%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           193      0.64%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           134      0.44%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            96      0.32%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            45      0.15%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            43      0.14%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            22      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            18      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             8      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::182-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30127                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                62314304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32192576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1081.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    558.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57641295006                       # Total gap between requests
system.mem_ctrls.avgGap                      39034.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15311424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15245632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        92928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15676352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15708992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     32188224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1607733.816296696663                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 265632490.293258309364                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1606623.502887652023                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 264491088.108760356903                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1612175.069932875456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 271963497.351631045341                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1614395.696750964737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 272529757.190243840218                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 558422136.258340477943                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1448                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       239243                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1447                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       238218                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1452                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       244943                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       503009                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     92545005                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  25368109073                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     96112469                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  25266641839                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     83819199                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  24084173654                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     89380273                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  24445385067                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3180940239025                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     63912.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    106034.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     66421.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    106065.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     57726.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     98325.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     61471.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     99591.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6323823.71                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           543400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8867                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   6725                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15311552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15245632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        92928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15676352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15709184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      62315008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        92928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       371776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     32192576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     32192576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1448                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       239243                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1447                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       238213                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1452                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       244943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         973672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       503009                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        503009                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1607734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    265634711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1606624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    264491088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1612175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    271963497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1614396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    272533088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1081081078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1607734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1606624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1612175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1614396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6449811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    558497638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       558497638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    558497638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1607734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    265634711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1606624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    264491088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1612175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    271963497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1614396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    272533088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1639578715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               973651                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              502941                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        31040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        31191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        30232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        30308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        30054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        30160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        30028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        30007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        30915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        30866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        16189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        16344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        16465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        16421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        15258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        15163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        15263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        15876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        15823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15589                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             82495063287                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3244205132                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        99526166579                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                84727.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          102219.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              743478                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             189708                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           37.72                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       543379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   173.906993                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.065456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.656699                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       327430     60.26%     60.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       106636     19.62%     79.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        39892      7.34%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21542      3.96%     91.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11027      2.03%     93.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11632      2.14%     95.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5424      1.00%     96.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5827      1.07%     97.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13969      2.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       543379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              62313664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           32188224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1081.057761                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              558.422136                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1694745430.560001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2253026224.881593                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4095484558.636809                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1890297978.240001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20549306344.255608                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 30364294893.812222                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14297484669.622034                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  75144640100.007401                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1303.657836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21535436210                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5191550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30914386375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             838191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       503009                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392610                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135479                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135477                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         838198                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2842964                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2842964                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2842964                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     94507328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     94507328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                94507328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            973677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  973677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              973677                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1292486635                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1774678446                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38187044                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30616439                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554973                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18156454                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18129548                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851810                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968477                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2008001                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981045                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26956                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1524                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38877337                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554315                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    167363559                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.726033                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.417463                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     85703021     51.21%     51.21% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13879547      8.29%     59.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3425856      2.05%     61.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7181435      4.29%     65.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5750867      3.44%     69.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3969424      2.37%     71.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2804134      1.68%     73.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2906588      1.74%     75.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41742687     24.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    167363559                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249887003                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456238568                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95470174                       # Number of memory references committed
system.switch_cpus0.commit.loads             69297054                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33069746                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252970296                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282322916                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157010      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206213788     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10854      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65071656     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185527      3.33%     82.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521277      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54111527     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19651843      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456238568                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41742687                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8330687                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91138696                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60011750                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12363567                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724441                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17525065                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3960                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511695087                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        20208                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77842595                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30592720                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24214                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11394                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1225241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284804223                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38187044                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22079070                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            170590364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456668                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3291                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        21914                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36808236                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    172569145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.040322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.490101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        86463067     50.10%     50.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5307338      3.08%     53.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4940777      2.86%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8470060      4.91%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4967978      2.88%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6443877      3.73%     67.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5163180      2.99%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5506704      3.19%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45306164     26.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    172569145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.220610                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.645343                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36811824                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3659                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323296                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735464                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10873                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543621                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005221                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8656                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57641382585                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724441                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13184292                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       38625289                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67099466                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     52935653                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506613712                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1498186                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12214791                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14155481                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23956958                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535728772                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163507660                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434743506                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323029572                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486140925                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49587801                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55794350                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               618647625                       # The number of ROB reads
system.switch_cpus0.rob.writes              995441378                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249887003                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456238568                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38188458                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30618487                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       555054                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18156781                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18129839                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851615                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968538                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007553                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981540                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26013                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1573                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38900159                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554701                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    167358648                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.726047                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.417418                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     85698160     51.21%     51.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13880295      8.29%     59.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3425595      2.05%     61.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7181079      4.29%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5751463      3.44%     69.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3970163      2.37%     71.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2805509      1.68%     73.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2908020      1.74%     75.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41738364     24.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    167358648                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249879588                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456227495                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95466582                       # Number of memory references committed
system.switch_cpus1.commit.loads             69296156                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33068815                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252964908                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282313672                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       157010      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206208103     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10854      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65069860     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185527      3.33%     82.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521277      1.43%     83.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54110629     11.86%     95.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19649149      4.31%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456227495                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41738364                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8310881                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91153145                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60018627                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12360121                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724752                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17525105                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3915                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511717039                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19923                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77846491                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30591213                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                24168                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11396                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1201846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284816504                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38188458                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22079917                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            170610374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1457208                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3559                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        23146                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36808997                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9912                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    172567530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.040573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.490183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        86459060     50.10%     50.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5305180      3.07%     53.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4938663      2.86%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8470633      4.91%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4970536      2.88%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6443936      3.73%     67.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5161013      2.99%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5506145      3.19%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45312364     26.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    172567530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.220619                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.645414                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36812838                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3913                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323892                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7742099                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10875                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6548522                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005313                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8652                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57641382585                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724752                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13163557                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       38560681                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67105339                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     53013197                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506634223                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1506793                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12268398                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14130644                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      24070005                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535751295                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163577210                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434787247                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323035104                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486127924                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49623325                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55754784                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               618658786                       # The number of ROB reads
system.switch_cpus1.rob.writes              995468230                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249879588                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456227495                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38196797                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30627354                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555293                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18167698                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18140857                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852260                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968417                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007557                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980985                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26572                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1553                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38861917                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554215                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    167390712                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.726561                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.417549                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     85698170     51.20%     51.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13882449      8.29%     59.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3434744      2.05%     61.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7185633      4.29%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5750797      3.44%     69.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3964942      2.37%     71.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2809018      1.68%     73.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909453      1.74%     75.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41755506     24.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    167390712                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249980986                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456401061                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95523238                       # Number of memory references committed
system.switch_cpus2.commit.loads             69317869                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33080828                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253064346                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282443888                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206281816     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10882      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65112890     14.27%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185725      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54132144     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19684042      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456401061                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41755506                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8344794                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91126533                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60030149                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12368341                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        724161                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17536014                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3964                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511844126                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20525                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77862198                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30624122                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24723                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11413                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1226691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284887147                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38196797                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22090259                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            170616276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1456104                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2876                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        20087                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36820096                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    172593982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.040712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.490167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86466220     50.10%     50.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5305598      3.07%     53.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4942922      2.86%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8471721      4.91%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4973462      2.88%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443713      3.73%     67.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5164793      2.99%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5503596      3.19%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45321957     26.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    172593982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.220667                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.645822                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36823263                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3238                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320169                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7733316                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1617                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10630                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542553                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004801                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8877                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57641382585                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        724161                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13198763                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       38431406                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67122884                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53116764                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506763018                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1490024                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12346595                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14036588                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      24272353                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535890851                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163826571                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434909379                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323055044                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486317348                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49573451                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55779145                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               618809032                       # The number of ROB reads
system.switch_cpus2.rob.writes              995733214                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249980986                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456401061                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38201849                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30632938                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555466                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171772                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144772                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851418                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968521                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2006937                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981612                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25325                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1577                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38893733                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554256                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    167390369                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.726792                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.417597                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     85690442     51.19%     51.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13883834      8.29%     59.49% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3436402      2.05%     61.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7184358      4.29%     65.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5752431      3.44%     69.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3966237      2.37%     71.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2808039      1.68%     73.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909203      1.74%     75.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41759423     24.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    167390369                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535589                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324057                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082920                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088999                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469133                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294733     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125216     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185749      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138308     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690205      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438660                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41759423                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8324577                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91139743                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60042626                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12367060                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724238                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539569                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3949                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511927862                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20444                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873743                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631848                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24750                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11409                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1203822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284937915                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38201849                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22094905                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            170645400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456252                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2738                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        18161                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824599                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    172598248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.041246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.490298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        86457977     50.09%     50.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5301712      3.07%     53.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4946221      2.87%     56.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8469580      4.91%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4977915      2.88%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6440713      3.73%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5167166      2.99%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5503025      3.19%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45333939     26.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    172598248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.220696                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.646115                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827624                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3095                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203955754068                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321168                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741237                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1587                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10713                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6549091                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005201                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8981                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57641382585                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724238                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13179157                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       38123592                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67135160                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     53436097                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506843615                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1508056                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12333085                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14050056                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24582155                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535980096                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164023450                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435025819                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323069647                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355501                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49624561                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55773245                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               618874187                       # The number of ROB reads
system.switch_cpus3.rob.writes              995876737                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438660                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
