library ieee;
use ieee.std_logic_1164.all;

entity doispraum is
port ( a,b,s: in std_logic;
         f: out std_logic
			);
end doispraum;

architecture mux of doispraum is

begin
f<=( a and not s) or (b and s);
end mux;