[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~FFTtop|ComplexAdd",
    "duplicate":"~FFTtop|FFTtop/fft:FFT/inst:ButterflyMul/temp_0_inst:ComplexAdd",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~FFTtop|ComplexSub",
    "duplicate":"~FFTtop|FFTtop/fft:FFT/inst:ButterflyMul/temp_1_inst:ComplexSub",
    "index":0.1111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~FFTtop|ComplexAdd_1",
    "duplicate":"~FFTtop|FFTtop/fft:FFT/dataotemp_inst:ButterflyAdd/io_out_0_inst:ComplexAdd",
    "index":0.4444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~FFTtop|ComplexSub_1",
    "duplicate":"~FFTtop|FFTtop/fft:FFT/dataotemp_inst:ButterflyAdd/io_out_1_inst:ComplexSub",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/4Point_0parallel_falsefloat_31width/"
  }
]