----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 23.10.2021 21:01:44
-- Design Name: 
-- Module Name: synchrnzr - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity synchrnzr is
    Port ( clk      : in STD_LOGIC;
           async_in : in STD_LOGIC;
           sync_out : out STD_LOGIC);
end synchrnzr;

architecture Behavioral of synchrnzr is
    signal sreg       : std_logic_vector(1 downto 0) := (others => '0');
    signal s_sync_out : std_logic := '0';
begin

    sync_out <= s_sync_out;
    
    process (CLK)
    begin
        if rising_edge(CLK) then
            s_sync_out <= sreg(1);
            sreg <= sreg(0) & async_in;
        end if;
    end process;

end Behavioral;
