// ============================================================================
// Chunk-parallel (WY / UT transform) Gated-DeltaNet prefill scan for Qwythos (Qwen3.5).
//
// WHY THIS EXISTS
// ---------------
// The batched prompt prefill (#398) runs the gated delta rule as ONE sequential scan over all N
// prompt tokens (pf_gdn_scan_kernel, batched_prefill.cu): one warp per state column, one rank-1
// state update per token, two 5-shuffle warp reductions per token on the dependency chain. It is
// the last sequential stage left in the batched prefill.
//
// Measured on an RTX 5090 (nsys --cuda-graph-trace=node, main @ cb34dc1, ctx=4096, and confirmed
// per-prefill by a reps=1-vs-2 instance diff: 24 -> 48 instances, 59.31 -> 118.64 ms): 59.3 ms per
// prefill = 20.7% of the 286.1 ms prefill, sustaining ~5.3 TFLOP/s — about 5% of the fp32 peak.
// After #464 (fused Q4K->int8 dequant + token-parallel GDN conv) took the prefill from 8526 to
// 14314 pp, this is the largest remaining slice that is not already at hardware peak: pf_gemm_i8 is
// 52% of the wall but runs at 379 TOPS = 90% of the int8 tensor peak, so it has no headroom.
//
// The scan is NOT DRAM-bound: q/k/v/out for one layer need only ~10.5 ms at 1792 GB/s. The cost is
// L1/L2 bandwidth and serial latency — the grid is (v_heads=32, head_dim/4=32) x 4 warps, so all
// 128 column-warps of a v-head re-load the same k_t and q_t vector on every one of the N steps
// (~200x read amplification, ~101 GB/layer of L2 traffic, which alone accounts for the time).
//
// THE RECURRENCE AND ITS CHUNK FORM
// ---------------------------------
// Per v-head, with S in [d_k=128, d_v=128] (the same S[row][col] the sequential kernel keeps):
//     S_t = g_t (I - b_t k_t k_t^T) S_{t-1} + b_t k_t v_t^T,   y_t = S_t^T q_t * scale
//     g_t = exp(softplus(alpha_t + dt) * a),  b_t = sigmoid(beta_t)
//
// Substituting S~_t = S_t / Gamma_t with Gamma_t = prod_{s<=t} g_s cancels the gate and leaves a
// pure delta rule, whose rank-1 chain collapses into a triangular solve (the WY / UT transform):
//     u~_t = b_t (v~_t - S~_{t-1}^T k_t)   =>   S~_t = S~_{t-1} + k_t u~_t^T
// Writing u^_t = Gamma_t u~_t keeps every coefficient a RATIO exp(G_t - G_s) with s <= t (G =
// log Gamma), which is bounded by 1 — the naive form would need v_t / Gamma_t, which overflows.
// Per chunk of C tokens, with G_i the cumulative log-gate inside the chunk:
//     (I + A) U^ = B (V - diag(exp G) K S_in),   A[i][j] = b_i (k_i.k_j) exp(G_i - G_j), j < i
//     Y         = [ diag(exp G) (Q S_in) + M U^ ] * scale,  M[i][j] = (q_i.k_j) exp(G_i-G_j), j<=i
//     S_out     = exp(G_last) S_in + K^T U~,     U~[j] = exp(G_last - G_j) U^[j]
// (I + A) is unit lower triangular, so T = (I+A)^-1 is too and costs C^3/6 MACs by forward
// substitution. The serial chain shortens from N to N/C and the inner work becomes dense matmuls
// over shared-memory tiles that every state column reuses.
//
// NUMERICS. ssm_a is negative for all 24 linear layers x 32 v-heads of this checkpoint (read from
// the GGUF: min -76.996, max -0.0089), so log g = softplus(alpha+dt)*a <= 0 and G decreases
// monotonically => every exp(G_i - G_j) with j <= i is in (0, 1]. Per-token log-gates reach -8 and
// below, so Gamma UNDERFLOWS to zero over a chunk; G is therefore kept in LOG space and only ever
// exponentiated after a subtraction (never as a ratio exp(G_last)/exp(G_i), which would be 0/0).
// A zero decay is the correct answer there — the state is simply fully forgotten.
//
// STRUCTURE. The state columns are independent: T, A and M depend only on k, q and the gates, and
// U^[:,j], Y[:,j], S[:,j] each depend only on S_in[:,j]. So the work splits into
//   1. pf_gdnc_prep_kernel  — grid (N/C, v_heads), FULLY parallel: builds T, then
//      W^ = T B diag(exp G) K and U0 = T B V and M. No dependence on S_in.
//   2. pf_gdnc_scan_kernel  — grid (v_heads, head_dim/JC), sequential over chunks only: applies
//      U^ = U0 - W^ S_in, Y, and the state update. Two matmuls and a triangular apply per chunk.
// The state stays fp32 and is written back in the SAME transposed [v_head][col][row] layout the
// decode gdn_ar_fast kernel expects, so this is a drop-in replacement and decode is untouched.
// ============================================================================
#include "sparkinfer/kernels/prefill_gdn_chunk.h"
#include "sparkinfer/kernels/scratch_epoch.h"

#include <cuda_runtime.h>
#include <cuda_bf16.h>
#include <cuda_pipeline.h>
#include <mma.h>

#include <atomic>
#include <cstdio>
#include <cstdlib>

namespace sparkinfer {
namespace kernels {

namespace {
std::atomic<uint64_t> g_prefill_scratch_epoch{0};
}  // namespace

uint64_t prefill_scratch_epoch() { return g_prefill_scratch_epoch.load(std::memory_order_relaxed); }
void note_prefill_scratch_moved() { g_prefill_scratch_epoch.fetch_add(1, std::memory_order_relaxed); }

namespace {

__device__ __forceinline__ float gc_to_f(__nv_bfloat16 x) { return __bfloat162float(x); }
__device__ __forceinline__ float gc_sigmoid(float x) { return 1.f / (1.f + __expf(-x)); }
__device__ __forceinline__ float gc_softplus(float x) { return x > 20.f ? x : __logf(1.f + __expf(x)); }

// Shared-memory row padding (in elements) to break the power-of-two bank stride.
constexpr int PAD = 8;

// ---------------------------------------------------------------------------
// Kernel 1: per-chunk prep. grid = (n_chunks, v_heads), fully parallel.
//
// Emits, for chunk c of v-head h:
//   g_buf[t][h]        = G_i, the cumulative log-gate inside the chunk (log space)
//   w_buf[t][h][:]     = W^ = T B diag(exp G) K      [C, HD]
//   u_buf[t][h][:]     = U0 = T B V                  [C, HD]
//   m_buf[c][h][i][j]  = M  = (q_i.k_j) exp(G_i-G_j) for j <= i, else 0   [C, C]
// Rows past the end of a short final chunk get b = 0 and log-gate 0, which makes W^, U0 and M
// vanish there, so the scan kernel needs no tail special-casing beyond bounds-checking its writes.
// ---------------------------------------------------------------------------
template <int C, int HD>
__global__ void pf_gdnc_prep_kernel(const __nv_bfloat16* __restrict__ q,
                                    const __nv_bfloat16* __restrict__ k,
                                    const __nv_bfloat16* __restrict__ v,
                                    const __nv_bfloat16* __restrict__ alpha,
                                    const __nv_bfloat16* __restrict__ beta,
                                    const __nv_bfloat16* __restrict__ dt,
                                    const __nv_bfloat16* __restrict__ a,
                                    float* __restrict__ g_buf,
                                    __nv_bfloat16* __restrict__ w_buf,
                                    __nv_bfloat16* __restrict__ u_buf,
                                    float* __restrict__ m_buf,
                                    int n_tokens, int q_heads, int v_heads, bool qh_block,
                                    bool warp_inv, int v0 = 0, int vloc = 0) {
    extern __shared__ char s_raw[];
    __nv_bfloat16* s_k = reinterpret_cast<__nv_bfloat16*>(s_raw);              // [C][HD+PAD]
    __nv_bfloat16* s_x = s_k + (size_t)C * (HD + PAD);                         // [C][HD+PAD] q then v
    float* s_A = reinterpret_cast<float*>(s_x + (size_t)C * (HD + PAD));       // [C][C+PAD]
    float* s_g = s_A + (size_t)C * (C + PAD);                                  // [C]
    float* s_b = s_g + C;                                                      // [C]
    float* s_t = s_b + C;                                                      // [C] scratch row

    const int c    = blockIdx.x;
    const int h    = blockIdx.y;
    const int tid  = threadIdx.x;
    const int nthr = blockDim.x;
    const int t0   = c * C;
    const int len  = min(C, n_tokens - t0);
    if (len <= 0) return;

    // G's house windowing (dual-GPU CHG-0011): the grid covers this instance's vloc LOCAL
    // v-heads; vloc == 0 is the unsplit degenerate case (vhl == v_heads, v0 == 0) and every
    // index below is then today's, bit-identical. Local v-head h maps to the GLOBAL v-head
    // vhg = h + v0 for every activation/workspace operand (q/k through their group qh,
    // v/alpha/beta/dt/a directly); only the grid size and the vhg mapping change.
    const int vhl = vloc > 0 ? vloc : v_heads;
    if (h >= vhl) return;
    const int vhg = h + v0;
    const int qh    = qh_block ? (vhg / (v_heads / q_heads)) : (vhg % q_heads);
    const int q_dim = q_heads * HD;
    const int v_dim = v_heads * HD;
    const float a_h  = gc_to_f(a[vhg]);
    const float dt_h = gc_to_f(dt[vhg]);

    // ---- gates: per-token log-gate and b, then an inclusive prefix sum over the chunk ----
    for (int i = tid; i < C; i += nthr) {
        if (i < len) {
            const float al = gc_to_f(alpha[(size_t)(t0 + i) * v_heads + vhg]);
            s_t[i] = gc_softplus(al + dt_h) * a_h;                       // log g_i  (<= 0)
            s_b[i] = gc_sigmoid(gc_to_f(beta[(size_t)(t0 + i) * v_heads + vhg]));
        } else {
            s_t[i] = 0.f;                                                // tail: no decay, no update
            s_b[i] = 0.f;
        }
    }
    __syncthreads();
    if (tid == 0) {                                  // C=64 serial adds, once per block
        float acc = 0.f;
        for (int i = 0; i < C; i++) { acc += s_t[i]; s_g[i] = acc; }
    }
    __syncthreads();
    for (int i = tid; i < len; i += nthr) g_buf[(size_t)(t0 + i) * v_heads + vhg] = s_g[i];

    // ---- stage K and Q ----
    for (int e = tid; e < C * HD; e += nthr) {
        const int i = e / HD, d = e - i * HD;
        const bool live = i < len;
        s_k[i * (HD + PAD) + d] = live ? k[(size_t)(t0 + i) * q_dim + qh * HD + d] : __float2bfloat16(0.f);
        s_x[i * (HD + PAD) + d] = live ? q[(size_t)(t0 + i) * q_dim + qh * HD + d] : __float2bfloat16(0.f);
    }
    __syncthreads();

    // ---- A[i][j] = b_i (k_i.k_j) exp(G_i-G_j) for j<i (unit diagonal), and M = tril(Q K^T . decay) ----
    // K K^T and Q K^T are 80% of this kernel's MACs and both contract over HD against the same
    // K tile, so they run on tensor cores: 8 warps, 8 output tiles of 16x16 (4 for K K^T, 4 for
    // Q K^T). K and Q are already bf16 (they are the raw conv outputs), so nothing is narrowed here
    // — only the decay/b scaling and the triangular mask stay scalar, applied to the fp32 results.
    {
        using namespace nvcuda;
        const int warp = tid >> 5;
        const bool isKK = warp < 4;
        const int t = warp & 3;
        const int ti = (t >> 1) * 16, tj = (t & 1) * 16;
        const __nv_bfloat16* Aop = isKK ? s_k : s_x;      // s_x holds Q at this point
        wmma::fragment<wmma::accumulator, 16, 16, 16, float> cf;
        wmma::fill_fragment(cf, 0.f);
        #pragma unroll
        for (int d = 0; d < HD; d += 16) {
            wmma::fragment<wmma::matrix_a, 16, 16, 16, __nv_bfloat16, wmma::row_major> af;
            wmma::fragment<wmma::matrix_b, 16, 16, 16, __nv_bfloat16, wmma::col_major> bf;
            wmma::load_matrix_sync(af, Aop + (size_t)ti * (HD + PAD) + d, HD + PAD);
            wmma::load_matrix_sync(bf, s_k + (size_t)tj * (HD + PAD) + d, HD + PAD);  // col_major => K^T
            wmma::mma_sync(cf, af, bf, cf);
        }
        __shared__ float sD[8][16][16];
        wmma::store_matrix_sync(&sD[warp][0][0], cf, 16, wmma::mem_row_major);
        __syncthreads();

        const size_t mbase = ((size_t)c * v_heads + vhg) * C * C;
        for (int e = tid; e < C * C; e += nthr) {
            const int i = e / C, j = e - i * C;
            const int w = ((i >> 4) << 1) | (j >> 4);
            if (j > i) { s_A[i * (C + PAD) + j] = 0.f; m_buf[mbase + e] = 0.f; continue; }
            const float decay = __expf(s_g[i] - s_g[j]);                 // <= 1 (G is decreasing)
            const float kk = sD[w][i & 15][j & 15];
            const float qk = sD[4 + w][i & 15][j & 15];
            s_A[i * (C + PAD) + j] = (j < i) ? s_b[i] * kk * decay : 1.f;
            m_buf[mbase + e] = qk * decay;
        }
    }
    __syncthreads();

    // ---- T = (I + A)^-1 in place, by forward substitution over rows ----
    //   T[i][j] = -A[i][j] - sum_{m=j+1}^{i-1} A[i][m] T[m][j]      (T[j][j] = 1)
    //
    // WHY THIS IS WARP-PRIVATE. The recurrence is serial in i and each column j carries its own
    // dependent chain, so the block form below (kept as the fallback) costs C-1 rounds of
    //     compute -> __syncthreads -> write back -> __syncthreads
    // = 62 block barriers at C=32, and in every one of those rounds only threads j < i are live.
    // At C=32 that is ONE warp of the block's eight, and its chain runs through SHARED MEMORY:
    // T[m][j] is read back from s_A the round after it was written, so each FMA pays a smem
    // round trip (~30 cycles) instead of a register dependency (~4).
    //
    // Column j is only ever read by lane j, so give lane j the whole column in REGISTERS. C is
    // the warp size here, so one warp owns the entire triangle, both loops unroll (making every
    // tcol[] index a compile-time constant, which is what keeps it in registers rather than
    // spilling to local memory), and the barriers disappear entirely -- the warp is implicitly
    // synchronized. Row i of s_A is never overwritten while the substitution runs, so the
    // "row i still holds A" hazard the block form had to fence against cannot arise.
    //
    // BIT-IDENTICAL: `acc` still starts at A[i][j] and still accumulates m in ASCENDING order
    // over exactly the same index set (m > j && m < i), so every output is the same float. The
    // predicate replaces the loop bounds; it does not reassociate the sum.
    if constexpr (C == 32) if (warp_inv) {
        if (tid < C) {
            const int j = tid;
            float tcol[C];                       // tcol[m] == T[m][j]
            #pragma unroll
            for (int m = 0; m < C; m++) tcol[m] = 0.f;
            tcol[j] = 1.f;                       // unit diagonal
            #pragma unroll
            for (int i = 1; i < C; i++) {
                // Warp-uniform address: all C lanes read the same s_A element, which the shared
                // memory unit serves as a broadcast, not a C-way conflict.
                float acc = s_A[i * (C + PAD) + j];
                #pragma unroll
                for (int m = 0; m < C; m++)
                    if (m > j && m < i) acc += s_A[i * (C + PAD) + m] * tcol[m];
                tcol[i] = -acc;                  // only lanes j < i publish below
            }
            #pragma unroll
            for (int i = 1; i < C; i++)
                if (j < i) s_A[i * (C + PAD) + j] = tcol[i];
        }
        __syncthreads();
    }
    if (!(C == 32 && warp_inv)) {
        for (int i = 1; i < C; i++) {
            for (int j = tid; j < i; j += nthr) {
                float acc = s_A[i * (C + PAD) + j];
                for (int m = j + 1; m < i; m++) acc += s_A[i * (C + PAD) + m] * s_A[m * (C + PAD) + j];
                s_t[j] = -acc;
            }
            __syncthreads();
            for (int j = tid; j < i; j += nthr) s_A[i * (C + PAD) + j] = s_t[j];
            __syncthreads();
        }
    }

    // ---- W^ = T . (b_m exp(G_m) k_m) ----
    // m-outermost per-thread form. Each thread owns one column d and the rows i = tid/HD + 2s, so
    // b_m exp(G_m) k[m][d] is formed ONCE per m instead of once per (i,m). Bit-identical order.
    // w_buf/u_buf are sized to n_tokens: the STORE is guarded by i < len so a short final chunk
    // never writes the padded tail past the buffer (main fix #604/#608; scan treats i>=len as 0).
    for (int m = tid; m < C; m += nthr) s_t[m] = s_b[m] * __expf(s_g[m]);
    __syncthreads();
    {
        constexpr int NTHR = 256;                 // launcher blockDim (static_asserted there)
        constexpr int IPT = (C * HD) / NTHR;      // rows per thread
        constexpr int ISTR = NTHR / HD;           // row stride between per-thread slots
        const int d = tid % HD, i0 = tid / HD;
        float acc[IPT];
        #pragma unroll
        for (int si = 0; si < IPT; si++) acc[si] = 0.f;
        // THE TRIANGLE IS WALKED, NOT MASKED. `if (m <= i)` leaves the m > i half of every
        // (i, m) pair as a predicated-off FFMA that still burns an issue slot -- half of the
        // C*IPT = 512 per thread at C=32/HD=128. i = i0 + si*ISTR covers exactly [0, C), so
        // grouping m by ISTR makes the live set a COMPILE-TIME range: for m in [g*ISTR,
        // (g+1)*ISTR), every si < g is structurally dead and every si > g is structurally live,
        // leaving one real predicate on the diagonal group si == g. 512 issued multiply-adds
        // become 272, and the same count of shared loads goes with them.
        // BIT-IDENTICAL: identical operand set per output, still accumulated in ascending m --
        // the loop bounds encode the mask instead of a predicate evaluating it.
        static_assert(IPT * ISTR == C, "the triangle walk needs i = i0 + si*ISTR to cover [0,C)");
        #pragma unroll
        for (int g = 0; g < IPT; g++) {
            #pragma unroll
            for (int u = 0; u < ISTR; u++) {
                const int m = g * ISTR + u;
                const float bk = s_t[m] * gc_to_f(s_k[m * (HD + PAD) + d]);
                #pragma unroll
                for (int si = g; si < IPT; si++) {
                    const int i = i0 + si * ISTR;
                    if (si > g || u <= i0) acc[si] += s_A[i * (C + PAD) + m] * bk;
                }
            }
        }
        #pragma unroll
        for (int si = 0; si < IPT; si++) {
            const int i = i0 + si * ISTR;
            if (i < len)
                w_buf[((size_t)(t0 + i) * v_heads + vhg) * HD + d] = __float2bfloat16(acc[si]);
        }
    }
    __syncthreads();

    // ---- reuse the Q tile for V, then U0 = T . (b_m v_m) ----
    for (int e = tid; e < C * HD; e += nthr) {
        const int i = e / HD, d = e - i * HD;
        s_x[i * (HD + PAD) + d] = (i < len) ? v[(size_t)(t0 + i) * v_dim + vhg * HD + d] : __float2bfloat16(0.f);
    }
    __syncthreads();
    {
        // Same m-outermost form as W^ above (bit-identical), store guarded by i < len (#604/#608).
        constexpr int NTHR = 256;
        constexpr int IPT = (C * HD) / NTHR;
        constexpr int ISTR = NTHR / HD;
        const int d = tid % HD, i0 = tid / HD;
        float acc[IPT];
        #pragma unroll
        for (int si = 0; si < IPT; si++) acc[si] = 0.f;
        #pragma unroll
        for (int g = 0; g < IPT; g++) {          // same triangle walk as W^ above
            #pragma unroll
            for (int u = 0; u < ISTR; u++) {
                const int m = g * ISTR + u;
                const float bv = s_b[m] * gc_to_f(s_x[m * (HD + PAD) + d]);
                #pragma unroll
                for (int si = g; si < IPT; si++) {
                    const int i = i0 + si * ISTR;
                    if (si > g || u <= i0) acc[si] += s_A[i * (C + PAD) + m] * bv;
                }
            }
        }
        #pragma unroll
        for (int si = 0; si < IPT; si++) {
            const int i = i0 + si * ISTR;
            if (i < len)
                u_buf[((size_t)(t0 + i) * v_heads + vhg) * HD + d] = __float2bfloat16(acc[si]);
        }
    }
}

// ---------------------------------------------------------------------------
// Kernel 2: the (now C-times shorter) sequential scan over chunks.
// grid = (v_heads, HD/JC); each block owns JC state columns of one v-head and walks the chunks.
// Per chunk: U^ = U0 - W^ S ; Y = [diag(exp G)(Q S) + M U^] * scale ; S = exp(G_last) S + K^T U~.
// ---------------------------------------------------------------------------
// REGS keeps the recurrent state S in REGISTERS instead of shared memory. S is [HD][JC] fp32 and
// thread tid owns the SPT elements e = tid*SPT + t -- a fixed, communication-free mapping.
// CONTIGUOUS, not strided by NTHR: the two loops that run every chunk (narrowing S to its bf16
// mirror, and folding the S-update tiles back in) then touch four adjacent columns at a time and
// can move them 8 or 16 bytes at a time instead of 2 or 4. The strided form owned SPT elements
// one column apart in different rows and forced SPT scalar accesses in each.
// Keeping S in registers frees HD*JC*4 B of shared memory, which is what buys a SECOND resident block
// per SM: 45,824 B against the 51,200 two blocks need, where the smem-S form is 62,208 and caps
// the kernel at one. The whole grid is then resident in one wave using every SM, instead of the
// 96-block/96-SM shape JC=64 had to use to avoid a second wave.
//
// The cost is that the S update can no longer write its own tile per warp: each thread now reads
// back the tile covering ITS elements, so all (HD/16)x(JC/16) accumulator tiles must be live at
// once. At JC=32 that is 16 KB, which still fits the s_W|s_Q alias window; at JC=64 it would be
// 32 KB and does not, so REGS is a JC=32 shape only.
//
// Bit-identical: same values, same per-element order, same `gl * S + K^T U~` arithmetic -- only
// where S lives changes.
//
// The __launch_bounds__ states that 2-blocks-per-SM target rather than leaving it to be inferred.
// Without it the compiler sizes the register budget for one block and the wider accesses below
// push this shape to 168 registers per thread -- 256 x 168 is past the 65536-register file, so it
// silently drops to ONE resident block and gives back everything they win. At (256, 2) it fits in
// 128 with no spill (STACK:0). The non-REGS shapes ask for 1 because shared memory already caps
// them there (62,208 B of a ~100 KB SM).
template <int C, int HD, int JC, bool REGS = false>
__global__ __launch_bounds__((C * JC) / 4, REGS ? 2 : 1)
void pf_gdnc_scan_kernel(const __nv_bfloat16* __restrict__ q,
                                    const __nv_bfloat16* __restrict__ k,
                                    const float* __restrict__ g_buf,
                                    const __nv_bfloat16* __restrict__ w_buf,
                                    const __nv_bfloat16* __restrict__ u_buf,
                                    const float* __restrict__ m_buf,
                                    float* __restrict__ state,
                                    __nv_bfloat16* __restrict__ out,
                                    int n_tokens, int q_heads, int v_heads, int n_chunks,
                                    bool qh_block, int carry, int v0 = 0, int vloc = 0) {
    // ONE arena, with three regions reused at disjoint points of the chunk body. That reuse is
    // what keeps JC=64 -- the one-wave launch shape, see launch_prefill_gdn_chunk -- inside the
    // 100 KB an SM has; laid out naively it needs 133 KB and cannot be launched at all.
    //   s_W|s_Q -> s_C  : the wmma accumulator staging for BOTH matmuls. W^ and Q are read only
    //                     by the U^/Y0 k-loop, and are dead from there until the cp.async
    //                     restage at the bottom of the iteration.
    //   s_Sb    -> s_Y, then s_Ub : S's bf16 mirror is dead once that same k-loop has read it.
    // s_K is NOT reused: the S update at the end of the chunk still needs it.
    extern __shared__ char s_raw[];
    constexpr int NW = (C * JC) / 128;          // warps; == 2 x (C/16)x(JC/16) accumulator tiles
    constexpr int NTHR = NW * 32;
    constexpr int SPT = (HD * JC) / NTHR;       // S elements per thread when REGS
    float sreg[REGS ? SPT : 1];
    // With REGS the arena simply starts where s_S used to end.
    float* s_S = reinterpret_cast<float*>(s_raw);                              // [HD][JC]  fp32 carrier
    float* s_U = REGS ? s_S : s_S + (size_t)HD * JC;                           // [C][JC]
    float* s_M = s_U + (size_t)C * JC;                                         // [C][C+PAD]
    float* s_g = s_M + (size_t)C * (C + PAD);                                  // [C]
    float* s_eg = s_g + C;                                                     // [C] hoisted per-row expf
    __nv_bfloat16* s_W =
        reinterpret_cast<__nv_bfloat16*>(s_eg + C);                            // [C][HD+PAD]
    __nv_bfloat16* s_Q = s_W + (size_t)C * (HD + PAD);                         // [C][HD+PAD]
    __nv_bfloat16* s_K = s_Q + (size_t)C * (HD + PAD);                         // [C][HD+PAD]
    // bf16 operand mirrors. S stays fp32 across chunks (it is the recurrent carrier); it is
    // narrowed to bf16 ONCE per chunk to feed the tensor cores, which is the only precision the
    // wmma path costs over the fp32 register-tiled one — W^, K and Q are already bf16.
    __nv_bfloat16* s_Sb = s_K + (size_t)C * (HD + PAD);                        // [HD][JC+PAD]
    float* s_C = reinterpret_cast<float*>(s_W);                                // [NW][16][16]
    float* s_Y = reinterpret_cast<float*>(s_Sb);                               // [C][JC]  Q S staging
    __nv_bfloat16* s_Ub = s_Sb;                                                // [C][JC+PAD]
    static_assert(2 * C * (HD + PAD) * sizeof(__nv_bfloat16) >= (size_t)NW * 256 * sizeof(float),
                  "s_C must fit in the s_W|s_Q pair");
    static_assert(HD * (JC + PAD) * sizeof(__nv_bfloat16) >= (size_t)C * JC * sizeof(float),
                  "s_Y must fit in s_Sb");
    static_assert(HD * (JC + PAD) >= C * (JC + PAD), "s_Ub must fit in s_Sb");

    const int h    = blockIdx.x;
    const int j0   = blockIdx.y * JC;
    const int tid  = threadIdx.x;
    const int nthr = blockDim.x;

    // G's house windowing (dual-GPU CHG-0011): h is this instance's LOCAL v-head, vhg = h + v0
    // the global one. Every activation-side operand (q/k through their group qh, the workspace
    // rows, out) is addressed by vhg; the recurrent state is addressed by LOCAL h, because
    // each slot's arena is DENSE [vloc][HD][HD] — a +v0*HD^2 term would land in the next
    // slot's block and go OOB (G's WP-8 note-2 correction). vloc == 0 (unsplit): vhg == h,
    // vhl == v_heads, and this is today's exact kernel.
    const int vhl = vloc > 0 ? vloc : v_heads;
    if (h >= vhl) return;
    const int vhg = h + v0;
    const int qh    = qh_block ? (vhg / (v_heads / q_heads)) : (vhg % q_heads);
    const int q_dim = q_heads * HD;
    const int v_dim = v_heads * HD;
    const float scale = rsqrtf((float)HD);

    // Fresh prefill zeros S. A segment continuation reloads the transposed
    // [v_head][col][row] state the previous segment wrote, so a workspace split
    // is just another chunk boundary and decode still sees one recurrence.
    if constexpr (REGS) {
        #pragma unroll
        for (int t = 0; t < SPT; t++) {
            const int e = tid * SPT + t;
            const int m = e / JC, jj = e - m * JC;
            sreg[t] = carry ? state[((size_t)h * HD + (j0 + jj)) * HD + m] : 0.f;
        }
    } else if (carry) {
        for (int e = tid; e < HD * JC; e += nthr) {
            const int m = e / JC, jj = e - m * JC;
            s_S[e] = state[((size_t)h * HD + (j0 + jj)) * HD + m];
        }
    } else {
        for (int e = tid; e < HD * JC; e += nthr) s_S[e] = 0.f;
    }

    // The chunk loop is the ONE serial stage left in this prefill, and every iteration used
    // to expose the full global latency of its 25 KB W/K/Q staging before any math could
    // start. Issue those loads with cp.async at the END of the previous iteration (the
    // S-update sync is the last read of the old tiles), so they overlap the g/U/M stages
    // and the loop-carried sync. Same buffers, same staged values, same math -- only WHEN
    // the loads are issued changes. Tail rows of a short final chunk are zeroed after the
    // wait (cp.async cannot predicate, and reading past n_tokens would fault).
    auto stage_wkq = [&](int c2) {
        const int t0s = c2 * C;
        const int lens = min(C, n_tokens - t0s);
        for (int e8 = tid; e8 < (C * HD) / 8; e8 += nthr) {
            const int i = e8 / (HD / 8), d = (e8 % (HD / 8)) * 8;
            if (i < lens) {
                __pipeline_memcpy_async(s_W + i * (HD + PAD) + d,
                                        w_buf + ((size_t)(t0s + i) * v_heads + vhg) * HD + d, 16);
                __pipeline_memcpy_async(s_K + i * (HD + PAD) + d,
                                        k + (size_t)(t0s + i) * q_dim + qh * HD + d, 16);
                __pipeline_memcpy_async(s_Q + i * (HD + PAD) + d,
                                        q + (size_t)(t0s + i) * q_dim + qh * HD + d, 16);
            }
        }
        __pipeline_commit();
    };
    if (n_chunks > 0) stage_wkq(0);

    for (int c = 0; c < n_chunks; c++) {
        const int t0  = c * C;
        const int len = min(C, n_tokens - t0);

        // ---- stage the small linear tiles; W/K/Q arrive via the early-issued cp.async ----
        for (int i = tid; i < C; i += nthr)
            s_g[i] = (i < len) ? g_buf[(size_t)(t0 + i) * v_heads + vhg] : 0.f;
        // Every per-element loop in this chunk body moves FOUR values at a time. At C=JC=32 each
        // of them is exactly C*JC == 1024 elements over 256 threads, so scalar they are 4 trips of
        // 2-3 memory instructions each; the body is bound by how many load/store instructions it
        // issues, not by the bytes they move (30 KB per chunk against a 6.8 us iteration is under
        // a tenth of this SM's share of DRAM). Quadding them cuts the instruction count ~4x for
        // the same traffic. Bit-identical throughout: same values, same addresses, same order --
        // only the width of each access changes. J4 is the group count; every base is naturally
        // aligned because JC, HD, C and C+PAD are all multiples of 4.
        constexpr int J4 = (C * JC) / 4;
        static_assert(C % 4 == 0 && JC % 4 == 0 && (C + PAD) % 4 == 0 && (JC + PAD) % 4 == 0,
                      "vector-of-4 staging needs every row stride 4-aligned");
        for (int q4 = tid; q4 < J4; q4 += nthr) {
            const int e = q4 * 4, i = e / JC, jj = e - i * JC;
            if (i < len) {
                const __nv_bfloat16* up = u_buf + ((size_t)(t0 + i) * v_heads + vhg) * HD + j0 + jj;
                const ushort4 u4 = *reinterpret_cast<const ushort4*>(up);
                const __nv_bfloat16* ub = reinterpret_cast<const __nv_bfloat16*>(&u4);
                *reinterpret_cast<float4*>(&s_U[e]) =
                    make_float4(gc_to_f(ub[0]), gc_to_f(ub[1]), gc_to_f(ub[2]), gc_to_f(ub[3]));
            } else {
                *reinterpret_cast<float4*>(&s_U[e]) = make_float4(0.f, 0.f, 0.f, 0.f);
            }
        }
        for (int q4 = tid; q4 < (C * C) / 4; q4 += nthr) {
            const int e = q4 * 4, i = e / C, j = e - i * C;
            *reinterpret_cast<float4*>(&s_M[i * (C + PAD) + j]) =
                *reinterpret_cast<const float4*>(m_buf + (size_t)e + ((size_t)c * v_heads + vhg) * C * C);
        }
        __pipeline_wait_prior(0);
        if (len < C) {
            for (int e = tid; e < C * HD; e += nthr) {
                const int i = e / HD, d = e - i * HD;
                if (i >= len) {
                    s_W[i * (HD + PAD) + d] = __float2bfloat16(0.f);
                    s_K[i * (HD + PAD) + d] = __float2bfloat16(0.f);
                    s_Q[i * (HD + PAD) + d] = __float2bfloat16(0.f);
                }
            }
        }
        __syncthreads();

        // ---- U^ = U0 - W^ S   [C,HD] x [HD,JC] ----
        // REGISTER-TILED 2x2. A scalar `acc += A[m]*B[m]` matmul reads TWO shared-memory operands per
        // FMA, which caps it at ~16 FMA/cycle/SM against a 128 FMA/cycle peak — that (not the serial
        // chain) is why the naive chunk kernel only matched the sequential scan. A 2x2 tile reuses
        // each loaded value twice: 4 loads per 4 FMAs, and 4 independent accumulators to hide latency.
        // [C=32,JC=32] outputs / 256 threads = exactly 4 each, so the tiling divides evenly.
        // ---- narrow S to bf16 once, then run U^ = U0 - W^ S and Y0 = Q S on tensor cores ----
        if constexpr (REGS) {
            static_assert(SPT % 4 == 0 && JC % 4 == 0, "contiguous S mapping needs SPT and JC 4-aligned");
            #pragma unroll
            for (int t = 0; t < SPT; t += 4) {
                const int e = tid * SPT + t;
                const int m = e / JC, jj = e - m * JC;   // 4 adjacent columns of one row
                const __nv_bfloat16 b4[4] = {__float2bfloat16(sreg[t]), __float2bfloat16(sreg[t + 1]),
                                             __float2bfloat16(sreg[t + 2]), __float2bfloat16(sreg[t + 3])};
                *reinterpret_cast<ushort4*>(&s_Sb[m * (JC + PAD) + jj]) =
                    *reinterpret_cast<const ushort4*>(b4);
            }
        } else {
            for (int e = tid; e < HD * JC; e += nthr) {
                const int m = e / JC, jj = e - m * JC;
                s_Sb[m * (JC + PAD) + jj] = __float2bfloat16(s_S[e]);
            }
        }
        __syncthreads();
        {
            using namespace nvcuda;
            // NW warps, NW output tiles of 16x16: the first TU own U^ = W^ S, the rest Y0 = Q S.
            // Both contract over HD against the same s_Sb, so the two matmuls share its fragments.
            constexpr int TJ = JC / 16;                      // tile columns
            constexpr int TU = (C / 16) * TJ;                // tiles per matmul; NW == 2*TU
            static_assert(NW == 2 * TU, "one accumulator tile per warp");
            const int warp = tid >> 5;
            const bool isU = warp < TU;
            const int t    = isU ? warp : warp - TU;         // (C/16) x TJ tile grid over [C, JC]
            const int ti = (t / TJ) * 16, tj = (t % TJ) * 16;
            const __nv_bfloat16* Aop = isU ? s_W : s_Q;
            wmma::fragment<wmma::accumulator, 16, 16, 16, float> cf;
            wmma::fill_fragment(cf, 0.f);
            #pragma unroll
            for (int kk = 0; kk < HD; kk += 16) {
                wmma::fragment<wmma::matrix_a, 16, 16, 16, __nv_bfloat16, wmma::row_major> af;
                wmma::fragment<wmma::matrix_b, 16, 16, 16, __nv_bfloat16, wmma::row_major> bf;
                wmma::load_matrix_sync(af, Aop + (size_t)ti * (HD + PAD) + kk, HD + PAD);
                wmma::load_matrix_sync(bf, s_Sb + (size_t)kk * (JC + PAD) + tj, JC + PAD);
                wmma::mma_sync(cf, af, bf, cf);
            }
            // s_C overlays s_W|s_Q and s_Y overlays s_Sb — all three of which the loop above is
            // still reading in the other warps, so nothing may land until every warp is out of it.
            __syncthreads();
            wmma::store_matrix_sync(s_C + (size_t)warp * 256, cf, 16, wmma::mem_row_major);
            __syncthreads();
            for (int q4 = tid; q4 < J4; q4 += nthr) {      // a group of 4 never crosses a tile
                const int e = q4 * 4, i = e / JC, jj = e - i * JC;
                const int w = (i >> 4) * TJ + (jj >> 4);
                const int o = (i & 15) * 16 + (jj & 15);
                const float4 cu = *reinterpret_cast<const float4*>(&s_C[(size_t)w * 256 + o]);
                float4 u = *reinterpret_cast<const float4*>(&s_U[e]);
                u.x -= cu.x; u.y -= cu.y; u.z -= cu.z; u.w -= cu.w;   // U^ = U0 - W^ S
                *reinterpret_cast<float4*>(&s_U[e]) = u;
                *reinterpret_cast<float4*>(&s_Y[e]) =
                    *reinterpret_cast<const float4*>(&s_C[(size_t)(TU + w) * 256 + o]);  // Y0 = Q S
            }
        }
        __syncthreads();

        // ---- Y = [diag(exp G) Y0 + M U^] * scale ----
        // p-outermost per-thread form (each thread: one column jj, rows i = tid/JC + 8s):
        // s_U[p][jj] is read once per p, s_M[i][p] and the hoisted exp(G_i) are warp-
        // uniform broadcasts, and each output still sums its p-terms in ascending order --
        // bit-identical to the reference element loop.
        for (int i = tid; i < C; i += nthr) s_eg[i] = __expf(s_g[i]);
        __syncthreads();
        {
            constexpr int NTHR2 = NW * 32;
            constexpr int OPT = (C * JC) / NTHR2;
            constexpr int ISTR2 = NTHR2 / JC;
            const int jj = tid % JC, i0 = tid / JC;
            float mu[OPT];
            #pragma unroll
            for (int si = 0; si < OPT; si++) mu[si] = 0.f;
            // M is read WIDE, exactly as T is in the prep kernel: M[i][pp..pp+3] are contiguous,
            // so one float4 replaces four scalar loads. This loop is the largest single phase of
            // the chunk body despite having EIGHT TIMES FEWER multiply-adds than the U^/Y0 pair
            // above it, because at C=JC=32 it issues C*(1 + OPT) = 160 shared loads per thread for
            // OPT*C = 128 FFMAs. Widening the M side and walking the triangle rather than masking
            // it (same transform as the prep kernel) takes that to 40 loads for 80 FFMAs.
            // BIT-IDENTICAL: same operands, same ascending-p accumulation per output.
            static_assert(C % 4 == 0 && (C + PAD) % 4 == 0, "float4 M reads need both dims 4-aligned");
            static_assert(OPT * ISTR2 == C && ISTR2 % 4 == 0, "triangle walk / wide M read");
            #pragma unroll
            for (int g = 0; g < OPT; g++) {          // same triangle walk as the prep kernel
                #pragma unroll
                for (int q = 0; q < ISTR2 / 4; q++) {
                    const int p0 = g * ISTR2 + q * 4;
                    float uu[4];
                    #pragma unroll
                    for (int v = 0; v < 4; v++) uu[v] = s_U[(p0 + v) * JC + jj];
                    #pragma unroll
                    for (int si = g; si < OPT; si++) {
                        const int i = i0 + si * ISTR2;
                        const float4 m4 = *reinterpret_cast<const float4*>(&s_M[i * (C + PAD) + p0]);
                        const bool live = (si > g);
                        if (live || p0 + 0 <= i) mu[si] += m4.x * uu[0];
                        if (live || p0 + 1 <= i) mu[si] += m4.y * uu[1];
                        if (live || p0 + 2 <= i) mu[si] += m4.z * uu[2];
                        if (live || p0 + 3 <= i) mu[si] += m4.w * uu[3];
                    }
                }
            }
            #pragma unroll
            for (int si = 0; si < OPT; si++) {
                const int i = i0 + si * ISTR2;
                if (t0 + i >= n_tokens) continue;
                const float y = (s_eg[i] * s_Y[i * JC + jj] + mu[si]) * scale;
                out[(size_t)(t0 + i) * v_dim + vhg * HD + j0 + jj] = __float2bfloat16(y);
            }
            // The epilogue stays scalar on purpose: jj is the thread's own column, so its OPT
            // outputs are ISTR2 rows apart rather than adjacent and there is nothing to widen.
        }
        __syncthreads();

        // ---- U~[p] = exp(G_last - G_p) U^[p]  (tail rows already carry U^ = 0) ----
        // exp(G_last - G_i) is a per-ROW value: computed once per row (into s_eg) instead of per
        // element (same inputs/op/downstream multiply -> bit-identical). g_last reads len-1 (NOT
        // C-1): on a short final chunk the staged s_g tail is 0, not G_last, so C-1 would set decay
        // exp(G_last)=1 and overflow U~ = exp(-G_p)U^ (main fix #604/#608).
        const float g_last = s_g[len - 1];
        for (int i = tid; i < C; i += nthr) s_eg[i] = __expf(g_last - s_g[i]);
        __syncthreads();
        for (int q4 = tid; q4 < J4; q4 += nthr) {
            const int e = q4 * 4, i = e / JC;
            const float g = s_eg[i];                  // one row per group of 4: i is constant
            float4 u = *reinterpret_cast<const float4*>(&s_U[e]);
            u.x *= g; u.y *= g; u.z *= g; u.w *= g;
            *reinterpret_cast<float4*>(&s_U[e]) = u;
        }
        __syncthreads();

        // ---- S = exp(G_last) S + K^T U~   [HD,C] x [C,JC], on tensor cores ----
        for (int q4 = tid; q4 < J4; q4 += nthr) {
            const int e = q4 * 4, i = e / JC, jj = e - i * JC;
            const float4 u = *reinterpret_cast<const float4*>(&s_U[e]);
            const __nv_bfloat16 b4[4] = {__float2bfloat16(u.x), __float2bfloat16(u.y),
                                         __float2bfloat16(u.z), __float2bfloat16(u.w)};
            *reinterpret_cast<ushort4*>(&s_Ub[i * (JC + PAD) + jj]) =
                *reinterpret_cast<const ushort4*>(b4);
        }
        __syncthreads();
        {
            using namespace nvcuda;
            const float gl = __expf(g_last);
            constexpr int TJ = JC / 16;
            constexpr int REPS = ((HD / 16) * TJ) / NW;      // NW warps x REPS tiles = [HD,JC]
            static_assert(REPS * NW == (HD / 16) * TJ, "S-update tiles must divide over the warps");
            // With REGS every tile has to survive until the per-thread readback below, so each one
            // lands in its own slot; the smem-S form reuses one slot per warp.
            static_assert(!REGS || (size_t)2 * C * (HD + PAD) * sizeof(__nv_bfloat16) >=
                                       (size_t)(HD / 16) * TJ * 256 * sizeof(float),
                          "REGS needs every S tile live in the s_W|s_Q window");
            const int warp = tid >> 5;
            #pragma unroll
            for (int rep = 0; rep < REPS; rep++) {
                const int tile = warp * REPS + rep;
                const int ti = (tile / TJ) * 16, tj = (tile % TJ) * 16;
                wmma::fragment<wmma::accumulator, 16, 16, 16, float> cf;
                wmma::fill_fragment(cf, 0.f);
                #pragma unroll
                for (int kk = 0; kk < C; kk += 16) {
                    // K^T: A[m][p] = s_K[p][m] -> col_major over s_K gives the transpose for free
                    wmma::fragment<wmma::matrix_a, 16, 16, 16, __nv_bfloat16, wmma::col_major> af;
                    wmma::fragment<wmma::matrix_b, 16, 16, 16, __nv_bfloat16, wmma::row_major> bf;
                    wmma::load_matrix_sync(af, s_K + (size_t)kk * (HD + PAD) + ti, HD + PAD);
                    wmma::load_matrix_sync(bf, s_Ub + (size_t)kk * (JC + PAD) + tj, JC + PAD);
                    wmma::mma_sync(cf, af, bf, cf);
                }
                if constexpr (REGS) {
                    wmma::store_matrix_sync(s_C + (size_t)tile * 256, cf, 16, wmma::mem_row_major);
                } else {
                    wmma::store_matrix_sync(s_C + (size_t)warp * 256, cf, 16, wmma::mem_row_major);
                    __syncwarp();
                    for (int e = (tid & 31); e < 256; e += 32) {
                        const int r = e >> 4, cc = e & 15;
                        const int m = ti + r, jj = tj + cc;
                        s_S[m * JC + jj] = gl * s_S[m * JC + jj] + s_C[(size_t)warp * 256 + r * 16 + cc];
                    }
                    __syncwarp();
                }
            }
            if constexpr (REGS) {
                __syncthreads();                 // every tile written before any thread reads back
                #pragma unroll
                for (int t = 0; t < SPT; t += 4) {
                    const int e = tid * SPT + t;
                    const int m = e / JC, jj = e - m * JC;
                    const int tile = (m >> 4) * TJ + (jj >> 4);   // 4 adjacent columns, one tile
                    const float4 c4 = *reinterpret_cast<const float4*>(
                        &s_C[(size_t)tile * 256 + (m & 15) * 16 + (jj & 15)]);
                    sreg[t]     = gl * sreg[t]     + c4.x;
                    sreg[t + 1] = gl * sreg[t + 1] + c4.y;
                    sreg[t + 2] = gl * sreg[t + 2] + c4.z;
                    sreg[t + 3] = gl * sreg[t + 3] + c4.w;
                }
            }
        }
        __syncthreads();
        if (c + 1 < n_chunks) stage_wkq(c + 1);   // last read of W/K/Q was above this sync
    }

    // ---- final state, in the transposed [v_head][col][row] layout decode expects ----
    if constexpr (REGS) {
        #pragma unroll
        for (int t = 0; t < SPT; t++) {
            const int e = tid * SPT + t;
            const int m = e / JC, jj = e - m * JC;
            state[((size_t)h * HD + (j0 + jj)) * HD + m] = sreg[t];
        }
    } else {
        for (int e = tid; e < HD * JC; e += nthr) {
            const int m = e / JC, jj = e - m * JC;
            state[((size_t)h * HD + (j0 + jj)) * HD + m] = s_S[e];
        }
    }
}

// Workspace cache. The scan is called once per linear layer with the same N, so one allocation is
// reused across all 24 layers and every subsequent prefill; it only ever grows. Per THREAD: under
// tensor parallelism each rank's prefill runs on its own thread (bound to its own device) at the
// same time as the other's, so a process-wide workspace would be shared across ranks and devices.
thread_local void* g_ws = nullptr;
thread_local size_t g_ws_bytes = 0;

bool ws_reserve(size_t bytes) {
    if (bytes <= g_ws_bytes) return true;
    // Allocate the new buffer first so a failed grow keeps the working one.
    // The old free-then-malloc dropped a fitting segment workspace every
    // layer at ctx=16384 while retrying an O(N) size that never fits.
    void* p = nullptr;
    if (cudaMalloc(&p, bytes) != cudaSuccess) return false;
    if (g_ws) { cudaFree(g_ws); note_prefill_scratch_moved(); }
    g_ws = p;
    g_ws_bytes = bytes;
    return true;
}

// m_buf is read as float4 by the scan, so its base must be 16-byte aligned: round the g_buf
// region that precedes it up. n_g is n_tokens*v_heads, which is NOT a multiple of 4 for every
// (context, head count) pair, so this cannot be left to luck.
constexpr size_t GDNC_ALIGN = 16;
inline size_t gdnc_align_up(size_t x) { return (x + (GDNC_ALIGN - 1)) & ~(GDNC_ALIGN - 1); }

size_t gdnc_workspace_bytes(int n_tokens, int v_heads, int C, int HD) {
    const int n_chunks = (n_tokens + C - 1) / C;
    const size_t n_g = (size_t)n_tokens * v_heads;
    const size_t n_w = (size_t)n_tokens * v_heads * HD;
    const size_t n_m = (size_t)n_chunks * v_heads * C * C;
    return gdnc_align_up(n_g * sizeof(float)) + n_m * sizeof(float)
         + n_w * sizeof(__nv_bfloat16) + n_w * sizeof(__nv_bfloat16);
}

// Shared memory for one scan block, matching the arena the kernel carves up (s_C, s_Y and s_Ub
// are overlays and cost nothing here).
template <int C, int HD, int JC, bool REGS = false>
constexpr size_t gdnc_scan_smem() {
    return (REGS ? 0 : (size_t)HD * JC * sizeof(float))                     // s_S (fp32 carrier)
         + (size_t)C * JC * sizeof(float)                                   // s_U
         + (size_t)C * (C + PAD) * sizeof(float)                            // s_M
         + (size_t)2 * C * sizeof(float)                                    // s_g, s_eg
         + (size_t)3 * C * (HD + PAD) * sizeof(__nv_bfloat16)               // s_W, s_Q, s_K
         + (size_t)HD * (JC + PAD) * sizeof(__nv_bfloat16);                 // s_Sb
}

int gdnc_sm_count() {
    static const int sms = [] {
        int dev = 0, c = 0;
        if (cudaGetDevice(&dev) != cudaSuccess ||
            cudaDeviceGetAttribute(&c, cudaDevAttrMultiProcessorCount, dev) != cudaSuccess)
            return 0;
        return c;
    }();
    return sms;
}

// The MaxDynamicSharedMemorySize opt-in, latched once per (device, JC). Both instantiations are
// separate functions and the attribute is per-function AND per-device, so they need separate
// latches — a shared one would leave whichever kernel ran second unconfigured, and its launches
// would then fail silently and fall through to the sequential scan.
template <int C, int HD, int JC, bool REGS = false>
bool gdnc_scan_smem_ok(int dev) {
    constexpr int kMaxDevices = 16;
    static int cfg[kMaxDevices] = {0};                 // 0 unknown, 1 usable, 2 refused
    if (dev < 0 || dev >= kMaxDevices) return false;
    if (!cfg[dev]) {
        constexpr size_t sm = gdnc_scan_smem<C, HD, JC, REGS>();
        const cudaError_t ce = cudaFuncSetAttribute(
            pf_gdnc_scan_kernel<C, HD, JC, REGS>,
            cudaFuncAttributeMaxDynamicSharedMemorySize, (int)sm);
        if (ce != cudaSuccess) cudaGetLastError();
        cfg[dev] = (ce == cudaSuccess || sm <= 48u * 1024u) ? 1 : 2;
    }
    return cfg[dev] == 1;
}

}  // namespace

bool launch_prefill_gdn_chunk(const void* q, const void* k, const void* v,
                              const void* alpha, const void* beta,
                              const void* dt, const void* a,
                              float* state, void* out,
                              int n_tokens, int q_heads, int v_heads, int head_dim,
                              bool qh_block, cudaStream_t stream,
                              bool carry_in, int v0, int vloc) {
    constexpr int C = 32, HD = 128, PREP_THREADS = 256;
    // State columns per scan block. JC_S is the shape every context used before; JC_B halves the
    // grid — see use_big below for why that is the whole point at long context.
    constexpr int JC_S = 32, JC_B = 64;

    static const int enabled = [] {
        const char* e = getenv("SPARKINFER_PREFILL_GDN_CHUNK");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    static const int minctx = [] {
        const char* e = getenv("SPARKINFER_PREFILL_GDN_CHUNK_MINCTX");
        // 128: Qwen3.8-27B scored prefill (48 v-heads, hd=128) amortizes the prep
        // pass — sequential scan is the leftover serial chain at ctx=128.
        // 256 was the Qwythos-era default; SPARKINFER_PREFILL_GDN_CHUNK_MINCTX=256 restores it.
        return e ? atoi(e) : 128;
    }();
    // The scan block is far too big to double up on an SM (85 KB of the 100 KB an SM has, ncu:
    // launch__occupancy_limit_shared_mem = 1), so the grid is the launch: v_heads x HD/JC blocks,
    // one per SM, and any remainder past the SM count is a SECOND WAVE that costs a full serial
    // chain to carry it. On this checkpoint (48 v-heads) JC=32 is 192 blocks on 170 SMs — 170 then
    // 22 — so the launch is 56% efficient however fast the block itself is.
    //
    // JC=64 is 96 blocks: one wave, the same 1536 warps in flight (16 per block instead of 8), and
    // half the W/K/Q staging per state column because one staged tile now serves 64 columns.
    // Confirmed by the reverse experiment before building it: JC=16 is 384 blocks = three waves,
    // and it measures ~21% slower on this kernel, which is what the wave count alone predicts.
    //
    // Gated on the NARROW GRID ACTUALLY SPILLING PAST ONE WAVE, not on the model or the context,
    // because that spill IS the win — there is nothing else here to gain. A wider block is
    // otherwise a straight loss: it costs ~1.65x the per-block time (16 warps queueing on the same
    // __syncthreads) and leaves more SMs idle. Qwen3.5/3.6 carry 32 v-heads, so their narrow grid
    // is 32*4 = 128 blocks and ALREADY fits one wave on 170 SMs; taking the wide block there halves
    // the grid to 64 and cost the Qwen3.6 guard 6.1% at ctx=4096 (25487 -> 23924 pp, reproduced
    // twice) while ctx=512 and every decode point stayed flat. Qwen3.8-27B carries 48, so 48*4 =
    // 192 > 170, which is the case this exists for.
    //
    // Also gated on context: at ctx=128 the chain is 4 chunks long, too short for the second wave
    // to pay for the wider block, and prefill@128 is a no-regression floor.
    static const int bigjc_minctx = [] {
        const char* e = getenv("SPARKINFER_PREFILL_GDN_SCAN_BIGJC_MINCTX");
        return e ? atoi(e) : 2048;
    }();

    // Warp-private register forward substitution in the prep kernel (see the kernel body).
    // Bit-identical to the block form; SPARKINFER_PREFILL_GDN_PREP_WARPINV=0 restores it so the
    // two can be A/B'd in ONE binary.
    static const bool prep_warp_inv = [] {
        const char* e = getenv("SPARKINFER_PREFILL_GDN_PREP_WARPINV");
        return !(e && e[0] == '0');
    }();

    if (!enabled || head_dim != HD || n_tokens < minctx) return false;
    if (q_heads <= 0 || v_heads <= 0) return false;

    const size_t sm_prep = (size_t)2 * C * (HD + PAD) * sizeof(__nv_bfloat16)
                         + (size_t)C * (C + PAD) * sizeof(float)
                         + (size_t)3 * C * sizeof(float);

    // The MaxDynamicSharedMemorySize opt-in is REQUIRED for either scan launch to be valid (both
    // are past the 48 KB default). A discarded failure here used to still return true; the caller
    // (launch_prefill_gdn_scan) then skipped the sequential pf_gdn_scan_kernel fallback and left
    // GDN state/out untouched — silently wrong recurrence into decode. cudaFuncSetAttribute is
    // also PER-DEVICE, so the do-once latch is keyed on the device ordinal (a process-wide latch
    // left every device but the first unconfigured).
    constexpr int kMaxDevices = 16;
    static int cfg[kMaxDevices] = {0};
    int dev = 0;
    if (cudaGetDevice(&dev) != cudaSuccess || dev < 0 || dev >= kMaxDevices) return false;
    if (!cfg[dev]) {
        const cudaError_t ce_prep = cudaFuncSetAttribute(
            pf_gdnc_prep_kernel<C, HD>,
            cudaFuncAttributeMaxDynamicSharedMemorySize, (int)sm_prep);
        if (ce_prep != cudaSuccess && sm_prep > 48u * 1024u) return false;
        cfg[dev] = 1;
    }
    if (!gdnc_scan_smem_ok<C, HD, JC_S>(dev)) return false;
    // JC_B is ~89 KB and only the wide shape; a device that refuses it just keeps JC_S.
    const int sms = gdnc_sm_count();
    const bool spills = sms > 0 && v_heads * (HD / JC_S) > sms;
    // Register-resident S at JC_S. This is the shape to want when the narrow grid spills: it fits
    // TWO blocks per SM, so every block is resident at once across EVERY SM, where JC_B avoids the
    // second wave only by halving the grid and leaving 43% of the SMs idle. Falls back to JC_B and
    // then to plain JC_S if the device refuses the opt-in.
    // SPARKINFER_PREFILL_GDN_SCAN_REGS=0 disables (A/B in ONE binary).
    static const bool regs_on = [] {
        const char* e = getenv("SPARKINFER_PREFILL_GDN_SCAN_REGS");
        return !(e && e[0] == '0');
    }();
    constexpr size_t sm_regs = gdnc_scan_smem<C, HD, JC_S, true>();
    const bool use_regs = regs_on && spills && n_tokens >= bigjc_minctx &&
                          2 * sm_regs <= (size_t)102400 &&
                          gdnc_scan_smem_ok<C, HD, JC_S, true>(dev);
    const bool use_big = !use_regs && spills && n_tokens >= bigjc_minctx &&
                         gdnc_scan_smem_ok<C, HD, JC_B>(dev);

    auto db = reinterpret_cast<const __nv_bfloat16*>(dt);
    auto aa = reinterpret_cast<const __nv_bfloat16*>(a);

    // PREP_THREADS is fixed by the 2x2 (i,j) tiling in the A/M pass: C*C == 4*PREP_THREADS.
    static_assert(C * C == PREP_THREADS * 4, "2x2 A/M tiling requires C*C == 4*PREP_THREADS");
    // One thread per 4 [C,JC] outputs and per 16 [HD,JC] outputs; both fix the same block size,
    // which is why the warp count is derivable from JC alone (NW = C*JC/128 in the kernel).
    static_assert(C * JC_S == (C * JC_S / 4) * 4 && HD * JC_S == (C * JC_S / 4) * 16, "JC_S tiling");
    static_assert(C * JC_B == (C * JC_B / 4) * 4 && HD * JC_B == (C * JC_B / 4) * 16, "JC_B tiling");
    static_assert(HD % JC_S == 0 && HD % JC_B == 0, "JC must divide the state rows");

    // One sequence-slice: workspace is O(len). carry=0 zeros S (fresh prefill);
    // carry=1 reloads the state the previous slice wrote.
    auto run_slice = [&](const __nv_bfloat16* qb, const __nv_bfloat16* kb,
                         const __nv_bfloat16* vb, const __nv_bfloat16* ab,
                         const __nv_bfloat16* bb, __nv_bfloat16* ob,
                         int len, int carry) -> bool {
        const int n_chunks = (len + C - 1) / C;
        const size_t n_g = (size_t)len * v_heads;
        const size_t n_w = (size_t)len * v_heads * HD;
        const size_t n_m = (size_t)n_chunks * v_heads * C * C;
        const size_t off_m = gdnc_align_up(n_g * sizeof(float));
        const size_t off_w = off_m + n_m * sizeof(float);
        const size_t off_u = off_w + n_w * sizeof(__nv_bfloat16);
        const size_t total = off_u + n_w * sizeof(__nv_bfloat16);
        if (!ws_reserve(total)) return false;
        char* base = reinterpret_cast<char*>(g_ws);
        float* g_buf = reinterpret_cast<float*>(base);
        float* m_buf = reinterpret_cast<float*>(base + off_m);
        auto* w_buf = reinterpret_cast<__nv_bfloat16*>(base + off_w);
        auto* u_buf = reinterpret_cast<__nv_bfloat16*>(base + off_u);
        // Windowed (dual-GPU CHG-0011): the grid covers the instance's vloc local v-heads;
        // the kernels map each to the global vhg = h + v0 for activations/out. All the
        // workspace rows stay full-width (n_* above), so only the grid and vhg change.
        const int vhl = vloc > 0 ? vloc : v_heads;
        dim3 gprep(n_chunks, vhl);
        pf_gdnc_prep_kernel<C, HD><<<gprep, PREP_THREADS, sm_prep, stream>>>(
            qb, kb, vb, ab, bb, db, aa, g_buf, w_buf, u_buf, m_buf,
            len, q_heads, v_heads, qh_block, prep_warp_inv, v0, vloc);
        if (use_regs) {
            pf_gdnc_scan_kernel<C, HD, JC_S, true>
                <<<dim3(vhl, HD / JC_S), (C * JC_S) / 4,
                   gdnc_scan_smem<C, HD, JC_S, true>(), stream>>>(
                    qb, kb, g_buf, w_buf, u_buf, m_buf, state, ob,
                    len, q_heads, v_heads, n_chunks, qh_block, carry, v0, vloc);
        } else if (use_big) {
            pf_gdnc_scan_kernel<C, HD, JC_B>
                <<<dim3(vhl, HD / JC_B), (C * JC_B) / 4,
                   gdnc_scan_smem<C, HD, JC_B>(), stream>>>(
                    qb, kb, g_buf, w_buf, u_buf, m_buf, state, ob,
                    len, q_heads, v_heads, n_chunks, qh_block, carry, v0, vloc);
        } else {
            pf_gdnc_scan_kernel<C, HD, JC_S>
                <<<dim3(vhl, HD / JC_S), (C * JC_S) / 4,
                   gdnc_scan_smem<C, HD, JC_S>(), stream>>>(
                    qb, kb, g_buf, w_buf, u_buf, m_buf, state, ob,
                    len, q_heads, v_heads, n_chunks, qh_block, carry, v0, vloc);
        }
        return cudaPeekAtLastError() == cudaSuccess;
    };

    auto qb = reinterpret_cast<const __nv_bfloat16*>(q);
    auto kb = reinterpret_cast<const __nv_bfloat16*>(k);
    auto vb = reinterpret_cast<const __nv_bfloat16*>(v);
    auto ab = reinterpret_cast<const __nv_bfloat16*>(alpha);
    auto bb = reinterpret_cast<const __nv_bfloat16*>(beta);
    auto ob = reinterpret_cast<__nv_bfloat16*>(out);

    // Workspace is O(N): W^ and U0 are n_tokens*v_heads*HD bf16 each (~400 MB at
    // ctx=16384 x 48 v-heads). ws_reserve failing used to drop every linear layer
    // onto the sequential scan. A segment boundary on a multiple of C is the same
    // as a chunk boundary once the scan reloads S, so the sequence is processed
    // in slices whose workspace fits. ctx=128 still takes the one-shot path.
    //
    // Size the slice by probing cudaMalloc, not cudaMemGetInfo. After a failed
    // 483 MB grow the allocator reported 37 MB free and a 32 MB margin left
    // 192-token slices (85 launches/layer). A 1024-token workspace is ~30 MB
    // and allocates; each doubling cuts the launch count in half.
    const size_t total = gdnc_workspace_bytes(n_tokens, v_heads, C, HD);
    if (ws_reserve(total))
        return run_slice(qb, kb, vb, ab, bb, ob, n_tokens, carry_in ? 1 : 0);
    cudaGetLastError();   // clear the failed grow so later peek/getinfo are clean

    int seg = 0;
    for (int cand = n_tokens >> 1; cand >= C; cand >>= 1) {
        cand -= cand % C;
        if (cand < C) break;
        if (ws_reserve(gdnc_workspace_bytes(cand, v_heads, C, HD))) {
            seg = cand;
            break;
        }
        cudaGetLastError();
    }
    if (seg < C) return false;

    static int once_seg = 0;
    if (!once_seg) {
        fprintf(stderr, "[gdn-chunk] workspace %zu MB does not fit; %d-token segments (ctx=%d)\n",
                total >> 20, seg, n_tokens);
        once_seg = 1;
    }

    const size_t q_dim = (size_t)q_heads * HD;
    const size_t v_dim = (size_t)v_heads * HD;
    for (size_t off = 0; off < (size_t)n_tokens; off += seg) {
        const int len = (int)((off + seg < (size_t)n_tokens) ? seg : (size_t)n_tokens - off);
        if (!run_slice(qb + off * q_dim, kb + off * q_dim, vb + off * v_dim,
                       ab + off * v_heads, bb + off * v_heads, ob + off * v_dim,
                       len, (off || carry_in) ? 1 : 0))
            return false;
    }
    return true;
}

}  // namespace kernels
}  // namespace sparkinfer
