// Seed: 1920935959
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_3 = 0;
  input wire id_1;
  wire id_3;
  wire id_4, id_5;
endprogram
program module_1 (
    output supply1 id_0,
    output wire id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_4;
endprogram
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    input wire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  assign id_2 = 1'b0;
  wire id_10[-1 : 1 'b0];
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
