INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Dsd_exam/Dsd_exam.srcs/sources_1/new/counter_4bita.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bita
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Dsd_exam/Dsd_exam.srcs/sources_1/new/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Dsd_exam/Dsd_exam.srcs/sources_1/new/d_latch_asyn_rstn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_asyn_rstn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Dsd_exam/Dsd_exam.srcs/sources_1/new/mux2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Dsd_exam/Dsd_exam.srcs/sim_1/new/tb_counter_4bita.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bita
