 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : TOP_SYS
Version: K-2015.06
Date   : Wed Sep 20 00:42:47 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX1M)               0.56       0.56 r
  U0_RegFile/U6/Y (BUFX10M)                               0.56       1.12 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.12 r
  U0_ALU/B[7] (ALU)                                       0.00       1.12 r
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       1.12 r
  U0_ALU/div_52/U52/Y (NOR2X12M)                          0.14       1.27 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.17       1.44 f
  U0_ALU/div_52/U35/Y (AND3X12M)                          0.20       1.64 f
  U0_ALU/div_52/U48/Y (AND2X12M)                          0.21       1.85 f
  U0_ALU/div_52/U36/Y (NAND2X12M)                         0.13       1.97 r
  U0_ALU/div_52/U20/Y (CLKINVX32M)                        0.08       2.06 f
  U0_ALU/div_52/U19/Y (MX2X6M)                            0.34       2.39 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)
                                                          0.61       3.00 r
  U0_ALU/div_52/U30/Y (AND2X12M)                          0.30       3.30 r
  U0_ALU/div_52/U8/Y (NAND2X2M)                           0.28       3.58 f
  U0_ALU/div_52/U40/Y (NAND2X8M)                          0.31       3.89 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.41       4.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.52 r
  U0_ALU/div_52/U26/Y (AND2X1M)                           0.43       4.95 r
  U0_ALU/div_52/U12/Y (BUFX16M)                           0.26       5.21 r
  U0_ALU/div_52/U5/Y (MX2X6M)                             0.33       5.54 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.40       5.94 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.49       6.43 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.24       6.67 r
  U0_ALU/div_52/U14/Y (AND2X2M)                           0.50       7.17 r
  U0_ALU/div_52/U11/Y (BUFX10M)                           0.32       7.48 r
  U0_ALU/div_52/U4/Y (CLKMX2X6M)                          0.37       7.85 f
  U0_ALU/div_52/U3/Y (BUFX18M)                            0.18       8.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.39       8.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.27       8.98 f
  U0_ALU/div_52/U38/Y (AND2X12M)                          0.26       9.24 f
  U0_ALU/div_52/U7/Y (MX2X3M)                             0.54       9.78 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.43      10.21 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.27      10.47 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.31      10.78 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.23      11.01 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.40      11.41 r
  U0_ALU/div_52/U27/Y (CLKAND2X6M)                        0.27      11.68 r
  U0_ALU/div_52/U10/Y (BUFX18M)                           0.25      11.94 r
  U0_ALU/div_52/U21/Y (MX2X6M)                            0.39      12.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      12.76 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      13.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      13.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.27      13.59 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)     0.48      14.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.33      14.40 f
  U0_ALU/div_52/U29/Y (AND2X12M)                          0.30      14.70 f
  U0_ALU/div_52/U28/Y (MX2X4M)                            0.33      15.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX8M)
                                                          0.41      15.44 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX4M)     0.50      15.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX8M)
                                                          0.30      16.24 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.30      16.53 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.48      17.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.51      17.52 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.50      18.02 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      18.02 f
  U0_ALU/U89/Y (AOI222X2M)                                0.97      18.99 r
  U0_ALU/U31/Y (AND3X6M)                                  0.32      19.31 r
  U0_ALU/U32/Y (NOR2X8M)                                  0.08      19.39 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00      19.39 f
  data arrival time                                                 19.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                -19.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX1M)               0.56       0.56 r
  U0_RegFile/U6/Y (BUFX10M)                               0.56       1.12 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.12 r
  U0_ALU/B[7] (ALU)                                       0.00       1.12 r
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       1.12 r
  U0_ALU/div_52/U52/Y (NOR2X12M)                          0.14       1.27 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.17       1.44 f
  U0_ALU/div_52/U35/Y (AND3X12M)                          0.20       1.64 f
  U0_ALU/div_52/U48/Y (AND2X12M)                          0.21       1.85 f
  U0_ALU/div_52/U36/Y (NAND2X12M)                         0.13       1.97 r
  U0_ALU/div_52/U20/Y (CLKINVX32M)                        0.08       2.06 f
  U0_ALU/div_52/U19/Y (MX2X6M)                            0.34       2.39 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)
                                                          0.61       3.00 r
  U0_ALU/div_52/U30/Y (AND2X12M)                          0.30       3.30 r
  U0_ALU/div_52/U8/Y (NAND2X2M)                           0.28       3.58 f
  U0_ALU/div_52/U40/Y (NAND2X8M)                          0.31       3.89 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.41       4.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.52 r
  U0_ALU/div_52/U26/Y (AND2X1M)                           0.43       4.95 r
  U0_ALU/div_52/U12/Y (BUFX16M)                           0.26       5.21 r
  U0_ALU/div_52/U5/Y (MX2X6M)                             0.33       5.54 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.40       5.94 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.49       6.43 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.24       6.67 r
  U0_ALU/div_52/U14/Y (AND2X2M)                           0.50       7.17 r
  U0_ALU/div_52/U11/Y (BUFX10M)                           0.32       7.48 r
  U0_ALU/div_52/U4/Y (CLKMX2X6M)                          0.37       7.85 f
  U0_ALU/div_52/U3/Y (BUFX18M)                            0.18       8.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.39       8.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.27       8.98 f
  U0_ALU/div_52/U38/Y (AND2X12M)                          0.26       9.24 f
  U0_ALU/div_52/U7/Y (MX2X3M)                             0.38       9.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.44      10.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.31      10.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.33      10.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.28      10.97 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.47      11.44 f
  U0_ALU/div_52/U27/Y (CLKAND2X6M)                        0.25      11.68 f
  U0_ALU/div_52/U10/Y (BUFX18M)                           0.22      11.90 f
  U0_ALU/div_52/U24/Y (MX2X1M)                            0.87      12.77 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.47      13.24 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.22      13.46 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)     0.42      13.88 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.29      14.16 r
  U0_ALU/div_52/U29/Y (AND2X12M)                          0.40      14.56 r
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      14.56 r
  U0_ALU/U33/Y (NAND2XLM)                                 0.61      15.17 f
  U0_ALU/U8/Y (AND3X2M)                                   0.49      15.67 f
  U0_ALU/U7/Y (AOI31X2M)                                  0.50      16.17 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      16.17 r
  data arrival time                                                 16.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -16.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.26


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.76 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.44 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.44 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.30 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.03 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.94 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.72 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      13.18 f
  U0_ALU/mult_49/FS_1/U24/Y (OAI21X1M)                    0.73      13.90 r
  U0_ALU/mult_49/FS_1/U23/Y (OAI2BB1X1M)                  0.50      14.40 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.53      14.93 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00      14.93 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00      14.93 r
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.33      15.26 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00      15.26 r
  data arrival time                                                 15.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -15.26
  --------------------------------------------------------------------------
  slack (MET)                                                        4.20


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.76 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.44 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.44 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.30 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.03 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.94 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.72 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      13.18 f
  U0_ALU/mult_49/FS_1/U25/Y (XOR3XLM)                     0.74      13.92 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00      13.92 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00      13.92 r
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.36      14.28 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00      14.28 r
  data arrival time                                                 14.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -14.28
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.76 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.44 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.44 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.30 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.03 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.94 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.72 r
  U0_ALU/mult_49/FS_1/U26/Y (XNOR2X1M)                    0.62      13.34 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00      13.34 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00      13.34 r
  U0_ALU/U54/Y (OAI2BB1X2M)                               0.37      13.71 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00      13.71 r
  data arrival time                                                 13.71

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.71
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX1M)               0.56       0.56 r
  U0_RegFile/U6/Y (BUFX10M)                               0.56       1.12 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       1.12 r
  U0_ALU/B[7] (ALU)                                       0.00       1.12 r
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_0)                   0.00       1.12 r
  U0_ALU/div_52/U52/Y (NOR2X12M)                          0.14       1.27 f
  U0_ALU/div_52/U25/Y (BUFX24M)                           0.17       1.44 f
  U0_ALU/div_52/U35/Y (AND3X12M)                          0.20       1.64 f
  U0_ALU/div_52/U48/Y (AND2X12M)                          0.21       1.85 f
  U0_ALU/div_52/U36/Y (NAND2X12M)                         0.13       1.97 r
  U0_ALU/div_52/U20/Y (CLKINVX32M)                        0.08       2.06 f
  U0_ALU/div_52/U19/Y (MX2X6M)                            0.34       2.39 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX2M)
                                                          0.61       3.00 r
  U0_ALU/div_52/U30/Y (AND2X12M)                          0.30       3.30 r
  U0_ALU/div_52/U8/Y (NAND2X2M)                           0.28       3.58 f
  U0_ALU/div_52/U40/Y (NAND2X8M)                          0.31       3.89 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.41       4.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.52 r
  U0_ALU/div_52/U26/Y (AND2X1M)                           0.43       4.95 r
  U0_ALU/div_52/U12/Y (BUFX16M)                           0.26       5.21 r
  U0_ALU/div_52/U5/Y (MX2X6M)                             0.33       5.54 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.40       5.94 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.49       6.43 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.24       6.67 r
  U0_ALU/div_52/U14/Y (AND2X2M)                           0.50       7.17 r
  U0_ALU/div_52/U11/Y (BUFX10M)                           0.32       7.48 r
  U0_ALU/div_52/U4/Y (CLKMX2X6M)                          0.37       7.85 f
  U0_ALU/div_52/U3/Y (BUFX18M)                            0.18       8.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.39       8.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.28       8.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.27       8.98 f
  U0_ALU/div_52/U38/Y (AND2X12M)                          0.26       9.24 f
  U0_ALU/div_52/U7/Y (MX2X3M)                             0.38       9.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.44      10.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.31      10.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.33      10.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.28      10.97 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.47      11.44 f
  U0_ALU/div_52/U27/Y (CLKAND2X6M)                        0.25      11.68 f
  U0_ALU/div_52/U10/Y (BUFX18M)                           0.22      11.90 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00      11.90 f
  U0_ALU/U95/Y (AOI222X2M)                                0.91      12.81 r
  U0_ALU/U92/Y (AOI31X2M)                                 0.49      13.30 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      13.30 f
  data arrival time                                                 13.30

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -13.30
  --------------------------------------------------------------------------
  slack (MET)                                                        6.28


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.76 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.44 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.44 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.30 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.03 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.94 r
  U0_ALU/mult_49/FS_1/U30/Y (CLKXOR2X2M)                  0.60      12.54 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00      12.54 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00      12.54 r
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.33      12.87 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00      12.87 r
  data arrival time                                                 12.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.76 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.44 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.44 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.30 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.03 r
  U0_ALU/mult_49/FS_1/U19/Y (XNOR2X1M)                    0.61      11.65 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00      11.65 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00      11.65 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.37      12.02 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00      12.02 r
  data arrival time                                                 12.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.02
  --------------------------------------------------------------------------
  slack (MET)                                                        7.44


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.76 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.44 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.44 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.30 r
  U0_ALU/mult_49/FS_1/U22/Y (NAND2BX1M)                   0.44      10.74 r
  U0_ALU/mult_49/FS_1/U21/Y (CLKXOR2X2M)                  0.48      11.22 f
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00      11.22 f
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00      11.22 f
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.40      11.62 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00      11.62 f
  data arrival time                                                 11.62

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -11.62
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U55/Y (OAI22X1M)                             0.90       4.83 r
  U0_sysctrl/alu_fun[3] (sysctrl)                         0.00       4.83 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.83 r
  U0_ALU/U50/Y (CLKBUFX6M)                                0.90       5.73 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       6.19 f
  U0_ALU/U76/Y (INVX2M)                                   0.65       6.85 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       7.45 r
  U0_ALU/U61/Y (INVX4M)                                   0.60       8.05 f
  U0_ALU/U155/Y (AOI221X2M)                               0.87       8.92 r
  U0_ALU/U154/Y (OAI222X1M)                               0.79       9.71 f
  U0_ALU/U120/Y (AOI221X2M)                               0.95      10.66 r
  U0_ALU/U118/Y (AOI31X2M)                                0.44      11.11 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      11.11 f
  data arrival time                                                 11.11

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.11
  --------------------------------------------------------------------------
  slack (MET)                                                        8.47


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U55/Y (OAI22X1M)                             0.90       4.83 r
  U0_sysctrl/alu_fun[3] (sysctrl)                         0.00       4.83 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.83 r
  U0_ALU/U50/Y (CLKBUFX6M)                                0.90       5.73 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       6.19 f
  U0_ALU/U76/Y (INVX2M)                                   0.65       6.85 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       7.45 r
  U0_ALU/U62/Y (INVX4M)                                   0.56       8.01 f
  U0_ALU/U158/Y (AOI221X2M)                               0.85       8.86 r
  U0_ALU/U157/Y (OAI222X1M)                               0.79       9.65 f
  U0_ALU/U108/Y (AOI221X2M)                               0.95      10.60 r
  U0_ALU/U106/Y (AOI31X2M)                                0.44      11.05 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      11.05 f
  data arrival time                                                 11.05

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.05
  --------------------------------------------------------------------------
  slack (MET)                                                        8.53


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U55/Y (OAI22X1M)                             0.90       4.83 r
  U0_sysctrl/alu_fun[3] (sysctrl)                         0.00       4.83 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.83 r
  U0_ALU/U50/Y (CLKBUFX6M)                                0.90       5.73 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       6.19 f
  U0_ALU/U76/Y (INVX2M)                                   0.65       6.85 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       7.45 r
  U0_ALU/U62/Y (INVX4M)                                   0.56       8.01 f
  U0_ALU/U167/Y (AOI221X2M)                               0.85       8.86 r
  U0_ALU/U166/Y (OAI222X1M)                               0.79       9.65 f
  U0_ALU/U102/Y (AOI221X2M)                               0.95      10.60 r
  U0_ALU/U100/Y (AOI31X2M)                                0.44      11.05 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      11.05 f
  data arrival time                                                 11.05

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.05
  --------------------------------------------------------------------------
  slack (MET)                                                        8.53


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U55/Y (OAI22X1M)                             0.90       4.83 r
  U0_sysctrl/alu_fun[3] (sysctrl)                         0.00       4.83 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.83 r
  U0_ALU/U50/Y (CLKBUFX6M)                                0.90       5.73 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       6.19 f
  U0_ALU/U76/Y (INVX2M)                                   0.65       6.85 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       7.45 r
  U0_ALU/U62/Y (INVX4M)                                   0.56       8.01 f
  U0_ALU/U161/Y (AOI221X2M)                               0.85       8.86 r
  U0_ALU/U160/Y (OAI222X1M)                               0.79       9.65 f
  U0_ALU/U116/Y (AOI221X2M)                               0.95      10.60 r
  U0_ALU/U114/Y (AOI31X2M)                                0.44      11.04 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      11.04 f
  data arrival time                                                 11.04

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.04
  --------------------------------------------------------------------------
  slack (MET)                                                        8.53


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U55/Y (OAI22X1M)                             0.90       4.83 r
  U0_sysctrl/alu_fun[3] (sysctrl)                         0.00       4.83 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.83 r
  U0_ALU/U50/Y (CLKBUFX6M)                                0.90       5.73 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       6.19 f
  U0_ALU/U76/Y (INVX2M)                                   0.65       6.85 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       7.45 r
  U0_ALU/U62/Y (INVX4M)                                   0.56       8.01 f
  U0_ALU/U128/Y (AOI221X2M)                               0.85       8.86 r
  U0_ALU/U127/Y (OAI222X1M)                               0.79       9.65 f
  U0_ALU/U65/Y (AOI221X2M)                                0.95      10.60 r
  U0_ALU/U63/Y (AOI31X2M)                                 0.44      11.04 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      11.04 f
  data arrival time                                                 11.04

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.04
  --------------------------------------------------------------------------
  slack (MET)                                                        8.53


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.88       0.88 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.88 r
  U0_ALU/A[1] (ALU)                                       0.00       0.88 r
  U0_ALU/U143/Y (INVX2M)                                  0.45       1.33 f
  U0_ALU/U97/Y (INVX4M)                                   0.67       2.00 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.00 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.63 f
  U0_ALU/mult_49/U17/Y (NOR2X2M)                          0.87       3.50 r
  U0_ALU/mult_49/U59/Y (XOR2X1M)                          0.69       4.19 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.56       4.75 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.77       5.52 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.77       6.29 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.77       7.05 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.77       7.82 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.89       8.71 f
  U0_ALU/mult_49/U52/Y (CLKXOR2X2M)                       0.52       9.23 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       9.23 r
  U0_ALU/mult_49/FS_1/U11/Y (INVX2M)                      0.20       9.43 f
  U0_ALU/mult_49/FS_1/U12/Y (INVX2M)                      0.24       9.67 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       9.67 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       9.67 r
  U0_ALU/U126/Y (AOI2BB2X2M)                              0.27       9.94 f
  U0_ALU/U124/Y (AOI21X2M)                                0.53      10.47 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00      10.47 r
  data arrival time                                                 10.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -10.47
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U55/Y (OAI22X1M)                             0.90       4.83 r
  U0_sysctrl/alu_fun[3] (sysctrl)                         0.00       4.83 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       4.83 r
  U0_ALU/U50/Y (CLKBUFX6M)                                0.90       5.73 r
  U0_ALU/U41/Y (NOR2X2M)                                  0.46       6.19 f
  U0_ALU/U76/Y (INVX2M)                                   0.65       6.85 r
  U0_ALU/U13/Y (OR2X2M)                                   0.60       7.45 r
  U0_ALU/U61/Y (INVX4M)                                   0.60       8.05 f
  U0_ALU/U133/Y (AOI211X2M)                               0.86       8.91 r
  U0_ALU/U132/Y (INVX2M)                                  0.50       9.41 f
  U0_ALU/U67/Y (NAND2X4M)                                 0.79      10.20 r
  U0_ALU/U58/Y (OAI2BB1X2M)                               0.36      10.56 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00      10.56 f
  data arrival time                                                 10.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.56
  --------------------------------------------------------------------------
  slack (MET)                                                        9.04


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U20/Y (NAND2X4M)                             0.87       4.79 r
  U0_sysctrl/alu_en (sysctrl)                             0.00       4.79 r
  U0_ALU/EN (ALU)                                         0.00       4.79 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       4.79 r
  data arrival time                                                  4.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -4.79
  --------------------------------------------------------------------------
  slack (MET)                                                       14.60


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.77       0.77 r
  U0_sysctrl/U52/Y (INVX2M)                               0.49       1.27 f
  U0_sysctrl/U49/Y (NOR2X2M)                              0.86       2.12 r
  U0_sysctrl/U11/Y (NOR2BX4M)                             0.98       3.10 r
  U0_sysctrl/U30/Y (NAND2X4M)                             0.83       3.93 f
  U0_sysctrl/U20/Y (NAND2X4M)                             0.87       4.79 r
  U0_sysctrl/U17/Y (NAND2BX2M)                            0.36       5.16 r
  U0_sysctrl/gate_en (sysctrl)                            0.00       5.16 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00       5.16 r
  U0_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                  0.00       5.16 r
  data arrival time                                                  5.16

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                 0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -5.16
  --------------------------------------------------------------------------
  slack (MET)                                                        4.64

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                         9.88   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U31/Y (CLKBUFX8M)                            0.99      10.00 r
  U0_RegFile/U20/Y (MX4XLM)                               0.88      10.88 f
  U0_RegFile/U265/Y (MX4XLM)                              0.84      11.71 f
  U0_RegFile/U264/Y (AO22X1M)                             0.67      12.38 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00      12.38 f
  data arrival time                                                 12.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.22


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U31/Y (CLKBUFX8M)                            0.99      10.00 r
  U0_RegFile/U19/Y (MX4XLM)                               0.88      10.88 f
  U0_RegFile/U262/Y (MX4XLM)                              0.84      11.71 f
  U0_RegFile/U261/Y (AO22X1M)                             0.67      12.38 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00      12.38 f
  data arrival time                                                 12.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.22


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U31/Y (CLKBUFX8M)                            0.99      10.00 r
  U0_RegFile/U21/Y (MX4XLM)                               0.88      10.88 f
  U0_RegFile/U268/Y (MX4XLM)                              0.84      11.71 f
  U0_RegFile/U267/Y (AO22X1M)                             0.67      12.38 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00      12.38 f
  data arrival time                                                 12.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.22


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U33/Y (CLKBUFX6M)                            0.95       9.96 r
  U0_RegFile/U18/Y (MX4XLM)                               0.87      10.84 f
  U0_RegFile/U259/Y (MX4XLM)                              0.84      11.67 f
  U0_RegFile/U258/Y (AO22X1M)                             0.67      12.34 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00      12.34 f
  data arrival time                                                 12.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.34
  --------------------------------------------------------------------------
  slack (MET)                                                        7.26


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U33/Y (CLKBUFX6M)                            0.95       9.96 r
  U0_RegFile/U17/Y (MX4XLM)                               0.87      10.84 f
  U0_RegFile/U256/Y (MX4XLM)                              0.84      11.67 f
  U0_RegFile/U255/Y (AO22X1M)                             0.67      12.34 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00      12.34 f
  data arrival time                                                 12.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.34
  --------------------------------------------------------------------------
  slack (MET)                                                        7.27


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U31/Y (CLKBUFX8M)                            0.99      10.00 r
  U0_RegFile/U250/Y (MX4X1M)                              0.71      10.71 f
  U0_RegFile/U277/Y (MX4XLM)                              0.83      11.55 f
  U0_RegFile/U276/Y (AO22X1M)                             0.67      12.22 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00      12.22 f
  data arrival time                                                 12.22

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U69/Y (BUFX2M)                               0.53       9.01 r
  U0_RegFile/U33/Y (CLKBUFX6M)                            0.95       9.96 r
  U0_RegFile/U249/Y (MX4X1M)                              0.71      10.67 f
  U0_RegFile/U274/Y (MX4XLM)                              0.83      11.50 f
  U0_RegFile/U273/Y (AO22X1M)                             0.67      12.17 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00      12.17 f
  data arrival time                                                 12.17

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.17
  --------------------------------------------------------------------------
  slack (MET)                                                        7.43


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U100/Y (BUFX2M)                              0.94       8.48 r
  U0_RegFile/U35/Y (BUFX2M)                               0.99       9.47 r
  U0_RegFile/U22/Y (MX4XLM)                               0.88      10.35 f
  U0_RegFile/U271/Y (MX4XLM)                              0.83      11.19 f
  U0_RegFile/U270/Y (AO22X1M)                             0.67      11.86 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00      11.86 f
  data arrival time                                                 11.86

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -11.86
  --------------------------------------------------------------------------
  slack (MET)                                                        7.75


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U98/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U42/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U236/Y (OAI2BB2X1M)                          0.61      10.12 f
  U0_RegFile/regArr_reg[2][0]/D (DFFSQX2M)                0.00      10.12 f
  data arrival time                                                 10.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[2][0]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -10.12
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U98/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U42/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U179/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[2][6]/D (DFFRQX4M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[2][6]/CK (DFFRQX4M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U98/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U42/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U178/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[2][5]/D (DFFRQX4M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[2][5]/CK (DFFRQX4M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U97/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U174/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[0][5]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U97/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U114/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[0][3]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U97/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U113/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[0][2]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U97/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U111/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[0][0]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U97/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U44/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U112/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[0][1]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U86/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U47/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U134/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[6][0]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.40


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U84/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U45/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U126/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.40


  Startpoint: U0_sysctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_sysctrl/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U0_sysctrl/current_state_reg[3]/Q (DFFRQX2M)            0.71       0.71 f
  U0_sysctrl/U52/Y (INVX2M)                               0.63       1.34 r
  U0_sysctrl/U56/Y (NAND3BX2M)                            0.92       2.27 f
  U0_sysctrl/U10/Y (NOR2X2M)                              1.11       3.38 r
  U0_sysctrl/U31/Y (NAND2X4M)                             0.88       4.26 f
  U0_sysctrl/U32/Y (OAI21X2M)                             0.65       4.91 r
  U0_sysctrl/address[0] (sysctrl)                         0.00       4.91 r
  U3/Y (BUFX2M)                                           0.97       5.88 r
  U0_RegFile/Address[0] (RegFile)                         0.00       5.88 r
  U0_RegFile/U15/Y (INVX2M)                               0.70       6.58 f
  U0_RegFile/U105/Y (INVX2M)                              0.95       7.54 r
  U0_RegFile/U81/Y (NOR2BX4M)                             0.50       8.04 f
  U0_RegFile/U98/Y (NAND2X2M)                             0.53       8.57 r
  U0_RegFile/U42/Y (BUFX4M)                               0.94       9.51 r
  U0_RegFile/U119/Y (OAI2BB2X1M)                          0.49      10.00 r
  U0_RegFile/regArr_reg[2][1]/D (DFFRQX2M)                0.00      10.00 r
  data arrival time                                                 10.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[2][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                        9.40


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_data_sampling/data (data_sampling)
                                                          0.00      55.02 r
  U0_Uart_Rx_Top/U0_data_sampling/U20/Y (INVX2M)          0.29      55.31 f
  U0_Uart_Rx_Top/U0_data_sampling/U4/Y (OR2X2M)           0.33      55.64 f
  U0_Uart_Rx_Top/U0_data_sampling/U18/Y (NOR2X1M)         0.61      56.25 r
  U0_Uart_Rx_Top/U0_data_sampling/U3/Y (OR2X2M)           0.71      56.96 r
  U0_Uart_Rx_Top/U0_data_sampling/U47/Y (CLKINVX1M)       0.84      57.80 f
  U0_Uart_Rx_Top/U0_data_sampling/U19/Y (OAI32X2M)        0.99      58.79 r
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/D (DFFRX4M)
                                                          0.00      58.79 r
  data arrival time                                                 58.79

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[0]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                -58.79
  --------------------------------------------------------------------------
  slack (MET)                                                      211.94


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_data_sampling/data (data_sampling)
                                                          0.00      55.02 r
  U0_Uart_Rx_Top/U0_data_sampling/U20/Y (INVX2M)          0.29      55.31 f
  U0_Uart_Rx_Top/U0_data_sampling/U4/Y (OR2X2M)           0.33      55.64 f
  U0_Uart_Rx_Top/U0_data_sampling/U18/Y (NOR2X1M)         0.61      56.25 r
  U0_Uart_Rx_Top/U0_data_sampling/U3/Y (OR2X2M)           0.71      56.96 r
  U0_Uart_Rx_Top/U0_data_sampling/U47/Y (CLKINVX1M)       0.84      57.80 f
  U0_Uart_Rx_Top/U0_data_sampling/U60/Y (AOI21X2M)        0.70      58.50 r
  U0_Uart_Rx_Top/U0_data_sampling/U58/Y (OAI21X2M)        0.32      58.83 f
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[1]/D (DFFRQX1M)
                                                          0.00      58.83 f
  data arrival time                                                 58.83

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_data_sampling/temp_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                -58.83
  --------------------------------------------------------------------------
  slack (MET)                                                      212.10


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.50      55.52 f
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.52 f
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.52 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U40/Y (NAND4X1M)       0.49      56.02 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U27/Y (CLKNAND2X2M)
                                                          0.96      56.98 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U34/Y (AOI2B1X1M)      0.94      57.91 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U33/Y (OAI21BX1M)      0.43      58.35 r
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00      58.35 r
  data arrival time                                                 58.35

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -58.35
  --------------------------------------------------------------------------
  slack (MET)                                                      212.32


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U50/Y (AOI21BX2M)      0.50      57.80 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U49/Y (OAI32X2M)       0.46      58.27 r
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]/D (DFFRQX4M)
                                                          0.00      58.27 r
  data arrival time                                                 58.27

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.44     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -58.27
  --------------------------------------------------------------------------
  slack (MET)                                                      212.39


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_data_sampling/data (data_sampling)
                                                          0.00      54.75 f
  U0_Uart_Rx_Top/U0_data_sampling/U6/Y (OR2X2M)           0.35      55.10 f
  U0_Uart_Rx_Top/U0_data_sampling/U16/Y (NOR2X1M)         0.61      55.71 r
  U0_Uart_Rx_Top/U0_data_sampling/U5/Y (OR2X2M)           0.71      56.42 r
  U0_Uart_Rx_Top/U0_data_sampling/U46/Y (CLKINVX1M)       0.84      57.26 f
  U0_Uart_Rx_Top/U0_data_sampling/U17/Y (OAI32X2M)        0.99      58.25 r
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/D (DFFRX4M)
                                                          0.00      58.25 r
  data arrival time                                                 58.25

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[0]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                -58.25
  --------------------------------------------------------------------------
  slack (MET)                                                      212.49


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U42/Y (OAI2B2X1M)      0.85      58.16 r
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      58.16 r
  data arrival time                                                 58.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.44     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -58.16
  --------------------------------------------------------------------------
  slack (MET)                                                      212.50


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_data_sampling/data (data_sampling)
                                                          0.00      54.75 f
  U0_Uart_Rx_Top/U0_data_sampling/U6/Y (OR2X2M)           0.35      55.10 f
  U0_Uart_Rx_Top/U0_data_sampling/U16/Y (NOR2X1M)         0.61      55.71 r
  U0_Uart_Rx_Top/U0_data_sampling/U5/Y (OR2X2M)           0.71      56.42 r
  U0_Uart_Rx_Top/U0_data_sampling/U46/Y (CLKINVX1M)       0.84      57.26 f
  U0_Uart_Rx_Top/U0_data_sampling/U63/Y (AOI21X2M)        0.70      57.96 r
  U0_Uart_Rx_Top/U0_data_sampling/U61/Y (OAI21X2M)        0.32      58.28 f
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[1]/D (DFFRQX1M)
                                                          0.00      58.28 f
  data arrival time                                                 58.28

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_data_sampling/temp2_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                -58.28
  --------------------------------------------------------------------------
  slack (MET)                                                      212.65


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U45/Y (OAI2B2X1M)      0.87      58.18 r
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]/D (DFFRHQX8M)
                                                          0.00      58.18 r
  data arrival time                                                 58.18

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/bit_cnt_reg[0]/CK (DFFRHQX8M)
                                                          0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -58.18
  --------------------------------------------------------------------------
  slack (MET)                                                      212.69


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U36/Y (NOR2BX2M)       0.60      57.90 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      57.90 r
  data arrival time                                                 57.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -57.90
  --------------------------------------------------------------------------
  slack (MET)                                                      212.81


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U37/Y (NOR2BX2M)       0.60      57.90 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      57.90 r
  data arrival time                                                 57.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -57.90
  --------------------------------------------------------------------------
  slack (MET)                                                      212.81


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U35/Y (NOR2BX2M)       0.60      57.90 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00      57.90 r
  data arrival time                                                 57.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -57.90
  --------------------------------------------------------------------------
  slack (MET)                                                      212.81


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U48/Y (NOR2X2M)        0.59      57.90 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00      57.90 r
  data arrival time                                                 57.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -57.90
  --------------------------------------------------------------------------
  slack (MET)                                                      212.82


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.11      54.37 f
  U6/Y (BUFX4M)                                           0.38      54.75 f
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      54.75 f
  U0_Uart_Rx_Top/U0_fsmRX/U16/Y (OAI21BX2M)               0.89      55.64 r
  U0_Uart_Rx_Top/U0_fsmRX/edge_en (fsmRX)                 0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/enable (edgebitcounter)
                                                          0.00      55.64 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U30/Y (NAND2XLM)       0.81      56.45 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U29/Y (CLKBUFX6M)      0.86      57.31 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U46/Y (NOR2X2M)        0.59      57.90 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00      57.90 r
  data arrival time                                                 57.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -57.90
  --------------------------------------------------------------------------
  slack (MET)                                                      212.82


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/U116/Y (CLKINVX1M)              0.80      55.83 f
  U0_Uart_Rx_Top/U0_fsmRX/U38/Y (AOI211X2M)               0.91      56.74 r
  U0_Uart_Rx_Top/U0_fsmRX/U98/Y (NAND4BX1M)               0.72      57.45 f
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[0]/D (DFFRQX4M)
                                                          0.00      57.45 f
  data arrival time                                                 57.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -57.45
  --------------------------------------------------------------------------
  slack (MET)                                                      213.35


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/U15/Y (NOR3X4M)                 0.28      55.30 f
  U0_Uart_Rx_Top/U0_fsmRX/U95/Y (AOI22X1M)                0.68      55.98 r
  U0_Uart_Rx_Top/U0_fsmRX/U93/Y (NAND4X1M)                0.73      56.71 f
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]/D (DFFRQX4M)
                                                          0.00      56.71 f
  data arrival time                                                 56.71

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -56.71
  --------------------------------------------------------------------------
  slack (MET)                                                      214.09


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/temp2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/U116/Y (CLKINVX1M)              0.80      55.83 f
  U0_Uart_Rx_Top/U0_fsmRX/U115/Y (MXI2X1M)                0.73      56.56 r
  U0_Uart_Rx_Top/U0_fsmRX/temp2_reg/D (DFFRQX1M)          0.00      56.56 r
  data arrival time                                                 56.56

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_fsmRX/temp2_reg/CK (DFFRQX1M)         0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -56.56
  --------------------------------------------------------------------------
  slack (MET)                                                      214.11


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.18      54.44 r
  U6/Y (BUFX4M)                                           0.59      55.02 r
  U0_Uart_Rx_Top/RX_IN (Uart_Rx_Top)                      0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/bit (fsmRX)                     0.00      55.02 r
  U0_Uart_Rx_Top/U0_fsmRX/U15/Y (NOR3X4M)                 0.28      55.30 f
  U0_Uart_Rx_Top/U0_fsmRX/U92/Y (NOR2X1M)                 0.64      55.94 r
  U0_Uart_Rx_Top/U0_fsmRX/U91/Y (NAND4BX1M)               0.72      56.66 f
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[2]/D (DFFRX4M)
                                                          0.00      56.66 f
  data arrival time                                                 56.66

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -56.66
  --------------------------------------------------------------------------
  slack (MET)                                                      214.13


  Startpoint: U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_Uart_Rx_Top/U0_edgebitcounter/U16/Y (INVXLM)         0.47       1.14 f
  U0_Uart_Rx_Top/U0_edgebitcounter/U17/Y (INVX6M)         0.84       1.98 r
  U0_Uart_Rx_Top/U0_edgebitcounter/edge_cnt[0] (edgebitcounter)
                                                          0.00       1.98 r
  U0_Uart_Rx_Top/U0_data_sampling/edge_cnt[0] (data_sampling)
                                                          0.00       1.98 r
  U0_Uart_Rx_Top/U0_data_sampling/U69/Y (CLKBUFX6M)       0.94       2.92 r
  U0_Uart_Rx_Top/U0_data_sampling/U27/Y (NOR2BX2M)        0.89       3.81 r
  U0_Uart_Rx_Top/U0_data_sampling/U86/Y (OAI2B2X1M)       0.61       4.42 f
  U0_Uart_Rx_Top/U0_data_sampling/U28/Y (NAND3BXLM)       0.72       5.14 r
  U0_Uart_Rx_Top/U0_data_sampling/U14/Y (NOR4X2M)         0.39       5.53 f
  U0_Uart_Rx_Top/U0_data_sampling/U26/Y (NOR3X12M)        0.86       6.39 r
  U0_Uart_Rx_Top/U0_data_sampling/U64/Y (OAI211X4M)       0.64       7.04 f
  U0_Uart_Rx_Top/U0_data_sampling/U65/Y (OAI2BB2X1M)      0.75       7.79 r
  U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg/D (DFFRQX4M)
                                                          0.00       7.79 r
  data arrival time                                                  7.79

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_data_sampling/sampled_bit_reg/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -7.79
  --------------------------------------------------------------------------
  slack (MET)                                                      262.90


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]/Q (DFFRQX4M)
                                                          0.85       0.85 r
  U0_Uart_Rx_Top/U0_fsmRX/U8/Y (INVX2M)                   0.48       1.33 f
  U0_Uart_Rx_Top/U0_fsmRX/U32/Y (NOR3X12M)                0.77       2.10 r
  U0_Uart_Rx_Top/U0_fsmRX/deser_en (fsmRX)                0.00       2.10 r
  U0_Uart_Rx_Top/U0_deserializer/en (deserializer)        0.00       2.10 r
  U0_Uart_Rx_Top/U0_deserializer/U7/Y (NOR2BX4M)          0.76       2.85 r
  U0_Uart_Rx_Top/U0_deserializer/U2/Y (AND2X2M)           0.90       3.76 r
  U0_Uart_Rx_Top/U0_deserializer/U15/Y (NAND3X2M)         0.66       4.42 f
  U0_Uart_Rx_Top/U0_deserializer/U14/Y (OAI2BB2X1M)       0.78       5.19 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]/D (DFFRX4M)
                                                          0.00       5.19 r
  data arrival time                                                  5.19

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[3]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -5.19
  --------------------------------------------------------------------------
  slack (MET)                                                      265.57


  Startpoint: U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_Uart_Rx_Top/U0_fsmRX/current_state_reg[1]/Q (DFFRQX4M)
                                                          0.85       0.85 r
  U0_Uart_Rx_Top/U0_fsmRX/U8/Y (INVX2M)                   0.48       1.33 f
  U0_Uart_Rx_Top/U0_fsmRX/U32/Y (NOR3X12M)                0.77       2.10 r
  U0_Uart_Rx_Top/U0_fsmRX/deser_en (fsmRX)                0.00       2.10 r
  U0_Uart_Rx_Top/U0_deserializer/en (deserializer)        0.00       2.10 r
  U0_Uart_Rx_Top/U0_deserializer/U7/Y (NOR2BX4M)          0.76       2.85 r
  U0_Uart_Rx_Top/U0_deserializer/U2/Y (AND2X2M)           0.90       3.76 r
  U0_Uart_Rx_Top/U0_deserializer/U19/Y (NAND3X2M)         0.66       4.42 f
  U0_Uart_Rx_Top/U0_deserializer/U18/Y (OAI2BB2X1M)       0.77       5.19 r
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]/D (DFFRX4M)
                                                          0.00       5.19 r
  data arrival time                                                  5.19

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_Uart_Rx_Top/U0_deserializer/p_data_reg[5]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -5.19
  --------------------------------------------------------------------------
  slack (MET)                                                      265.57


  Startpoint: U1_RST_SYNC/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_Pulse/Q_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U1_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00    8410.20 r
  U1_RST_SYNC/SYNC_RST_reg/Q (DFFRQX2M)                   0.55    8410.75 r
  U1_RST_SYNC/SYNC_RST (RST_SYNC_1)                       0.00    8410.75 r
  U7/Y (INVX2M)                                           0.21    8410.96 f
  U1/Y (INVX4M)                                           0.77    8411.73 r
  U0_Pulse/RST (Pulse)                                    0.00    8411.73 r
  U0_Pulse/U3/Y (BUFX2M)                                  0.54    8412.27 r
  U0_Pulse/Q_reg/E (EDFFHQX2M)                            0.00    8412.27 r
  data arrival time                                               8412.27

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_Pulse/Q_reg/CK (EDFFHQX2M)                           0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                              -8412.27
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.94       0.94 r
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.49       1.43 f
  U0_UART_TX/U0_fsm/U8/Y (NOR3X4M)                        0.78       2.21 r
  U0_UART_TX/U0_fsm/U13/Y (INVX2M)                        0.47       2.68 f
  U0_UART_TX/U0_fsm/U3/Y (OAI21X2M)                       0.51       3.19 r
  U0_UART_TX/U0_fsm/select[1] (fsm)                       0.00       3.19 r
  U0_UART_TX/U0_mux/select[1] (mux)                       0.00       3.19 r
  U0_UART_TX/U0_mux/U6/Y (NOR2BX1M)                       0.71       3.90 r
  U0_UART_TX/U0_mux/U7/Y (OAI21X2M)                       0.36       4.26 f
  U0_UART_TX/U0_mux/U4/Y (CLKBUFX8M)                      0.97       5.23 f
  U0_UART_TX/U0_mux/tx_out (mux)                          0.00       5.23 f
  U0_UART_TX/TX_OUT (UART_TX)                             0.00       5.23 f
  TX_OUT (out)                                            0.00       5.23 f
  data arrival time                                                  5.23

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -5.23
  --------------------------------------------------------------------------
  slack (MET)                                                     6939.77


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U20/Y (AOI21X2M)               0.62       7.56 f
  U0_UART_TX/U0_serializer/U16/Y (OAI21X2M)               0.57       8.13 r
  U0_UART_TX/U0_serializer/U22/Y (AOI21X2M)               0.35       8.48 f
  U0_UART_TX/U0_serializer/U21/Y (OAI21X2M)               0.57       9.04 r
  U0_UART_TX/U0_serializer/count_reg[3]/D (DFFRQX1M)      0.00       9.04 r
  data arrival time                                                  9.04

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/count_reg[3]/CK (DFFRQX1M)     0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -9.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.87


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_dn_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U19/Y (NOR3X4M)                0.87       6.73 r
  U0_UART_TX/U0_serializer/U33/Y (NAND3X2M)               0.72       7.45 f
  U0_UART_TX/U0_serializer/U4/Y (AND2X2M)                 0.55       8.00 f
  U0_UART_TX/U0_serializer/U31/Y (OAI2BB2X1M)             0.67       8.68 r
  U0_UART_TX/U0_serializer/ser_dn_reg/D (DFFRX4M)         0.00       8.68 r
  data arrival time                                                  8.68

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/ser_dn_reg/CK (DFFRX4M)        0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -8.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.28


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U20/Y (AOI21X2M)               0.62       7.56 f
  U0_UART_TX/U0_serializer/U16/Y (OAI21X2M)               0.57       8.13 r
  U0_UART_TX/U0_serializer/U37/Y (AO22X1M)                0.50       8.63 r
  U0_UART_TX/U0_serializer/count_reg[2]/D (DFFRX4M)       0.00       8.63 r
  data arrival time                                                  8.63

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/count_reg[2]/CK (DFFRX4M)      0.00    8681.30 r
  library setup time                                     -0.27    8681.02
  data required time                                              8681.02
  --------------------------------------------------------------------------
  data required time                                              8681.02
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.39


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U20/Y (AOI21X2M)               0.62       7.56 f
  U0_UART_TX/U0_serializer/U35/Y (OAI32X2M)               0.59       8.15 r
  U0_UART_TX/U0_serializer/count_reg[1]/D (DFFRX4M)       0.00       8.15 r
  data arrival time                                                  8.15

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/count_reg[1]/CK (DFFRX4M)      0.00    8681.30 r
  library setup time                                     -0.36    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -8.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.79


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U29/Y (AOI22X1M)               0.58       7.52 f
  U0_UART_TX/U0_serializer/U10/Y (OAI2B1X2M)              0.39       7.90 r
  U0_UART_TX/U0_serializer/int_reg[6]/D (DFFRQX1M)        0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[6]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.00


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U28/Y (AOI22X1M)               0.58       7.52 f
  U0_UART_TX/U0_serializer/U9/Y (OAI2B1X2M)               0.39       7.90 r
  U0_UART_TX/U0_serializer/int_reg[5]/D (DFFRQX1M)        0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[5]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.00


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U27/Y (AOI22X1M)               0.58       7.52 f
  U0_UART_TX/U0_serializer/U8/Y (OAI2B1X2M)               0.39       7.90 r
  U0_UART_TX/U0_serializer/int_reg[4]/D (DFFRQX1M)        0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[4]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.00


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U26/Y (AOI22X1M)               0.58       7.52 f
  U0_UART_TX/U0_serializer/U7/Y (OAI2B1X2M)               0.39       7.90 r
  U0_UART_TX/U0_serializer/int_reg[3]/D (DFFRQX1M)        0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[3]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.00


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U25/Y (AOI22X1M)               0.58       7.52 f
  U0_UART_TX/U0_serializer/U6/Y (OAI2B1X2M)               0.39       7.90 r
  U0_UART_TX/U0_serializer/int_reg[2]/D (DFFRQX1M)        0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[2]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.00


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U24/Y (AOI22X1M)               0.58       7.52 f
  U0_UART_TX/U0_serializer/U5/Y (OAI2B1X2M)               0.39       7.90 r
  U0_UART_TX/U0_serializer/int_reg[1]/D (DFFRQX1M)        0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[1]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.00


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U14/Y (INVX4M)                 1.08       6.94 r
  U0_UART_TX/U0_serializer/U30/Y (AOI22X1M)               0.57       7.52 f
  U0_UART_TX/U0_serializer/U11/Y (OAI21X2M)               0.38       7.90 r
  U0_UART_TX/U0_serializer/int_reg[0]/D (DFFRX4M)         0.00       7.90 r
  data arrival time                                                  7.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[0]/CK (DFFRX4M)        0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.09


  Startpoint: U0_FIFO/U0_RFIFO/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity/P_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/rptr_reg[1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_FIFO/U0_RFIFO/rptr_reg[1]/Q (DFFRQX1M)               0.67       0.67 r
  U0_FIFO/U0_RFIFO/U3/Y (INVXLM)                          0.45       1.11 f
  U0_FIFO/U0_RFIFO/U4/Y (INVX4M)                          0.62       1.73 r
  U0_FIFO/U0_RFIFO/raddr[1] (RFIFO)                       0.00       1.73 r
  U0_FIFO/U0_memory/raddr[1] (memory)                     0.00       1.73 r
  U0_FIFO/U0_memory/U127/Y (INVX2M)                       0.43       2.16 f
  U0_FIFO/U0_memory/U44/Y (INVX4M)                        0.86       3.03 r
  U0_FIFO/U0_memory/U116/Y (MX4X1M)                       0.46       3.48 r
  U0_FIFO/U0_memory/U115/Y (MX2X2M)                       0.57       4.06 r
  U0_FIFO/U0_memory/rdata[6] (memory)                     0.00       4.06 r
  U0_FIFO/RD_DATA[6] (FIFO)                               0.00       4.06 r
  U0_UART_TX/P_DATA[6] (UART_TX)                          0.00       4.06 r
  U0_UART_TX/U0_parity/P_data[6] (parity)                 0.00       4.06 r
  U0_UART_TX/U0_parity/U4/Y (CLKXOR2X2M)                  0.60       4.66 f
  U0_UART_TX/U0_parity/U3/Y (XOR3XLM)                     0.72       5.37 r
  U0_UART_TX/U0_parity/U7/Y (XOR3XLM)                     0.84       6.21 f
  U0_UART_TX/U0_parity/U6/Y (OAI2BB2X1M)                  0.74       6.95 r
  U0_UART_TX/U0_parity/P_bit_reg/D (DFFRQX1M)             0.00       6.95 r
  data arrival time                                                  6.95

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_parity/P_bit_reg/CK (DFFRQX1M)            0.00    8681.30 r
  library setup time                                     -0.43    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -6.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.92


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U34/Y (OAI22X1M)               0.89       6.75 r
  U0_UART_TX/U0_serializer/count_reg[0]/D (DFFRQX1M)      0.00       6.75 r
  data arrival time                                                  6.75

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/count_reg[0]/CK (DFFRQX1M)     0.00    8681.30 r
  library setup time                                     -0.44    8680.85
  data required time                                              8680.85
  --------------------------------------------------------------------------
  data required time                                              8680.85
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.10


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/S_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U13/Y (NAND3XLM)               1.02       4.94 f
  U0_UART_TX/U0_serializer/U32/Y (CLKBUFX6M)              0.91       5.86 f
  U0_UART_TX/U0_serializer/U36/Y (OAI2BB2X1M)             0.86       6.72 r
  U0_UART_TX/U0_serializer/S_data_reg/D (DFFRQX1M)        0.00       6.72 r
  data arrival time                                                  6.72

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/S_data_reg/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.43    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.15


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/int_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/U0_serializer/busy (serializer)              0.00       3.92 r
  U0_UART_TX/U0_serializer/U15/Y (CLKINVX1M)              0.64       4.56 f
  U0_UART_TX/U0_serializer/U23/Y (CLKBUFX6M)              0.81       5.37 f
  U0_UART_TX/U0_serializer/U38/Y (AO22XLM)                0.85       6.22 f
  U0_UART_TX/U0_serializer/int_reg[7]/D (DFFRQX1M)        0.00       6.22 f
  data arrival time                                                  6.22

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_TX/U0_serializer/int_reg[7]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.19    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -6.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.88


  Startpoint: U0_FIFO/U0_RFIFO/g_rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/g_rptr_reg[3]/CK (DFFRQX1M)            0.00       0.00 r
  U0_FIFO/U0_RFIFO/g_rptr_reg[3]/Q (DFFRQX1M)             0.91       0.91 r
  U0_FIFO/U0_RFIFO/U12/Y (XNOR2X2M)                       0.40       1.31 f
  U0_FIFO/U0_RFIFO/U11/Y (NAND4X2M)                       0.55       1.86 r
  U0_FIFO/U0_RFIFO/U22/Y (NAND2X2M)                       0.49       2.35 f
  U0_FIFO/U0_RFIFO/U8/Y (NOR2X2M)                         0.87       3.22 r
  U0_FIFO/U0_RFIFO/U20/Y (NAND2X2M)                       0.59       3.81 f
  U0_FIFO/U0_RFIFO/U25/Y (INVX2M)                         0.55       4.36 r
  U0_FIFO/U0_RFIFO/U24/Y (NAND3X2M)                       0.40       4.76 f
  U0_FIFO/U0_RFIFO/U23/Y (OAI211X2M)                      0.35       5.11 r
  U0_FIFO/U0_RFIFO/rptr_reg[3]/D (DFFRX4M)                0.00       5.11 r
  data arrival time                                                  5.11

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_FIFO/U0_RFIFO/rptr_reg[3]/CK (DFFRX4M)               0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.88


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_Pulse/pulse_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRQX1M)     0.86       0.86 f
  U0_UART_TX/U0_fsm/U16/Y (INVX4M)                        0.64       1.50 r
  U0_UART_TX/U0_fsm/U15/Y (XNOR2X4M)                      0.43       1.93 f
  U0_UART_TX/U0_fsm/U6/Y (OR2X2M)                         0.39       2.32 f
  U0_UART_TX/U0_fsm/U11/Y (NOR2X1M)                       0.63       2.95 r
  U0_UART_TX/U0_fsm/U4/Y (OR2X4M)                         0.98       3.92 r
  U0_UART_TX/U0_fsm/busy (fsm)                            0.00       3.92 r
  U0_UART_TX/Busy (UART_TX)                               0.00       3.92 r
  U0_Pulse/sig (Pulse)                                    0.00       3.92 r
  U0_Pulse/U4/Y (NOR2BX1M)                                0.68       4.60 r
  U0_Pulse/pulse_reg/D (DFFRQX1M)                         0.00       4.60 r
  data arrival time                                                  4.60

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_Pulse/pulse_reg/CK (DFFRQX1M)                        0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.28


  Startpoint: U0_FIFO/U0_RFIFO/g_rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FIFO/U0_RFIFO/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/U0_RFIFO/g_rptr_reg[3]/CK (DFFRQX1M)            0.00       0.00 r
  U0_FIFO/U0_RFIFO/g_rptr_reg[3]/Q (DFFRQX1M)             0.91       0.91 r
  U0_FIFO/U0_RFIFO/U12/Y (XNOR2X2M)                       0.40       1.31 f
  U0_FIFO/U0_RFIFO/U11/Y (NAND4X2M)                       0.55       1.86 r
  U0_FIFO/U0_RFIFO/U22/Y (NAND2X2M)                       0.49       2.35 f
  U0_FIFO/U0_RFIFO/U8/Y (NOR2X2M)                         0.87       3.22 r
  U0_FIFO/U0_RFIFO/U20/Y (NAND2X2M)                       0.59       3.81 f
  U0_FIFO/U0_RFIFO/U17/Y (XNOR2X2M)                       0.53       4.34 r
  U0_FIFO/U0_RFIFO/rptr_reg[2]/D (DFFRX4M)                0.00       4.34 r
  data arrival time                                                  4.34

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_FIFO/U0_RFIFO/rptr_reg[2]/CK (DFFRX4M)               0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.65


  Startpoint: UART_CLK (clock source 'UART_CLK')
  Endpoint: U0_CLK_DIV/o_div_clk1_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (fall edge)                            135.65     135.65
  UART_CLK (in)                                           0.00     135.65 f
  U0_CLK_DIV/i_ref_clk (CLK_DIV_0)                        0.00     135.65 f
  U0_CLK_DIV/U10/Y (AOI22X1M)                             0.62     136.26 r
  U0_CLK_DIV/U31/Y (MXI2X1M)                              0.51     136.77 f
  U0_CLK_DIV/o_div_clk1_reg/D (DFFSRHQX2M)                0.00     136.77 f
  data arrival time                                                136.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/o_div_clk1_reg/CK (DFFSRHQX2M)               0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                               -136.77
  --------------------------------------------------------------------------
  slack (MET)                                                      133.99


  Startpoint: UART_CLK (clock source 'UART_CLK')
  Endpoint: U1_CLK_DIV/o_div_clk1_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (fall edge)                            135.65     135.65
  UART_CLK (in)                                           0.00     135.65 f
  U1_CLK_DIV/i_ref_clk (CLK_DIV_1)                        0.00     135.65 f
  U1_CLK_DIV/U10/Y (AOI22X1M)                             0.62     136.26 r
  U1_CLK_DIV/U31/Y (MXI2X1M)                              0.51     136.77 f
  U1_CLK_DIV/o_div_clk1_reg/D (DFFSRHQX2M)                0.00     136.77 f
  data arrival time                                                136.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/o_div_clk1_reg/CK (DFFSRHQX2M)               0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                               -136.77
  --------------------------------------------------------------------------
  slack (MET)                                                      133.99


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.78 f
  U0_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.22 f
  U0_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.66 f
  U0_CLK_DIV/add_42_aco/U1_1_4/CO (ADDHX1M)               0.44       7.10 f
  U0_CLK_DIV/add_42_aco/U1_1_5/CO (ADDHX1M)               0.44       7.54 f
  U0_CLK_DIV/add_42_aco/U1_1_6/CO (ADDHX1M)               0.44       7.98 f
  U0_CLK_DIV/add_42_aco/U1/Y (CLKXOR2X2M)                 0.42       8.40 r
  U0_CLK_DIV/add_42_aco/SUM[7] (CLK_DIV_0_DW01_inc_1)     0.00       8.40 r
  U0_CLK_DIV/U22/Y (CLKMX2X2M)                            0.40       8.81 r
  U0_CLK_DIV/count_reg[7]/D (DFFRQX4M)                    0.00       8.81 r
  data arrival time                                                  8.81

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[7]/CK (DFFRQX4M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.81
  --------------------------------------------------------------------------
  slack (MET)                                                      261.97


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.70 f
  U1_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.14 f
  U1_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.58 f
  U1_CLK_DIV/add_42_aco/U1_1_4/CO (ADDHX1M)               0.44       7.02 f
  U1_CLK_DIV/add_42_aco/U1_1_5/CO (ADDHX1M)               0.44       7.47 f
  U1_CLK_DIV/add_42_aco/U1_1_6/CO (ADDHX1M)               0.44       7.91 f
  U1_CLK_DIV/add_42_aco/U1/Y (CLKXOR2X2M)                 0.42       8.33 r
  U1_CLK_DIV/add_42_aco/SUM[7] (CLK_DIV_1_DW01_inc_1)     0.00       8.33 r
  U1_CLK_DIV/U22/Y (CLKMX2X2M)                            0.40       8.73 r
  U1_CLK_DIV/count_reg[7]/D (DFFRQX4M)                    0.00       8.73 r
  data arrival time                                                  8.73

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[7]/CK (DFFRQX4M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.73
  --------------------------------------------------------------------------
  slack (MET)                                                      262.04


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.78 f
  U0_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.22 f
  U0_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.66 f
  U0_CLK_DIV/add_42_aco/U1_1_4/CO (ADDHX1M)               0.44       7.10 f
  U0_CLK_DIV/add_42_aco/U1_1_5/CO (ADDHX1M)               0.44       7.54 f
  U0_CLK_DIV/add_42_aco/U1_1_6/S (ADDHX1M)                0.56       8.09 r
  U0_CLK_DIV/add_42_aco/SUM[6] (CLK_DIV_0_DW01_inc_1)     0.00       8.09 r
  U0_CLK_DIV/U23/Y (CLKMX2X2M)                            0.51       8.60 r
  U0_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       8.60 r
  data arrival time                                                  8.60

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                      262.17


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.70 f
  U1_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.14 f
  U1_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.58 f
  U1_CLK_DIV/add_42_aco/U1_1_4/CO (ADDHX1M)               0.44       7.02 f
  U1_CLK_DIV/add_42_aco/U1_1_5/CO (ADDHX1M)               0.44       7.47 f
  U1_CLK_DIV/add_42_aco/U1_1_6/S (ADDHX1M)                0.56       8.02 r
  U1_CLK_DIV/add_42_aco/SUM[6] (CLK_DIV_1_DW01_inc_1)     0.00       8.02 r
  U1_CLK_DIV/U23/Y (CLKMX2X2M)                            0.51       8.53 r
  U1_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       8.53 r
  data arrival time                                                  8.53

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.53
  --------------------------------------------------------------------------
  slack (MET)                                                      262.25


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.78 f
  U0_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.22 f
  U0_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.66 f
  U0_CLK_DIV/add_42_aco/U1_1_4/CO (ADDHX1M)               0.44       7.10 f
  U0_CLK_DIV/add_42_aco/U1_1_5/S (ADDHX1M)                0.56       7.65 r
  U0_CLK_DIV/add_42_aco/SUM[5] (CLK_DIV_0_DW01_inc_1)     0.00       7.65 r
  U0_CLK_DIV/U24/Y (CLKMX2X2M)                            0.51       8.16 r
  U0_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       8.16 r
  data arrival time                                                  8.16

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.16
  --------------------------------------------------------------------------
  slack (MET)                                                      262.61


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.70 f
  U1_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.14 f
  U1_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.58 f
  U1_CLK_DIV/add_42_aco/U1_1_4/CO (ADDHX1M)               0.44       7.02 f
  U1_CLK_DIV/add_42_aco/U1_1_5/S (ADDHX1M)                0.56       7.58 r
  U1_CLK_DIV/add_42_aco/SUM[5] (CLK_DIV_1_DW01_inc_1)     0.00       7.58 r
  U1_CLK_DIV/U24/Y (CLKMX2X2M)                            0.51       8.09 r
  U1_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       8.09 r
  data arrival time                                                  8.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.69


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.78 f
  U0_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.22 f
  U0_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.66 f
  U0_CLK_DIV/add_42_aco/U1_1_4/S (ADDHX1M)                0.56       7.21 r
  U0_CLK_DIV/add_42_aco/SUM[4] (CLK_DIV_0_DW01_inc_1)     0.00       7.21 r
  U0_CLK_DIV/U25/Y (CLKMX2X2M)                            0.51       7.72 r
  U0_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       7.72 r
  data arrival time                                                  7.72

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.72
  --------------------------------------------------------------------------
  slack (MET)                                                      263.05


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.70 f
  U1_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.14 f
  U1_CLK_DIV/add_42_aco/U1_1_3/CO (ADDHX1M)               0.44       6.58 f
  U1_CLK_DIV/add_42_aco/U1_1_4/S (ADDHX1M)                0.56       7.14 r
  U1_CLK_DIV/add_42_aco/SUM[4] (CLK_DIV_1_DW01_inc_1)     0.00       7.14 r
  U1_CLK_DIV/U25/Y (CLKMX2X2M)                            0.51       7.65 r
  U1_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       7.65 r
  data arrival time                                                  7.65

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.65
  --------------------------------------------------------------------------
  slack (MET)                                                      263.13


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.78 f
  U0_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.22 f
  U0_CLK_DIV/add_42_aco/U1_1_3/S (ADDHX1M)                0.56       6.77 r
  U0_CLK_DIV/add_42_aco/SUM[3] (CLK_DIV_0_DW01_inc_1)     0.00       6.77 r
  U0_CLK_DIV/U26/Y (CLKMX2X2M)                            0.51       7.28 r
  U0_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       7.28 r
  data arrival time                                                  7.28

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.28
  --------------------------------------------------------------------------
  slack (MET)                                                      263.49


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.70 f
  U1_CLK_DIV/add_42_aco/U1_1_2/CO (ADDHX1M)               0.44       6.14 f
  U1_CLK_DIV/add_42_aco/U1_1_3/S (ADDHX1M)                0.56       6.70 r
  U1_CLK_DIV/add_42_aco/SUM[3] (CLK_DIV_1_DW01_inc_1)     0.00       6.70 r
  U1_CLK_DIV/U26/Y (CLKMX2X2M)                            0.51       7.21 r
  U1_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       7.21 r
  data arrival time                                                  7.21

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.21
  --------------------------------------------------------------------------
  slack (MET)                                                      263.57


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.78 f
  U0_CLK_DIV/add_42_aco/U1_1_2/S (ADDHX1M)                0.56       6.33 r
  U0_CLK_DIV/add_42_aco/SUM[2] (CLK_DIV_0_DW01_inc_1)     0.00       6.33 r
  U0_CLK_DIV/U27/Y (CLKMX2X2M)                            0.51       6.84 r
  U0_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       6.84 r
  data arrival time                                                  6.84

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.84
  --------------------------------------------------------------------------
  slack (MET)                                                      263.94


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/CO (ADDHX1M)               0.44       5.70 f
  U1_CLK_DIV/add_42_aco/U1_1_2/S (ADDHX1M)                0.56       6.26 r
  U1_CLK_DIV/add_42_aco/SUM[2] (CLK_DIV_1_DW01_inc_1)     0.00       6.26 r
  U1_CLK_DIV/U27/Y (CLKMX2X2M)                            0.51       6.76 r
  U1_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       6.76 r
  data arrival time                                                  6.76

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.76
  --------------------------------------------------------------------------
  slack (MET)                                                      264.01


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U1_1_1/S (ADDHX1M)                0.55       5.89 r
  U0_CLK_DIV/add_42_aco/SUM[1] (CLK_DIV_0_DW01_inc_1)     0.00       5.89 r
  U0_CLK_DIV/U28/Y (CLKMX2X2M)                            0.51       6.40 r
  U0_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       6.40 r
  data arrival time                                                  6.40

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                      264.38


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U1_1_1/S (ADDHX1M)                0.55       5.82 r
  U1_CLK_DIV/add_42_aco/SUM[1] (CLK_DIV_1_DW01_inc_1)     0.00       5.82 r
  U1_CLK_DIV/U28/Y (CLKMX2X2M)                            0.51       6.32 r
  U1_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       6.32 r
  data arrival time                                                  6.32

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      264.45


  Startpoint: U0_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  U0_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    1.05       1.05 r
  U0_CLK_DIV/U52/Y (CLKXOR2X2M)                           0.65       1.70 f
  U0_CLK_DIV/U51/Y (NOR4X1M)                              0.99       2.70 r
  U0_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.65       3.35 f
  U0_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.10 r
  U0_CLK_DIV/U13/Y (INVX4M)                               0.71       4.81 f
  U0_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.34 f
  U0_CLK_DIV/add_42_aco/A[0] (CLK_DIV_0_DW01_inc_1)       0.00       5.34 f
  U0_CLK_DIV/add_42_aco/U2/Y (CLKINVX1M)                  0.41       5.75 r
  U0_CLK_DIV/add_42_aco/SUM[0] (CLK_DIV_0_DW01_inc_1)     0.00       5.75 r
  U0_CLK_DIV/U29/Y (CLKMX2X2M)                            0.44       6.19 r
  U0_CLK_DIV/count_reg[0]/D (DFFSQX2M)                    0.00       6.19 r
  data arrival time                                                  6.19

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/count_reg[0]/CK (DFFSQX2M)                   0.00     271.10 r
  library setup time                                     -0.19     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -6.19
  --------------------------------------------------------------------------
  slack (MET)                                                      264.72


  Startpoint: U1_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  U1_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    1.05       1.05 r
  U1_CLK_DIV/U49/Y (CLKXOR2X2M)                           0.65       1.70 f
  U1_CLK_DIV/U47/Y (NOR4X1M)                              0.98       2.68 r
  U1_CLK_DIV/U46/Y (CLKNAND2X2M)                          0.59       3.28 f
  U1_CLK_DIV/U14/Y (MXI2X2M)                              0.75       4.03 r
  U1_CLK_DIV/U13/Y (INVX4M)                               0.71       4.74 f
  U1_CLK_DIV/U3/Y (AND2X2M)                               0.53       5.26 f
  U1_CLK_DIV/add_42_aco/A[0] (CLK_DIV_1_DW01_inc_1)       0.00       5.26 f
  U1_CLK_DIV/add_42_aco/U2/Y (CLKINVX1M)                  0.41       5.67 r
  U1_CLK_DIV/add_42_aco/SUM[0] (CLK_DIV_1_DW01_inc_1)     0.00       5.67 r
  U1_CLK_DIV/U29/Y (CLKMX2X2M)                            0.44       6.11 r
  U1_CLK_DIV/count_reg[0]/D (DFFSQX2M)                    0.00       6.11 r
  data arrival time                                                  6.11

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/count_reg[0]/CK (DFFSQX2M)                   0.00     271.10 r
  library setup time                                     -0.19     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -6.11
  --------------------------------------------------------------------------
  slack (MET)                                                      264.79


  Startpoint: U1_RST_SYNC/EN_reg/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_SYS            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/EN_reg/CK (DFFRQX2M)                        0.00       0.00 r
  U1_RST_SYNC/EN_reg/Q (DFFRQX2M)                         0.54       0.54 r
  U1_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


1
