// Seed: 83443464
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout tri1 id_1;
  assign id_1 = 1;
  id_3 :
  assert property (@(posedge id_3) id_3)
  else $clog2(63);
  ;
  logic [-1 : 1] id_4 = -1, id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1
    , id_8,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wire id_6
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  assign modCall_1.id_5 = 0;
endmodule
