#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 23 17:19:59 2024
# Process ID: 12484
# Current directory: D:/2024SPR/verilog/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13596 D:\2024SPR\verilog\PipelineCPU\PipelineCPU.xpr
# Log file: D:/2024SPR/verilog/PipelineCPU/vivado.log
# Journal file: D:/2024SPR/verilog/PipelineCPU\vivado.jou
# Running On: LAPTOP-MF20BKH7, OS: Windows, CPU Frequency: 3993 MHz, CPU Physical cores: 16, Host memory: 16345 MB
#-----------------------------------------------------------
start_gui
open_project D:/2024SPR/verilog/PipelineCPU/PipelineCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
set_property INCREMENTAL false [get_filesets sim_1]
launch_simulation
source tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tb/dut/id/correctedInstruction}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/dut/id/RF/registers[5]}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/dut/dmem/io_out}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/dut/dmem/SwitchCtrl}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/dut/dmem/addr}} 
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
current_wave_config {Untitled 2}
add_wave {{/tb/dut/dmem}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb/dut/id/correctedInstruction}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb/dut/id/pc/Zero}} 
current_wave_config {Untitled 2}
add_wave {{/tb/dut/id/pc/Branch}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb/dut/id/pc/PC}} 
relaunch_sim
