

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_264_22'
================================================================
* Date:           Thu May  2 23:57:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      117|      117|  1.170 us|  1.170 us|  117|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_264_22  |      115|      115|        12|          8|          1|    14|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln268_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln268_2"   --->   Operation 17 'read' 'sext_ln268_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln268_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln268"   --->   Operation 18 'read' 'sext_ln268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln268_2_cast = sext i24 %sext_ln268_2_read"   --->   Operation 19 'sext' 'sext_ln268_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln268_cast = sext i24 %sext_ln268_read"   --->   Operation 20 'sext' 'sext_ln268_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_15, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_14, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_13, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_12, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_11, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_10, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_9, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_8, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_15, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_14, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_13, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_12, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_11, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_10, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_9, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_8, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 236, i13 %i"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body841"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [receiver.cpp:263]   --->   Operation 56 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.91ns)   --->   "%icmp_ln264 = icmp_ult  i8 %j_1, i8 224" [receiver.cpp:264]   --->   Operation 58 'icmp' 'icmp_ln264' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln264 = br i1 %icmp_ln264, void %cleanup.loopexit.exitStub, void %for.body841.split" [receiver.cpp:264]   --->   Operation 59 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [receiver.cpp:270]   --->   Operation 60 'load' 'i_load' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln263_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_load, i32 5, i32 12" [receiver.cpp:263]   --->   Operation 61 'partselect' 'lshr_ln263_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i8 %lshr_ln263_1" [receiver.cpp:263]   --->   Operation 62 'zext' 'zext_ln263_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln263_1" [receiver.cpp:268]   --->   Operation 63 'getelementptr' 'matched_I_12_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:268]   --->   Operation 64 'load' 'matched_I_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln263_1" [receiver.cpp:268]   --->   Operation 65 'getelementptr' 'matched_Q_12_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:268]   --->   Operation 66 'load' 'matched_Q_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln264 = add i8 %lshr_ln263_1, i8 1" [receiver.cpp:264]   --->   Operation 67 'add' 'add_ln264' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i8 %add_ln264" [receiver.cpp:268]   --->   Operation 68 'zext' 'zext_ln268' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268" [receiver.cpp:268]   --->   Operation 69 'getelementptr' 'matched_I_12_addr_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268" [receiver.cpp:268]   --->   Operation 70 'getelementptr' 'matched_Q_12_addr_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:268]   --->   Operation 71 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:268]   --->   Operation 72 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:268]   --->   Operation 73 'load' 'matched_I_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln268_1 = sext i18 %matched_I_12_load" [receiver.cpp:268]   --->   Operation 74 'sext' 'sext_ln268_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:268]   --->   Operation 75 'load' 'matched_Q_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln268_3 = sext i18 %matched_Q_12_load" [receiver.cpp:268]   --->   Operation 76 'sext' 'sext_ln268_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 77 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268)   --->   "%mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3" [receiver.cpp:268]   --->   Operation 77 'mul' 'mul_ln268_1' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln269)   --->   "%mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1" [receiver.cpp:269]   --->   Operation 78 'mul' 'mul_ln269' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln264_1 = add i8 %lshr_ln263_1, i8 2" [receiver.cpp:264]   --->   Operation 79 'add' 'add_ln264_1' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i8 %add_ln264_1" [receiver.cpp:268]   --->   Operation 80 'zext' 'zext_ln268_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_1" [receiver.cpp:268]   --->   Operation 81 'getelementptr' 'matched_I_12_addr_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_1" [receiver.cpp:268]   --->   Operation 82 'getelementptr' 'matched_Q_12_addr_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln264_2 = add i8 %lshr_ln263_1, i8 3" [receiver.cpp:264]   --->   Operation 83 'add' 'add_ln264_2' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i8 %add_ln264_2" [receiver.cpp:268]   --->   Operation 84 'zext' 'zext_ln268_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_2" [receiver.cpp:268]   --->   Operation 85 'getelementptr' 'matched_I_12_addr_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_2" [receiver.cpp:268]   --->   Operation 86 'getelementptr' 'matched_Q_12_addr_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:268]   --->   Operation 87 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln268_4 = sext i18 %matched_I_12_load_1" [receiver.cpp:268]   --->   Operation 88 'sext' 'sext_ln268_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 89 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_1)   --->   "%mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4" [receiver.cpp:268]   --->   Operation 89 'mul' 'mul_ln268_2' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:268]   --->   Operation 90 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:268]   --->   Operation 91 'load' 'matched_I_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:268]   --->   Operation 92 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln268_19 = sext i18 %matched_Q_12_load_1" [receiver.cpp:268]   --->   Operation 93 'sext' 'sext_ln268_19' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 94 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_1)   --->   "%mul_ln268_16 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_19" [receiver.cpp:268]   --->   Operation 94 'mul' 'mul_ln268_16' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:268]   --->   Operation 95 'load' 'matched_Q_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:268]   --->   Operation 96 'load' 'matched_Q_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 3 <SV = 2> <Delay = 6.54>
ST_3 : Operation 97 [1/1] (6.54ns)   --->   "%mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1" [receiver.cpp:268]   --->   Operation 97 'mul' 'mul_ln268' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268)   --->   "%mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3" [receiver.cpp:268]   --->   Operation 98 'mul' 'mul_ln268_1' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [2/3] (1.05ns) (grouped into DSP with root node add_ln269)   --->   "%mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1" [receiver.cpp:269]   --->   Operation 99 'mul' 'mul_ln269' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (6.54ns)   --->   "%mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3" [receiver.cpp:269]   --->   Operation 100 'mul' 'mul_ln269_1' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln264_3 = add i8 %lshr_ln263_1, i8 4" [receiver.cpp:264]   --->   Operation 101 'add' 'add_ln264_3' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln268_3 = zext i8 %add_ln264_3" [receiver.cpp:268]   --->   Operation 102 'zext' 'zext_ln268_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_3" [receiver.cpp:268]   --->   Operation 103 'getelementptr' 'matched_I_12_addr_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_3" [receiver.cpp:268]   --->   Operation 104 'getelementptr' 'matched_Q_12_addr_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln264_4 = add i8 %lshr_ln263_1, i8 5" [receiver.cpp:264]   --->   Operation 105 'add' 'add_ln264_4' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln268_4 = zext i8 %add_ln264_4" [receiver.cpp:268]   --->   Operation 106 'zext' 'zext_ln268_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_4" [receiver.cpp:268]   --->   Operation 107 'getelementptr' 'matched_I_12_addr_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_4" [receiver.cpp:268]   --->   Operation 108 'getelementptr' 'matched_Q_12_addr_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (6.54ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4" [receiver.cpp:269]   --->   Operation 109 'mul' 'mul_ln269_2' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_1)   --->   "%mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4" [receiver.cpp:268]   --->   Operation 110 'mul' 'mul_ln268_2' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:268]   --->   Operation 111 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln268_5 = sext i18 %matched_I_12_load_2" [receiver.cpp:268]   --->   Operation 112 'sext' 'sext_ln268_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 113 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_2)   --->   "%mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5" [receiver.cpp:268]   --->   Operation 113 'mul' 'mul_ln268_3' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:268]   --->   Operation 114 'load' 'matched_I_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln268_6 = sext i18 %matched_I_12_load_3" [receiver.cpp:268]   --->   Operation 115 'sext' 'sext_ln268_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 116 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_3)   --->   "%mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6" [receiver.cpp:268]   --->   Operation 116 'mul' 'mul_ln268_4' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:268]   --->   Operation 117 'load' 'matched_I_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:268]   --->   Operation 118 'load' 'matched_I_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_1)   --->   "%mul_ln268_16 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_19" [receiver.cpp:268]   --->   Operation 119 'mul' 'mul_ln268_16' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (6.54ns)   --->   "%mul_ln269_16 = mul i40 %sext_ln268_cast, i40 %sext_ln268_19" [receiver.cpp:269]   --->   Operation 120 'mul' 'mul_ln269_16' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:268]   --->   Operation 121 'load' 'matched_Q_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln268_20 = sext i18 %matched_Q_12_load_2" [receiver.cpp:268]   --->   Operation 122 'sext' 'sext_ln268_20' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_2)   --->   "%mul_ln268_17 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_20" [receiver.cpp:268]   --->   Operation 123 'mul' 'mul_ln268_17' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:268]   --->   Operation 124 'load' 'matched_Q_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln268_21 = sext i18 %matched_Q_12_load_3" [receiver.cpp:268]   --->   Operation 125 'sext' 'sext_ln268_21' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 126 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_3)   --->   "%mul_ln268_18 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_21" [receiver.cpp:268]   --->   Operation 126 'mul' 'mul_ln268_18' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:268]   --->   Operation 127 'load' 'matched_Q_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 128 [2/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:268]   --->   Operation 128 'load' 'matched_Q_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 4 <SV = 3> <Delay = 6.54>
ST_4 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268)   --->   "%mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3" [receiver.cpp:268]   --->   Operation 129 'mul' 'mul_ln268_1' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268 = sub i40 %mul_ln268, i40 %mul_ln268_1" [receiver.cpp:268]   --->   Operation 130 'sub' 'sub_ln268' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln269)   --->   "%mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1" [receiver.cpp:269]   --->   Operation 131 'mul' 'mul_ln269' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269 = add i40 %mul_ln269_1, i40 %mul_ln269" [receiver.cpp:269]   --->   Operation 132 'add' 'add_ln269' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln264_5 = add i8 %lshr_ln263_1, i8 6" [receiver.cpp:264]   --->   Operation 133 'add' 'add_ln264_5' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln268_5 = zext i8 %add_ln264_5" [receiver.cpp:268]   --->   Operation 134 'zext' 'zext_ln268_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_5" [receiver.cpp:268]   --->   Operation 135 'getelementptr' 'matched_I_12_addr_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_5" [receiver.cpp:268]   --->   Operation 136 'getelementptr' 'matched_Q_12_addr_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln264_6 = add i8 %lshr_ln263_1, i8 7" [receiver.cpp:264]   --->   Operation 137 'add' 'add_ln264_6' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln268_6 = zext i8 %add_ln264_6" [receiver.cpp:268]   --->   Operation 138 'zext' 'zext_ln268_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_6" [receiver.cpp:268]   --->   Operation 139 'getelementptr' 'matched_I_12_addr_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_6" [receiver.cpp:268]   --->   Operation 140 'getelementptr' 'matched_Q_12_addr_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_1)   --->   "%mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4" [receiver.cpp:268]   --->   Operation 141 'mul' 'mul_ln268_2' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (6.54ns)   --->   "%mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5" [receiver.cpp:269]   --->   Operation 142 'mul' 'mul_ln269_3' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_2)   --->   "%mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5" [receiver.cpp:268]   --->   Operation 143 'mul' 'mul_ln268_3' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/1] (6.54ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6" [receiver.cpp:269]   --->   Operation 144 'mul' 'mul_ln269_4' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_3)   --->   "%mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6" [receiver.cpp:268]   --->   Operation 145 'mul' 'mul_ln268_4' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:268]   --->   Operation 146 'load' 'matched_I_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln268_7 = sext i18 %matched_I_12_load_4" [receiver.cpp:268]   --->   Operation 147 'sext' 'sext_ln268_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 148 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_4)   --->   "%mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7" [receiver.cpp:268]   --->   Operation 148 'mul' 'mul_ln268_5' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:268]   --->   Operation 149 'load' 'matched_I_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln268_8 = sext i18 %matched_I_12_load_5" [receiver.cpp:268]   --->   Operation 150 'sext' 'sext_ln268_8' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 151 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_5)   --->   "%mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8" [receiver.cpp:268]   --->   Operation 151 'mul' 'mul_ln268_6' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [2/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:268]   --->   Operation 152 'load' 'matched_I_12_load_6' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 153 [2/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:268]   --->   Operation 153 'load' 'matched_I_12_load_7' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_1)   --->   "%mul_ln268_16 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_19" [receiver.cpp:268]   --->   Operation 154 'mul' 'mul_ln268_16' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_1 = sub i40 %mul_ln269_2, i40 %mul_ln268_16" [receiver.cpp:268]   --->   Operation 155 'sub' 'sub_ln268_1' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_1 = add i40 %mul_ln269_16, i40 %mul_ln268_2" [receiver.cpp:269]   --->   Operation 156 'add' 'add_ln269_1' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_2)   --->   "%mul_ln268_17 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_20" [receiver.cpp:268]   --->   Operation 157 'mul' 'mul_ln268_17' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (6.54ns)   --->   "%mul_ln269_17 = mul i40 %sext_ln268_cast, i40 %sext_ln268_20" [receiver.cpp:269]   --->   Operation 158 'mul' 'mul_ln269_17' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_3)   --->   "%mul_ln268_18 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_21" [receiver.cpp:268]   --->   Operation 159 'mul' 'mul_ln268_18' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (6.54ns)   --->   "%mul_ln269_18 = mul i40 %sext_ln268_cast, i40 %sext_ln268_21" [receiver.cpp:269]   --->   Operation 160 'mul' 'mul_ln269_18' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:268]   --->   Operation 161 'load' 'matched_Q_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln268_22 = sext i18 %matched_Q_12_load_4" [receiver.cpp:268]   --->   Operation 162 'sext' 'sext_ln268_22' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 163 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_4)   --->   "%mul_ln268_19 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_22" [receiver.cpp:268]   --->   Operation 163 'mul' 'mul_ln268_19' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [1/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:268]   --->   Operation 164 'load' 'matched_Q_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln268_23 = sext i18 %matched_Q_12_load_5" [receiver.cpp:268]   --->   Operation 165 'sext' 'sext_ln268_23' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 166 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_5)   --->   "%mul_ln268_20 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_23" [receiver.cpp:268]   --->   Operation 166 'mul' 'mul_ln268_20' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [2/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:268]   --->   Operation 167 'load' 'matched_Q_12_load_6' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 168 [2/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:268]   --->   Operation 168 'load' 'matched_Q_12_load_7' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 518 'ret' 'ret_ln0' <Predicate = (!icmp_ln264)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.54>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %j_1, i32 4" [receiver.cpp:263]   --->   Operation 169 'bitselect' 'tmp' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i1 %tmp" [receiver.cpp:263]   --->   Operation 170 'zext' 'zext_ln263' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268 = sub i40 %mul_ln268, i40 %mul_ln268_1" [receiver.cpp:268]   --->   Operation 171 'sub' 'sub_ln268' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 173 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269 = add i40 %mul_ln269_1, i40 %mul_ln269" [receiver.cpp:269]   --->   Operation 173 'add' 'add_ln269' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 174 'partselect' 'trunc_ln1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.91ns)   --->   "%add_ln264_7 = add i8 %lshr_ln263_1, i8 8" [receiver.cpp:264]   --->   Operation 175 'add' 'add_ln264_7' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln268_7 = zext i8 %add_ln264_7" [receiver.cpp:268]   --->   Operation 176 'zext' 'zext_ln268_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%matched_I_12_addr_8 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_7" [receiver.cpp:268]   --->   Operation 177 'getelementptr' 'matched_I_12_addr_8' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_8 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_7" [receiver.cpp:268]   --->   Operation 178 'getelementptr' 'matched_Q_12_addr_8' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.91ns)   --->   "%add_ln264_8 = add i8 %lshr_ln263_1, i8 9" [receiver.cpp:264]   --->   Operation 179 'add' 'add_ln264_8' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln268_8 = zext i8 %add_ln264_8" [receiver.cpp:268]   --->   Operation 180 'zext' 'zext_ln268_8' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%matched_I_12_addr_9 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_8" [receiver.cpp:268]   --->   Operation 181 'getelementptr' 'matched_I_12_addr_9' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_9 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_8" [receiver.cpp:268]   --->   Operation 182 'getelementptr' 'matched_Q_12_addr_9' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_2)   --->   "%mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5" [receiver.cpp:268]   --->   Operation 183 'mul' 'mul_ln268_3' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_3)   --->   "%mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6" [receiver.cpp:268]   --->   Operation 184 'mul' 'mul_ln268_4' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/1] (6.54ns)   --->   "%mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7" [receiver.cpp:269]   --->   Operation 185 'mul' 'mul_ln269_5' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_4)   --->   "%mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7" [receiver.cpp:268]   --->   Operation 186 'mul' 'mul_ln268_5' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (6.54ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8" [receiver.cpp:269]   --->   Operation 187 'mul' 'mul_ln269_6' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_5)   --->   "%mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8" [receiver.cpp:268]   --->   Operation 188 'mul' 'mul_ln268_6' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:268]   --->   Operation 189 'load' 'matched_I_12_load_6' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln268_9 = sext i18 %matched_I_12_load_6" [receiver.cpp:268]   --->   Operation 190 'sext' 'sext_ln268_9' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 191 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_6)   --->   "%mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9" [receiver.cpp:268]   --->   Operation 191 'mul' 'mul_ln268_7' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:268]   --->   Operation 192 'load' 'matched_I_12_load_7' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln268_10 = sext i18 %matched_I_12_load_7" [receiver.cpp:268]   --->   Operation 193 'sext' 'sext_ln268_10' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 194 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_7)   --->   "%mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10" [receiver.cpp:268]   --->   Operation 194 'mul' 'mul_ln268_8' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [2/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8" [receiver.cpp:268]   --->   Operation 195 'load' 'matched_I_12_load_8' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 196 [2/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9" [receiver.cpp:268]   --->   Operation 196 'load' 'matched_I_12_load_9' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 197 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_1 = sub i40 %mul_ln269_2, i40 %mul_ln268_16" [receiver.cpp:268]   --->   Operation 197 'sub' 'sub_ln268_1' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_1, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 198 'partselect' 'trunc_ln268_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_1 = add i40 %mul_ln269_16, i40 %mul_ln268_2" [receiver.cpp:269]   --->   Operation 199 'add' 'add_ln269_1' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln269_1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_1, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 200 'partselect' 'trunc_ln269_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_2)   --->   "%mul_ln268_17 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_20" [receiver.cpp:268]   --->   Operation 201 'mul' 'mul_ln268_17' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_2 = sub i40 %mul_ln269_3, i40 %mul_ln268_17" [receiver.cpp:268]   --->   Operation 202 'sub' 'sub_ln268_2' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_2 = add i40 %mul_ln269_17, i40 %mul_ln268_3" [receiver.cpp:269]   --->   Operation 203 'add' 'add_ln269_2' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_3)   --->   "%mul_ln268_18 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_21" [receiver.cpp:268]   --->   Operation 204 'mul' 'mul_ln268_18' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_3 = sub i40 %mul_ln269_4, i40 %mul_ln268_18" [receiver.cpp:268]   --->   Operation 205 'sub' 'sub_ln268_3' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_3 = add i40 %mul_ln269_18, i40 %mul_ln268_4" [receiver.cpp:269]   --->   Operation 206 'add' 'add_ln269_3' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_4)   --->   "%mul_ln268_19 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_22" [receiver.cpp:268]   --->   Operation 207 'mul' 'mul_ln268_19' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (6.54ns)   --->   "%mul_ln269_19 = mul i40 %sext_ln268_cast, i40 %sext_ln268_22" [receiver.cpp:269]   --->   Operation 208 'mul' 'mul_ln269_19' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_5)   --->   "%mul_ln268_20 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_23" [receiver.cpp:268]   --->   Operation 209 'mul' 'mul_ln268_20' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (6.54ns)   --->   "%mul_ln269_20 = mul i40 %sext_ln268_cast, i40 %sext_ln268_23" [receiver.cpp:269]   --->   Operation 210 'mul' 'mul_ln269_20' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:268]   --->   Operation 211 'load' 'matched_Q_12_load_6' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln268_24 = sext i18 %matched_Q_12_load_6" [receiver.cpp:268]   --->   Operation 212 'sext' 'sext_ln268_24' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 213 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_6)   --->   "%mul_ln268_21 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_24" [receiver.cpp:268]   --->   Operation 213 'mul' 'mul_ln268_21' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:268]   --->   Operation 214 'load' 'matched_Q_12_load_7' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln268_25 = sext i18 %matched_Q_12_load_7" [receiver.cpp:268]   --->   Operation 215 'sext' 'sext_ln268_25' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 216 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_7)   --->   "%mul_ln268_22 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_25" [receiver.cpp:268]   --->   Operation 216 'mul' 'mul_ln268_22' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [2/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8" [receiver.cpp:268]   --->   Operation 217 'load' 'matched_Q_12_load_8' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 218 [2/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9" [receiver.cpp:268]   --->   Operation 218 'load' 'matched_Q_12_load_9' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%result_I_0_addr = getelementptr i24 %result_I_0, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 219 'getelementptr' 'result_I_0_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln, i1 %result_I_0_addr" [receiver.cpp:268]   --->   Operation 220 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%result_I_1_addr = getelementptr i24 %result_I_1, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 221 'getelementptr' 'result_I_1_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_1, i1 %result_I_1_addr" [receiver.cpp:268]   --->   Operation 222 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%result_Q_0_addr = getelementptr i24 %result_Q_0, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 223 'getelementptr' 'result_Q_0_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln1, i1 %result_Q_0_addr" [receiver.cpp:269]   --->   Operation 224 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%result_Q_1_addr = getelementptr i24 %result_Q_1, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 225 'getelementptr' 'result_Q_1_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_1, i1 %result_Q_1_addr" [receiver.cpp:269]   --->   Operation 226 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 6.54>
ST_6 : Operation 227 [1/1] (1.91ns)   --->   "%add_ln264_9 = add i8 %lshr_ln263_1, i8 10" [receiver.cpp:264]   --->   Operation 227 'add' 'add_ln264_9' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln268_9 = zext i8 %add_ln264_9" [receiver.cpp:268]   --->   Operation 228 'zext' 'zext_ln268_9' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%matched_I_12_addr_10 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_9" [receiver.cpp:268]   --->   Operation 229 'getelementptr' 'matched_I_12_addr_10' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_10 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_9" [receiver.cpp:268]   --->   Operation 230 'getelementptr' 'matched_Q_12_addr_10' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (1.91ns)   --->   "%add_ln264_10 = add i8 %lshr_ln263_1, i8 11" [receiver.cpp:264]   --->   Operation 231 'add' 'add_ln264_10' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln268_10 = zext i8 %add_ln264_10" [receiver.cpp:268]   --->   Operation 232 'zext' 'zext_ln268_10' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%matched_I_12_addr_11 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_10" [receiver.cpp:268]   --->   Operation 233 'getelementptr' 'matched_I_12_addr_11' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_11 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_10" [receiver.cpp:268]   --->   Operation 234 'getelementptr' 'matched_Q_12_addr_11' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 235 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_4)   --->   "%mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7" [receiver.cpp:268]   --->   Operation 235 'mul' 'mul_ln268_5' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_5)   --->   "%mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8" [receiver.cpp:268]   --->   Operation 236 'mul' 'mul_ln268_6' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/1] (6.54ns)   --->   "%mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9" [receiver.cpp:269]   --->   Operation 237 'mul' 'mul_ln269_7' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_6)   --->   "%mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9" [receiver.cpp:268]   --->   Operation 238 'mul' 'mul_ln268_7' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [1/1] (6.54ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10" [receiver.cpp:269]   --->   Operation 239 'mul' 'mul_ln269_8' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_7)   --->   "%mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10" [receiver.cpp:268]   --->   Operation 240 'mul' 'mul_ln268_8' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/2] (3.25ns)   --->   "%matched_I_12_load_8 = load i8 %matched_I_12_addr_8" [receiver.cpp:268]   --->   Operation 241 'load' 'matched_I_12_load_8' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln268_11 = sext i18 %matched_I_12_load_8" [receiver.cpp:268]   --->   Operation 242 'sext' 'sext_ln268_11' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 243 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_8)   --->   "%mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11" [receiver.cpp:268]   --->   Operation 243 'mul' 'mul_ln268_9' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/2] (3.25ns)   --->   "%matched_I_12_load_9 = load i8 %matched_I_12_addr_9" [receiver.cpp:268]   --->   Operation 244 'load' 'matched_I_12_load_9' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln268_12 = sext i18 %matched_I_12_load_9" [receiver.cpp:268]   --->   Operation 245 'sext' 'sext_ln268_12' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 246 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_9)   --->   "%mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12" [receiver.cpp:268]   --->   Operation 246 'mul' 'mul_ln268_10' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [2/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10" [receiver.cpp:268]   --->   Operation 247 'load' 'matched_I_12_load_10' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 248 [2/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11" [receiver.cpp:268]   --->   Operation 248 'load' 'matched_I_12_load_11' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 249 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_2 = sub i40 %mul_ln269_3, i40 %mul_ln268_17" [receiver.cpp:268]   --->   Operation 249 'sub' 'sub_ln268_2' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_2, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 250 'partselect' 'trunc_ln268_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_2 = add i40 %mul_ln269_17, i40 %mul_ln268_3" [receiver.cpp:269]   --->   Operation 251 'add' 'add_ln269_2' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln269_2 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_2, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 252 'partselect' 'trunc_ln269_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 253 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_3 = sub i40 %mul_ln269_4, i40 %mul_ln268_18" [receiver.cpp:268]   --->   Operation 253 'sub' 'sub_ln268_3' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln268_3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_3, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 254 'partselect' 'trunc_ln268_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 255 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_3 = add i40 %mul_ln269_18, i40 %mul_ln268_4" [receiver.cpp:269]   --->   Operation 255 'add' 'add_ln269_3' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln269_3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_3, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 256 'partselect' 'trunc_ln269_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_4)   --->   "%mul_ln268_19 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_22" [receiver.cpp:268]   --->   Operation 257 'mul' 'mul_ln268_19' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_4 = sub i40 %mul_ln269_5, i40 %mul_ln268_19" [receiver.cpp:268]   --->   Operation 258 'sub' 'sub_ln268_4' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_4 = add i40 %mul_ln269_19, i40 %mul_ln268_5" [receiver.cpp:269]   --->   Operation 259 'add' 'add_ln269_4' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_5)   --->   "%mul_ln268_20 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_23" [receiver.cpp:268]   --->   Operation 260 'mul' 'mul_ln268_20' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_5 = sub i40 %mul_ln269_6, i40 %mul_ln268_20" [receiver.cpp:268]   --->   Operation 261 'sub' 'sub_ln268_5' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 262 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_5 = add i40 %mul_ln269_20, i40 %mul_ln268_6" [receiver.cpp:269]   --->   Operation 262 'add' 'add_ln269_5' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_6)   --->   "%mul_ln268_21 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_24" [receiver.cpp:268]   --->   Operation 263 'mul' 'mul_ln268_21' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/1] (6.54ns)   --->   "%mul_ln269_21 = mul i40 %sext_ln268_cast, i40 %sext_ln268_24" [receiver.cpp:269]   --->   Operation 264 'mul' 'mul_ln269_21' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_7)   --->   "%mul_ln268_22 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_25" [receiver.cpp:268]   --->   Operation 265 'mul' 'mul_ln268_22' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 266 [1/1] (6.54ns)   --->   "%mul_ln269_22 = mul i40 %sext_ln268_cast, i40 %sext_ln268_25" [receiver.cpp:269]   --->   Operation 266 'mul' 'mul_ln269_22' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/2] (3.25ns)   --->   "%matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8" [receiver.cpp:268]   --->   Operation 267 'load' 'matched_Q_12_load_8' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln268_26 = sext i18 %matched_Q_12_load_8" [receiver.cpp:268]   --->   Operation 268 'sext' 'sext_ln268_26' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 269 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_8)   --->   "%mul_ln268_23 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_26" [receiver.cpp:268]   --->   Operation 269 'mul' 'mul_ln268_23' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [1/2] (3.25ns)   --->   "%matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9" [receiver.cpp:268]   --->   Operation 270 'load' 'matched_Q_12_load_9' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln268_27 = sext i18 %matched_Q_12_load_9" [receiver.cpp:268]   --->   Operation 271 'sext' 'sext_ln268_27' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 272 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_9)   --->   "%mul_ln268_24 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_27" [receiver.cpp:268]   --->   Operation 272 'mul' 'mul_ln268_24' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [2/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10" [receiver.cpp:268]   --->   Operation 273 'load' 'matched_Q_12_load_10' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 274 [2/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11" [receiver.cpp:268]   --->   Operation 274 'load' 'matched_Q_12_load_11' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%result_I_2_addr = getelementptr i24 %result_I_2, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 275 'getelementptr' 'result_I_2_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_2, i1 %result_I_2_addr" [receiver.cpp:268]   --->   Operation 276 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%result_I_3_addr = getelementptr i24 %result_I_3, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 277 'getelementptr' 'result_I_3_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_3, i1 %result_I_3_addr" [receiver.cpp:268]   --->   Operation 278 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%result_Q_2_addr = getelementptr i24 %result_Q_2, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 279 'getelementptr' 'result_Q_2_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_2, i1 %result_Q_2_addr" [receiver.cpp:269]   --->   Operation 280 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%result_Q_3_addr = getelementptr i24 %result_Q_3, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 281 'getelementptr' 'result_Q_3_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_3, i1 %result_Q_3_addr" [receiver.cpp:269]   --->   Operation 282 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 6.54>
ST_7 : Operation 283 [1/1] (1.91ns)   --->   "%add_ln264_11 = add i8 %lshr_ln263_1, i8 12" [receiver.cpp:264]   --->   Operation 283 'add' 'add_ln264_11' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln268_11 = zext i8 %add_ln264_11" [receiver.cpp:268]   --->   Operation 284 'zext' 'zext_ln268_11' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%matched_I_12_addr_12 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_11" [receiver.cpp:268]   --->   Operation 285 'getelementptr' 'matched_I_12_addr_12' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_12 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_11" [receiver.cpp:268]   --->   Operation 286 'getelementptr' 'matched_Q_12_addr_12' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (1.91ns)   --->   "%add_ln264_12 = add i8 %lshr_ln263_1, i8 13" [receiver.cpp:264]   --->   Operation 287 'add' 'add_ln264_12' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln268_12 = zext i8 %add_ln264_12" [receiver.cpp:268]   --->   Operation 288 'zext' 'zext_ln268_12' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%matched_I_12_addr_13 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_12" [receiver.cpp:268]   --->   Operation 289 'getelementptr' 'matched_I_12_addr_13' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_13 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_12" [receiver.cpp:268]   --->   Operation 290 'getelementptr' 'matched_Q_12_addr_13' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_6)   --->   "%mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9" [receiver.cpp:268]   --->   Operation 291 'mul' 'mul_ln268_7' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_7)   --->   "%mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10" [receiver.cpp:268]   --->   Operation 292 'mul' 'mul_ln268_8' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [1/1] (6.54ns)   --->   "%mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11" [receiver.cpp:269]   --->   Operation 293 'mul' 'mul_ln269_9' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_8)   --->   "%mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11" [receiver.cpp:268]   --->   Operation 294 'mul' 'mul_ln268_9' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [1/1] (6.54ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12" [receiver.cpp:269]   --->   Operation 295 'mul' 'mul_ln269_10' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_9)   --->   "%mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12" [receiver.cpp:268]   --->   Operation 296 'mul' 'mul_ln268_10' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 297 [1/2] (3.25ns)   --->   "%matched_I_12_load_10 = load i8 %matched_I_12_addr_10" [receiver.cpp:268]   --->   Operation 297 'load' 'matched_I_12_load_10' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln268_13 = sext i18 %matched_I_12_load_10" [receiver.cpp:268]   --->   Operation 298 'sext' 'sext_ln268_13' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 299 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_10)   --->   "%mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13" [receiver.cpp:268]   --->   Operation 299 'mul' 'mul_ln268_11' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [1/2] (3.25ns)   --->   "%matched_I_12_load_11 = load i8 %matched_I_12_addr_11" [receiver.cpp:268]   --->   Operation 300 'load' 'matched_I_12_load_11' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln268_14 = sext i18 %matched_I_12_load_11" [receiver.cpp:268]   --->   Operation 301 'sext' 'sext_ln268_14' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 302 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_11)   --->   "%mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14" [receiver.cpp:268]   --->   Operation 302 'mul' 'mul_ln268_12' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 303 [2/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12" [receiver.cpp:268]   --->   Operation 303 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 304 [2/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13" [receiver.cpp:268]   --->   Operation 304 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 305 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_4 = sub i40 %mul_ln269_5, i40 %mul_ln268_19" [receiver.cpp:268]   --->   Operation 305 'sub' 'sub_ln268_4' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln268_4 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_4, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 306 'partselect' 'trunc_ln268_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 307 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_4 = add i40 %mul_ln269_19, i40 %mul_ln268_5" [receiver.cpp:269]   --->   Operation 307 'add' 'add_ln269_4' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln269_4 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_4, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 308 'partselect' 'trunc_ln269_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 309 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_5 = sub i40 %mul_ln269_6, i40 %mul_ln268_20" [receiver.cpp:268]   --->   Operation 309 'sub' 'sub_ln268_5' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln268_5 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_5, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 310 'partselect' 'trunc_ln268_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 311 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_5 = add i40 %mul_ln269_20, i40 %mul_ln268_6" [receiver.cpp:269]   --->   Operation 311 'add' 'add_ln269_5' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln269_5 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_5, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 312 'partselect' 'trunc_ln269_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 313 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_6)   --->   "%mul_ln268_21 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_24" [receiver.cpp:268]   --->   Operation 313 'mul' 'mul_ln268_21' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_6 = sub i40 %mul_ln269_7, i40 %mul_ln268_21" [receiver.cpp:268]   --->   Operation 314 'sub' 'sub_ln268_6' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 315 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_6 = add i40 %mul_ln269_21, i40 %mul_ln268_7" [receiver.cpp:269]   --->   Operation 315 'add' 'add_ln269_6' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_7)   --->   "%mul_ln268_22 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_25" [receiver.cpp:268]   --->   Operation 316 'mul' 'mul_ln268_22' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 317 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_7 = sub i40 %mul_ln269_8, i40 %mul_ln268_22" [receiver.cpp:268]   --->   Operation 317 'sub' 'sub_ln268_7' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 318 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_7 = add i40 %mul_ln269_22, i40 %mul_ln268_8" [receiver.cpp:269]   --->   Operation 318 'add' 'add_ln269_7' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 319 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_8)   --->   "%mul_ln268_23 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_26" [receiver.cpp:268]   --->   Operation 319 'mul' 'mul_ln268_23' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 320 [1/1] (6.54ns)   --->   "%mul_ln269_23 = mul i40 %sext_ln268_cast, i40 %sext_ln268_26" [receiver.cpp:269]   --->   Operation 320 'mul' 'mul_ln269_23' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_9)   --->   "%mul_ln268_24 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_27" [receiver.cpp:268]   --->   Operation 321 'mul' 'mul_ln268_24' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 322 [1/1] (6.54ns)   --->   "%mul_ln269_24 = mul i40 %sext_ln268_cast, i40 %sext_ln268_27" [receiver.cpp:269]   --->   Operation 322 'mul' 'mul_ln269_24' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/2] (3.25ns)   --->   "%matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10" [receiver.cpp:268]   --->   Operation 323 'load' 'matched_Q_12_load_10' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln268_28 = sext i18 %matched_Q_12_load_10" [receiver.cpp:268]   --->   Operation 324 'sext' 'sext_ln268_28' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 325 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_10)   --->   "%mul_ln268_25 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_28" [receiver.cpp:268]   --->   Operation 325 'mul' 'mul_ln268_25' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 326 [1/2] (3.25ns)   --->   "%matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11" [receiver.cpp:268]   --->   Operation 326 'load' 'matched_Q_12_load_11' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln268_29 = sext i18 %matched_Q_12_load_11" [receiver.cpp:268]   --->   Operation 327 'sext' 'sext_ln268_29' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 328 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_11)   --->   "%mul_ln268_26 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_29" [receiver.cpp:268]   --->   Operation 328 'mul' 'mul_ln268_26' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 329 [2/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12" [receiver.cpp:268]   --->   Operation 329 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 330 [2/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13" [receiver.cpp:268]   --->   Operation 330 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%result_I_4_addr = getelementptr i24 %result_I_4, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 331 'getelementptr' 'result_I_4_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_4, i1 %result_I_4_addr" [receiver.cpp:268]   --->   Operation 332 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%result_I_5_addr = getelementptr i24 %result_I_5, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 333 'getelementptr' 'result_I_5_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_5, i1 %result_I_5_addr" [receiver.cpp:268]   --->   Operation 334 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%result_Q_4_addr = getelementptr i24 %result_Q_4, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 335 'getelementptr' 'result_Q_4_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_4, i1 %result_Q_4_addr" [receiver.cpp:269]   --->   Operation 336 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%result_Q_5_addr = getelementptr i24 %result_Q_5, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 337 'getelementptr' 'result_Q_5_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_5, i1 %result_Q_5_addr" [receiver.cpp:269]   --->   Operation 338 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 6.54>
ST_8 : Operation 339 [1/1] (1.91ns)   --->   "%add_ln264_13 = add i8 %lshr_ln263_1, i8 14" [receiver.cpp:264]   --->   Operation 339 'add' 'add_ln264_13' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln268_13 = zext i8 %add_ln264_13" [receiver.cpp:268]   --->   Operation 340 'zext' 'zext_ln268_13' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%matched_I_12_addr_14 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_13" [receiver.cpp:268]   --->   Operation 341 'getelementptr' 'matched_I_12_addr_14' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_14 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_13" [receiver.cpp:268]   --->   Operation 342 'getelementptr' 'matched_Q_12_addr_14' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (1.91ns)   --->   "%add_ln264_14 = add i8 %lshr_ln263_1, i8 15" [receiver.cpp:264]   --->   Operation 343 'add' 'add_ln264_14' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln268_14 = zext i8 %add_ln264_14" [receiver.cpp:268]   --->   Operation 344 'zext' 'zext_ln268_14' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%matched_I_12_addr_15 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_14" [receiver.cpp:268]   --->   Operation 345 'getelementptr' 'matched_I_12_addr_15' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 346 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_8)   --->   "%mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11" [receiver.cpp:268]   --->   Operation 346 'mul' 'mul_ln268_9' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 347 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_9)   --->   "%mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12" [receiver.cpp:268]   --->   Operation 347 'mul' 'mul_ln268_10' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 348 [1/1] (6.54ns)   --->   "%mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13" [receiver.cpp:269]   --->   Operation 348 'mul' 'mul_ln269_11' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_10)   --->   "%mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13" [receiver.cpp:268]   --->   Operation 349 'mul' 'mul_ln268_11' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 350 [1/1] (6.54ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14" [receiver.cpp:269]   --->   Operation 350 'mul' 'mul_ln269_12' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_11)   --->   "%mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14" [receiver.cpp:268]   --->   Operation 351 'mul' 'mul_ln268_12' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 352 [1/2] (3.25ns)   --->   "%matched_I_12_load_12 = load i8 %matched_I_12_addr_12" [receiver.cpp:268]   --->   Operation 352 'load' 'matched_I_12_load_12' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln268_15 = sext i18 %matched_I_12_load_12" [receiver.cpp:268]   --->   Operation 353 'sext' 'sext_ln268_15' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 354 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_12)   --->   "%mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15" [receiver.cpp:268]   --->   Operation 354 'mul' 'mul_ln268_13' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 355 [1/2] (3.25ns)   --->   "%matched_I_12_load_13 = load i8 %matched_I_12_addr_13" [receiver.cpp:268]   --->   Operation 355 'load' 'matched_I_12_load_13' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln268_16 = sext i18 %matched_I_12_load_13" [receiver.cpp:268]   --->   Operation 356 'sext' 'sext_ln268_16' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 357 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_13)   --->   "%mul_ln268_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16" [receiver.cpp:268]   --->   Operation 357 'mul' 'mul_ln268_14' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 358 [2/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14" [receiver.cpp:268]   --->   Operation 358 'load' 'matched_I_12_load_14' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 359 [2/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15" [receiver.cpp:268]   --->   Operation 359 'load' 'matched_I_12_load_15' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_15 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_14" [receiver.cpp:268]   --->   Operation 360 'getelementptr' 'matched_Q_12_addr_15' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 361 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_6 = sub i40 %mul_ln269_7, i40 %mul_ln268_21" [receiver.cpp:268]   --->   Operation 361 'sub' 'sub_ln268_6' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln268_6 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_6, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 362 'partselect' 'trunc_ln268_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 363 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_6 = add i40 %mul_ln269_21, i40 %mul_ln268_7" [receiver.cpp:269]   --->   Operation 363 'add' 'add_ln269_6' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln269_6 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_6, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 364 'partselect' 'trunc_ln269_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 365 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_7 = sub i40 %mul_ln269_8, i40 %mul_ln268_22" [receiver.cpp:268]   --->   Operation 365 'sub' 'sub_ln268_7' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln268_7 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_7, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 366 'partselect' 'trunc_ln268_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_7 = add i40 %mul_ln269_22, i40 %mul_ln268_8" [receiver.cpp:269]   --->   Operation 367 'add' 'add_ln269_7' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln269_7 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_7, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 368 'partselect' 'trunc_ln269_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 369 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_8)   --->   "%mul_ln268_23 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_26" [receiver.cpp:268]   --->   Operation 369 'mul' 'mul_ln268_23' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 370 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_8 = sub i40 %mul_ln269_9, i40 %mul_ln268_23" [receiver.cpp:268]   --->   Operation 370 'sub' 'sub_ln268_8' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 371 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_8 = add i40 %mul_ln269_23, i40 %mul_ln268_9" [receiver.cpp:269]   --->   Operation 371 'add' 'add_ln269_8' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 372 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_9)   --->   "%mul_ln268_24 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_27" [receiver.cpp:268]   --->   Operation 372 'mul' 'mul_ln268_24' <Predicate = (icmp_ln264)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 373 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_9 = sub i40 %mul_ln269_10, i40 %mul_ln268_24" [receiver.cpp:268]   --->   Operation 373 'sub' 'sub_ln268_9' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 374 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_9 = add i40 %mul_ln269_24, i40 %mul_ln268_10" [receiver.cpp:269]   --->   Operation 374 'add' 'add_ln269_9' <Predicate = (icmp_ln264)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 375 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_10)   --->   "%mul_ln268_25 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_28" [receiver.cpp:268]   --->   Operation 375 'mul' 'mul_ln268_25' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 376 [1/1] (6.54ns)   --->   "%mul_ln269_25 = mul i40 %sext_ln268_cast, i40 %sext_ln268_28" [receiver.cpp:269]   --->   Operation 376 'mul' 'mul_ln269_25' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_11)   --->   "%mul_ln268_26 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_29" [receiver.cpp:268]   --->   Operation 377 'mul' 'mul_ln268_26' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 378 [1/1] (6.54ns)   --->   "%mul_ln269_26 = mul i40 %sext_ln268_cast, i40 %sext_ln268_29" [receiver.cpp:269]   --->   Operation 378 'mul' 'mul_ln269_26' <Predicate = (icmp_ln264)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/2] (3.25ns)   --->   "%matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12" [receiver.cpp:268]   --->   Operation 379 'load' 'matched_Q_12_load_12' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln268_30 = sext i18 %matched_Q_12_load_12" [receiver.cpp:268]   --->   Operation 380 'sext' 'sext_ln268_30' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 381 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_12)   --->   "%mul_ln268_27 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_30" [receiver.cpp:268]   --->   Operation 381 'mul' 'mul_ln268_27' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 382 [1/2] (3.25ns)   --->   "%matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13" [receiver.cpp:268]   --->   Operation 382 'load' 'matched_Q_12_load_13' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln268_31 = sext i18 %matched_Q_12_load_13" [receiver.cpp:268]   --->   Operation 383 'sext' 'sext_ln268_31' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 384 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_13)   --->   "%mul_ln268_28 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_31" [receiver.cpp:268]   --->   Operation 384 'mul' 'mul_ln268_28' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 385 [2/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14" [receiver.cpp:268]   --->   Operation 385 'load' 'matched_Q_12_load_14' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 386 [2/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15" [receiver.cpp:268]   --->   Operation 386 'load' 'matched_Q_12_load_15' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%result_I_6_addr = getelementptr i24 %result_I_6, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 387 'getelementptr' 'result_I_6_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_6, i1 %result_I_6_addr" [receiver.cpp:268]   --->   Operation 388 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%result_I_7_addr = getelementptr i24 %result_I_7, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 389 'getelementptr' 'result_I_7_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_7, i1 %result_I_7_addr" [receiver.cpp:268]   --->   Operation 390 'store' 'store_ln268' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%result_Q_6_addr = getelementptr i24 %result_Q_6, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 391 'getelementptr' 'result_Q_6_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_6, i1 %result_Q_6_addr" [receiver.cpp:269]   --->   Operation 392 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%result_Q_7_addr = getelementptr i24 %result_Q_7, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 393 'getelementptr' 'result_Q_7_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_7, i1 %result_Q_7_addr" [receiver.cpp:269]   --->   Operation 394 'store' 'store_ln269' <Predicate = (icmp_ln264)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 395 [1/1] (1.67ns)   --->   "%add_ln270 = add i13 %i_load, i13 512" [receiver.cpp:270]   --->   Operation 395 'add' 'add_ln270' <Predicate = (icmp_ln264)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (1.91ns)   --->   "%add_ln264_15 = add i8 %j_1, i8 16" [receiver.cpp:264]   --->   Operation 396 'add' 'add_ln264_15' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (1.58ns)   --->   "%store_ln264 = store i13 %add_ln270, i13 %i" [receiver.cpp:264]   --->   Operation 397 'store' 'store_ln264' <Predicate = (icmp_ln264)> <Delay = 1.58>
ST_8 : Operation 398 [1/1] (1.58ns)   --->   "%store_ln264 = store i8 %add_ln264_15, i8 %j" [receiver.cpp:264]   --->   Operation 398 'store' 'store_ln264' <Predicate = (icmp_ln264)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.54>
ST_9 : Operation 399 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_10)   --->   "%mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13" [receiver.cpp:268]   --->   Operation 399 'mul' 'mul_ln268_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_11)   --->   "%mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14" [receiver.cpp:268]   --->   Operation 400 'mul' 'mul_ln268_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 401 [1/1] (6.54ns)   --->   "%mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15" [receiver.cpp:269]   --->   Operation 401 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_12)   --->   "%mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15" [receiver.cpp:268]   --->   Operation 402 'mul' 'mul_ln268_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 403 [1/1] (6.54ns)   --->   "%mul_ln269_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16" [receiver.cpp:269]   --->   Operation 403 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_13)   --->   "%mul_ln268_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16" [receiver.cpp:268]   --->   Operation 404 'mul' 'mul_ln268_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 405 [1/2] (3.25ns)   --->   "%matched_I_12_load_14 = load i8 %matched_I_12_addr_14" [receiver.cpp:268]   --->   Operation 405 'load' 'matched_I_12_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln268_17 = sext i18 %matched_I_12_load_14" [receiver.cpp:268]   --->   Operation 406 'sext' 'sext_ln268_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_14)   --->   "%mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17" [receiver.cpp:268]   --->   Operation 407 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 408 [1/2] (3.25ns)   --->   "%matched_I_12_load_15 = load i8 %matched_I_12_addr_15" [receiver.cpp:268]   --->   Operation 408 'load' 'matched_I_12_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln268_18 = sext i18 %matched_I_12_load_15" [receiver.cpp:268]   --->   Operation 409 'sext' 'sext_ln268_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_8 = sub i40 %mul_ln269_9, i40 %mul_ln268_23" [receiver.cpp:268]   --->   Operation 410 'sub' 'sub_ln268_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln268_8 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_8, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 411 'partselect' 'trunc_ln268_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_8 = add i40 %mul_ln269_23, i40 %mul_ln268_9" [receiver.cpp:269]   --->   Operation 412 'add' 'add_ln269_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln269_8 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_8, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 413 'partselect' 'trunc_ln269_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_9 = sub i40 %mul_ln269_10, i40 %mul_ln268_24" [receiver.cpp:268]   --->   Operation 414 'sub' 'sub_ln268_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln268_9 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_9, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 415 'partselect' 'trunc_ln268_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_9 = add i40 %mul_ln269_24, i40 %mul_ln268_10" [receiver.cpp:269]   --->   Operation 416 'add' 'add_ln269_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln269_9 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_9, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 417 'partselect' 'trunc_ln269_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_10)   --->   "%mul_ln268_25 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_28" [receiver.cpp:268]   --->   Operation 418 'mul' 'mul_ln268_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 419 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_10 = sub i40 %mul_ln269_11, i40 %mul_ln268_25" [receiver.cpp:268]   --->   Operation 419 'sub' 'sub_ln268_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 420 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_10 = add i40 %mul_ln269_25, i40 %mul_ln268_11" [receiver.cpp:269]   --->   Operation 420 'add' 'add_ln269_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_11)   --->   "%mul_ln268_26 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_29" [receiver.cpp:268]   --->   Operation 421 'mul' 'mul_ln268_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 422 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_11 = sub i40 %mul_ln269_12, i40 %mul_ln268_26" [receiver.cpp:268]   --->   Operation 422 'sub' 'sub_ln268_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 423 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_11 = add i40 %mul_ln269_26, i40 %mul_ln268_12" [receiver.cpp:269]   --->   Operation 423 'add' 'add_ln269_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_12)   --->   "%mul_ln268_27 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_30" [receiver.cpp:268]   --->   Operation 424 'mul' 'mul_ln268_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 425 [1/1] (6.54ns)   --->   "%mul_ln269_27 = mul i40 %sext_ln268_cast, i40 %sext_ln268_30" [receiver.cpp:269]   --->   Operation 425 'mul' 'mul_ln269_27' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_13)   --->   "%mul_ln268_28 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_31" [receiver.cpp:268]   --->   Operation 426 'mul' 'mul_ln268_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 427 [1/1] (6.54ns)   --->   "%mul_ln269_28 = mul i40 %sext_ln268_cast, i40 %sext_ln268_31" [receiver.cpp:269]   --->   Operation 427 'mul' 'mul_ln269_28' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/2] (3.25ns)   --->   "%matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14" [receiver.cpp:268]   --->   Operation 428 'load' 'matched_Q_12_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln268_32 = sext i18 %matched_Q_12_load_14" [receiver.cpp:268]   --->   Operation 429 'sext' 'sext_ln268_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 430 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_14)   --->   "%mul_ln268_29 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_32" [receiver.cpp:268]   --->   Operation 430 'mul' 'mul_ln268_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 431 [1/2] (3.25ns)   --->   "%matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15" [receiver.cpp:268]   --->   Operation 431 'load' 'matched_Q_12_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln268_33 = sext i18 %matched_Q_12_load_15" [receiver.cpp:268]   --->   Operation 432 'sext' 'sext_ln268_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 433 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_15)   --->   "%mul_ln268_31 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_33" [receiver.cpp:268]   --->   Operation 433 'mul' 'mul_ln268_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%result_I_8_addr = getelementptr i24 %result_I_8, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 434 'getelementptr' 'result_I_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_8, i1 %result_I_8_addr" [receiver.cpp:268]   --->   Operation 435 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%result_I_9_addr = getelementptr i24 %result_I_9, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 436 'getelementptr' 'result_I_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_9, i1 %result_I_9_addr" [receiver.cpp:268]   --->   Operation 437 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_9 : Operation 438 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_15)   --->   "%mul_ln269_30 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_18" [receiver.cpp:269]   --->   Operation 438 'mul' 'mul_ln269_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%result_Q_8_addr = getelementptr i24 %result_Q_8, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 439 'getelementptr' 'result_Q_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_8, i1 %result_Q_8_addr" [receiver.cpp:269]   --->   Operation 440 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%result_Q_9_addr = getelementptr i24 %result_Q_9, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 441 'getelementptr' 'result_Q_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_9, i1 %result_Q_9_addr" [receiver.cpp:269]   --->   Operation 442 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 10 <SV = 9> <Delay = 6.54>
ST_10 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_12)   --->   "%mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15" [receiver.cpp:268]   --->   Operation 443 'mul' 'mul_ln268_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 444 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_13)   --->   "%mul_ln268_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16" [receiver.cpp:268]   --->   Operation 444 'mul' 'mul_ln268_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 445 [1/1] (6.54ns)   --->   "%mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17" [receiver.cpp:269]   --->   Operation 445 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_14)   --->   "%mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17" [receiver.cpp:268]   --->   Operation 446 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 447 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_10 = sub i40 %mul_ln269_11, i40 %mul_ln268_25" [receiver.cpp:268]   --->   Operation 447 'sub' 'sub_ln268_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln268_s = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_10, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 448 'partselect' 'trunc_ln268_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 449 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_10 = add i40 %mul_ln269_25, i40 %mul_ln268_11" [receiver.cpp:269]   --->   Operation 449 'add' 'add_ln269_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln269_s = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_10, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 450 'partselect' 'trunc_ln269_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 451 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_11 = sub i40 %mul_ln269_12, i40 %mul_ln268_26" [receiver.cpp:268]   --->   Operation 451 'sub' 'sub_ln268_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln268_10 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_11, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 452 'partselect' 'trunc_ln268_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_11 = add i40 %mul_ln269_26, i40 %mul_ln268_12" [receiver.cpp:269]   --->   Operation 453 'add' 'add_ln269_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln269_10 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_11, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 454 'partselect' 'trunc_ln269_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 455 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_12)   --->   "%mul_ln268_27 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_30" [receiver.cpp:268]   --->   Operation 455 'mul' 'mul_ln268_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 456 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_12 = sub i40 %mul_ln269_13, i40 %mul_ln268_27" [receiver.cpp:268]   --->   Operation 456 'sub' 'sub_ln268_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 457 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_12 = add i40 %mul_ln269_27, i40 %mul_ln268_13" [receiver.cpp:269]   --->   Operation 457 'add' 'add_ln269_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 458 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_13)   --->   "%mul_ln268_28 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_31" [receiver.cpp:268]   --->   Operation 458 'mul' 'mul_ln268_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 459 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_13 = sub i40 %mul_ln269_14, i40 %mul_ln268_28" [receiver.cpp:268]   --->   Operation 459 'sub' 'sub_ln268_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 460 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_13 = add i40 %mul_ln269_28, i40 %mul_ln268_14" [receiver.cpp:269]   --->   Operation 460 'add' 'add_ln269_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 461 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_14)   --->   "%mul_ln268_29 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_32" [receiver.cpp:268]   --->   Operation 461 'mul' 'mul_ln268_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 462 [1/1] (6.54ns)   --->   "%mul_ln269_29 = mul i40 %sext_ln268_cast, i40 %sext_ln268_32" [receiver.cpp:269]   --->   Operation 462 'mul' 'mul_ln269_29' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (6.54ns)   --->   "%mul_ln268_30 = mul i40 %sext_ln268_cast, i40 %sext_ln268_18" [receiver.cpp:268]   --->   Operation 463 'mul' 'mul_ln268_30' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_15)   --->   "%mul_ln268_31 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_33" [receiver.cpp:268]   --->   Operation 464 'mul' 'mul_ln268_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%result_I_10_addr = getelementptr i24 %result_I_10, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 465 'getelementptr' 'result_I_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_s, i1 %result_I_10_addr" [receiver.cpp:268]   --->   Operation 466 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%result_I_11_addr = getelementptr i24 %result_I_11, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 467 'getelementptr' 'result_I_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_10, i1 %result_I_11_addr" [receiver.cpp:268]   --->   Operation 468 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 469 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_15)   --->   "%mul_ln269_30 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_18" [receiver.cpp:269]   --->   Operation 469 'mul' 'mul_ln269_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 470 [1/1] (6.54ns)   --->   "%mul_ln269_31 = mul i40 %sext_ln268_cast, i40 %sext_ln268_33" [receiver.cpp:269]   --->   Operation 470 'mul' 'mul_ln269_31' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%result_Q_10_addr = getelementptr i24 %result_Q_10, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 471 'getelementptr' 'result_Q_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_s, i1 %result_Q_10_addr" [receiver.cpp:269]   --->   Operation 472 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%result_Q_11_addr = getelementptr i24 %result_Q_11, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 473 'getelementptr' 'result_Q_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_10, i1 %result_Q_11_addr" [receiver.cpp:269]   --->   Operation 474 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 11 <SV = 10> <Delay = 4.42>
ST_11 : Operation 475 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_14)   --->   "%mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17" [receiver.cpp:268]   --->   Operation 475 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 476 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_12 = sub i40 %mul_ln269_13, i40 %mul_ln268_27" [receiver.cpp:268]   --->   Operation 476 'sub' 'sub_ln268_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln268_11 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_12, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 477 'partselect' 'trunc_ln268_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 478 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_12 = add i40 %mul_ln269_27, i40 %mul_ln268_13" [receiver.cpp:269]   --->   Operation 478 'add' 'add_ln269_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln269_11 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_12, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 479 'partselect' 'trunc_ln269_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 480 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_13 = sub i40 %mul_ln269_14, i40 %mul_ln268_28" [receiver.cpp:268]   --->   Operation 480 'sub' 'sub_ln268_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln268_12 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_13, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 481 'partselect' 'trunc_ln268_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_13 = add i40 %mul_ln269_28, i40 %mul_ln268_14" [receiver.cpp:269]   --->   Operation 482 'add' 'add_ln269_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln269_12 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_13, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 483 'partselect' 'trunc_ln269_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 484 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_14)   --->   "%mul_ln268_29 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_32" [receiver.cpp:268]   --->   Operation 484 'mul' 'mul_ln268_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 485 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_14 = sub i40 %mul_ln269_15, i40 %mul_ln268_29" [receiver.cpp:268]   --->   Operation 485 'sub' 'sub_ln268_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 486 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_14 = add i40 %mul_ln269_29, i40 %mul_ln268_15" [receiver.cpp:269]   --->   Operation 486 'add' 'add_ln269_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_15)   --->   "%mul_ln268_31 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_33" [receiver.cpp:268]   --->   Operation 487 'mul' 'mul_ln268_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 488 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_15 = sub i40 %mul_ln268_30, i40 %mul_ln268_31" [receiver.cpp:268]   --->   Operation 488 'sub' 'sub_ln268_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%result_I_12_addr = getelementptr i24 %result_I_12, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 489 'getelementptr' 'result_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_11, i1 %result_I_12_addr" [receiver.cpp:268]   --->   Operation 490 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%result_I_13_addr = getelementptr i24 %result_I_13, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 491 'getelementptr' 'result_I_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_12, i1 %result_I_13_addr" [receiver.cpp:268]   --->   Operation 492 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_11 : Operation 493 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_15)   --->   "%mul_ln269_30 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_18" [receiver.cpp:269]   --->   Operation 493 'mul' 'mul_ln269_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_15 = add i40 %mul_ln269_31, i40 %mul_ln269_30" [receiver.cpp:269]   --->   Operation 494 'add' 'add_ln269_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%result_Q_12_addr = getelementptr i24 %result_Q_12, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 495 'getelementptr' 'result_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_11, i1 %result_Q_12_addr" [receiver.cpp:269]   --->   Operation 496 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%result_Q_13_addr = getelementptr i24 %result_Q_13, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 497 'getelementptr' 'result_Q_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 498 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_12, i1 %result_Q_13_addr" [receiver.cpp:269]   --->   Operation 498 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 12 <SV = 11> <Delay = 4.42>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%speclooptripcount_ln263 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [receiver.cpp:263]   --->   Operation 499 'speclooptripcount' 'speclooptripcount_ln263' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [receiver.cpp:264]   --->   Operation 500 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 501 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_14 = sub i40 %mul_ln269_15, i40 %mul_ln268_29" [receiver.cpp:268]   --->   Operation 501 'sub' 'sub_ln268_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln268_13 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_14, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 502 'partselect' 'trunc_ln268_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_14 = add i40 %mul_ln269_29, i40 %mul_ln268_15" [receiver.cpp:269]   --->   Operation 503 'add' 'add_ln269_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln269_13 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_14, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 504 'partselect' 'trunc_ln269_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_15 = sub i40 %mul_ln268_30, i40 %mul_ln268_31" [receiver.cpp:268]   --->   Operation 505 'sub' 'sub_ln268_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln268_14 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_15, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 506 'partselect' 'trunc_ln268_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%result_I_14_addr = getelementptr i24 %result_I_14, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 507 'getelementptr' 'result_I_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_13, i1 %result_I_14_addr" [receiver.cpp:268]   --->   Operation 508 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%result_I_15_addr = getelementptr i24 %result_I_15, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 509 'getelementptr' 'result_I_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_14, i1 %result_I_15_addr" [receiver.cpp:268]   --->   Operation 510 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_12 : Operation 511 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_15 = add i40 %mul_ln269_31, i40 %mul_ln269_30" [receiver.cpp:269]   --->   Operation 511 'add' 'add_ln269_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln269_14 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_15, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 512 'partselect' 'trunc_ln269_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%result_Q_14_addr = getelementptr i24 %result_Q_14, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 513 'getelementptr' 'result_Q_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_13, i1 %result_Q_14_addr" [receiver.cpp:269]   --->   Operation 514 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%result_Q_15_addr = getelementptr i24 %result_Q_15, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 515 'getelementptr' 'result_Q_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_14, i1 %result_Q_15_addr" [receiver.cpp:269]   --->   Operation 516 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln264 = br void %for.body841" [receiver.cpp:264]   --->   Operation 517 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.169ns
The critical path consists of the following:
	'alloca' operation ('i') [38]  (0.000 ns)
	'load' operation ('i_load', receiver.cpp:270) on local variable 'i' [84]  (0.000 ns)
	'add' operation ('add_ln264', receiver.cpp:264) [105]  (1.915 ns)
	'getelementptr' operation ('matched_I_12_addr_1', receiver.cpp:268) [107]  (0.000 ns)
	'load' operation ('matched_I_12_load_1', receiver.cpp:268) on array 'matched_I_12' [164]  (3.254 ns)

 <State 2>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_ln264_1', receiver.cpp:264) [109]  (1.915 ns)
	'getelementptr' operation ('matched_I_12_addr_2', receiver.cpp:268) [111]  (0.000 ns)
	'load' operation ('matched_I_12_load_2', receiver.cpp:268) on array 'matched_I_12' [168]  (3.254 ns)

 <State 3>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln268', receiver.cpp:268) [97]  (6.540 ns)

 <State 4>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_3', receiver.cpp:269) [170]  (6.540 ns)

 <State 5>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_5', receiver.cpp:269) [178]  (6.540 ns)

 <State 6>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_7', receiver.cpp:269) [186]  (6.540 ns)

 <State 7>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_9', receiver.cpp:269) [194]  (6.540 ns)

 <State 8>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_11', receiver.cpp:269) [202]  (6.540 ns)

 <State 9>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_13', receiver.cpp:269) [210]  (6.540 ns)

 <State 10>: 6.540ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_15', receiver.cpp:269) [218]  (6.540 ns)

 <State 11>: 4.422ns
The critical path consists of the following:
	'sub' operation of DSP[314] ('sub_ln268_12', receiver.cpp:268) [314]  (2.100 ns)
	'store' operation ('store_ln268', receiver.cpp:268) of variable 'trunc_ln268_11', receiver.cpp:268 on array 'result_I_12' [366]  (2.322 ns)

 <State 12>: 4.422ns
The critical path consists of the following:
	'sub' operation of DSP[330] ('sub_ln268_14', receiver.cpp:268) [330]  (2.100 ns)
	'store' operation ('store_ln268', receiver.cpp:268) of variable 'trunc_ln268_13', receiver.cpp:268 on array 'result_I_14' [370]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
