<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>defines.h source code [linux-4.18.y/drivers/net/ethernet/intel/ixgbevf/defines.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ixgbe_adv_rx_desc,ixgbe_adv_tx_context_desc,ixgbe_adv_tx_desc "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/ethernet/intel/ixgbevf/defines.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.18.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>ixgbevf</a>/<a href='defines.h.html'>defines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/* Copyright(c) 1999 - 2018 Intel Corporation. */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><u>#<span data-ppcond="4">ifndef</span> <span class="macro" data-ref="_M/_IXGBEVF_DEFINES_H_">_IXGBEVF_DEFINES_H_</span></u></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/_IXGBEVF_DEFINES_H_" data-ref="_M/_IXGBEVF_DEFINES_H_">_IXGBEVF_DEFINES_H_</dfn></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/* Device IDs */</i></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_VF" data-ref="_M/IXGBE_DEV_ID_82599_VF">IXGBE_DEV_ID_82599_VF</dfn>		0x10ED</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X540_VF" data-ref="_M/IXGBE_DEV_ID_X540_VF">IXGBE_DEV_ID_X540_VF</dfn>		0x1515</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X550_VF" data-ref="_M/IXGBE_DEV_ID_X550_VF">IXGBE_DEV_ID_X550_VF</dfn>		0x1565</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X550EM_X_VF" data-ref="_M/IXGBE_DEV_ID_X550EM_X_VF">IXGBE_DEV_ID_X550EM_X_VF</dfn>	0x15A8</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X550EM_A_VF" data-ref="_M/IXGBE_DEV_ID_X550EM_A_VF">IXGBE_DEV_ID_X550EM_A_VF</dfn>	0x15C5</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_VF_HV" data-ref="_M/IXGBE_DEV_ID_82599_VF_HV">IXGBE_DEV_ID_82599_VF_HV</dfn>	0x152E</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X540_VF_HV" data-ref="_M/IXGBE_DEV_ID_X540_VF_HV">IXGBE_DEV_ID_X540_VF_HV</dfn>		0x1530</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X550_VF_HV" data-ref="_M/IXGBE_DEV_ID_X550_VF_HV">IXGBE_DEV_ID_X550_VF_HV</dfn>		0x1564</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X550EM_X_VF_HV" data-ref="_M/IXGBE_DEV_ID_X550EM_X_VF_HV">IXGBE_DEV_ID_X550EM_X_VF_HV</dfn>	0x15A9</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VF_IRQ_CLEAR_MASK" data-ref="_M/IXGBE_VF_IRQ_CLEAR_MASK">IXGBE_VF_IRQ_CLEAR_MASK</dfn>		7</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VF_MAX_TX_QUEUES" data-ref="_M/IXGBE_VF_MAX_TX_QUEUES">IXGBE_VF_MAX_TX_QUEUES</dfn>		8</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VF_MAX_RX_QUEUES" data-ref="_M/IXGBE_VF_MAX_RX_QUEUES">IXGBE_VF_MAX_RX_QUEUES</dfn>		8</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* DCB define */</i></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VF_MAX_TRAFFIC_CLASS" data-ref="_M/IXGBE_VF_MAX_TRAFFIC_CLASS">IXGBE_VF_MAX_TRAFFIC_CLASS</dfn>	8</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* Link speed */</i></td></tr>
<tr><th id="27">27</th><td><b>typedef</b> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="typedef" id="ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</dfn>;</td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_1GB_FULL" data-ref="_M/IXGBE_LINK_SPEED_1GB_FULL">IXGBE_LINK_SPEED_1GB_FULL</dfn>	0x0020</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_10GB_FULL" data-ref="_M/IXGBE_LINK_SPEED_10GB_FULL">IXGBE_LINK_SPEED_10GB_FULL</dfn>	0x0080</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_100_FULL" data-ref="_M/IXGBE_LINK_SPEED_100_FULL">IXGBE_LINK_SPEED_100_FULL</dfn>	0x0008</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_RST" data-ref="_M/IXGBE_CTRL_RST">IXGBE_CTRL_RST</dfn>		0x04000000 /* Reset (SW) */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_ENABLE" data-ref="_M/IXGBE_RXDCTL_ENABLE">IXGBE_RXDCTL_ENABLE</dfn>	0x02000000 /* Enable specific Rx Queue */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_ENABLE" data-ref="_M/IXGBE_TXDCTL_ENABLE">IXGBE_TXDCTL_ENABLE</dfn>	0x02000000 /* Enable specific Tx Queue */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_UP" data-ref="_M/IXGBE_LINKS_UP">IXGBE_LINKS_UP</dfn>		0x40000000</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_82599" data-ref="_M/IXGBE_LINKS_SPEED_82599">IXGBE_LINKS_SPEED_82599</dfn>		0x30000000</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_10G_82599" data-ref="_M/IXGBE_LINKS_SPEED_10G_82599">IXGBE_LINKS_SPEED_10G_82599</dfn>	0x30000000</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_1G_82599" data-ref="_M/IXGBE_LINKS_SPEED_1G_82599">IXGBE_LINKS_SPEED_1G_82599</dfn>	0x20000000</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_100_82599" data-ref="_M/IXGBE_LINKS_SPEED_100_82599">IXGBE_LINKS_SPEED_100_82599</dfn>	0x10000000</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE">IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE">IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REQ_TX_BUFFER_GRANULARITY" data-ref="_M/IXGBE_REQ_TX_BUFFER_GRANULARITY">IXGBE_REQ_TX_BUFFER_GRANULARITY</dfn>		1024</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* Interrupt Vector Allocation Registers */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_ALLOC_VAL" data-ref="_M/IXGBE_IVAR_ALLOC_VAL">IXGBE_IVAR_ALLOC_VAL</dfn>	0x80 /* Interrupt Allocation valid */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VF_INIT_TIMEOUT" data-ref="_M/IXGBE_VF_INIT_TIMEOUT">IXGBE_VF_INIT_TIMEOUT</dfn>	200 /* Number of retries to clear RSTI */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* Receive Config masks */</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCTRL_RXEN" data-ref="_M/IXGBE_RXCTRL_RXEN">IXGBE_RXCTRL_RXEN</dfn>	0x00000001  /* Enable Receiver */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCTRL_DMBYPS" data-ref="_M/IXGBE_RXCTRL_DMBYPS">IXGBE_RXCTRL_DMBYPS</dfn>	0x00000002  /* Descriptor Monitor Bypass */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_ENABLE" data-ref="_M/IXGBE_RXDCTL_ENABLE">IXGBE_RXDCTL_ENABLE</dfn>	0x02000000  /* Enable specific Rx Queue */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_VME" data-ref="_M/IXGBE_RXDCTL_VME">IXGBE_RXDCTL_VME</dfn>	0x40000000  /* VLAN mode enable */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_RLPMLMASK" data-ref="_M/IXGBE_RXDCTL_RLPMLMASK">IXGBE_RXDCTL_RLPMLMASK</dfn>	0x00003FFF  /* Only supported on the X540 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_RLPML_EN" data-ref="_M/IXGBE_RXDCTL_RLPML_EN">IXGBE_RXDCTL_RLPML_EN</dfn>	0x00008000</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* DCA Control */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_TX_WB_RO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_TX_WB_RO_EN">IXGBE_DCA_TXCTRL_TX_WB_RO_EN</dfn> BIT(11) /* Tx Desc writeback RO bit */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* PSRTYPE bit definitions */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_TCPHDR" data-ref="_M/IXGBE_PSRTYPE_TCPHDR">IXGBE_PSRTYPE_TCPHDR</dfn>	0x00000010</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_UDPHDR" data-ref="_M/IXGBE_PSRTYPE_UDPHDR">IXGBE_PSRTYPE_UDPHDR</dfn>	0x00000020</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_IPV4HDR" data-ref="_M/IXGBE_PSRTYPE_IPV4HDR">IXGBE_PSRTYPE_IPV4HDR</dfn>	0x00000100</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_IPV6HDR" data-ref="_M/IXGBE_PSRTYPE_IPV6HDR">IXGBE_PSRTYPE_IPV6HDR</dfn>	0x00000200</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_L2HDR" data-ref="_M/IXGBE_PSRTYPE_L2HDR">IXGBE_PSRTYPE_L2HDR</dfn>	0x00001000</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* SRRCTL bit definitions */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/IXGBE_SRRCTL_BSIZEPKT_SHIFT">IXGBE_SRRCTL_BSIZEPKT_SHIFT</dfn>	10     /* so many KBs */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_RDMTS_SHIFT" data-ref="_M/IXGBE_SRRCTL_RDMTS_SHIFT">IXGBE_SRRCTL_RDMTS_SHIFT</dfn>	22</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_RDMTS_MASK" data-ref="_M/IXGBE_SRRCTL_RDMTS_MASK">IXGBE_SRRCTL_RDMTS_MASK</dfn>		0x01C00000</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DROP_EN" data-ref="_M/IXGBE_SRRCTL_DROP_EN">IXGBE_SRRCTL_DROP_EN</dfn>		0x10000000</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_BSIZEPKT_MASK" data-ref="_M/IXGBE_SRRCTL_BSIZEPKT_MASK">IXGBE_SRRCTL_BSIZEPKT_MASK</dfn>	0x0000007F</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_BSIZEHDR_MASK" data-ref="_M/IXGBE_SRRCTL_BSIZEHDR_MASK">IXGBE_SRRCTL_BSIZEHDR_MASK</dfn>	0x00003F00</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_LEGACY" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_LEGACY">IXGBE_SRRCTL_DESCTYPE_LEGACY</dfn>	0x00000000</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF">IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF</dfn> 0x02000000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT">IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT</dfn>	0x04000000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT">IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT</dfn> 0x08000000</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS">IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS</dfn> 0x0A000000</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_MASK" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_MASK">IXGBE_SRRCTL_DESCTYPE_MASK</dfn>	0x0E000000</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_DD" data-ref="_M/IXGBE_RXD_STAT_DD">IXGBE_RXD_STAT_DD</dfn>	0x01    /* Descriptor Done */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_EOP" data-ref="_M/IXGBE_RXD_STAT_EOP">IXGBE_RXD_STAT_EOP</dfn>	0x02    /* End of Packet */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_FLM" data-ref="_M/IXGBE_RXD_STAT_FLM">IXGBE_RXD_STAT_FLM</dfn>	0x04    /* FDir Match */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_VP" data-ref="_M/IXGBE_RXD_STAT_VP">IXGBE_RXD_STAT_VP</dfn>	0x08    /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_NEXTP_MASK" data-ref="_M/IXGBE_RXDADV_NEXTP_MASK">IXGBE_RXDADV_NEXTP_MASK</dfn>	0x000FFFF0 /* Next Descriptor Index */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_NEXTP_SHIFT" data-ref="_M/IXGBE_RXDADV_NEXTP_SHIFT">IXGBE_RXDADV_NEXTP_SHIFT</dfn>	0x00000004</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_UDPCS" data-ref="_M/IXGBE_RXD_STAT_UDPCS">IXGBE_RXD_STAT_UDPCS</dfn>	0x10    /* UDP xsum calculated */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_L4CS" data-ref="_M/IXGBE_RXD_STAT_L4CS">IXGBE_RXD_STAT_L4CS</dfn>	0x20    /* L4 xsum calculated */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_IPCS" data-ref="_M/IXGBE_RXD_STAT_IPCS">IXGBE_RXD_STAT_IPCS</dfn>	0x40    /* IP xsum calculated */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_PIF" data-ref="_M/IXGBE_RXD_STAT_PIF">IXGBE_RXD_STAT_PIF</dfn>	0x80    /* passed in-exact filter */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_CRCV" data-ref="_M/IXGBE_RXD_STAT_CRCV">IXGBE_RXD_STAT_CRCV</dfn>	0x100   /* Speculative CRC Valid */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_VEXT" data-ref="_M/IXGBE_RXD_STAT_VEXT">IXGBE_RXD_STAT_VEXT</dfn>	0x200   /* 1st VLAN found */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_UDPV" data-ref="_M/IXGBE_RXD_STAT_UDPV">IXGBE_RXD_STAT_UDPV</dfn>	0x400   /* Valid UDP checksum */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_DYNINT" data-ref="_M/IXGBE_RXD_STAT_DYNINT">IXGBE_RXD_STAT_DYNINT</dfn>	0x800   /* Pkt caused INT via DYNINT */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_TS" data-ref="_M/IXGBE_RXD_STAT_TS">IXGBE_RXD_STAT_TS</dfn>	0x10000 /* Time Stamp */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_SECP" data-ref="_M/IXGBE_RXD_STAT_SECP">IXGBE_RXD_STAT_SECP</dfn>	0x20000 /* Security Processing */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_LB" data-ref="_M/IXGBE_RXD_STAT_LB">IXGBE_RXD_STAT_LB</dfn>	0x40000 /* Loopback Status */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_ACK" data-ref="_M/IXGBE_RXD_STAT_ACK">IXGBE_RXD_STAT_ACK</dfn>	0x8000  /* ACK Packet indication */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_CE" data-ref="_M/IXGBE_RXD_ERR_CE">IXGBE_RXD_ERR_CE</dfn>	0x01    /* CRC Error */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_LE" data-ref="_M/IXGBE_RXD_ERR_LE">IXGBE_RXD_ERR_LE</dfn>	0x02    /* Length Error */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_PE" data-ref="_M/IXGBE_RXD_ERR_PE">IXGBE_RXD_ERR_PE</dfn>	0x08    /* Packet Error */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_OSE" data-ref="_M/IXGBE_RXD_ERR_OSE">IXGBE_RXD_ERR_OSE</dfn>	0x10    /* Oversize Error */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_USE" data-ref="_M/IXGBE_RXD_ERR_USE">IXGBE_RXD_ERR_USE</dfn>	0x20    /* Undersize Error */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_TCPE" data-ref="_M/IXGBE_RXD_ERR_TCPE">IXGBE_RXD_ERR_TCPE</dfn>	0x40    /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_IPE" data-ref="_M/IXGBE_RXD_ERR_IPE">IXGBE_RXD_ERR_IPE</dfn>	0x80    /* IP Checksum Error */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_MASK" data-ref="_M/IXGBE_RXDADV_ERR_MASK">IXGBE_RXDADV_ERR_MASK</dfn>	0xFFF00000 /* RDESC.ERRORS mask */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_SHIFT" data-ref="_M/IXGBE_RXDADV_ERR_SHIFT">IXGBE_RXDADV_ERR_SHIFT</dfn>	20         /* RDESC.ERRORS shift */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_HBO" data-ref="_M/IXGBE_RXDADV_ERR_HBO">IXGBE_RXDADV_ERR_HBO</dfn>	0x00800000 /*Header Buffer Overflow */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_CE" data-ref="_M/IXGBE_RXDADV_ERR_CE">IXGBE_RXDADV_ERR_CE</dfn>	0x01000000 /* CRC Error */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_LE" data-ref="_M/IXGBE_RXDADV_ERR_LE">IXGBE_RXDADV_ERR_LE</dfn>	0x02000000 /* Length Error */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_PE" data-ref="_M/IXGBE_RXDADV_ERR_PE">IXGBE_RXDADV_ERR_PE</dfn>	0x08000000 /* Packet Error */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_OSE" data-ref="_M/IXGBE_RXDADV_ERR_OSE">IXGBE_RXDADV_ERR_OSE</dfn>	0x10000000 /* Oversize Error */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_USE" data-ref="_M/IXGBE_RXDADV_ERR_USE">IXGBE_RXDADV_ERR_USE</dfn>	0x20000000 /* Undersize Error */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_TCPE" data-ref="_M/IXGBE_RXDADV_ERR_TCPE">IXGBE_RXDADV_ERR_TCPE</dfn>	0x40000000 /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_IPE" data-ref="_M/IXGBE_RXDADV_ERR_IPE">IXGBE_RXDADV_ERR_IPE</dfn>	0x80000000 /* IP Checksum Error */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_VLAN_ID_MASK" data-ref="_M/IXGBE_RXD_VLAN_ID_MASK">IXGBE_RXD_VLAN_ID_MASK</dfn>	0x0FFF  /* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_PRI_MASK" data-ref="_M/IXGBE_RXD_PRI_MASK">IXGBE_RXD_PRI_MASK</dfn>	0xE000  /* Priority is in upper 3 bits */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_PRI_SHIFT" data-ref="_M/IXGBE_RXD_PRI_SHIFT">IXGBE_RXD_PRI_SHIFT</dfn>	13</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_CFI_MASK" data-ref="_M/IXGBE_RXD_CFI_MASK">IXGBE_RXD_CFI_MASK</dfn>	0x1000  /* CFI is bit 12 */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_CFI_SHIFT" data-ref="_M/IXGBE_RXD_CFI_SHIFT">IXGBE_RXD_CFI_SHIFT</dfn>	12</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_DD" data-ref="_M/IXGBE_RXDADV_STAT_DD">IXGBE_RXDADV_STAT_DD</dfn>		IXGBE_RXD_STAT_DD  /* Done */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_EOP" data-ref="_M/IXGBE_RXDADV_STAT_EOP">IXGBE_RXDADV_STAT_EOP</dfn>		IXGBE_RXD_STAT_EOP /* End of Packet */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FLM" data-ref="_M/IXGBE_RXDADV_STAT_FLM">IXGBE_RXDADV_STAT_FLM</dfn>		IXGBE_RXD_STAT_FLM /* FDir Match */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_VP" data-ref="_M/IXGBE_RXDADV_STAT_VP">IXGBE_RXDADV_STAT_VP</dfn>		IXGBE_RXD_STAT_VP  /* IEEE VLAN Pkt */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_MASK" data-ref="_M/IXGBE_RXDADV_STAT_MASK">IXGBE_RXDADV_STAT_MASK</dfn>		0x000FFFFF /* Stat/NEXTP: bit 0-19 */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCEOFS" data-ref="_M/IXGBE_RXDADV_STAT_FCEOFS">IXGBE_RXDADV_STAT_FCEOFS</dfn>	0x00000040 /* FCoE EOF/SOF Stat */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT">IXGBE_RXDADV_STAT_FCSTAT</dfn>	0x00000030 /* FCoE Pkt Stat */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_NOMTCH" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_NOMTCH">IXGBE_RXDADV_STAT_FCSTAT_NOMTCH</dfn>	0x00000000 /* 00: No Ctxt Match */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_NODDP" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_NODDP">IXGBE_RXDADV_STAT_FCSTAT_NODDP</dfn>	0x00000010 /* 01: Ctxt w/o DDP */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_FCPRSP" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_FCPRSP">IXGBE_RXDADV_STAT_FCSTAT_FCPRSP</dfn>	0x00000020 /* 10: Recv. FCP_RSP */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_DDP" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_DDP">IXGBE_RXDADV_STAT_FCSTAT_DDP</dfn>	0x00000030 /* 11: Ctxt w/ DDP */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_MASK" data-ref="_M/IXGBE_RXDADV_RSSTYPE_MASK">IXGBE_RXDADV_RSSTYPE_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_MASK" data-ref="_M/IXGBE_RXDADV_PKTTYPE_MASK">IXGBE_RXDADV_PKTTYPE_MASK</dfn>	0x0000FFF0</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_MASK_EX" data-ref="_M/IXGBE_RXDADV_PKTTYPE_MASK_EX">IXGBE_RXDADV_PKTTYPE_MASK_EX</dfn>	0x0001FFF0</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_HDRBUFLEN_MASK" data-ref="_M/IXGBE_RXDADV_HDRBUFLEN_MASK">IXGBE_RXDADV_HDRBUFLEN_MASK</dfn>	0x00007FE0</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSCCNT_MASK" data-ref="_M/IXGBE_RXDADV_RSCCNT_MASK">IXGBE_RXDADV_RSCCNT_MASK</dfn>	0x001E0000</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSCCNT_SHIFT" data-ref="_M/IXGBE_RXDADV_RSCCNT_SHIFT">IXGBE_RXDADV_RSCCNT_SHIFT</dfn>	17</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_HDRBUFLEN_SHIFT" data-ref="_M/IXGBE_RXDADV_HDRBUFLEN_SHIFT">IXGBE_RXDADV_HDRBUFLEN_SHIFT</dfn>	5</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_SPLITHEADER_EN" data-ref="_M/IXGBE_RXDADV_SPLITHEADER_EN">IXGBE_RXDADV_SPLITHEADER_EN</dfn>	0x00001000</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_SPH" data-ref="_M/IXGBE_RXDADV_SPH">IXGBE_RXDADV_SPH</dfn>		0x8000</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* RSS Hash results */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_NONE" data-ref="_M/IXGBE_RXDADV_RSSTYPE_NONE">IXGBE_RXDADV_RSSTYPE_NONE</dfn>		0x00000000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV4_TCP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV4_TCP">IXGBE_RXDADV_RSSTYPE_IPV4_TCP</dfn>		0x00000001</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV4" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV4">IXGBE_RXDADV_RSSTYPE_IPV4</dfn>		0x00000002</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP">IXGBE_RXDADV_RSSTYPE_IPV6_TCP</dfn>		0x00000003</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_EX" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_EX">IXGBE_RXDADV_RSSTYPE_IPV6_EX</dfn>		0x00000004</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6">IXGBE_RXDADV_RSSTYPE_IPV6</dfn>		0x00000005</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX">IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX</dfn>	0x00000006</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV4_UDP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV4_UDP">IXGBE_RXDADV_RSSTYPE_IPV4_UDP</dfn>		0x00000007</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP">IXGBE_RXDADV_RSSTYPE_IPV6_UDP</dfn>		0x00000008</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX">IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX</dfn>	0x00000009</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_FRAME_ERR_MASK" data-ref="_M/IXGBE_RXD_ERR_FRAME_ERR_MASK">IXGBE_RXD_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="160">160</th><td><u>				      IXGBE_RXD_ERR_CE |  \</u></td></tr>
<tr><th id="161">161</th><td><u>				      IXGBE_RXD_ERR_LE |  \</u></td></tr>
<tr><th id="162">162</th><td><u>				      IXGBE_RXD_ERR_PE |  \</u></td></tr>
<tr><th id="163">163</th><td><u>				      IXGBE_RXD_ERR_OSE | \</u></td></tr>
<tr><th id="164">164</th><td><u>				      IXGBE_RXD_ERR_USE)</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FRAME_ERR_MASK" data-ref="_M/IXGBE_RXDADV_ERR_FRAME_ERR_MASK">IXGBE_RXDADV_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="167">167</th><td><u>					 IXGBE_RXDADV_ERR_CE |  \</u></td></tr>
<tr><th id="168">168</th><td><u>					 IXGBE_RXDADV_ERR_LE |  \</u></td></tr>
<tr><th id="169">169</th><td><u>					 IXGBE_RXDADV_ERR_PE |  \</u></td></tr>
<tr><th id="170">170</th><td><u>					 IXGBE_RXDADV_ERR_OSE | \</u></td></tr>
<tr><th id="171">171</th><td><u>					 IXGBE_RXDADV_ERR_USE)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_POPTS_IXSM" data-ref="_M/IXGBE_TXD_POPTS_IXSM">IXGBE_TXD_POPTS_IXSM</dfn>	0x01       /* Insert IP checksum */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_POPTS_TXSM" data-ref="_M/IXGBE_TXD_POPTS_TXSM">IXGBE_TXD_POPTS_TXSM</dfn>	0x02       /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_EOP" data-ref="_M/IXGBE_TXD_CMD_EOP">IXGBE_TXD_CMD_EOP</dfn>	0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_IFCS" data-ref="_M/IXGBE_TXD_CMD_IFCS">IXGBE_TXD_CMD_IFCS</dfn>	0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_IC" data-ref="_M/IXGBE_TXD_CMD_IC">IXGBE_TXD_CMD_IC</dfn>	0x04000000 /* Insert Checksum */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_RS" data-ref="_M/IXGBE_TXD_CMD_RS">IXGBE_TXD_CMD_RS</dfn>	0x08000000 /* Report Status */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_DEXT" data-ref="_M/IXGBE_TXD_CMD_DEXT">IXGBE_TXD_CMD_DEXT</dfn>	0x20000000 /* Descriptor ext (0 = legacy) */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_VLE" data-ref="_M/IXGBE_TXD_CMD_VLE">IXGBE_TXD_CMD_VLE</dfn>	0x40000000 /* Add VLAN tag */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_STAT_DD" data-ref="_M/IXGBE_TXD_STAT_DD">IXGBE_TXD_STAT_DD</dfn>	0x00000001 /* Descriptor Done */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD" data-ref="_M/IXGBE_TXD_CMD">IXGBE_TXD_CMD</dfn>		(IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS)</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* Transmit Descriptor - Advanced */</i></td></tr>
<tr><th id="185">185</th><td><b>union</b> <dfn class="type def" id="ixgbe_adv_tx_desc" title='ixgbe_adv_tx_desc' data-ref="ixgbe_adv_tx_desc">ixgbe_adv_tx_desc</dfn> {</td></tr>
<tr><th id="186">186</th><td>	<b>struct</b> {</td></tr>
<tr><th id="187">187</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::buffer_addr" title='ixgbe_adv_tx_desc::(anonymous struct)::buffer_addr' data-ref="ixgbe_adv_tx_desc::(anonymous)::buffer_addr">buffer_addr</dfn>;      <i>/* Address of descriptor's data buf */</i></td></tr>
<tr><th id="188">188</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::cmd_type_len" title='ixgbe_adv_tx_desc::(anonymous struct)::cmd_type_len' data-ref="ixgbe_adv_tx_desc::(anonymous)::cmd_type_len">cmd_type_len</dfn>;</td></tr>
<tr><th id="189">189</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::olinfo_status" title='ixgbe_adv_tx_desc::(anonymous struct)::olinfo_status' data-ref="ixgbe_adv_tx_desc::(anonymous)::olinfo_status">olinfo_status</dfn>;</td></tr>
<tr><th id="190">190</th><td>	} <dfn class="decl field" id="ixgbe_adv_tx_desc::read" title='ixgbe_adv_tx_desc::read' data-ref="ixgbe_adv_tx_desc::read">read</dfn>;</td></tr>
<tr><th id="191">191</th><td>	<b>struct</b> {</td></tr>
<tr><th id="192">192</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::rsvd" title='ixgbe_adv_tx_desc::(anonymous struct)::rsvd' data-ref="ixgbe_adv_tx_desc::(anonymous)::rsvd">rsvd</dfn>;       <i>/* Reserved */</i></td></tr>
<tr><th id="193">193</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::nxtseq_seed" title='ixgbe_adv_tx_desc::(anonymous struct)::nxtseq_seed' data-ref="ixgbe_adv_tx_desc::(anonymous)::nxtseq_seed">nxtseq_seed</dfn>;</td></tr>
<tr><th id="194">194</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::status" title='ixgbe_adv_tx_desc::(anonymous struct)::status' data-ref="ixgbe_adv_tx_desc::(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="195">195</th><td>	} <dfn class="decl field" id="ixgbe_adv_tx_desc::wb" title='ixgbe_adv_tx_desc::wb' data-ref="ixgbe_adv_tx_desc::wb">wb</dfn>;</td></tr>
<tr><th id="196">196</th><td>};</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* Receive Descriptor - Advanced */</i></td></tr>
<tr><th id="199">199</th><td><b>union</b> <dfn class="type def" id="ixgbe_adv_rx_desc" title='ixgbe_adv_rx_desc' data-ref="ixgbe_adv_rx_desc">ixgbe_adv_rx_desc</dfn> {</td></tr>
<tr><th id="200">200</th><td>	<b>struct</b> {</td></tr>
<tr><th id="201">201</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::pkt_addr" title='ixgbe_adv_rx_desc::(anonymous struct)::pkt_addr' data-ref="ixgbe_adv_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>; <i>/* Packet buffer address */</i></td></tr>
<tr><th id="202">202</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::hdr_addr" title='ixgbe_adv_rx_desc::(anonymous struct)::hdr_addr' data-ref="ixgbe_adv_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>; <i>/* Header buffer address */</i></td></tr>
<tr><th id="203">203</th><td>	} <dfn class="decl field" id="ixgbe_adv_rx_desc::read" title='ixgbe_adv_rx_desc::read' data-ref="ixgbe_adv_rx_desc::read">read</dfn>;</td></tr>
<tr><th id="204">204</th><td>	<b>struct</b> {</td></tr>
<tr><th id="205">205</th><td>		<b>struct</b> {</td></tr>
<tr><th id="206">206</th><td>			<b>union</b> {</td></tr>
<tr><th id="207">207</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::data" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::data' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="208">208</th><td>				<b>struct</b> {</td></tr>
<tr><th id="209">209</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::pkt_info" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::pkt_info' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::pkt_info">pkt_info</dfn>; <i>/* RSS, Pkt type */</i></td></tr>
<tr><th id="210">210</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::hdr_info" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::hdr_info' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::hdr_info">hdr_info</dfn>; <i>/* Splithdr, hdrlen */</i></td></tr>
<tr><th id="211">211</th><td>				} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hs_rss" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::hs_rss' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hs_rss">hs_rss</dfn>;</td></tr>
<tr><th id="212">212</th><td>			} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="213">213</th><td>			<b>union</b> {</td></tr>
<tr><th id="214">214</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>; <i>/* RSS Hash */</i></td></tr>
<tr><th id="215">215</th><td>				<b>struct</b> {</td></tr>
<tr><th id="216">216</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>; <i>/* IP id */</i></td></tr>
<tr><th id="217">217</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>; <i>/* Packet Checksum */</i></td></tr>
<tr><th id="218">218</th><td>				} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="219">219</th><td>			} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="220">220</th><td>		} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::lower" title='ixgbe_adv_rx_desc::(anonymous struct)::lower' data-ref="ixgbe_adv_rx_desc::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="221">221</th><td>		<b>struct</b> {</td></tr>
<tr><th id="222">222</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::status_error' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>; <i>/* ext status/error */</i></td></tr>
<tr><th id="223">223</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::length" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::length' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::length">length</dfn>; <i>/* Packet length */</i></td></tr>
<tr><th id="224">224</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::vlan' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>; <i>/* VLAN tag */</i></td></tr>
<tr><th id="225">225</th><td>		} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::upper" title='ixgbe_adv_rx_desc::(anonymous struct)::upper' data-ref="ixgbe_adv_rx_desc::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="226">226</th><td>	} <dfn class="decl field" id="ixgbe_adv_rx_desc::wb" title='ixgbe_adv_rx_desc::wb' data-ref="ixgbe_adv_rx_desc::wb">wb</dfn>;  <i>/* writeback */</i></td></tr>
<tr><th id="227">227</th><td>};</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* Context descriptors */</i></td></tr>
<tr><th id="230">230</th><td><b>struct</b> <dfn class="type def" id="ixgbe_adv_tx_context_desc" title='ixgbe_adv_tx_context_desc' data-ref="ixgbe_adv_tx_context_desc">ixgbe_adv_tx_context_desc</dfn> {</td></tr>
<tr><th id="231">231</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::vlan_macip_lens" title='ixgbe_adv_tx_context_desc::vlan_macip_lens' data-ref="ixgbe_adv_tx_context_desc::vlan_macip_lens">vlan_macip_lens</dfn>;</td></tr>
<tr><th id="232">232</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::seqnum_seed" title='ixgbe_adv_tx_context_desc::seqnum_seed' data-ref="ixgbe_adv_tx_context_desc::seqnum_seed">seqnum_seed</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::type_tucmd_mlhl" title='ixgbe_adv_tx_context_desc::type_tucmd_mlhl' data-ref="ixgbe_adv_tx_context_desc::type_tucmd_mlhl">type_tucmd_mlhl</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::mss_l4len_idx" title='ixgbe_adv_tx_context_desc::mss_l4len_idx' data-ref="ixgbe_adv_tx_context_desc::mss_l4len_idx">mss_l4len_idx</dfn>;</td></tr>
<tr><th id="235">235</th><td>};</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>/* Adv Transmit Descriptor Config Masks */</i></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTYP_MASK" data-ref="_M/IXGBE_ADVTXD_DTYP_MASK">IXGBE_ADVTXD_DTYP_MASK</dfn>	0x00F00000 /* DTYP mask */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTYP_CTXT" data-ref="_M/IXGBE_ADVTXD_DTYP_CTXT">IXGBE_ADVTXD_DTYP_CTXT</dfn>	0x00200000 /* Advanced Context Desc */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTYP_DATA" data-ref="_M/IXGBE_ADVTXD_DTYP_DATA">IXGBE_ADVTXD_DTYP_DATA</dfn>	0x00300000 /* Advanced Data Descriptor */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_EOP" data-ref="_M/IXGBE_ADVTXD_DCMD_EOP">IXGBE_ADVTXD_DCMD_EOP</dfn>	IXGBE_TXD_CMD_EOP  /* End of Packet */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_IFCS" data-ref="_M/IXGBE_ADVTXD_DCMD_IFCS">IXGBE_ADVTXD_DCMD_IFCS</dfn>	IXGBE_TXD_CMD_IFCS /* Insert FCS */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_RS" data-ref="_M/IXGBE_ADVTXD_DCMD_RS">IXGBE_ADVTXD_DCMD_RS</dfn>	IXGBE_TXD_CMD_RS   /* Report Status */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_DEXT" data-ref="_M/IXGBE_ADVTXD_DCMD_DEXT">IXGBE_ADVTXD_DCMD_DEXT</dfn>	IXGBE_TXD_CMD_DEXT /* Desc ext (1=Adv) */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_VLE" data-ref="_M/IXGBE_ADVTXD_DCMD_VLE">IXGBE_ADVTXD_DCMD_VLE</dfn>	IXGBE_TXD_CMD_VLE  /* VLAN pkt enable */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_TSE" data-ref="_M/IXGBE_ADVTXD_DCMD_TSE">IXGBE_ADVTXD_DCMD_TSE</dfn>	0x80000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_STAT_DD" data-ref="_M/IXGBE_ADVTXD_STAT_DD">IXGBE_ADVTXD_STAT_DD</dfn>	IXGBE_TXD_STAT_DD  /* Descriptor Done */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_IPV4" data-ref="_M/IXGBE_ADVTXD_TUCMD_IPV4">IXGBE_ADVTXD_TUCMD_IPV4</dfn>	0x00000400  /* IP Packet Type: 1=IPv4 */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_IPV6" data-ref="_M/IXGBE_ADVTXD_TUCMD_IPV6">IXGBE_ADVTXD_TUCMD_IPV6</dfn>	0x00000000  /* IP Packet Type: 0=IPv6 */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_L4T_UDP" data-ref="_M/IXGBE_ADVTXD_TUCMD_L4T_UDP">IXGBE_ADVTXD_TUCMD_L4T_UDP</dfn>	0x00000000  /* L4 Packet TYPE of UDP */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_L4T_TCP" data-ref="_M/IXGBE_ADVTXD_TUCMD_L4T_TCP">IXGBE_ADVTXD_TUCMD_L4T_TCP</dfn>	0x00000800  /* L4 Packet TYPE of TCP */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_L4T_SCTP" data-ref="_M/IXGBE_ADVTXD_TUCMD_L4T_SCTP">IXGBE_ADVTXD_TUCMD_L4T_SCTP</dfn>	0x00001000  /* L4 Packet TYPE of SCTP */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_IDX_SHIFT" data-ref="_M/IXGBE_ADVTXD_IDX_SHIFT">IXGBE_ADVTXD_IDX_SHIFT</dfn>	4 /* Adv desc Index shift */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_CC" data-ref="_M/IXGBE_ADVTXD_CC">IXGBE_ADVTXD_CC</dfn>		0x00000080 /* Check Context */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_SHIFT" data-ref="_M/IXGBE_ADVTXD_POPTS_SHIFT">IXGBE_ADVTXD_POPTS_SHIFT</dfn>	8  /* Adv desc POPTS shift */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_IXSM" data-ref="_M/IXGBE_ADVTXD_POPTS_IXSM">IXGBE_ADVTXD_POPTS_IXSM</dfn>	(IXGBE_TXD_POPTS_IXSM &lt;&lt; \</u></td></tr>
<tr><th id="257">257</th><td><u>				 IXGBE_ADVTXD_POPTS_SHIFT)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_TXSM" data-ref="_M/IXGBE_ADVTXD_POPTS_TXSM">IXGBE_ADVTXD_POPTS_TXSM</dfn>	(IXGBE_TXD_POPTS_TXSM &lt;&lt; \</u></td></tr>
<tr><th id="259">259</th><td><u>				 IXGBE_ADVTXD_POPTS_SHIFT)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_PAYLEN_SHIFT" data-ref="_M/IXGBE_ADVTXD_PAYLEN_SHIFT">IXGBE_ADVTXD_PAYLEN_SHIFT</dfn>	14 /* Adv desc PAYLEN shift */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_MACLEN_SHIFT" data-ref="_M/IXGBE_ADVTXD_MACLEN_SHIFT">IXGBE_ADVTXD_MACLEN_SHIFT</dfn>	9  /* Adv ctxt desc mac len shift */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_VLAN_SHIFT" data-ref="_M/IXGBE_ADVTXD_VLAN_SHIFT">IXGBE_ADVTXD_VLAN_SHIFT</dfn>		16 /* Adv ctxt vlan tag shift */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_L4LEN_SHIFT" data-ref="_M/IXGBE_ADVTXD_L4LEN_SHIFT">IXGBE_ADVTXD_L4LEN_SHIFT</dfn>	8  /* Adv ctxt L4LEN shift */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_MSS_SHIFT" data-ref="_M/IXGBE_ADVTXD_MSS_SHIFT">IXGBE_ADVTXD_MSS_SHIFT</dfn>		16 /* Adv ctxt MSS shift */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* Interrupt register bitmasks */</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EITR_CNT_WDIS" data-ref="_M/IXGBE_EITR_CNT_WDIS">IXGBE_EITR_CNT_WDIS</dfn>	0x80000000</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_EITR" data-ref="_M/IXGBE_MAX_EITR">IXGBE_MAX_EITR</dfn>		0x00000FF8</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MIN_EITR" data-ref="_M/IXGBE_MIN_EITR">IXGBE_MIN_EITR</dfn>		8</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_INVALID_MAC_ADDR" data-ref="_M/IXGBE_ERR_INVALID_MAC_ADDR">IXGBE_ERR_INVALID_MAC_ADDR</dfn>	-1</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_RESET_FAILED" data-ref="_M/IXGBE_ERR_RESET_FAILED">IXGBE_ERR_RESET_FAILED</dfn>		-2</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_INVALID_ARGUMENT" data-ref="_M/IXGBE_ERR_INVALID_ARGUMENT">IXGBE_ERR_INVALID_ARGUMENT</dfn>	-3</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>/* Transmit Config masks */</i></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_ENABLE" data-ref="_M/IXGBE_TXDCTL_ENABLE">IXGBE_TXDCTL_ENABLE</dfn>		0x02000000 /* Ena specific Tx Queue */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_SWFLSH" data-ref="_M/IXGBE_TXDCTL_SWFLSH">IXGBE_TXDCTL_SWFLSH</dfn>		0x04000000 /* Tx Desc. wr-bk flushing */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_WTHRESH_SHIFT" data-ref="_M/IXGBE_TXDCTL_WTHRESH_SHIFT">IXGBE_TXDCTL_WTHRESH_SHIFT</dfn>	16	   /* shift to WTHRESH bits */</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DESC_DCA_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DESC_DCA_EN">IXGBE_DCA_RXCTRL_DESC_DCA_EN</dfn>	BIT(5)  /* Rx Desc enable */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_HEAD_DCA_EN" data-ref="_M/IXGBE_DCA_RXCTRL_HEAD_DCA_EN">IXGBE_DCA_RXCTRL_HEAD_DCA_EN</dfn>	BIT(6)  /* Rx Desc header ena */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DATA_DCA_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DATA_DCA_EN">IXGBE_DCA_RXCTRL_DATA_DCA_EN</dfn>	BIT(7)  /* Rx Desc payload ena */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DESC_RRO_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DESC_RRO_EN">IXGBE_DCA_RXCTRL_DESC_RRO_EN</dfn>	BIT(9)  /* Rx rd Desc Relax Order */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DATA_WRO_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DATA_WRO_EN">IXGBE_DCA_RXCTRL_DATA_WRO_EN</dfn>	BIT(13) /* Rx wr data Relax Order */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_HEAD_WRO_EN" data-ref="_M/IXGBE_DCA_RXCTRL_HEAD_WRO_EN">IXGBE_DCA_RXCTRL_HEAD_WRO_EN</dfn>	BIT(15) /* Rx wr header RO */</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DESC_DCA_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DESC_DCA_EN">IXGBE_DCA_TXCTRL_DESC_DCA_EN</dfn>	BIT(5)  /* DCA Tx Desc enable */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DESC_RRO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DESC_RRO_EN">IXGBE_DCA_TXCTRL_DESC_RRO_EN</dfn>	BIT(9)  /* Tx rd Desc Relax Order */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DESC_WRO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DESC_WRO_EN">IXGBE_DCA_TXCTRL_DESC_WRO_EN</dfn>	BIT(11) /* Tx Desc writeback RO bit */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DATA_RRO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DATA_RRO_EN">IXGBE_DCA_TXCTRL_DATA_RRO_EN</dfn>	BIT(13) /* Tx rd data Relax Order */</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#<span data-ppcond="4">endif</span> /* _IXGBEVF_DEFINES_H_ */</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ethtool.c.html'>linux-4.18.y/drivers/net/ethernet/intel/ixgbevf/ethtool.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
