{
    "MlibObjs": {},
    "CompileStatus": "Successful",
    "PrevCompiledModules": {
        "RegisterFileTest_v": {
            "SK7WZ_d": {
                "mod": "RegisterFileTest_v",
                "bytes": 48084,
                "out": "SK7WZ_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.57/_30218_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7291,
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "NameTable": {
        "RegisterFileTest_v": [
            "RegisterFileTest_v",
            "SK7WZ",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.086442000000000005,
            "ru_nivcsw": 44,
            "ru_stime_sec": 0.045649000000000002,
            "ru_nvcsw": 158,
            "ru_minflt": 13812,
            "ru_maxrss_kb": 60316,
            "ru_majflt": 0
        },
        "mopSpeed": 113085.17291700447,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "mop/quad": 1.4893227577791337,
        "nQuads": 3278,
        "quadSpeed": 75930.601561233227,
        "nMops": 4882,
        "totalObjSize": 115778,
        "CodeGen(%)": 33.307615748420297,
        "outputSizePerQuad": 35.0,
        "ru_childs_end": {
            "ru_utime_sec": 0.0018550000000000001,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.0055669999999999999,
            "ru_nvcsw": 6,
            "ru_minflt": 591,
            "ru_maxrss_kb": 19884,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_utime_sec": 0.12961300000000001,
            "ru_nivcsw": 48,
            "ru_stime_sec": 0.054836000000000003,
            "ru_nvcsw": 212,
            "ru_minflt": 16165,
            "ru_maxrss_kb": 66168,
            "ru_majflt": 0
        },
        "peak_mem_kb": 266212,
        "Frontend(%)": 66.692384251579696
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 67694,
        "archive": "archive.57/_30218_archive_1.a"
    },
    "CurCompileModules": [
        "...MASTER...",
        "RegisterFileTest_v",
        "RegisterFileTest_v"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.30218.json"
    ],
    "Misc": {
        "cwd": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab08",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab08/csrc",
        "archive_dir": "archive.57",
        "daidir": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab08/RegisterSim.daidir",
        "daidir_abs": "/home/ugrads/c/caleb.greenstreet/Documents/ECEN-350/Lab08/RegisterSim.daidir"
    }
}