<!DOCTYPE html PUBLIC "-//w3c//dtd html 4.0 transitional//en">
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>MD Iftakharul Islam (Tamim)</title>

        <meta name="keywords" content="MD Iftakharul Islam Tamim"><meta name="description" content="Leveraging Domino to Implement RCP in a Stateful Programmable Pipeline"></head>

<body bgcolor="#ffffff" text="#000000">

<blockquote>
<blockquote>

<table style="width: 95%;" cellspacing="0" cols="2">
<tbody><tr nosave="">
<td style="text-align: left; height: 250px;" width="450">
<h1 style="text-align: left;">
    <font face="Courier New, Courier, monospace">C2RTL: A High-level Synthesis System for IP Lookup and Packet Classification (IEEE HPSR 2021)</font></h1>

<font face="Courier New, Courier, monospace">
MD Iftakharul Islam and Javed I. Khan<br>
Kent State University<br>
</font>


</td>

</tr>
</tbody></table>

<p>
</p><p>

<p>
<table border="0" cellpadding="5" cellspacing="0" hspace="4" width="100%">
    <tbody><tr bgcolor="#cdd4f9">
        <td width="100%"><nobr><b><font face="arial">Abstract</font></b></nobr></td>
</tr></tbody></table>
</p>

<p>IP lookup and packet classification are two core functions of a router. IP lookup involves performing longest prefix match (LPM) of the destination IP address. Packet classification involves finding the best match in a multi-field ruleset where each field needs an exact or prefix match. ASIC based IP lookup and packet classification are traditionally designed in a register transfer level (RTL) hardware description language (HDL) such as Verilog or VHDL. However, manually writing hardware logic is notoriously complicated and painful. This paper presents a High Level Synthesis (HLS) system named C2RTL. C2RTL generates hardware logic in Verilog RTL directly from IP lookup or packet classification algorithm implemented in C. C2RTL is implemented as a plugin of GCC compiler. It takes an IP lookup or packet classification algorithm (in C) as an input and generates corresponding synthesizable Verilog RTL code for pipelined ASIC. We developed several IP lookup and packet classification algorithms in C2RTL and generated corresponding Verilog RTL. We evaluated the resulting RTL code with OpenROAD EDA.</p>

<p>
<table border="0" cellpadding="5" cellspacing="0" hspace="4" width="100%">
    <tbody><tr bgcolor="#cdd4f9">
        <td width="100%"><nobr><b><font face="arial">Downloads</font></b></nobr></td>
</tr></tbody></table>
</p>

<ul>
<li>Slide: <a href=slide.pdf>slide.pdf</a></li>
<li>Code: <a href=c2rtl.zip>c2rtl.zip</a></li>
</ul>

<p>

<p>
<table border="0" cellpadding="5" cellspacing="0" hspace="4" width="100%">
    <tbody><tr bgcolor="#cdd4f9">
        <td width="100%"><nobr><b><font face="arial">Contact</font></b></nobr></td>
</tr></tbody></table>
</p>

<p>Email: mislam4@kent.edu</p>

<p>

</blockquote></blockquote><script type="text/javascript">
function stc(e,linkIndex){if(document.images){var linkText;if(navigator.appName.toLowerCase()=="microsoft internet explorer"){linkText=e.innerText}else{linkText=e.textContent}if(linkText==""){if(e.firstChild){var firstChild=e.firstChild.nodeName.toUpperCase();if(firstChild=="IMG"){linkText="Image: "+getName(e.firstChild.getAttribute('src'))}}else{var nodeName=e.nodeName.toUpperCase();if(nodeName=="AREA"){linkText="ImageMap: "+e.href}}}if(linkText==""){linkText=e.href}(new Image()).src="/a/i/stg.gif?f="+escape(document.location.href)+"&t="+escape(e.href)+"&i="+linkIndex+"&n="+escape(trimString(linkText))}}function getName(s){if(s.lastIndexOf('/')>=0){return(s.substring(s.lastIndexOf('/')+1,s.length))}else{return(s)}}function trimString(s){return(s.replace(/^\s*/,"").replace(/\s*$/,""))}
</script>

</body></html>
