The top_image_display.v file has to be set as top module 
The BMG.v file has the instantiation of Block memeory generator (BMG) IP block 
The clk25MHZ.v is a clock divder which converts my basys3 100MHZ clock frequency into 25MHz to display the image in the monitor via VGA
