{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711344007242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711344007243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 22:20:07 2024 " "Processing started: Sun Mar 24 22:20:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711344007243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344007243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_pv -c alarm_clock_pv " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_pv -c alarm_clock_pv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344007243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711344007568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711344007569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/lab4/lab4.sv 8 8 " "Found 8 design units, including 8 entities, in source file /users/pknad/documents/eee333_verilog/lab4/lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "2 clocktime " "Found entity 2: clocktime" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "3 timer " "Found entity 3: timer" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "4 alarm_clock " "Found entity 4: alarm_clock" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "5 alarm_clock_tb " "Found entity 5: alarm_clock_tb" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "6 Dec27Seg " "Found entity 6: Dec27Seg" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "7 num_msb " "Found entity 7: num_msb" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""} { "Info" "ISGN_ENTITY_NAME" "8 alarm_clock_pv " "Found entity 8: alarm_clock_pv" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344013590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344013590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock_pv " "Elaborating entity \"alarm_clock_pv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711344013622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "../lab4.sv" "f1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:a1 " "Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:a1\"" {  } { { "../lab4.sv" "a1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div alarm_clock:a1\|freq_div:onehertz " "Elaborating entity \"freq_div\" for hierarchy \"alarm_clock:a1\|freq_div:onehertz\"" {  } { { "../lab4.sv" "onehertz" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer alarm_clock:a1\|timer:alarm_tim " "Elaborating entity \"timer\" for hierarchy \"alarm_clock:a1\|timer:alarm_tim\"" {  } { { "../lab4.sv" "alarm_tim" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocktime alarm_clock:a1\|timer:alarm_tim\|clocktime:secclock " "Elaborating entity \"clocktime\" for hierarchy \"alarm_clock:a1\|timer:alarm_tim\|clocktime:secclock\"" {  } { { "../lab4.sv" "secclock" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec27Seg Dec27Seg:D1 " "Elaborating entity \"Dec27Seg\" for hierarchy \"Dec27Seg:D1\"" {  } { { "../lab4.sv" "D1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_msb num_msb:n1 " "Elaborating entity \"num_msb\" for hierarchy \"num_msb:n1\"" {  } { { "../lab4.sv" "n1" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344013672 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alarm_clock:a1\|timer:clock_tim\|clk_hr~0 " "Found clock multiplexer alarm_clock:a1\|timer:clock_tim\|clk_hr~0" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711344013802 "|alarm_clock_pv|alarm_clock:a1|timer:clock_tim|clk_hr~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alarm_clock:a1\|timer:clock_tim\|clk_min " "Found clock multiplexer alarm_clock:a1\|timer:clock_tim\|clk_min" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711344013802 "|alarm_clock_pv|alarm_clock:a1|timer:clock_tim|clk_min"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alarm_clock:a1\|timer:alarm_tim\|clk_hr~0 " "Found clock multiplexer alarm_clock:a1\|timer:alarm_tim\|clk_hr~0" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711344013802 "|alarm_clock_pv|alarm_clock:a1|timer:alarm_tim|clk_hr~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alarm_clock:a1\|timer:alarm_tim\|clk_min " "Found clock multiplexer alarm_clock:a1\|timer:alarm_tim\|clk_min" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711344013802 "|alarm_clock_pv|alarm_clock:a1|timer:alarm_tim|clk_min"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1711344013802 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_msb:n3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_msb:n3\|Mod0\"" {  } { { "../lab4.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711344014093 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_msb:n2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_msb:n2\|Mod0\"" {  } { { "../lab4.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711344014093 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "num_msb:n1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"num_msb:n1\|Mod0\"" {  } { { "../lab4.sv" "Mod0" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711344014093 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711344014093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_msb:n3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"num_msb:n3\|lpm_divide:Mod0\"" {  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344014130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_msb:n3\|lpm_divide:Mod0 " "Instantiated megafunction \"num_msb:n3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711344014130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711344014130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711344014130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711344014130 ""}  } { { "../lab4.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/lab4.sv" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711344014130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/Quartus/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344014165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344014165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/Quartus/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344014176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344014176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/Quartus/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344014188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344014188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/Quartus/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344014225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344014225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab4/Quartus/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711344014259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344014259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711344014607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711344015181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711344015181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711344015224 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711344015224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "484 " "Implemented 484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711344015224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711344015224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711344015241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 22:20:15 2024 " "Processing ended: Sun Mar 24 22:20:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711344015241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711344015241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711344015241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711344015241 ""}
