// Seed: 2196170275
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3
    , id_17,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    output wor id_7,
    output wor id_8,
    input wand id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12
    , id_18,
    input wor id_13,
    output supply0 id_14,
    output wor id_15
);
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  logic [7:0] id_23;
  wire id_24;
  assign id_23[1] = id_18;
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7
);
  module_0(
      id_2, id_0, id_5, id_5, id_4, id_4, id_5, id_6, id_3, id_5, id_4, id_7, id_5, id_7, id_3, id_6
  );
  wire id_9;
endmodule
