/*
 * Data version: 201208_205323
 *
 * Copyright (C) 2017-2021 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#include <types/array_size.h>
#include <stddef.h>
#include <device_clk.h>
#include <config.h>
#include <resource.h>
#include <clk.h>
#include <device.h>
#include <build_assert.h>
#include <soc/device.h>
#include <soc/am64x/clk_ids.h>
#include <soc/am64x/clocks.h>
#include <soc/am64x/devices.h>
#include <soc/am64x/regs.h>
#include <soc/am64x/control.h>
#include <psc.h>

BUILD_ASSERT_GLOBAL(sizeof(dev_idx_t) == (size_t) 1, dev_idx_t_is_16bit);

#define AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0 0
#define AM64X_PSC_PD_GP_CORE_CTL 0
#define AM64X_PSC_PD_PD_A53_CLUSTER_0 1
#define AM64X_PSC_PD_PD_A53_0 2
#define AM64X_PSC_PD_PD_A53_1 3
#define AM64X_PSC_PD_PD_PULSAR_0 4
#define AM64X_PSC_PD_PD_PULSAR_1 5
#define AM64X_PSC_PD_PD_ICSSG_0 6
#define AM64X_PSC_PD_PD_ICSSG_1 7
#define AM64X_PSC_PD_PD_SPARE2 8
#define AM64X_PSC_PD_PD_CPSW 9
#define AM64X_PSC_PD_PD_SPARE0 10
#define AM64X_PSC_PD_PD_SPARE1 11
#define AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON 0
#define AM64X_PSC_LPSC_LPSC_MAIN_TEST 1
#define AM64X_PSC_LPSC_LPSC_MAIN_PBIST 2
#define AM64X_PSC_LPSC_LPSC_DMSC 3
#define AM64X_PSC_LPSC_LPSC_MMC4B_0 4
#define AM64X_PSC_LPSC_LPSC_MMC8B_0 5
#define AM64X_PSC_LPSC_LPSC_USB 6
#define AM64X_PSC_LPSC_LPSC_ADC 7
#define AM64X_PSC_LPSC_LPSC_DEBUGSS 8
#define AM64X_PSC_LPSC_LPSC_GPMC 9
#define AM64X_PSC_LPSC_LPSC_EMIF_CFG_0 10
#define AM64X_PSC_LPSC_LPSC_EMIF_DATA_0 11
#define AM64X_PSC_LPSC_LPSC_MCAN_0 12
#define AM64X_PSC_LPSC_LPSC_MCAN_1 13
#define AM64X_PSC_LPSC_LPSC_SAUL 14
#define AM64X_PSC_LPSC_LPSC_SERDES_0 15
#define AM64X_PSC_LPSC_LPSC_PCIE_0 16
#define AM64X_PSC_LPSC_LPSC_MAIN_RESERVED_0 17
#define AM64X_PSC_LPSC_LPSC_MAIN_RESERVED_1 18
#define AM64X_PSC_LPSC_LPSC_MAIN_RESERVED_2 19
#define AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0 20
#define AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0_PBIST 21
#define AM64X_PSC_LPSC_LPSC_A53_0 22
#define AM64X_PSC_LPSC_LPSC_A53_1 23
#define AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_0 24
#define AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_1 25
#define AM64X_PSC_LPSC_LPSC_PULSAR_PBIST_0 26
#define AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_0 27
#define AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_1 28
#define AM64X_PSC_LPSC_LPSC_PULSAR_PBIST_1 29
#define AM64X_PSC_LPSC_LPSC_ICSSG_0 30
#define AM64X_PSC_LPSC_LPSC_ICSSG_1 31
#define AM64X_PSC_LPSC_LPSC_SPARE_2 32
#define AM64X_PSC_LPSC_LPSC_CPSW3G 33
#define AM64X_PSC_LPSC_LPSC_SPARE_0 34
#define AM64X_PSC_LPSC_LPSC_SPARE_1 35
#define AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0 1
#define AM64X_PSC_PD_GP_CORE_CTL_MCU 0
#define AM64X_PSC_PD_PD_M4F 1
#define AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON 0
#define AM64X_PSC_LPSC_LPSC_SPARE2 1
#define AM64X_PSC_LPSC_LPSC_MCU_TEST 2
#define AM64X_PSC_LPSC_LPSC_MAIN2MCU 3
#define AM64X_PSC_LPSC_LPSC_MCU2MAIN 4
#define AM64X_PSC_LPSC_LPSC_MCU_SPARE0 5
#define AM64X_PSC_LPSC_LPSC_MCU_SPARE1 6
#define AM64X_PSC_LPSC_LPSC_M4F 7

#define AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS 0
#define AM64X_DEV_AM64_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS 7
#define AM64X_DEV_AM64_DBGSUSPENDROUTER_MAIN_0_CLOCKS 8
#define AM64X_DEV_AM64_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS 9
#define AM64X_DEV_AM64_MCU_GPIOMUX_INTROUTER_MCU_0_CLOCKS 0
#define AM64X_DEV_AM64_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS 10
#define AM64X_DEV_BLAZAR_MCU_0_CORTEX_M4_0_CLOCKS 11
#define AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS 15
#define AM64X_DEV_CPT2_AGGREGATOR32_MAIN_0_CLOCKS 42
#define AM64X_DEV_CXSTM500SS_MAIN_0_CLOCKS 43
#define AM64X_DEV_DCC2_MAIN_0_CLOCKS 46
#define AM64X_DEV_DCC2_MAIN_1_CLOCKS 59
#define AM64X_DEV_DCC2_MAIN_2_CLOCKS 72
#define AM64X_DEV_DCC2_MAIN_3_CLOCKS 85
#define AM64X_DEV_DCC2_MAIN_4_CLOCKS 98
#define AM64X_DEV_DCC2_MAIN_5_CLOCKS 113
#define AM64X_DEV_DCC2_MCU_0_CLOCKS 1
#define AM64X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS 126
#define AM64X_DEV_DMSS_AM64_MAIN_0_BCDMA_0_CLOCKS 130
#define AM64X_DEV_DMSS_AM64_MAIN_0_CBASS_0_CLOCKS 131
#define AM64X_DEV_DMSS_AM64_MAIN_0_INTAGGR_0_CLOCKS 132
#define AM64X_DEV_DMSS_AM64_MAIN_0_IPCSS_0_CLOCKS 133
#define AM64X_DEV_DMSS_AM64_MAIN_0_PKTDMA_0_CLOCKS 134
#define AM64X_DEV_DMSS_AM64_MAIN_0_PSILCFG_0_CLOCKS 135
#define AM64X_DEV_DMSS_AM64_MAIN_0_PSILSS_0_CLOCKS 136
#define AM64X_DEV_DMSS_AM64_MAIN_0_RINGACC_0_CLOCKS 0
#define AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS 14
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS 139
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS 158
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS 177
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS 196
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS 215
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS 234
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS 253
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS 272
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS 291
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS 310
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS 329
#define AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS 348
#define AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS 25
#define AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS 36
#define AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS 47
#define AM64X_DEV_ECAP_MAIN_0_CLOCKS 367
#define AM64X_DEV_ECAP_MAIN_1_CLOCKS 368
#define AM64X_DEV_ECAP_MAIN_2_CLOCKS 369
#define AM64X_DEV_ELM_MAIN_0_CLOCKS 370
#define AM64X_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS 371
#define AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS 375
#define AM64X_DEV_EQEP_T2_MAIN_0_CLOCKS 383
#define AM64X_DEV_EQEP_T2_MAIN_1_CLOCKS 384
#define AM64X_DEV_GTC_R10_MAIN_0_CLOCKS 385
#define AM64X_DEV_EQEP_T2_MAIN_2_CLOCKS 395
#define AM64X_DEV_ESM_AM64_MAIN_MAIN_0_CLOCKS 396
#define AM64X_DEV_ESM_AM64_MCU_MCU_0_CLOCKS 58
#define AM64X_DEV_FSI_RX_MAIN_0_CLOCKS 397
#define AM64X_DEV_FSI_RX_MAIN_1_CLOCKS 400
#define AM64X_DEV_FSI_RX_MAIN_2_CLOCKS 403
#define AM64X_DEV_FSI_RX_MAIN_3_CLOCKS 406
#define AM64X_DEV_FSI_RX_MAIN_4_CLOCKS 409
#define AM64X_DEV_FSI_RX_MAIN_5_CLOCKS 412
#define AM64X_DEV_FSI_TX_MAIN_0_CLOCKS 415
#define AM64X_DEV_FSI_TX_MAIN_1_CLOCKS 418
#define AM64X_DEV_FSS_UL_MAIN_0_FSAS_0_CLOCKS 421
#define AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS 422
#define AM64X_DEV_GIC500SS_1_2_MAIN_0_CLOCKS 432
#define AM64X_DEV_GPIO_144_MAIN_0_CLOCKS 433
#define AM64X_DEV_GPIO_144_MAIN_1_CLOCKS 434
#define AM64X_DEV_GPIO_144_MCU_0_CLOCKS 59
#define AM64X_DEV_GPMC_MAIN_0_CLOCKS 435
#define AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS 441
#define AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS 465
#define AM64X_DEV_J7_LED_MAIN_0_CLOCKS 489
#define AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS 491
#define AM64X_DEV_K3_DDPA_MAIN_0_CLOCKS 505
#define AM64X_DEV_K3_EPWM_MAIN_0_CLOCKS 506
#define AM64X_DEV_K3_EPWM_MAIN_1_CLOCKS 507
#define AM64X_DEV_K3_EPWM_MAIN_2_CLOCKS 508
#define AM64X_DEV_K3_EPWM_MAIN_3_CLOCKS 509
#define AM64X_DEV_K3_EPWM_MAIN_4_CLOCKS 510
#define AM64X_DEV_K3_EPWM_MAIN_5_CLOCKS 511
#define AM64X_DEV_K3_EPWM_MAIN_6_CLOCKS 512
#define AM64X_DEV_K3_EPWM_MAIN_7_CLOCKS 513
#define AM64X_DEV_K3_EPWM_MAIN_8_CLOCKS 514
#define AM64X_DEV_K3VTM_N16FFC_MAIN_0_CLOCKS 515
#define AM64X_DEV_MCANSS_MAIN_0_CLOCKS 518
#define AM64X_DEV_MCANSS_MAIN_1_CLOCKS 524
#define AM64X_DEV_MCRC64_MCU_0_CLOCKS 60
#define AM64X_DEV_MSHSI2C_MAIN_0_CLOCKS 530
#define AM64X_DEV_MSHSI2C_MAIN_1_CLOCKS 534
#define AM64X_DEV_MSHSI2C_MAIN_2_CLOCKS 538
#define AM64X_DEV_MSHSI2C_MAIN_3_CLOCKS 542
#define AM64X_DEV_MSHSI2C_MCU_0_CLOCKS 61
#define AM64X_DEV_MSHSI2C_MCU_1_CLOCKS 65
#define AM64X_DEV_MSRAM32KX64E_MAIN_0_CLOCKS 546
#define AM64X_DEV_MSRAM32KX64E_MAIN_1_CLOCKS 548
#define AM64X_DEV_MSRAM32KX64E_MAIN_2_CLOCKS 550
#define AM64X_DEV_MSRAM32KX64E_MAIN_3_CLOCKS 552
#define AM64X_DEV_MSRAM32KX64E_MAIN_4_CLOCKS 554
#define AM64X_DEV_MSRAM32KX64E_MAIN_5_CLOCKS 556
#define AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS 558
#define AM64X_DEV_POSTDIV1_16FFT_MAIN_1_CLOCKS 575
#define AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS 579
#define AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS 586
#define AM64X_DEV_PSRAM256X32E_MAIN_0_CLOCKS 593
#define AM64X_DEV_PULSAR_LITE_MAIN_0_R5_0_CLOCKS 594
#define AM64X_DEV_PULSAR_LITE_MAIN_0_R5_1_CLOCKS 596
#define AM64X_DEV_PULSAR_LITE_MAIN_1_R5_0_CLOCKS 598
#define AM64X_DEV_PULSAR_LITE_MAIN_1_R5_1_CLOCKS 600
#define AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS 602
#define AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS 608
#define AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS 614
#define AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS 620
#define AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS 626
#define AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS 632
#define AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS 69
#define AM64X_DEV_SA2_UL_MAIN_0_CLOCKS 638
#define AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_A53_0_CLOCKS 641
#define AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_A53_1_CLOCKS 642
#define AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS 643
#define AM64X_DEV_SAM64_DDR_WRAP_MAIN_0_CLOCKS 646
#define AM64X_DEV_SAM64_MAIN_PSC_WRAP_MAIN_0_CLOCKS 648
#define AM64X_DEV_SAM64_MCU_PSC_WRAP_MCU_0_CLOCKS 75
#define AM64X_DEV_SPI_MAIN_0_CLOCKS 650
#define AM64X_DEV_SPI_MAIN_1_CLOCKS 656
#define AM64X_DEV_SPI_MAIN_2_CLOCKS 662
#define AM64X_DEV_SPI_MAIN_3_CLOCKS 668
#define AM64X_DEV_SPI_MAIN_4_CLOCKS 674
#define AM64X_DEV_USART_MAIN_0_CLOCKS 680
#define AM64X_DEV_SPI_MCU_0_CLOCKS 77
#define AM64X_DEV_SPI_MCU_1_CLOCKS 83
#define AM64X_DEV_USART_MCU_0_CLOCKS 89
#define AM64X_DEV_SPINLOCK256_MAIN_0_CLOCKS 684
#define AM64X_DEV_TIMER_MGR1024_MAIN_0_CLOCKS 685
#define AM64X_DEV_USART_MAIN_1_CLOCKS 686
#define AM64X_DEV_USART_MAIN_2_CLOCKS 690
#define AM64X_DEV_USART_MAIN_3_CLOCKS 694
#define AM64X_DEV_USART_MAIN_4_CLOCKS 698
#define AM64X_DEV_USART_MAIN_5_CLOCKS 702
#define AM64X_DEV_BOARD_0_CLOCKS 706
#define AM64X_DEV_USART_MAIN_6_CLOCKS 816
#define AM64X_DEV_USART_MCU_1_CLOCKS 91
#define AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS 820
#define AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS 833
#define AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_IP_0_CLOCKS 851
#define AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_NCGO_0_CLOCKS 852
#define AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_0_CLOCKS 853
#define AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_1_CLOCKS 854

static const struct dev_data am64x_dev_adc12_core_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_ADC,
	},
	.dev_clk_idx		= AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_am64_cmp_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_AM64_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_am64_dbgsuspendrouter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_DEBUGSS,
	},
	.dev_clk_idx		= AM64X_DEV_AM64_DBGSUSPENDROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_am64_main_gpiomux_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_AM64_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_am64_mcu_gpiomux_introuter_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_AM64_MCU_GPIOMUX_INTROUTER_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_am64_timesync_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_AM64_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_blazar_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_blazar_mcu_0_cortex_m4_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_PD_M4F,
		.mod		= AM64X_PSC_LPSC_LPSC_M4F,
	},
	.dev_clk_idx		= AM64X_DEV_BLAZAR_MCU_0_CORTEX_M4_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_cpsw_3guss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_CPSW,
		.mod		= AM64X_PSC_LPSC_LPSC_CPSW3G,
	},
	.dev_clk_idx		= AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,
	.n_clocks		= 27,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_cpt2_aggregator32_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_CPT2_AGGREGATOR32_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_cxstm500ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_DEBUGSS,
	},
	.dev_clk_idx		= AM64X_DEV_CXSTM500SS_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MAIN_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MAIN_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MAIN_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MAIN_3_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MAIN_4_CLOCKS,
	.n_clocks		= 15,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MAIN_5_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmsc_lite_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dcc2_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DCC2_MCU_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_debugss_k3_wrap_cv0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_DEBUGSS,
	},
	.dev_clk_idx		= AM64X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_bcdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_BCDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_cbass_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_CBASS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_intaggr_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_INTAGGR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_ipcss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_IPCSS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_pktdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_PKTDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_psilcfg_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_PSILCFG_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_psilss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_PSILSS_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmss_am64_main_0_ringacc_0 __attribute__((__section__(".const.devgroup.DMSC_INTERNAL"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMSS_AM64_MAIN_0_RINGACC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_DMSC,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_main_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_dmtimer_dmc1ms_mcu_3 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_ecap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_ECAP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_ecap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_ECAP_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_ecap_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_ECAP_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_elm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_GPMC,
	},
	.dev_clk_idx		= AM64X_DEV_ELM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_emif_data_0_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_EMIF_DATA_0,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_emmc8ss_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MMC8B_0,
	},
	.dev_clk_idx		= AM64X_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_emmcsd4ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MMC4B_0,
	},
	.dev_clk_idx		= AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_eqep_t2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_EQEP_T2_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_eqep_t2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_EQEP_T2_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_gtc_r10_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_eqep_t2_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_EQEP_T2_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_esm_am64_main_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_ESM_AM64_MAIN_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_esm_am64_mcu_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_ESM_AM64_MCU_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_fsi_rx_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_RX_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_rx_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_RX_MAIN_1_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_rx_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_RX_MAIN_2_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_rx_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_RX_MAIN_3_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_rx_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_RX_MAIN_4_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_rx_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_RX_MAIN_5_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_tx_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_TX_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fsi_tx_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSI_TX_MAIN_1_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fss_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fss_ul_main_0_fsas_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSS_UL_MAIN_0_FSAS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_fss_ul_main_0_ospi_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_gic500ss_1_2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_GIC500SS_1_2_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_gpio_144_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_GPIO_144_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_gpio_144_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_GPIO_144_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_gpio_144_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_GPIO_144_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_gpmc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_GPMC,
	},
	.dev_clk_idx		= AM64X_DEV_GPMC_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_icss_g_16ff_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_ICSSG_0,
		.mod		= AM64X_PSC_LPSC_LPSC_ICSSG_0,
	},
	.dev_clk_idx		= AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,
	.n_clocks		= 24,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_icss_g_16ff_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_ICSSG_1,
		.mod		= AM64X_PSC_LPSC_LPSC_ICSSG_1,
	},
	.dev_clk_idx		= AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,
	.n_clocks		= 24,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_j7_led_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM64X_DEV_J7_LED_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_cpts_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,
	.n_clocks		= 14,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_ddpa_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_DDPA_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_5_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_6_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_7_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_epwm_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3_EPWM_MAIN_8_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3vtm_n16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_K3VTM_N16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mailbox8_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_main2mcu_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN2MCU,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_mcanss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MCAN_0,
	},
	.dev_clk_idx		= AM64X_DEV_MCANSS_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mcanss_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MCAN_1,
	},
	.dev_clk_idx		= AM64X_DEV_MCANSS_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mcrc64_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MCRC64_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_mcu2main_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU2MAIN,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_mshsi2c_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSHSI2C_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mshsi2c_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSHSI2C_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mshsi2c_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSHSI2C_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mshsi2c_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSHSI2C_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_mshsi2c_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSHSI2C_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_mshsi2c_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSHSI2C_MCU_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_msram32kx64e_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSRAM32KX64E_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_msram32kx64e_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSRAM32KX64E_MAIN_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_msram32kx64e_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSRAM32KX64E_MAIN_2_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_msram32kx64e_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSRAM32KX64E_MAIN_3_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_msram32kx64e_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSRAM32KX64E_MAIN_4_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_msram32kx64e_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_MSRAM32KX64E_MAIN_5_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pcie_g2x1_64_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_PCIE_0,
	},
	.dev_clk_idx		= AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
	.n_clocks		= 17,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_postdiv1_16fft_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM64X_DEV_POSTDIV1_16FFT_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_postdiv4_16ff_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_postdiv4_16ff_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_psram256x32e_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_PSRAM256X32E_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pulsar_lite_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pulsar_lite_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pulsar_lite_main_0_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_0,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_0,
	},
	.dev_clk_idx		= AM64X_DEV_PULSAR_LITE_MAIN_0_R5_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pulsar_lite_main_0_R5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_0,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_1,
	},
	.dev_clk_idx		= AM64X_DEV_PULSAR_LITE_MAIN_0_R5_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pulsar_lite_main_1_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_1,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_0,
	},
	.dev_clk_idx		= AM64X_DEV_PULSAR_LITE_MAIN_1_R5_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_pulsar_lite_main_1_R5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_1,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_1,
	},
	.dev_clk_idx		= AM64X_DEV_PULSAR_LITE_MAIN_1_R5_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_main_a53_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_A53_0,
		.mod		= AM64X_PSC_LPSC_LPSC_A53_0,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_main_a53_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_A53_1,
		.mod		= AM64X_PSC_LPSC_LPSC_A53_1,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_main_r5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_0,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_0,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_main_r5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_0,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_1,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_main_r5_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_1,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_0,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_main_r5_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_1,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_1,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_rti_cfg1_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_PD_M4F,
		.mod		= AM64X_PSC_LPSC_LPSC_M4F,
	},
	.dev_clk_idx		= AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_sa2_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_SAUL,
	},
	.dev_clk_idx		= AM64X_DEV_SA2_UL_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_sam64_a53_256kb_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_sam64_a53_256kb_wrap_main_0_a53_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_A53_0,
		.mod		= AM64X_PSC_LPSC_LPSC_A53_0,
	},
	.dev_clk_idx		= AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_A53_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_sam64_a53_256kb_wrap_main_0_a53_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_A53_1,
		.mod		= AM64X_PSC_LPSC_LPSC_A53_1,
	},
	.dev_clk_idx		= AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_A53_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_sam64_a53_256kb_wrap_main_0_arm_corepack_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_A53_CLUSTER_0,
		.mod		= AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0,
	},
	.dev_clk_idx		= AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_sam64_ddr_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_EMIF_CFG_0,
	},
	.dev_clk_idx		= AM64X_DEV_SAM64_DDR_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static struct psc_data am64x_sam64_main_psc_wrap_main_0_data __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct psc_pd_data am64x_sam64_main_psc_wrap_main_0_pd_data[AM64X_PSC_PD_PD_SPARE1 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[AM64X_PSC_PD_GP_CORE_CTL] =	  {
		.flags	= PSC_PD_EXISTS,
	},
	[AM64X_PSC_PD_PD_A53_CLUSTER_0] = {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_A53_0] =	  {
		.depends	= AM64X_PSC_PD_PD_A53_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_A53_1] =	  {
		.depends	= AM64X_PSC_PD_PD_A53_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_PULSAR_0] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_PULSAR_1] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_ICSSG_0] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_ICSSG_1] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_SPARE2] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_CPSW] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_SPARE0] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[AM64X_PSC_PD_PD_SPARE1] =	  {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
};
static struct psc_pd am64x_sam64_main_psc_wrap_main_0_powerdomains[ARRAY_SIZE(am64x_sam64_main_psc_wrap_main_0_pd_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const dev_idx_t dev_list_LPSC_main_alwayson[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	AM64X_DEV_CMP_EVENT_INTROUTER0,
	AM64X_DEV_MAIN_GPIOMUX_INTROUTER0,
	AM64X_DEV_TIMESYNC_EVENT_INTROUTER0,
	AM64X_DEV_CPT2_AGGR0,
	AM64X_DEV_DCC0,
	AM64X_DEV_DCC1,
	AM64X_DEV_DCC2,
	AM64X_DEV_DCC3,
	AM64X_DEV_DCC4,
	AM64X_DEV_DCC5,
	AM64X_DEV_DMASS0_BCDMA_0,
	AM64X_DEV_DMASS0_CBASS_0,
	AM64X_DEV_DMASS0_INTAGGR_0,
	AM64X_DEV_DMASS0_IPCSS_0,
	AM64X_DEV_DMASS0_PKTDMA_0,
	AM64X_DEV_DMASS0_PSILCFG_0,
	AM64X_DEV_DMASS0_PSILSS_0,
	AM64X_DEV_DMASS0_RINGACC_0,
	AM64X_DEV_TIMER0,
	AM64X_DEV_TIMER1,
	AM64X_DEV_TIMER10,
	AM64X_DEV_TIMER11,
	AM64X_DEV_TIMER2,
	AM64X_DEV_TIMER3,
	AM64X_DEV_TIMER4,
	AM64X_DEV_TIMER5,
	AM64X_DEV_TIMER6,
	AM64X_DEV_TIMER7,
	AM64X_DEV_TIMER8,
	AM64X_DEV_TIMER9,
	AM64X_DEV_ECAP0,
	AM64X_DEV_ECAP1,
	AM64X_DEV_ECAP2,
	AM64X_DEV_EQEP0,
	AM64X_DEV_EQEP1,
	AM64X_DEV_EQEP2,
	AM64X_DEV_ESM0,
	AM64X_DEV_FSIRX0,
	AM64X_DEV_FSIRX1,
	AM64X_DEV_FSIRX2,
	AM64X_DEV_FSIRX3,
	AM64X_DEV_FSIRX4,
	AM64X_DEV_FSIRX5,
	AM64X_DEV_FSITX0,
	AM64X_DEV_FSITX1,
	AM64X_DEV_FSS0_FSAS_0,
	AM64X_DEV_FSS0_OSPI_0,
	AM64X_DEV_GICSS0,
	AM64X_DEV_GPIO0,
	AM64X_DEV_GPIO1,
	AM64X_DEV_GTC0,
	AM64X_DEV_CPTS0,
	AM64X_DEV_DDPA0,
	AM64X_DEV_EPWM0,
	AM64X_DEV_EPWM1,
	AM64X_DEV_EPWM2,
	AM64X_DEV_EPWM3,
	AM64X_DEV_EPWM4,
	AM64X_DEV_EPWM5,
	AM64X_DEV_EPWM6,
	AM64X_DEV_EPWM7,
	AM64X_DEV_EPWM8,
	AM64X_DEV_VTM0,
	AM64X_DEV_I2C0,
	AM64X_DEV_I2C1,
	AM64X_DEV_I2C2,
	AM64X_DEV_I2C3,
	AM64X_DEV_MSRAM_256K0,
	AM64X_DEV_MSRAM_256K1,
	AM64X_DEV_MSRAM_256K2,
	AM64X_DEV_MSRAM_256K3,
	AM64X_DEV_MSRAM_256K4,
	AM64X_DEV_MSRAM_256K5,
	AM64X_DEV_PSRAMECC0,
	AM64X_DEV_MCSPI0,
	AM64X_DEV_MCSPI1,
	AM64X_DEV_MCSPI2,
	AM64X_DEV_MCSPI3,
	AM64X_DEV_MCSPI4,
	AM64X_DEV_SPINLOCK0,
	AM64X_DEV_TIMERMGR0,
	AM64X_DEV_UART0,
	AM64X_DEV_UART1,
	AM64X_DEV_UART2,
	AM64X_DEV_UART3,
	AM64X_DEV_UART4,
	AM64X_DEV_UART5,
	AM64X_DEV_UART6,
	DEV_ID_NONE,
};
static const struct lpsc_module_data am64x_sam64_main_psc_wrap_main_0_mod_data[AM64X_PSC_LPSC_LPSC_SPARE_1 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[AM64X_PSC_LPSC_LPSC_MAIN_TEST] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_MAIN_PBIST] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_PBIST0,
			AM64X_DEV_PBIST1,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_DMSC] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_MMC4B_0] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_MMCSD1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MMC8B_0] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_MMCSD0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_USB] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_USB0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_ADC] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_ADC0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_DEBUGSS] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_DBGSUSPENDROUTER0,
			AM64X_DEV_STM0,
			AM64X_DEV_DEBUGSS_WRAP0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_GPMC] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_ELM0,
			AM64X_DEV_GPMC0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_EMIF_CFG_0] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_DDR16SS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_EMIF_DATA_0] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_EMIF_CFG_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_EMIF_DATA_0_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MCAN_0] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_MCAN0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MCAN_1] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_MCAN1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_SAUL] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_SA2_UL0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_SERDES_0] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_SERDES_10G0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_PCIE_0] =		    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_SERDES_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_PCIE0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MAIN_RESERVED_0] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MAIN_RESERVED_1] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MAIN_RESERVED_2] =	    {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_A53_CLUSTER_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_A53SS0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0_PBIST] = {
		.powerdomain		= AM64X_PSC_PD_PD_A53_CLUSTER_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_COMPUTE_CLUSTER0_PBIST_0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_A53_0] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_A53_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_RTI0,
			AM64X_DEV_A53SS0_CORE_0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM64X_PSC_LPSC_LPSC_A53_1] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_A53_1,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_RTI1,
			AM64X_DEV_A53SS0_CORE_1,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_0] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_PULSAR_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_R5FSS0_CORE0,
			AM64X_DEV_RTI8,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_1] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_PULSAR_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_R5FSS0_CORE1,
			AM64X_DEV_RTI9,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM64X_PSC_LPSC_LPSC_PULSAR_PBIST_0] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_PULSAR_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_PULSAR_0_R5_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_PBIST2,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_0] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_PULSAR_1,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_R5FSS1_CORE0,
			AM64X_DEV_RTI10,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_1] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_PULSAR_1,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_R5FSS1_CORE1,
			AM64X_DEV_RTI11,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[AM64X_PSC_LPSC_LPSC_PULSAR_PBIST_1] =	    {
		.powerdomain		= AM64X_PSC_PD_PD_PULSAR_1,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_PULSAR_1_R5_0,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_PBIST3,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_ICSSG_0] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_ICSSG_0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_PRU_ICSSG0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_ICSSG_1] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_ICSSG_1,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_PRU_ICSSG1,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_SPARE_2] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_SPARE2,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_CPSW3G] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_CPSW,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			AM64X_DEV_CPSW0,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_SPARE_0] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_SPARE0,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_SPARE_1] =		    {
		.powerdomain		= AM64X_PSC_PD_PD_SPARE1,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.depends		= AM64X_PSC_LPSC_LPSC_DMSC,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
};
static struct lpsc_module am64x_sam64_main_psc_wrap_main_0_modules[ARRAY_SIZE(am64x_sam64_main_psc_wrap_main_0_mod_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const u8 am64x_dev_sam64_main_psc_wrap_main_0_resources[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x00400000),
};
static const struct psc_drv_data am64x_dev_sam64_main_psc_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.data					= &am64x_sam64_main_psc_wrap_main_0_data,
	.pd_data				= am64x_sam64_main_psc_wrap_main_0_pd_data,
	.powerdomains				= am64x_sam64_main_psc_wrap_main_0_powerdomains,
	.pd_count				= ARRAY_SIZE(am64x_sam64_main_psc_wrap_main_0_pd_data),
	.mod_data				= am64x_sam64_main_psc_wrap_main_0_mod_data,
	.modules				= am64x_sam64_main_psc_wrap_main_0_modules,
	.module_count				= ARRAY_SIZE(am64x_sam64_main_psc_wrap_main_0_mod_data),
	.psc_idx				= 0,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= AM64X_DEV_SAM64_MAIN_PSC_WRAP_MAIN_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_01,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= am64x_dev_sam64_main_psc_wrap_main_0_resources,
	},
};
static struct psc_data am64x_sam64_mcu_psc_wrap_mcu_0_data __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct psc_pd_data am64x_sam64_mcu_psc_wrap_mcu_0_pd_data[AM64X_PSC_PD_PD_M4F + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[AM64X_PSC_PD_GP_CORE_CTL_MCU] = {
		.flags	= PSC_PD_EXISTS,
	},
	[AM64X_PSC_PD_PD_M4F] =		 {
		.depends	= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
};
static struct psc_pd am64x_sam64_mcu_psc_wrap_mcu_0_powerdomains[ARRAY_SIZE(am64x_sam64_mcu_psc_wrap_mcu_0_pd_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const dev_idx_t dev_list_LPSC_mcu_alwayson[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	AM64X_DEV_MCU_MCU_GPIOMUX_INTROUTER0,
	AM64X_DEV_MCU_DCC0,
	AM64X_DEV_MCU_TIMER0,
	AM64X_DEV_MCU_TIMER1,
	AM64X_DEV_MCU_TIMER2,
	AM64X_DEV_MCU_TIMER3,
	AM64X_DEV_MCU_ESM0,
	AM64X_DEV_MCU_GPIO0,
	AM64X_DEV_MCU_MCRC64_0,
	AM64X_DEV_MCU_I2C0,
	AM64X_DEV_MCU_I2C1,
	AM64X_DEV_MCU_MCSPI0,
	AM64X_DEV_MCU_MCSPI1,
	AM64X_DEV_MCU_UART0,
	AM64X_DEV_MCU_UART1,
	DEV_ID_NONE,
};
static const struct lpsc_module_data am64x_sam64_mcu_psc_wrap_mcu_0_mod_data[AM64X_PSC_LPSC_LPSC_M4F + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON] = {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_list	= dev_list_LPSC_mcu_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[AM64X_PSC_LPSC_LPSC_SPARE2] =	     {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_MCU_TEST] =     {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.depends		= AM64X_PSC_LPSC_LPSC_SPARE2,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MAIN2MCU] =     {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_array	=    {
			AM64X_DEV_MAIN2MCU_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_MCU2MAIN] =     {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.depends		= AM64X_PSC_LPSC_LPSC_SPARE2,
		.lpsc_dev.dev_array	=    {
			AM64X_DEV_MCU2MAIN_VD,
			DEV_ID_NONE,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[AM64X_PSC_LPSC_LPSC_MCU_SPARE0] =   {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_MCU_SPARE1] =   {
		.powerdomain		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
			0,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[AM64X_PSC_LPSC_LPSC_M4F] =	     {
		.powerdomain		= AM64X_PSC_PD_PD_M4F,
		.depends_psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.depends		= AM64X_PSC_LPSC_LPSC_MAIN2MCU,
		.lpsc_dev.dev_array	=    {
			AM64X_DEV_MCU_M4FSS0_CORE0,
			AM64X_DEV_MCU_RTI0,
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
};
static struct lpsc_module am64x_sam64_mcu_psc_wrap_mcu_0_modules[ARRAY_SIZE(am64x_sam64_mcu_psc_wrap_mcu_0_mod_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const u8 am64x_dev_sam64_mcu_psc_wrap_mcu_0_resources[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x04000000),
};
static const struct psc_drv_data am64x_dev_sam64_mcu_psc_wrap_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.data					= &am64x_sam64_mcu_psc_wrap_mcu_0_data,
	.pd_data				= am64x_sam64_mcu_psc_wrap_mcu_0_pd_data,
	.powerdomains				= am64x_sam64_mcu_psc_wrap_mcu_0_powerdomains,
	.pd_count				= ARRAY_SIZE(am64x_sam64_mcu_psc_wrap_mcu_0_pd_data),
	.mod_data				= am64x_sam64_mcu_psc_wrap_mcu_0_mod_data,
	.modules				= am64x_sam64_mcu_psc_wrap_mcu_0_modules,
	.module_count				= ARRAY_SIZE(am64x_sam64_mcu_psc_wrap_mcu_0_mod_data),
	.psc_idx				= 1,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= AM64X_DEV_SAM64_MCU_PSC_WRAP_MCU_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_00,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= am64x_dev_sam64_mcu_psc_wrap_mcu_0_resources,
	},
};
static const struct dev_data am64x_dev_spi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_spi_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_spi_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MAIN_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_spi_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MAIN_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_spi_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MAIN_4_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_spi_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_spi_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPI_MCU_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_usart_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MCU_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_spinlock256_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_SPINLOCK256_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_timer_mgr1024_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_TIMER_MGR1024_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_4_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_5_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_board_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= AM64X_DEV_BOARD_0_CLOCKS,
	.n_clocks		= 110,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MAIN_6_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_usart_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MCU_PSC_WRAP_MCU_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= AM64X_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= AM64X_DEV_USART_MCU_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data am64x_dev_usb3p0ss64_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_USB,
	},
	.dev_clk_idx		= AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_wiz16b2m4ct_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_SERDES_0,
	},
	.dev_clk_idx		= AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_pbist_8c28p_wrap_main_ip_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_IP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_pbist_8c28p_wrap_main_ncgo_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_GP_CORE_CTL,
		.mod		= AM64X_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_NCGO_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_pbist_8c28p_wrap_main_pulsar_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_0,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_PBIST_0,
	},
	.dev_clk_idx		= AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_k3_pbist_8c28p_wrap_main_pulsar_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_PULSAR_1,
		.mod		= AM64X_PSC_LPSC_LPSC_PULSAR_PBIST_1,
	},
	.dev_clk_idx		= AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data am64x_dev_sam64_a53_256kb_wrap_main_0_pbist_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= AM64X_PSC_INST_SAM64_MAIN_PSC_WRAP_MAIN_0,
		.pd		= AM64X_PSC_PD_PD_A53_CLUSTER_0,
		.mod		= AM64X_PSC_LPSC_LPSC_A53_CLUSTER_0_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};

static const struct dev_clk_data MCU_WAKEUP_dev_clk_data[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	DEV_CLK(AM64X_DEV_AM64_MCU_GPIOMUX_INTROUTER_MCU_0_CLOCKS,	     AM64X_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC0_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC1_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC2_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC3_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC4_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC5_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC6_CLK,
		CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_CLKSRC7_CLK,
		CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_INPUT00_CLK,						    CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_INPUT01_CLK,						    CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_INPUT02_CLK,						    CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MCU_0_CLOCKS,				     AM64X_DEV_MCU_DCC0_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			     AM64X_DEV_MCU_TIMER0_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK,						    CLK_AM64X_MCU_TIMERCLKN_SEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,		    CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,   4,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,			    CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK, 8,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       7),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		     AM64X_DEV_MCU_TIMER0_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MCU_0_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,			     AM64X_DEV_MCU_TIMER1_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK,						    CLK_AM64X_MCU_TIMERCLKN_SEL_OUT1,
		    1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,		    CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,   4,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,			    CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK, 8,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       7),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		     AM64X_DEV_MCU_TIMER1_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MCU_1_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			     AM64X_DEV_MCU_TIMER2_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK,						    CLK_AM64X_MCU_TIMERCLKN_SEL_OUT2,
		    1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,		    CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,   4,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,			    CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK, 8,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       7),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		     AM64X_DEV_MCU_TIMER2_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MCU_2_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,			     AM64X_DEV_MCU_TIMER3_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK,						    CLK_AM64X_MCU_TIMERCLKN_SEL_OUT3,
		    1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,		    CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,   4,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,			    CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		       1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK, 8,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       7),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		     AM64X_DEV_MCU_TIMER3_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MCU_3_TIMER_PWM),
	DEV_CLK(AM64X_DEV_ESM_AM64_MCU_MCU_0_CLOCKS,			     AM64X_DEV_MCU_ESM0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_GPIO_144_MCU_0_CLOCKS,			     AM64X_DEV_MCU_GPIO0_MMR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MCRC64_MCU_0_CLOCKS,				     AM64X_DEV_MCU_MCRC64_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MCU_0_CLOCKS,				     AM64X_DEV_MCU_I2C0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MCU_0_CLOCKS,				     AM64X_DEV_MCU_I2C0_PISCL,								    CLK_AM64X_BOARD_0_MCU_I2C0_SCL_OUT,
		1),
	DEV_CLK(AM64X_DEV_MSHSI2C_MCU_0_CLOCKS,				     AM64X_DEV_MCU_I2C0_PISYS_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_MSHSI2C_MCU_0_CLOCKS,			     AM64X_DEV_MCU_I2C0_PORSCL,								    CLK_AM64X_MSHSI2C_MCU_0_PORSCL),
	DEV_CLK(AM64X_DEV_MSHSI2C_MCU_1_CLOCKS,				     AM64X_DEV_MCU_I2C1_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MCU_1_CLOCKS,				     AM64X_DEV_MCU_I2C1_PISCL,								    CLK_AM64X_BOARD_0_MCU_I2C1_SCL_OUT,
		1),
	DEV_CLK(AM64X_DEV_MSHSI2C_MCU_1_CLOCKS,				     AM64X_DEV_MCU_I2C1_PISYS_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_MSHSI2C_MCU_1_CLOCKS,			     AM64X_DEV_MCU_I2C1_PORSCL,								    CLK_AM64X_MSHSI2C_MCU_1_PORSCL),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,			     AM64X_DEV_MCU_RTI0_RTI_CLK,							    CLK_AM64X_MCU_WWDTCLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,			     AM64X_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,				    CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,			     AM64X_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK, 8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,			     AM64X_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,				    CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,			     AM64X_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		       3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MCU_0_CLOCKS,			     AM64X_DEV_MCU_RTI0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_SAM64_MCU_PSC_WRAP_MCU_0_CLOCKS,		     AM64X_DEV_MCU_PSC0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_SAM64_MCU_PSC_WRAP_MCU_0_CLOCKS,		     AM64X_DEV_MCU_PSC0_SLOW_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(AM64X_DEV_SPI_MCU_0_CLOCKS,				     AM64X_DEV_MCU_MCSPI0_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		8),
	DEV_CLK_MUX(AM64X_DEV_SPI_MCU_0_CLOCKS,				     AM64X_DEV_MCU_MCSPI0_IO_CLKSPII_CLK,
		    CLK_AM64X_MCU_SPI0_MSTR_LP_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MCU_0_CLOCKS,			     AM64X_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT,		    CLK_AM64X_BOARD_0_MCU_SPI0_CLK_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MCU_0_CLOCKS,			     AM64X_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK,		    CLK_AM64X_SPI_MCU_0_IO_CLKSPIO_CLK,
		       1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MCU_0_CLOCKS,				     AM64X_DEV_MCU_MCSPI0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MCU_0_CLOCKS,			     AM64X_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK,						    CLK_AM64X_SPI_MCU_0_IO_CLKSPIO_CLK),
	DEV_CLK(AM64X_DEV_SPI_MCU_1_CLOCKS,				     AM64X_DEV_MCU_MCSPI1_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		8),
	DEV_CLK_MUX(AM64X_DEV_SPI_MCU_1_CLOCKS,				     AM64X_DEV_MCU_MCSPI1_IO_CLKSPII_CLK,
		    CLK_AM64X_MCU_SPI1_MSTR_LP_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MCU_1_CLOCKS,			     AM64X_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT,		    CLK_AM64X_BOARD_0_MCU_SPI1_CLK_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MCU_1_CLOCKS,			     AM64X_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK,		    CLK_AM64X_SPI_MCU_1_IO_CLKSPIO_CLK,
		       1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MCU_1_CLOCKS,				     AM64X_DEV_MCU_MCSPI1_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MCU_1_CLOCKS,			     AM64X_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK,						    CLK_AM64X_SPI_MCU_1_IO_CLKSPIO_CLK),
	DEV_CLK(AM64X_DEV_USART_MCU_0_CLOCKS,				     AM64X_DEV_MCU_UART0_FCLK_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_USART_MCU_0_CLOCKS,				     AM64X_DEV_MCU_UART0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_USART_MCU_1_CLOCKS,				     AM64X_DEV_MCU_UART1_FCLK_CLK,
		CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_USART_MCU_1_CLOCKS,				     AM64X_DEV_MCU_UART1_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
};
static struct dev_clk MCU_WAKEUP_dev_clk[ARRAY_SIZE(MCU_WAKEUP_dev_clk_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct dev_clk_data MAIN_dev_clk_data[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	DEV_CLK_MUX(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,							   AM64X_DEV_ADC0_ADC_CLK,
		    CLK_AM64X_MAIN_ADC_CLK_SEL_OUT0,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,						   AM64X_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,						   AM64X_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,						   AM64X_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,						   AM64X_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       3),
	DEV_CLK(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,							   AM64X_DEV_ADC0_SYS_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,
		1),
	DEV_CLK(AM64X_DEV_ADC12_CORE_MAIN_0_CLOCKS,							   AM64X_DEV_ADC0_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_AM64_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS,					   AM64X_DEV_CMP_EVENT_INTROUTER0_INTR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_AM64_DBGSUSPENDROUTER_MAIN_0_CLOCKS,						   AM64X_DEV_DBGSUSPENDROUTER0_INTR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_AM64_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,					   AM64X_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_AM64_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,					   AM64X_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_BLAZAR_MCU_0_CORTEX_M4_0_CLOCKS,						   AM64X_DEV_MCU_M4FSS0_CORE0_DAP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(AM64X_DEV_BLAZAR_MCU_0_CORTEX_M4_0_CLOCKS,						   AM64X_DEV_MCU_M4FSS0_CORE0_VBUS_CLK,
		    CLK_AM64X_MCU_M4FSS_CLKSEL_OUT0,							   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_BLAZAR_MCU_0_CORTEX_M4_0_CLOCKS,					   AM64X_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,				   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_BLAZAR_MCU_0_CORTEX_M4_0_CLOCKS,					   AM64X_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,				   2,
		       1),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_CPPI_CLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_CPTS_RFT_CLK,
		    CLK_AM64X_MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0,						   1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,					   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,				   1,
		       7),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_GMII1_MR_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		10),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_GMII1_MT_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		10),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_GMII2_MR_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		10),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_GMII2_MT_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		10),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_GMII_RFT_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		2),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII1_RXC_I,
		CLK_AM64X_BOARD_0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII1_TXC_I,
		CLK_AM64X_BOARD_0_RGMII1_TXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII2_RXC_I,
		CLK_AM64X_BOARD_0_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII2_TXC_I,
		CLK_AM64X_BOARD_0_RGMII2_TXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII_MHZ_250_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII_MHZ_50_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		5),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RGMII_MHZ_5_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		50),
	DEV_CLK(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,							   AM64X_DEV_CPSW0_RMII_MHZ_50_CLK,
		CLK_AM64X_BOARD_0_RMII_REF_CLK_OUT,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0),
	DEV_CLK_OUTPUT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1),
	DEV_CLK_OUTPUT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_RGMII1_TXC_O,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_RGMII1_TXC_O),
	DEV_CLK_OUTPUT(AM64X_DEV_CPSW_3GUSS_MAIN_0_CLOCKS,						   AM64X_DEV_CPSW0_RGMII2_TXC_O,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_RGMII2_TXC_O),
	DEV_CLK(AM64X_DEV_CPT2_AGGREGATOR32_MAIN_0_CLOCKS,						   AM64X_DEV_CPT2_AGGR0_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_CXSTM500SS_MAIN_0_CLOCKS,							   AM64X_DEV_STM0_ATB_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_CXSTM500SS_MAIN_0_CLOCKS,							   AM64X_DEV_STM0_CORE_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_CXSTM500SS_MAIN_0_CLOCKS,							   AM64X_DEV_STM0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC0_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC1_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC2_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC3_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC4_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC5_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC6_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_CLKSRC7_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_INPUT00_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_INPUT01_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_INPUT02_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_0_CLOCKS,								   AM64X_DEV_DCC0_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC0_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC1_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC2_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC3_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC4_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC5_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC6_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_CLKSRC7_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_INPUT00_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_INPUT01_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_INPUT02_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_1_CLOCKS,								   AM64X_DEV_DCC1_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC0_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC1_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC2_CLK,
		CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC3_CLK,
		CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC4_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC5_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC6_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_CLKSRC7_CLK,
		CLK_AM64X_BOARD_0_PRG1_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_INPUT00_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_INPUT01_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_INPUT02_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_2_CLOCKS,								   AM64X_DEV_DCC2_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC0_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC1_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC2_CLK,
		CLK_AM64X_BOARD_0_PRG1_RGMII1_RXC_OUT,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC3_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC4_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC5_CLK,
		CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC6_CLK,
		CLK_AM64X_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_CLKSRC7_CLK,
		CLK_AM64X_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_INPUT00_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_INPUT01_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_INPUT02_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_3_CLOCKS,								   AM64X_DEV_DCC3_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DCC2_MAIN_4_CLOCKS,							   AM64X_DEV_DCC4_DCC_CLKSRC0_CLK,
		    CLK_AM64X_MAIN_GPMC_FCLK_SEL_OUT0,							   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_DCC2_MAIN_4_CLOCKS,							   AM64X_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DCC2_MAIN_4_CLOCKS,							   AM64X_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC1_CLK,
		CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC2_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC3_CLK,
		CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,
		8),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC4_CLK,
		CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC5_CLK,
		CLK_AM64X_BOARD_0_RMII_REF_CLK_OUT,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC6_CLK,
		CLK_AM64X_BOARD_0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_CLKSRC7_CLK,
		CLK_AM64X_BOARD_0_PRG0_RGMII1_RXC_OUT,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_INPUT00_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_INPUT01_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_INPUT02_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_4_CLOCKS,								   AM64X_DEV_DCC4_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC0_CLK,
		CLK_AM64X_BOARD_0_PRG0_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC1_CLK,
		CLK_AM64X_BOARD_0_FSI_RX0_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC2_CLK,
		CLK_AM64X_BOARD_0_FSI_RX1_CLK_OUT,
		2),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC3_CLK,
		CLK_AM64X_BOARD_0_FSI_RX2_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC4_CLK,
		CLK_AM64X_BOARD_0_FSI_RX3_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC5_CLK,
		CLK_AM64X_BOARD_0_FSI_RX4_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC6_CLK,
		CLK_AM64X_BOARD_0_FSI_RX5_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_CLKSRC7_CLK,
		CLK_AM64X_BOARD_0_PRG1_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_INPUT00_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_INPUT01_CLK,
		CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_INPUT02_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_DCC_INPUT10_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DCC2_MAIN_5_CLOCKS,								   AM64X_DEV_DCC5_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,						   AM64X_DEV_DEBUGSS_WRAP0_ATB_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,						   AM64X_DEV_DEBUGSS_WRAP0_CORE_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,						   AM64X_DEV_DEBUGSS_WRAP0_JTAG_TCK,
		CLK_AM64X_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(AM64X_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,						   AM64X_DEV_DEBUGSS_WRAP0_TREXPT_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_BCDMA_0_CLOCKS,						   AM64X_DEV_DMASS0_BCDMA_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_CBASS_0_CLOCKS,						   AM64X_DEV_DMASS0_CBASS_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_INTAGGR_0_CLOCKS,						   AM64X_DEV_DMASS0_INTAGGR_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_IPCSS_0_CLOCKS,						   AM64X_DEV_DMASS0_IPCSS_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_PKTDMA_0_CLOCKS,						   AM64X_DEV_DMASS0_PKTDMA_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_PSILCFG_0_CLOCKS,						   AM64X_DEV_DMASS0_PSILCFG_0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_PSILSS_0_CLOCKS,						   AM64X_DEV_DMASS0_PSILSS_0_PDMA_MAIN0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_PSILSS_0_CLOCKS,						   AM64X_DEV_DMASS0_PSILSS_0_PDMA_MAIN1_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_PSILSS_0_CLOCKS,						   AM64X_DEV_DMASS0_PSILSS_0_VD2CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,							   AM64X_DEV_TIMER0_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT0,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,						   AM64X_DEV_TIMER0_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,							   AM64X_DEV_TIMER1_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT1,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,						   AM64X_DEV_TIMER1_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,							   AM64X_DEV_TIMER2_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT2,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,						   AM64X_DEV_TIMER2_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,							   AM64X_DEV_TIMER3_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT3,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,						   AM64X_DEV_TIMER3_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,							   AM64X_DEV_TIMER4_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT4,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,						   AM64X_DEV_TIMER4_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,							   AM64X_DEV_TIMER5_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT5,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,						   AM64X_DEV_TIMER5_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,							   AM64X_DEV_TIMER6_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT6,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,						   AM64X_DEV_TIMER6_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,							   AM64X_DEV_TIMER7_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT7,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,						   AM64X_DEV_TIMER7_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,							   AM64X_DEV_TIMER8_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT8,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,						   AM64X_DEV_TIMER8_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,							   AM64X_DEV_TIMER9_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT9,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,						   AM64X_DEV_TIMER9_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_9_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT10,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,						   AM64X_DEV_TIMER10_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM),
	DEV_CLK(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK,
		    CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT11,							   1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4,						   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,					   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,					   1,
		       9),
	DEV_CLK_OUTPUT(AM64X_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,						   AM64X_DEV_TIMER11_TIMER_PWM,
		       CLK_AM64X_DMTIMER_DMC1MS_MAIN_11_TIMER_PWM),
	DEV_CLK(AM64X_DEV_ECAP_MAIN_0_CLOCKS,								   AM64X_DEV_ECAP0_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_ECAP_MAIN_1_CLOCKS,								   AM64X_DEV_ECAP1_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_ECAP_MAIN_2_CLOCKS,								   AM64X_DEV_ECAP2_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_ELM_MAIN_0_CLOCKS,								   AM64X_DEV_ELM0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,							   AM64X_DEV_MMCSD0_EMMCSS_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM64X_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD0_EMMCSS_XIN_CLK,
		    CLK_AM64X_MAIN_EMMCSD0_REFCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,					   1,
		       1),
	DEV_CLK_MUX(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,							   AM64X_DEV_MMCSD1_EMMCSDSS_IO_CLK_I,
		    CLK_AM64X_MAIN_EMMCSD1_IO_CLKLB_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT,
		       CLK_AM64X_BOARD_0_MMC1_CLKLB_OUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		       CLK_AM64X_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,					   1,
		       1),
	DEV_CLK(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,							   AM64X_DEV_MMCSD1_EMMCSDSS_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,							   AM64X_DEV_MMCSD1_EMMCSDSS_XIN_CLK,
		    CLK_AM64X_MAIN_EMMCSD1_REFCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,					   1,
		       1),
	DEV_CLK_OUTPUT(AM64X_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						   AM64X_DEV_MMCSD1_EMMCSDSS_IO_CLK_O,
		       CLK_AM64X_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O),
	DEV_CLK(AM64X_DEV_EQEP_T2_MAIN_0_CLOCKS,							   AM64X_DEV_EQEP0_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_EQEP_T2_MAIN_1_CLOCKS,							   AM64X_DEV_EQEP1_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK,
		    CLK_AM64X_MAIN_GTCCLK_SEL_OUT0,							   1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,					   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,				   1,
		       7),
	DEV_CLK(AM64X_DEV_GTC_R10_MAIN_0_CLOCKS,							   AM64X_DEV_GTC0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_EQEP_T2_MAIN_2_CLOCKS,							   AM64X_DEV_EQEP2_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_ESM_AM64_MAIN_MAIN_0_CLOCKS,							   AM64X_DEV_ESM0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_0_CLOCKS,								   AM64X_DEV_FSIRX0_FSI_RX_CK,
		CLK_AM64X_BOARD_0_FSI_RX0_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_0_CLOCKS,								   AM64X_DEV_FSIRX0_FSI_RX_LPBK_CK,
		CLK_AM64X_FSI_TX_MAIN_0_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_0_CLOCKS,								   AM64X_DEV_FSIRX0_FSI_RX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_1_CLOCKS,								   AM64X_DEV_FSIRX1_FSI_RX_CK,
		CLK_AM64X_BOARD_0_FSI_RX1_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_1_CLOCKS,								   AM64X_DEV_FSIRX1_FSI_RX_LPBK_CK,
		CLK_AM64X_FSI_TX_MAIN_0_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_1_CLOCKS,								   AM64X_DEV_FSIRX1_FSI_RX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_2_CLOCKS,								   AM64X_DEV_FSIRX2_FSI_RX_CK,
		CLK_AM64X_BOARD_0_FSI_RX2_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_2_CLOCKS,								   AM64X_DEV_FSIRX2_FSI_RX_LPBK_CK,
		CLK_AM64X_FSI_TX_MAIN_0_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_2_CLOCKS,								   AM64X_DEV_FSIRX2_FSI_RX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_3_CLOCKS,								   AM64X_DEV_FSIRX3_FSI_RX_CK,
		CLK_AM64X_BOARD_0_FSI_RX3_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_3_CLOCKS,								   AM64X_DEV_FSIRX3_FSI_RX_LPBK_CK,
		CLK_AM64X_FSI_TX_MAIN_1_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_3_CLOCKS,								   AM64X_DEV_FSIRX3_FSI_RX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_4_CLOCKS,								   AM64X_DEV_FSIRX4_FSI_RX_CK,
		CLK_AM64X_BOARD_0_FSI_RX4_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_4_CLOCKS,								   AM64X_DEV_FSIRX4_FSI_RX_LPBK_CK,
		CLK_AM64X_FSI_TX_MAIN_1_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_4_CLOCKS,								   AM64X_DEV_FSIRX4_FSI_RX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_5_CLOCKS,								   AM64X_DEV_FSIRX5_FSI_RX_CK,
		CLK_AM64X_BOARD_0_FSI_RX5_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_5_CLOCKS,								   AM64X_DEV_FSIRX5_FSI_RX_LPBK_CK,
		CLK_AM64X_FSI_TX_MAIN_1_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_FSI_RX_MAIN_5_CLOCKS,								   AM64X_DEV_FSIRX5_FSI_RX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_FSI_TX_MAIN_0_CLOCKS,								   AM64X_DEV_FSITX0_FSI_TX_PLL_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_FSI_TX_MAIN_0_CLOCKS,								   AM64X_DEV_FSITX0_FSI_TX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_FSI_TX_MAIN_0_CLOCKS,							   AM64X_DEV_FSITX0_FSI_TX_CK,
		       CLK_AM64X_FSI_TX_MAIN_0_FSI_TX_CK),
	DEV_CLK(AM64X_DEV_FSI_TX_MAIN_1_CLOCKS,								   AM64X_DEV_FSITX1_FSI_TX_PLL_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_FSI_TX_MAIN_1_CLOCKS,								   AM64X_DEV_FSITX1_FSI_TX_VBUS_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_FSI_TX_MAIN_1_CLOCKS,							   AM64X_DEV_FSITX1_FSI_TX_CK,
		       CLK_AM64X_FSI_TX_MAIN_1_FSI_TX_CK),
	DEV_CLK(AM64X_DEV_FSS_UL_MAIN_0_FSAS_0_CLOCKS,							   AM64X_DEV_FSS0_FSAS_0_GCLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,							   AM64X_DEV_FSS0_OSPI_0_OSPI_DQS_CLK,
		CLK_AM64X_BOARD_0_OSPI0_DQS_OUT,
		1),
	DEV_CLK(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,							   AM64X_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK,
		    CLK_AM64X_MAIN_OSPI_LOOPBACK_CLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT,
		       CLK_AM64X_BOARD_0_OSPI0_DQS_OUT,							   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT,
		       CLK_AM64X_BOARD_0_OSPI0_LBCLKO_OUT,						   1,
		       1),
	DEV_CLK(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,							   AM64X_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK,
		    CLK_AM64X_MAIN_OSPI_REF_CLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,					   1,
		       1),
	DEV_CLK_OUTPUT(AM64X_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,						   AM64X_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK,
		       CLK_AM64X_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK),
	DEV_CLK(AM64X_DEV_GIC500SS_1_2_MAIN_0_CLOCKS,							   AM64X_DEV_GICSS0_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_GPIO_144_MAIN_0_CLOCKS,							   AM64X_DEV_GPIO0_MMR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_GPIO_144_MAIN_1_CLOCKS,							   AM64X_DEV_GPIO1_MMR_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_GPMC_MAIN_0_CLOCKS,							   AM64X_DEV_GPMC0_FUNC_CLK,
		    CLK_AM64X_MAIN_GPMC_FCLK_SEL_OUT0,							   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_GPMC_MAIN_0_CLOCKS,							   AM64X_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_GPMC_MAIN_0_CLOCKS,							   AM64X_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_GPMC_MAIN_0_CLOCKS,								   AM64X_DEV_GPMC0_PI_GPMC_RET_CLK,
		CLK_AM64X_BOARD_0_GPMC0_CLKLB_OUT,
		1),
	DEV_CLK(AM64X_DEV_GPMC_MAIN_0_CLOCKS,								   AM64X_DEV_GPMC0_VBUSM_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_GPMC_MAIN_0_CLOCKS,							   AM64X_DEV_GPMC0_PO_GPMC_DEV_CLK,
		       CLK_AM64X_GPMC_MAIN_0_PO_GPMC_DEV_CLK),
	DEV_CLK_MUX(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_CORE_CLK,
		    CLK_AM64X_MAIN_ICSSGN_CORE_CLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,					   1,
		       1),
	DEV_CLK_MUX(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK,
		    CLK_AM64X_MAIN_ICSSGN_IEPCLK_SEL_OUT0,						   1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,					   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,				   1,
		       7),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I,
		CLK_AM64X_BOARD_0_PRG0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I,
		CLK_AM64X_BOARD_0_PRG0_RGMII1_TXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I,
		CLK_AM64X_BOARD_0_PRG0_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I,
		CLK_AM64X_BOARD_0_PRG0_RGMII2_TXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		5),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		50),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_UCLK_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_PRU_ICSSG0_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O,
		       CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_MDIO_MDCLK_O),
	DEV_CLK_OUTPUT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O,
		       CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_RGMII0_TXC_O),
	DEV_CLK_OUTPUT(AM64X_DEV_ICSS_G_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O,
		       CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_RGMII1_TXC_O),
	DEV_CLK_MUX(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_CORE_CLK,
		    CLK_AM64X_MAIN_ICSSGN_CORE_CLK_SEL_OUT1,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,					   1,
		       1),
	DEV_CLK_MUX(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK,
		    CLK_AM64X_MAIN_ICSSGN_IEPCLK_SEL_OUT1,						   1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,					   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,				   1,
		       7),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I,
		CLK_AM64X_BOARD_0_PRG1_RGMII1_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I,
		CLK_AM64X_BOARD_0_PRG1_RGMII1_TXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I,
		CLK_AM64X_BOARD_0_PRG1_RGMII2_RXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I,
		CLK_AM64X_BOARD_0_PRG1_RGMII2_TXC_OUT,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		5),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		50),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_UCLK_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,							   AM64X_DEV_PRU_ICSSG1_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O,
		       CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_MDIO_MDCLK_O),
	DEV_CLK_OUTPUT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O,
		       CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_RGMII0_TXC_O),
	DEV_CLK_OUTPUT(AM64X_DEV_ICSS_G_16FF_MAIN_1_CLOCKS,						   AM64X_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O,
		       CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_RGMII1_TXC_O),
	DEV_CLK(AM64X_DEV_J7_LED_MAIN_0_CLOCKS,								   AM64X_DEV_LED0_LED_CLK,
		CLK_AM64X_BOARD_0_LED_CLK_OUT,
		1),
	DEV_CLK(AM64X_DEV_J7_LED_MAIN_0_CLOCKS,								   AM64X_DEV_LED0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK,
		    CLK_AM64X_MAIN_CPTS_CLK_SEL_OUT0,							   1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,					   1,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,				   1,
		       7),
	DEV_CLK(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1),
	DEV_CLK_OUTPUT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2),
	DEV_CLK_OUTPUT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3),
	DEV_CLK_OUTPUT(AM64X_DEV_K3_CPTS_MAIN_0_CLOCKS,							   AM64X_DEV_CPTS0_CPTS_GENF4,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4),
	DEV_CLK(AM64X_DEV_K3_DDPA_MAIN_0_CLOCKS,							   AM64X_DEV_DDPA0_DDPA_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_0_CLOCKS,							   AM64X_DEV_EPWM0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_1_CLOCKS,							   AM64X_DEV_EPWM1_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_2_CLOCKS,							   AM64X_DEV_EPWM2_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_3_CLOCKS,							   AM64X_DEV_EPWM3_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_4_CLOCKS,							   AM64X_DEV_EPWM4_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_5_CLOCKS,							   AM64X_DEV_EPWM5_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_6_CLOCKS,							   AM64X_DEV_EPWM6_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_7_CLOCKS,							   AM64X_DEV_EPWM7_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3_EPWM_MAIN_8_CLOCKS,							   AM64X_DEV_EPWM8_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_K3VTM_N16FFC_MAIN_0_CLOCKS,							   AM64X_DEV_VTM0_FIX_REF2_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_K3VTM_N16FFC_MAIN_0_CLOCKS,							   AM64X_DEV_VTM0_FIX_REF_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_K3VTM_N16FFC_MAIN_0_CLOCKS,							   AM64X_DEV_VTM0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_MCANSS_MAIN_0_CLOCKS,							   AM64X_DEV_MCAN0_MCANSS_CCLK_CLK,
		    CLK_AM64X_MAIN_MCANN_CLK_SEL_OUT0,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_0_CLOCKS,							   AM64X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_0_CLOCKS,							   AM64X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_0_CLOCKS,							   AM64X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_0_CLOCKS,							   AM64X_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       3),
	DEV_CLK(AM64X_DEV_MCANSS_MAIN_0_CLOCKS,								   AM64X_DEV_MCAN0_MCANSS_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_MCANSS_MAIN_1_CLOCKS,							   AM64X_DEV_MCAN1_MCANSS_CCLK_CLK,
		    CLK_AM64X_MAIN_MCANN_CLK_SEL_OUT1,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_1_CLOCKS,							   AM64X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_1_CLOCKS,							   AM64X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_1_CLOCKS,							   AM64X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_MCANSS_MAIN_1_CLOCKS,							   AM64X_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       3),
	DEV_CLK(AM64X_DEV_MCANSS_MAIN_1_CLOCKS,								   AM64X_DEV_MCAN1_MCANSS_HCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_0_CLOCKS,							   AM64X_DEV_I2C0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_0_CLOCKS,							   AM64X_DEV_I2C0_PISCL,
		CLK_AM64X_BOARD_0_I2C0_SCL_OUT,
		1),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_0_CLOCKS,							   AM64X_DEV_I2C0_PISYS_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_MSHSI2C_MAIN_0_CLOCKS,							   AM64X_DEV_I2C0_PORSCL,
		       CLK_AM64X_MSHSI2C_MAIN_0_PORSCL),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_1_CLOCKS,							   AM64X_DEV_I2C1_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_1_CLOCKS,							   AM64X_DEV_I2C1_PISCL,
		CLK_AM64X_BOARD_0_I2C1_SCL_OUT,
		1),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_1_CLOCKS,							   AM64X_DEV_I2C1_PISYS_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_MSHSI2C_MAIN_1_CLOCKS,							   AM64X_DEV_I2C1_PORSCL,
		       CLK_AM64X_MSHSI2C_MAIN_1_PORSCL),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_2_CLOCKS,							   AM64X_DEV_I2C2_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_2_CLOCKS,							   AM64X_DEV_I2C2_PISCL,
		CLK_AM64X_BOARD_0_I2C2_SCL_OUT,
		1),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_2_CLOCKS,							   AM64X_DEV_I2C2_PISYS_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_MSHSI2C_MAIN_2_CLOCKS,							   AM64X_DEV_I2C2_PORSCL,
		       CLK_AM64X_MSHSI2C_MAIN_2_PORSCL),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_3_CLOCKS,							   AM64X_DEV_I2C3_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_3_CLOCKS,							   AM64X_DEV_I2C3_PISCL,
		CLK_AM64X_BOARD_0_I2C3_SCL_OUT,
		1),
	DEV_CLK(AM64X_DEV_MSHSI2C_MAIN_3_CLOCKS,							   AM64X_DEV_I2C3_PISYS_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(AM64X_DEV_MSHSI2C_MAIN_3_CLOCKS,							   AM64X_DEV_I2C3_PORSCL,
		       CLK_AM64X_MSHSI2C_MAIN_3_PORSCL),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_0_CLOCKS,							   AM64X_DEV_MSRAM_256K0_CCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_0_CLOCKS,							   AM64X_DEV_MSRAM_256K0_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_1_CLOCKS,							   AM64X_DEV_MSRAM_256K1_CCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_1_CLOCKS,							   AM64X_DEV_MSRAM_256K1_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_2_CLOCKS,							   AM64X_DEV_MSRAM_256K2_CCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_2_CLOCKS,							   AM64X_DEV_MSRAM_256K2_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_3_CLOCKS,							   AM64X_DEV_MSRAM_256K3_CCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_3_CLOCKS,							   AM64X_DEV_MSRAM_256K3_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_4_CLOCKS,							   AM64X_DEV_MSRAM_256K4_CCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_4_CLOCKS,							   AM64X_DEV_MSRAM_256K4_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_5_CLOCKS,							   AM64X_DEV_MSRAM_256K5_CCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_MSRAM32KX64E_MAIN_5_CLOCKS,							   AM64X_DEV_MSRAM_256K5_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_CBA_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK,
		    CLK_AM64X_MAIN_PCIE0_CPTS_CLK_SEL_OUT0,						   1,
		    8),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT,						   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT,						   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,					   1,
		       6),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_LANE0_REFCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_REFCLK,
		1),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_LANE0_RXCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXCLK,
		1),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_LANE0_RXFCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXFCLK,
		1),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_LANE0_TXFCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXFCLK,
		1),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_LANE0_TXMCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		1),
	DEV_CLK(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,							   AM64X_DEV_PCIE0_PCIE_PM_CLK,
		CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,						   AM64X_DEV_PCIE0_PCIE_LANE0_TXCLK,
		       CLK_AM64X_PCIE_G2X1_64_MAIN_0_PCIE_LANE0_TXCLK),
	DEV_CLK(AM64X_DEV_POSTDIV1_16FFT_MAIN_1_CLOCKS,							   AM64X_DEV_POSTDIV1_16FFT1_FREF_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_POSTDIV1_16FFT_MAIN_1_CLOCKS,							   AM64X_DEV_POSTDIV1_16FFT1_POSTDIV_CLKIN_CLK,
		CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV1_16FFT_MAIN_1_CLOCKS,						   AM64X_DEV_POSTDIV1_16FFT1_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV1_16FFT_MAIN_1_CLOCKS,						   AM64X_DEV_POSTDIV1_16FFT1_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK),
	DEV_CLK(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_POSTDIV4_16FF0_FREF_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,							   AM64X_DEV_POSTDIV4_16FF0_POSTDIV_CLKIN_CLK,
		CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF0_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF0_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF0_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF0_HSDIVOUT8_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_0_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF0_HSDIVOUT9_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK),
	DEV_CLK(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,							   AM64X_DEV_POSTDIV4_16FF2_FREF_CLK,
		CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,							   AM64X_DEV_POSTDIV4_16FF2_POSTDIV_CLKIN_CLK,
		CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF2_HSDIVOUT5_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF2_HSDIVOUT6_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF2_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF2_HSDIVOUT8_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK),
	DEV_CLK_OUTPUT(AM64X_DEV_POSTDIV4_16FF_MAIN_2_CLOCKS,						   AM64X_DEV_POSTDIV4_16FF2_HSDIVOUT9_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK),
	DEV_CLK(AM64X_DEV_PSRAM256X32E_MAIN_0_CLOCKS,							   AM64X_DEV_PSRAMECC0_CLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_0_R5_0_CLOCKS,						   AM64X_DEV_R5FSS0_CORE0_CPU_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_0_R5_0_CLOCKS,						   AM64X_DEV_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_0_R5_1_CLOCKS,						   AM64X_DEV_R5FSS0_CORE1_CPU_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_0_R5_1_CLOCKS,						   AM64X_DEV_R5FSS0_CORE1_INTERFACE_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_1_R5_0_CLOCKS,						   AM64X_DEV_R5FSS1_CORE0_CPU_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_1_R5_0_CLOCKS,						   AM64X_DEV_R5FSS1_CORE0_INTERFACE_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_1_R5_1_CLOCKS,						   AM64X_DEV_R5FSS1_CORE1_CPU_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK(AM64X_DEV_PULSAR_LITE_MAIN_1_R5_1_CLOCKS,						   AM64X_DEV_R5FSS1_CORE1_INTERFACE_CLK,
		CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,						   AM64X_DEV_RTI0_RTI_CLK,
		    CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT0,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,						   AM64X_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,						   AM64X_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,						   AM64X_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,						   AM64X_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,							   AM64X_DEV_RTI0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,						   AM64X_DEV_RTI1_RTI_CLK,
		    CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT1,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,						   AM64X_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,						   AM64X_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,						   AM64X_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,						   AM64X_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,							   AM64X_DEV_RTI1_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,						   AM64X_DEV_RTI8_RTI_CLK,
		    CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT2,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,						   AM64X_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,						   AM64X_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,						   AM64X_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,						   AM64X_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,							   AM64X_DEV_RTI8_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,						   AM64X_DEV_RTI9_RTI_CLK,
		    CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT3,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,						   AM64X_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,						   AM64X_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,						   AM64X_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,						   AM64X_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,							   AM64X_DEV_RTI9_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,						   AM64X_DEV_RTI10_RTI_CLK,
		    CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT4,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,						   AM64X_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,						   AM64X_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,						   AM64X_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,						   AM64X_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,							   AM64X_DEV_RTI10_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,						   AM64X_DEV_RTI11_RTI_CLK,
		    CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT5,							   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,						   AM64X_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,						   AM64X_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,						   AM64X_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,						   AM64X_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       3),
	DEV_CLK(AM64X_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,							   AM64X_DEV_RTI11_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_SA2_UL_MAIN_0_CLOCKS,								   AM64X_DEV_SA2_UL0_PKA_IN_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		1),
	DEV_CLK(AM64X_DEV_SA2_UL_MAIN_0_CLOCKS,								   AM64X_DEV_SA2_UL0_X1_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_SA2_UL_MAIN_0_CLOCKS,								   AM64X_DEV_SA2_UL0_X2_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_A53_0_CLOCKS,					   AM64X_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK,
		CLK_AM64X_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_A53_1_CLOCKS,					   AM64X_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK,
		CLK_AM64X_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,				   AM64X_DEV_A53SS0_COREPAC_ARM_CLK_CLK,
		CLK_AM64X_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,				   AM64X_DEV_A53SS0_PLL_CTRL_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,			   AM64X_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_AM64X_SAM64_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK(AM64X_DEV_SAM64_DDR_WRAP_MAIN_0_CLOCKS,							   AM64X_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK,
		CLK_AM64X_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		1),
	DEV_CLK(AM64X_DEV_SAM64_DDR_WRAP_MAIN_0_CLOCKS,							   AM64X_DEV_DDR16SS0_PLL_CTRL_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_SAM64_MAIN_PSC_WRAP_MAIN_0_CLOCKS,						   AM64X_DEV_PSC0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_SAM64_MAIN_PSC_WRAP_MAIN_0_CLOCKS,						   AM64X_DEV_PSC0_SLOW_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(AM64X_DEV_SPI_MAIN_0_CLOCKS,								   AM64X_DEV_MCSPI0_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		10),
	DEV_CLK_MUX(AM64X_DEV_SPI_MAIN_0_CLOCKS,							   AM64X_DEV_MCSPI0_IO_CLKSPII_CLK,
		    CLK_AM64X_MAIN_SPI0_MSTR_LP_CLKSEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_0_CLOCKS,							   AM64X_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI0_CLK_OUT,							   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_0_CLOCKS,							   AM64X_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_0_IO_CLKSPIO_CLK,						   1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MAIN_0_CLOCKS,								   AM64X_DEV_MCSPI0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MAIN_0_CLOCKS,							   AM64X_DEV_MCSPI0_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_0_IO_CLKSPIO_CLK),
	DEV_CLK(AM64X_DEV_SPI_MAIN_1_CLOCKS,								   AM64X_DEV_MCSPI1_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		10),
	DEV_CLK_MUX(AM64X_DEV_SPI_MAIN_1_CLOCKS,							   AM64X_DEV_MCSPI1_IO_CLKSPII_CLK,
		    CLK_AM64X_MAIN_SPI1_MSTR_LP_CLKSEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_1_CLOCKS,							   AM64X_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI1_CLK_OUT,							   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_1_CLOCKS,							   AM64X_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_1_IO_CLKSPIO_CLK,						   1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MAIN_1_CLOCKS,								   AM64X_DEV_MCSPI1_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MAIN_1_CLOCKS,							   AM64X_DEV_MCSPI1_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_1_IO_CLKSPIO_CLK),
	DEV_CLK(AM64X_DEV_SPI_MAIN_2_CLOCKS,								   AM64X_DEV_MCSPI2_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		10),
	DEV_CLK_MUX(AM64X_DEV_SPI_MAIN_2_CLOCKS,							   AM64X_DEV_MCSPI2_IO_CLKSPII_CLK,
		    CLK_AM64X_MAIN_SPI2_MSTR_LP_CLKSEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_2_CLOCKS,							   AM64X_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI2_CLK_OUT,							   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_2_CLOCKS,							   AM64X_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_2_IO_CLKSPIO_CLK,						   1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MAIN_2_CLOCKS,								   AM64X_DEV_MCSPI2_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MAIN_2_CLOCKS,							   AM64X_DEV_MCSPI2_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_2_IO_CLKSPIO_CLK),
	DEV_CLK(AM64X_DEV_SPI_MAIN_3_CLOCKS,								   AM64X_DEV_MCSPI3_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		10),
	DEV_CLK_MUX(AM64X_DEV_SPI_MAIN_3_CLOCKS,							   AM64X_DEV_MCSPI3_IO_CLKSPII_CLK,
		    CLK_AM64X_MAIN_SPI3_MSTR_LP_CLKSEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_3_CLOCKS,							   AM64X_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI3_CLK_OUT,							   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_3_CLOCKS,							   AM64X_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_3_IO_CLKSPIO_CLK,						   1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MAIN_3_CLOCKS,								   AM64X_DEV_MCSPI3_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MAIN_3_CLOCKS,							   AM64X_DEV_MCSPI3_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_3_IO_CLKSPIO_CLK),
	DEV_CLK(AM64X_DEV_SPI_MAIN_4_CLOCKS,								   AM64X_DEV_MCSPI4_CLKSPIREF_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		10),
	DEV_CLK_MUX(AM64X_DEV_SPI_MAIN_4_CLOCKS,							   AM64X_DEV_MCSPI4_IO_CLKSPII_CLK,
		    CLK_AM64X_MAIN_SPI4_MSTR_LP_CLKSEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_4_CLOCKS,							   AM64X_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI4_CLK_OUT,							   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_SPI_MAIN_4_CLOCKS,							   AM64X_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_4_IO_CLKSPIO_CLK,						   1,
		       1),
	DEV_CLK(AM64X_DEV_SPI_MAIN_4_CLOCKS,								   AM64X_DEV_MCSPI4_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(AM64X_DEV_SPI_MAIN_4_CLOCKS,							   AM64X_DEV_MCSPI4_IO_CLKSPIO_CLK,
		       CLK_AM64X_SPI_MAIN_4_IO_CLKSPIO_CLK),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_0_CLOCKS,							   AM64X_DEV_UART0_FCLK_CLK,
		    CLK_AM64X_MAIN_USART0_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_0_CLOCKS,							   AM64X_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_0_CLOCKS,							   AM64X_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_0_CLOCKS,								   AM64X_DEV_UART0_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_SPINLOCK256_MAIN_0_CLOCKS,							   AM64X_DEV_SPINLOCK0_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_TIMER_MGR1024_MAIN_0_CLOCKS,							   AM64X_DEV_TIMERMGR0_VCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_1_CLOCKS,							   AM64X_DEV_UART1_FCLK_CLK,
		    CLK_AM64X_MAIN_USART1_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_1_CLOCKS,							   AM64X_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_1_CLOCKS,							   AM64X_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_1_CLOCKS,								   AM64X_DEV_UART1_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_2_CLOCKS,							   AM64X_DEV_UART2_FCLK_CLK,
		    CLK_AM64X_MAIN_USART2_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_2_CLOCKS,							   AM64X_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_2_CLOCKS,							   AM64X_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_2_CLOCKS,								   AM64X_DEV_UART2_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_3_CLOCKS,							   AM64X_DEV_UART3_FCLK_CLK,
		    CLK_AM64X_MAIN_USART3_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_3_CLOCKS,							   AM64X_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_3_CLOCKS,							   AM64X_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_3_CLOCKS,								   AM64X_DEV_UART3_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_4_CLOCKS,							   AM64X_DEV_UART4_FCLK_CLK,
		    CLK_AM64X_MAIN_USART4_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_4_CLOCKS,							   AM64X_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_4_CLOCKS,							   AM64X_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_4_CLOCKS,								   AM64X_DEV_UART4_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_5_CLOCKS,							   AM64X_DEV_UART5_FCLK_CLK,
		    CLK_AM64X_MAIN_USART5_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_5_CLOCKS,							   AM64X_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_5_CLOCKS,							   AM64X_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_5_CLOCKS,								   AM64X_DEV_UART5_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_FSI_TX0_CLK_IN,
		CLK_AM64X_FSI_TX_MAIN_0_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_FSI_TX1_CLK_IN,
		CLK_AM64X_FSI_TX_MAIN_1_FSI_TX_CK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_GPMC0_CLKLB_IN,
		CLK_AM64X_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_GPMC0_CLK_IN,
		CLK_AM64X_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
		1),
	DEV_CLK_MUX(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_GPMC0_FCLK_MUX_IN,
		    CLK_AM64X_MAIN_GPMC_FCLK_SEL_OUT0,							   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_I2C0_SCL_IN,
		CLK_AM64X_MSHSI2C_MAIN_0_PORSCL,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_I2C1_SCL_IN,
		CLK_AM64X_MSHSI2C_MAIN_1_PORSCL,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_I2C2_SCL_IN,
		CLK_AM64X_MSHSI2C_MAIN_2_PORSCL,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_I2C3_SCL_IN,
		CLK_AM64X_MSHSI2C_MAIN_3_PORSCL,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_I2C0_SCL_IN,
		CLK_AM64X_MSHSI2C_MCU_0_PORSCL,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_I2C1_SCL_IN,
		CLK_AM64X_MSHSI2C_MCU_1_PORSCL,
		1),
	DEV_CLK_MUX(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_OBSCLK0_IN,
		    CLK_AM64X_MCU_OBSCLK_OUTMUX_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0,
		       CLK_AM64X_MCU_OBSCLK_DIV_OUT0,
		       1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_SPI0_CLK_IN,
		CLK_AM64X_SPI_MCU_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_SPI1_CLK_IN,
		CLK_AM64X_SPI_MCU_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_SYSCLKOUT0_IN,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK,
		4),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_TIMER_IO0_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_TIMER_IO1_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MCU_1_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_TIMER_IO2_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MCU_TIMER_IO3_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MCU_3_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_MMC1_CLK_IN,
		CLK_AM64X_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK_MUX(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_OBSCLK0_IN,
		    CLK_AM64X_OSBCLK0_DIV_OUT0,
		    1,
		    16),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,					   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0,						   1,
		       10),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1,						   1,
		       11),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1,						   1,
		       12),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2,						   1,
		       13),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3,
		       CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3,						   1,
		       14),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,					   1,
		       15),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,					   1,
		       3),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		       CLK_AM64X_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,					   1,
		       4),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT,						   1,
		       5),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8,
		       CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK,				   8,
		       6),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,					   1,
		       7),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       8),
	DEV_CLK_PARENT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,					   3,
		       9),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_OSPI0_LBCLKO_IN,
		CLK_AM64X_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_PRG0_MDIO0_MDC_IN,
		CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_MDIO_MDCLK_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_PRG0_RGMII1_TXC_IN,
		CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_RGMII0_TXC_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_PRG0_RGMII2_TXC_IN,
		CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_RGMII1_TXC_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_PRG1_MDIO0_MDC_IN,
		CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_MDIO_MDCLK_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_PRG1_RGMII1_TXC_IN,
		CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_RGMII0_TXC_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_PRG1_RGMII2_TXC_IN,
		CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_RGMII1_TXC_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_RGMII1_TXC_IN,
		CLK_AM64X_CPSW_3GUSS_MAIN_0_RGMII1_TXC_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_RGMII2_TXC_IN,
		CLK_AM64X_CPSW_3GUSS_MAIN_0_RGMII2_TXC_O,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_SPI0_CLK_IN,
		CLK_AM64X_SPI_MAIN_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_SPI1_CLK_IN,
		CLK_AM64X_SPI_MAIN_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_SPI2_CLK_IN,
		CLK_AM64X_SPI_MAIN_2_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_SPI3_CLK_IN,
		CLK_AM64X_SPI_MAIN_3_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_SPI4_CLK_IN,
		CLK_AM64X_SPI_MAIN_4_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_SYSCLKOUT0_IN,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK,
		4),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO0_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO10_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO11_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_11_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO1_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO2_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO3_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO4_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO5_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO6_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO7_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO8_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,
		1),
	DEV_CLK(AM64X_DEV_BOARD_0_CLOCKS,								   AM64X_DEV_BOARD0_TIMER_IO9_IN,
		CLK_AM64X_DMTIMER_DMC1MS_MAIN_9_TIMER_PWM,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_FSI_RX0_CLK_OUT,
		       CLK_AM64X_BOARD_0_FSI_RX0_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_FSI_RX1_CLK_OUT,
		       CLK_AM64X_BOARD_0_FSI_RX1_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_FSI_RX2_CLK_OUT,
		       CLK_AM64X_BOARD_0_FSI_RX2_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_FSI_RX3_CLK_OUT,
		       CLK_AM64X_BOARD_0_FSI_RX3_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_FSI_RX4_CLK_OUT,
		       CLK_AM64X_BOARD_0_FSI_RX4_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_FSI_RX5_CLK_OUT,
		       CLK_AM64X_BOARD_0_FSI_RX5_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_GPMC0_CLKLB_OUT,
		       CLK_AM64X_BOARD_0_GPMC0_CLKLB_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_I2C0_SCL_OUT,
		       CLK_AM64X_BOARD_0_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_I2C1_SCL_OUT,
		       CLK_AM64X_BOARD_0_I2C1_SCL_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_I2C2_SCL_OUT,
		       CLK_AM64X_BOARD_0_I2C2_SCL_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_I2C3_SCL_OUT,
		       CLK_AM64X_BOARD_0_I2C3_SCL_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_LED_CLK_OUT,
		       CLK_AM64X_BOARD_0_LED_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_EXT_REFCLK0_OUT,
		       CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_I2C0_SCL_OUT,
		       CLK_AM64X_BOARD_0_MCU_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_I2C1_SCL_OUT,
		       CLK_AM64X_BOARD_0_MCU_I2C1_SCL_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_SPI0_CLK_OUT,
		       CLK_AM64X_BOARD_0_MCU_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MCU_SPI1_CLK_OUT,
		       CLK_AM64X_BOARD_0_MCU_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_MMC1_CLKLB_OUT,
		       CLK_AM64X_BOARD_0_MMC1_CLKLB_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OSPI0_DQS_OUT,
		       CLK_AM64X_BOARD_0_OSPI0_DQS_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_OSPI0_LBCLKO_OUT,
		       CLK_AM64X_BOARD_0_OSPI0_LBCLKO_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG0_RGMII1_RXC_OUT,
		       CLK_AM64X_BOARD_0_PRG0_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG0_RGMII1_TXC_OUT,
		       CLK_AM64X_BOARD_0_PRG0_RGMII1_TXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG0_RGMII2_RXC_OUT,
		       CLK_AM64X_BOARD_0_PRG0_RGMII2_RXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG0_RGMII2_TXC_OUT,
		       CLK_AM64X_BOARD_0_PRG0_RGMII2_TXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG1_RGMII1_RXC_OUT,
		       CLK_AM64X_BOARD_0_PRG1_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG1_RGMII1_TXC_OUT,
		       CLK_AM64X_BOARD_0_PRG1_RGMII1_TXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG1_RGMII2_RXC_OUT,
		       CLK_AM64X_BOARD_0_PRG1_RGMII2_RXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_PRG1_RGMII2_TXC_OUT,
		       CLK_AM64X_BOARD_0_PRG1_RGMII2_TXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_RGMII1_RXC_OUT,
		       CLK_AM64X_BOARD_0_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_RGMII1_TXC_OUT,
		       CLK_AM64X_BOARD_0_RGMII1_TXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_RGMII2_RXC_OUT,
		       CLK_AM64X_BOARD_0_RGMII2_RXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_RGMII2_TXC_OUT,
		       CLK_AM64X_BOARD_0_RGMII2_TXC_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_RMII_REF_CLK_OUT,
		       CLK_AM64X_BOARD_0_RMII_REF_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_SPI0_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_SPI1_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_SPI2_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI2_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_SPI3_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI3_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_SPI4_CLK_OUT,
		       CLK_AM64X_BOARD_0_SPI4_CLK_OUT),
	DEV_CLK_OUTPUT(AM64X_DEV_BOARD_0_CLOCKS,							   AM64X_DEV_BOARD0_TCK_OUT,
		       CLK_AM64X_BOARD_0_TCK_OUT),
	DEV_CLK_MUX(AM64X_DEV_USART_MAIN_6_CLOCKS,							   AM64X_DEV_UART6_FCLK_CLK,
		    CLK_AM64X_MAIN_USART6_FCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_6_CLOCKS,							   AM64X_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6,
		       CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6,					   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USART_MAIN_6_CLOCKS,							   AM64X_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,					   1,
		       1),
	DEV_CLK(AM64X_DEV_USART_MAIN_6_CLOCKS,								   AM64X_DEV_UART6_VBUSP_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_ACLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_CLK_LPM_CLK,
		CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,
		1),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_PCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_PIPE_REFCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_REFCLK,
		1),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_PIPE_RXCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXCLK,
		1),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_PIPE_RXFCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXFCLK,
		1),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_PIPE_TXFCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXFCLK,
		1),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_PIPE_TXMCLK,
		CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXMCLK,
		1),
	DEV_CLK(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_USB2_APB_PCLK_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,						   AM64X_DEV_USB0_USB2_REFCLOCK_CLK,
		    CLK_AM64X_MAIN_USB0_REFCLK_SEL_OUT0,						   1,
		    2),
	DEV_CLK_PARENT(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,					   AM64X_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,					   AM64X_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,					   1,
		       1),
	DEV_CLK_OUTPUT(AM64X_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,					   AM64X_DEV_USB0_PIPE_TXCLK,
		       CLK_AM64X_USB3P0SS64_16FFC_MAIN_0_PIPE_TXCLK),
	DEV_CLK(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,							   AM64X_DEV_SERDES_10G0_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_CORE_REF_CLK,
		    CLK_AM64X_MAIN_SERDES0_CORE_REFCLK_SEL_OUT0,					   1,
		    4),
	DEV_CLK_PARENT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT,						   1,
		       0),
	DEV_CLK_PARENT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT,						   1,
		       1),
	DEV_CLK_PARENT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,
		       CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,					   1,
		       2),
	DEV_CLK_PARENT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		       CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,					   1,
		       3),
	DEV_CLK(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,							   AM64X_DEV_SERDES_10G0_IP1_LN0_TXCLK,
		CLK_AM64X_PCIE_G2X1_64_MAIN_0_PCIE_LANE0_TXCLK,
		1),
	DEV_CLK(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,							   AM64X_DEV_SERDES_10G0_IP2_LN0_TXCLK,
		CLK_AM64X_USB3P0SS64_16FFC_MAIN_0_PIPE_TXCLK,
		1),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP1_LN0_REFCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_REFCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP1_LN0_RXCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP1_LN0_RXFCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXFCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP1_LN0_TXFCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXFCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP1_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP2_LN0_REFCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_REFCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP2_LN0_RXCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP2_LN0_RXFCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXFCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP2_LN0_TXFCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXFCLK),
	DEV_CLK_OUTPUT(AM64X_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,						   AM64X_DEV_SERDES_10G0_IP2_LN0_TXMCLK,
		       CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXMCLK),
	DEV_CLK(AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_IP_0_CLOCKS,						   AM64X_DEV_PBIST0_CLK8_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_NCGO_0_CLOCKS,					   AM64X_DEV_PBIST1_CLK8_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_0_CLOCKS,					   AM64X_DEV_PBIST2_CLK8_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(AM64X_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_1_CLOCKS,					   AM64X_DEV_PBIST3_CLK8_CLK,
		CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
};
static struct dev_clk MAIN_dev_clk[ARRAY_SIZE(MAIN_dev_clk_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct dev_clk_data DMSC_INTERNAL_dev_clk_data[] __attribute__((__section__(".const.devgroup.DMSC_INTERNAL"))) = {
	DEV_CLK(AM64X_DEV_DMSS_AM64_MAIN_0_RINGACC_0_CLOCKS, AM64X_DEV_DMASS0_RINGACC_0_CLK, CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK, 1),
};
static struct dev_clk DMSC_INTERNAL_dev_clk[ARRAY_SIZE(DMSC_INTERNAL_dev_clk_data)] __attribute__((__section__(".bss.devgroup.DMSC_INTERNAL")));

const struct devgroup soc_devgroups[] = {
	[PM_DEVGRP_00] =   {
		.dev_clk_data	= MCU_WAKEUP_dev_clk_data,
		.dev_clk	= MCU_WAKEUP_dev_clk,
		.clk_idx	= 2U,
	},
	[PM_DEVGRP_01] =   {
		.dev_clk_data	= MAIN_dev_clk_data,
		.dev_clk	= MAIN_dev_clk,
		.clk_idx	= 34U,
	},
	[PM_DEVGRP_DMSC] = {
		.dev_clk_data	= DMSC_INTERNAL_dev_clk_data,
		.dev_clk	= DMSC_INTERNAL_dev_clk,
		.clk_idx	= 1U,
	},
};
const size_t soc_devgroup_count = ARRAY_SIZE(soc_devgroups);

const struct soc_device_data *const soc_psc_multiple_domains[] = {
};

const struct dev_data *const soc_device_data_arr[AM64X_DEV_COMPUTE_CLUSTER0_PBIST_0 + 1] = {
	[AM64X_DEV_ADC0] = &am64x_dev_adc12_core_main_0,
	[AM64X_DEV_CMP_EVENT_INTROUTER0] = &am64x_dev_am64_cmp_event_introuter_main_0,
	[AM64X_DEV_DBGSUSPENDROUTER0] = &am64x_dev_am64_dbgsuspendrouter_main_0,
	[AM64X_DEV_MAIN_GPIOMUX_INTROUTER0] = &am64x_dev_am64_main_gpiomux_introuter_main_0,
	[AM64X_DEV_MCU_MCU_GPIOMUX_INTROUTER0] = &am64x_dev_am64_mcu_gpiomux_introuter_mcu_0,
	[AM64X_DEV_TIMESYNC_EVENT_INTROUTER0] = &am64x_dev_am64_timesync_event_introuter_main_0,
	[AM64X_DEV_MCU_M4FSS0] = &am64x_dev_blazar_mcu_0,
	[AM64X_DEV_MCU_M4FSS0_CORE0] = &am64x_dev_blazar_mcu_0_cortex_m4_0,
	[AM64X_DEV_CPSW0] = &am64x_dev_cpsw_3guss_main_0,
	[AM64X_DEV_CPT2_AGGR0] = &am64x_dev_cpt2_aggregator32_main_0,
	[AM64X_DEV_STM0] = &am64x_dev_cxstm500ss_main_0,
	[AM64X_DEV_DCC0] = &am64x_dev_dcc2_main_0,
	[AM64X_DEV_DCC1] = &am64x_dev_dcc2_main_1,
	[AM64X_DEV_DCC2] = &am64x_dev_dcc2_main_2,
	[AM64X_DEV_DCC3] = &am64x_dev_dcc2_main_3,
	[AM64X_DEV_DCC4] = &am64x_dev_dcc2_main_4,
	[AM64X_DEV_DCC5] = &am64x_dev_dcc2_main_5,
	[AM64X_DEV_DMSC0] = &am64x_dev_dmsc_lite_main_0,
	[AM64X_DEV_MCU_DCC0] = &am64x_dev_dcc2_mcu_0,
	[AM64X_DEV_DEBUGSS_WRAP0] = &am64x_dev_debugss_k3_wrap_cv0_main_0,
	[AM64X_DEV_DMASS0] = &am64x_dev_dmss_am64_main_0,
	[AM64X_DEV_DMASS0_BCDMA_0] = &am64x_dev_dmss_am64_main_0_bcdma_0,
	[AM64X_DEV_DMASS0_CBASS_0] = &am64x_dev_dmss_am64_main_0_cbass_0,
	[AM64X_DEV_DMASS0_INTAGGR_0] = &am64x_dev_dmss_am64_main_0_intaggr_0,
	[AM64X_DEV_DMASS0_IPCSS_0] = &am64x_dev_dmss_am64_main_0_ipcss_0,
	[AM64X_DEV_DMASS0_PKTDMA_0] = &am64x_dev_dmss_am64_main_0_pktdma_0,
	[AM64X_DEV_DMASS0_PSILCFG_0] = &am64x_dev_dmss_am64_main_0_psilcfg_0,
	[AM64X_DEV_DMASS0_PSILSS_0] = &am64x_dev_dmss_am64_main_0_psilss_0,
	[AM64X_DEV_DMASS0_RINGACC_0] = &am64x_dev_dmss_am64_main_0_ringacc_0,
	[AM64X_DEV_MCU_TIMER0] = &am64x_dev_dmtimer_dmc1ms_mcu_0,
	[AM64X_DEV_TIMER0] = &am64x_dev_dmtimer_dmc1ms_main_0,
	[AM64X_DEV_TIMER1] = &am64x_dev_dmtimer_dmc1ms_main_1,
	[AM64X_DEV_TIMER2] = &am64x_dev_dmtimer_dmc1ms_main_2,
	[AM64X_DEV_TIMER3] = &am64x_dev_dmtimer_dmc1ms_main_3,
	[AM64X_DEV_TIMER4] = &am64x_dev_dmtimer_dmc1ms_main_4,
	[AM64X_DEV_TIMER5] = &am64x_dev_dmtimer_dmc1ms_main_5,
	[AM64X_DEV_TIMER6] = &am64x_dev_dmtimer_dmc1ms_main_6,
	[AM64X_DEV_TIMER7] = &am64x_dev_dmtimer_dmc1ms_main_7,
	[AM64X_DEV_TIMER8] = &am64x_dev_dmtimer_dmc1ms_main_8,
	[AM64X_DEV_TIMER9] = &am64x_dev_dmtimer_dmc1ms_main_9,
	[AM64X_DEV_TIMER10] = &am64x_dev_dmtimer_dmc1ms_main_10,
	[AM64X_DEV_TIMER11] = &am64x_dev_dmtimer_dmc1ms_main_11,
	[AM64X_DEV_MCU_TIMER1] = &am64x_dev_dmtimer_dmc1ms_mcu_1,
	[AM64X_DEV_MCU_TIMER2] = &am64x_dev_dmtimer_dmc1ms_mcu_2,
	[AM64X_DEV_MCU_TIMER3] = &am64x_dev_dmtimer_dmc1ms_mcu_3,
	[AM64X_DEV_ECAP0] = &am64x_dev_ecap_main_0,
	[AM64X_DEV_ECAP1] = &am64x_dev_ecap_main_1,
	[AM64X_DEV_ECAP2] = &am64x_dev_ecap_main_2,
	[AM64X_DEV_ELM0] = &am64x_dev_elm_main_0,
	[AM64X_DEV_EMIF_DATA_0_VD] = &am64x_dev_emif_data_0_VD,
	[AM64X_DEV_MMCSD0] = &am64x_dev_emmc8ss_16ffc_main_0,
	[AM64X_DEV_MMCSD1] = &am64x_dev_emmcsd4ss_main_0,
	[AM64X_DEV_EQEP0] = &am64x_dev_eqep_t2_main_0,
	[AM64X_DEV_EQEP1] = &am64x_dev_eqep_t2_main_1,
	[AM64X_DEV_GTC0] = &am64x_dev_gtc_r10_main_0,
	[AM64X_DEV_EQEP2] = &am64x_dev_eqep_t2_main_2,
	[AM64X_DEV_ESM0] = &am64x_dev_esm_am64_main_main_0,
	[AM64X_DEV_MCU_ESM0] = &am64x_dev_esm_am64_mcu_mcu_0,
	[AM64X_DEV_FSIRX0] = &am64x_dev_fsi_rx_main_0,
	[AM64X_DEV_FSIRX1] = &am64x_dev_fsi_rx_main_1,
	[AM64X_DEV_FSIRX2] = &am64x_dev_fsi_rx_main_2,
	[AM64X_DEV_FSIRX3] = &am64x_dev_fsi_rx_main_3,
	[AM64X_DEV_FSIRX4] = &am64x_dev_fsi_rx_main_4,
	[AM64X_DEV_FSIRX5] = &am64x_dev_fsi_rx_main_5,
	[AM64X_DEV_FSITX0] = &am64x_dev_fsi_tx_main_0,
	[AM64X_DEV_FSITX1] = &am64x_dev_fsi_tx_main_1,
	[AM64X_DEV_FSS0] = &am64x_dev_fss_ul_main_0,
	[AM64X_DEV_FSS0_FSAS_0] = &am64x_dev_fss_ul_main_0_fsas_0,
	[AM64X_DEV_FSS0_OSPI_0] = &am64x_dev_fss_ul_main_0_ospi_0,
	[AM64X_DEV_GICSS0] = &am64x_dev_gic500ss_1_2_main_0,
	[AM64X_DEV_GPIO0] = &am64x_dev_gpio_144_main_0,
	[AM64X_DEV_GPIO1] = &am64x_dev_gpio_144_main_1,
	[AM64X_DEV_MCU_GPIO0] = &am64x_dev_gpio_144_mcu_0,
	[AM64X_DEV_GPMC0] = &am64x_dev_gpmc_main_0,
	[AM64X_DEV_PRU_ICSSG0] = &am64x_dev_icss_g_16ff_main_0,
	[AM64X_DEV_PRU_ICSSG1] = &am64x_dev_icss_g_16ff_main_1,
	[AM64X_DEV_LED0] = &am64x_dev_j7_led_main_0,
	[AM64X_DEV_CPTS0] = &am64x_dev_k3_cpts_main_0,
	[AM64X_DEV_DDPA0] = &am64x_dev_k3_ddpa_main_0,
	[AM64X_DEV_EPWM0] = &am64x_dev_k3_epwm_main_0,
	[AM64X_DEV_EPWM1] = &am64x_dev_k3_epwm_main_1,
	[AM64X_DEV_EPWM2] = &am64x_dev_k3_epwm_main_2,
	[AM64X_DEV_EPWM3] = &am64x_dev_k3_epwm_main_3,
	[AM64X_DEV_EPWM4] = &am64x_dev_k3_epwm_main_4,
	[AM64X_DEV_EPWM5] = &am64x_dev_k3_epwm_main_5,
	[AM64X_DEV_EPWM6] = &am64x_dev_k3_epwm_main_6,
	[AM64X_DEV_EPWM7] = &am64x_dev_k3_epwm_main_7,
	[AM64X_DEV_EPWM8] = &am64x_dev_k3_epwm_main_8,
	[AM64X_DEV_VTM0] = &am64x_dev_k3vtm_n16ffc_main_0,
	[AM64X_DEV_MAILBOX0] = &am64x_dev_mailbox8_main_0,
	[AM64X_DEV_MAIN2MCU_VD] = &am64x_dev_main2mcu_VD,
	[AM64X_DEV_MCAN0] = &am64x_dev_mcanss_main_0,
	[AM64X_DEV_MCAN1] = &am64x_dev_mcanss_main_1,
	[AM64X_DEV_MCU_MCRC64_0] = &am64x_dev_mcrc64_mcu_0,
	[AM64X_DEV_MCU2MAIN_VD] = &am64x_dev_mcu2main_VD,
	[AM64X_DEV_I2C0] = &am64x_dev_mshsi2c_main_0,
	[AM64X_DEV_I2C1] = &am64x_dev_mshsi2c_main_1,
	[AM64X_DEV_I2C2] = &am64x_dev_mshsi2c_main_2,
	[AM64X_DEV_I2C3] = &am64x_dev_mshsi2c_main_3,
	[AM64X_DEV_MCU_I2C0] = &am64x_dev_mshsi2c_mcu_0,
	[AM64X_DEV_MCU_I2C1] = &am64x_dev_mshsi2c_mcu_1,
	[AM64X_DEV_MSRAM_256K0] = &am64x_dev_msram32kx64e_main_0,
	[AM64X_DEV_MSRAM_256K1] = &am64x_dev_msram32kx64e_main_1,
	[AM64X_DEV_MSRAM_256K2] = &am64x_dev_msram32kx64e_main_2,
	[AM64X_DEV_MSRAM_256K3] = &am64x_dev_msram32kx64e_main_3,
	[AM64X_DEV_MSRAM_256K4] = &am64x_dev_msram32kx64e_main_4,
	[AM64X_DEV_MSRAM_256K5] = &am64x_dev_msram32kx64e_main_5,
	[AM64X_DEV_PCIE0] = &am64x_dev_pcie_g2x1_64_main_0,
	[AM64X_DEV_POSTDIV1_16FFT1] = &am64x_dev_postdiv1_16fft_main_1,
	[AM64X_DEV_POSTDIV4_16FF0] = &am64x_dev_postdiv4_16ff_main_0,
	[AM64X_DEV_POSTDIV4_16FF2] = &am64x_dev_postdiv4_16ff_main_2,
	[AM64X_DEV_PSRAMECC0] = &am64x_dev_psram256x32e_main_0,
	[AM64X_DEV_R5FSS0] = &am64x_dev_pulsar_lite_main_0,
	[AM64X_DEV_R5FSS1] = &am64x_dev_pulsar_lite_main_1,
	[AM64X_DEV_R5FSS0_CORE0] = &am64x_dev_pulsar_lite_main_0_R5_0,
	[AM64X_DEV_R5FSS0_CORE1] = &am64x_dev_pulsar_lite_main_0_R5_1,
	[AM64X_DEV_R5FSS1_CORE0] = &am64x_dev_pulsar_lite_main_1_R5_0,
	[AM64X_DEV_R5FSS1_CORE1] = &am64x_dev_pulsar_lite_main_1_R5_1,
	[AM64X_DEV_RTI0] = &am64x_dev_rti_cfg1_main_a53_0,
	[AM64X_DEV_RTI1] = &am64x_dev_rti_cfg1_main_a53_1,
	[AM64X_DEV_RTI8] = &am64x_dev_rti_cfg1_main_r5_0,
	[AM64X_DEV_RTI9] = &am64x_dev_rti_cfg1_main_r5_1,
	[AM64X_DEV_RTI10] = &am64x_dev_rti_cfg1_main_r5_2,
	[AM64X_DEV_RTI11] = &am64x_dev_rti_cfg1_main_r5_3,
	[AM64X_DEV_MCU_RTI0] = &am64x_dev_rti_cfg1_mcu_0,
	[AM64X_DEV_SA2_UL0] = &am64x_dev_sa2_ul_main_0,
	[AM64X_DEV_COMPUTE_CLUSTER0] = &am64x_dev_sam64_a53_256kb_wrap_main_0,
	[AM64X_DEV_A53SS0_CORE_0] = &am64x_dev_sam64_a53_256kb_wrap_main_0_a53_0,
	[AM64X_DEV_A53SS0_CORE_1] = &am64x_dev_sam64_a53_256kb_wrap_main_0_a53_1,
	[AM64X_DEV_A53SS0] = &am64x_dev_sam64_a53_256kb_wrap_main_0_arm_corepack_0,
	[AM64X_DEV_DDR16SS0] = &am64x_dev_sam64_ddr_wrap_main_0,
	[AM64X_DEV_PSC0] = &am64x_dev_sam64_main_psc_wrap_main_0.drv_data.dev_data,
	[AM64X_DEV_MCU_PSC0] = &am64x_dev_sam64_mcu_psc_wrap_mcu_0.drv_data.dev_data,
	[AM64X_DEV_MCSPI0] = &am64x_dev_spi_main_0,
	[AM64X_DEV_MCSPI1] = &am64x_dev_spi_main_1,
	[AM64X_DEV_MCSPI2] = &am64x_dev_spi_main_2,
	[AM64X_DEV_MCSPI3] = &am64x_dev_spi_main_3,
	[AM64X_DEV_MCSPI4] = &am64x_dev_spi_main_4,
	[AM64X_DEV_UART0] = &am64x_dev_usart_main_0,
	[AM64X_DEV_MCU_MCSPI0] = &am64x_dev_spi_mcu_0,
	[AM64X_DEV_MCU_MCSPI1] = &am64x_dev_spi_mcu_1,
	[AM64X_DEV_MCU_UART0] = &am64x_dev_usart_mcu_0,
	[AM64X_DEV_SPINLOCK0] = &am64x_dev_spinlock256_main_0,
	[AM64X_DEV_TIMERMGR0] = &am64x_dev_timer_mgr1024_main_0,
	[AM64X_DEV_UART1] = &am64x_dev_usart_main_1,
	[AM64X_DEV_UART2] = &am64x_dev_usart_main_2,
	[AM64X_DEV_UART3] = &am64x_dev_usart_main_3,
	[AM64X_DEV_UART4] = &am64x_dev_usart_main_4,
	[AM64X_DEV_UART5] = &am64x_dev_usart_main_5,
	[AM64X_DEV_BOARD0] = &am64x_dev_board_0,
	[AM64X_DEV_UART6] = &am64x_dev_usart_main_6,
	[AM64X_DEV_MCU_UART1] = &am64x_dev_usart_mcu_1,
	[AM64X_DEV_USB0] = &am64x_dev_usb3p0ss64_16ffc_main_0,
	[AM64X_DEV_SERDES_10G0] = &am64x_dev_wiz16b2m4ct_main_0,
	[AM64X_DEV_PBIST0] = &am64x_dev_k3_pbist_8c28p_wrap_main_ip_0,
	[AM64X_DEV_PBIST1] = &am64x_dev_k3_pbist_8c28p_wrap_main_ncgo_0,
	[AM64X_DEV_PBIST2] = &am64x_dev_k3_pbist_8c28p_wrap_main_pulsar_0,
	[AM64X_DEV_PBIST3] = &am64x_dev_k3_pbist_8c28p_wrap_main_pulsar_1,
	[AM64X_DEV_COMPUTE_CLUSTER0_PBIST_0] = &am64x_dev_sam64_a53_256kb_wrap_main_0_pbist_0,
};

struct device soc_devices[ARRAY_SIZE(soc_device_data_arr)];
const size_t soc_device_count = ARRAY_SIZE(soc_device_data_arr);

struct device *const this_dev = soc_devices + AM64X_DEV_DMSC0;
