Efinity Synthesis report for project edb_top
Version: 2023.2.307.5.10
Generated at: Jul 06, 2024 19:00:17
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : edb_top

### ### File List (begin) ### ### ###
C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v:414)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 47
Total number of FFs with enable signals: 746
CE signal <ceg_net5>, number of controlling flip flops: 3
CE signal <la0/n1105>, number of controlling flip flops: 21
CE signal <la0/n8670>, number of controlling flip flops: 64
CE signal <la0/n1964>, number of controlling flip flops: 22
CE signal <la0/addr_ct_en>, number of controlling flip flops: 31
CE signal <la0/op_reg_en>, number of controlling flip flops: 4
CE signal <ceg_net26>, number of controlling flip flops: 6
CE signal <la0/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net14>, number of controlling flip flops: 64
CE signal <la0/n2873>, number of controlling flip flops: 3
CE signal <la0/n2888>, number of controlling flip flops: 8
CE signal <la0/n3086>, number of controlling flip flops: 8
CE signal <la0/n3284>, number of controlling flip flops: 3
CE signal <la0/n3299>, number of controlling flip flops: 8
CE signal <la0/n3497>, number of controlling flip flops: 8
CE signal <la0/n3737>, number of controlling flip flops: 3
CE signal <la0/n3752>, number of controlling flip flops: 3
CE signal <la0/n3950>, number of controlling flip flops: 3
CE signal <la0/n4148>, number of controlling flip flops: 3
CE signal <la0/n4163>, number of controlling flip flops: 3
CE signal <la0/n4361>, number of controlling flip flops: 3
CE signal <la0/n4575>, number of controlling flip flops: 3
CE signal <la0/n4986>, number of controlling flip flops: 3
CE signal <la0/n8722>, number of controlling flip flops: 3
CE signal <la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <la0/n8152>, number of controlling flip flops: 64
CE signal <la0/n8216>, number of controlling flip flops: 64
CE signal <la0/n8280>, number of controlling flip flops: 64
CE signal <ceg_net221>, number of controlling flip flops: 32
CE signal <la0/la_biu_inst/n1168>, number of controlling flip flops: 4
CE signal <la0/la_biu_inst/n352>, number of controlling flip flops: 17
CE signal <la0/la_biu_inst/n1271>, number of controlling flip flops: 14
CE signal <ceg_net345>, number of controlling flip flops: 2
CE signal <ceg_net348>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 16
CE signal <la0/la_biu_inst/fifo_pop>, number of controlling flip flops: 16
CE signal <la0/la_biu_inst/fifo_push>, number of controlling flip flops: 16
CE signal <ceg_net355>, number of controlling flip flops: 34
CE signal <la0/la_biu_inst/fifo_with_read_inst/n829>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n159>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n208>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n257>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n306>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n355>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n404>, number of controlling flip flops: 1
CE signal <debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 6
Total number of FFs with set/reset signals: 757
SR signal <bscan_RESET>, number of controlling flip flops: 645
SR signal <la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <la0/la_resetn>, number of controlling flip flops: 27
SR signal <la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 33
SR signal <la0/la_biu_inst/fifo_with_read_inst/n967>, number of controlling flip flops: 49
SR signal <la0/la_biu_inst/n2013>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12' WE[1] tied off to 0.
Memory instance 'la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i25
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5517)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5517)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i5
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5517)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5517)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i6
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5517)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i25
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5517)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i24
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i24
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i29
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i29
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i28
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i28
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i27
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" removed instance : la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/i26
@ "C:/FPGA/EFINIX/UDP/UDP/work_dbg/debug_top.v (5578)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i26
FF Output: la0/data_from_biu[13](=0)
FF Output: la0/data_from_biu[14](=0)
FF Output: la0/data_from_biu[15](=0)
FF Output: la0/data_from_biu[16](=0)
FF Output: la0/data_from_biu[17](=0)
FF Output: la0/data_from_biu[18](=0)
FF Output: la0/data_from_biu[19](=0)
FF Output: la0/data_from_biu[20](=0)
FF Output: la0/data_from_biu[21](=0)
FF Output: la0/data_from_biu[22](=0)
FF Output: la0/data_from_biu[23](=0)
FF Output: la0/data_from_biu[24](=0)
FF Output: la0/data_from_biu[25](=0)
FF Output: la0/data_from_biu[26](=0)
FF Output: la0/data_from_biu[27](=0)
FF Output: la0/data_from_biu[28](=0)
FF Output: la0/data_from_biu[29](=0)
FF Output: la0/data_from_biu[30](=0)
FF Output: la0/data_from_biu[31](=0)
FF Output: la0/data_from_biu[32](=0)
FF Output: la0/data_from_biu[33](=0)
FF Output: la0/data_from_biu[34](=0)
FF Output: la0/data_from_biu[35](=0)
FF Output: la0/data_from_biu[36](=0)
FF Output: la0/data_from_biu[37](=0)
FF Output: la0/data_from_biu[38](=0)
FF Output: la0/data_from_biu[39](=0)
FF Output: la0/data_from_biu[40](=0)
FF Output: la0/data_from_biu[41](=0)
FF Output: la0/data_from_biu[42](=0)
FF Output: la0/data_from_biu[43](=0)
FF Output: la0/data_from_biu[44](=0)
FF Output: la0/data_from_biu[45](=0)
FF Output: la0/data_from_biu[46](=0)
FF Output: la0/data_from_biu[47](=0)
FF Output: la0/data_from_biu[48](=0)
FF Output: la0/data_from_biu[49](=0)
FF Output: la0/data_from_biu[50](=0)
FF Output: la0/data_from_biu[51](=0)
FF Output: la0/data_from_biu[52](=0)
FF Output: la0/data_from_biu[53](=0)
FF Output: la0/data_from_biu[54](=0)
FF Output: la0/data_from_biu[55](=0)
FF Output: la0/data_from_biu[56](=0)
FF Output: la0/data_from_biu[57](=0)
FF Output: la0/data_from_biu[58](=0)
FF Output: la0/data_from_biu[59](=0)
FF Output: la0/data_from_biu[60](=0)
FF Output: la0/data_from_biu[61](=0)
FF Output: la0/data_from_biu[62](=0)
FF Output: la0/data_from_biu[63](=0)
FF instance: la0/address_counter[31]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[0]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[16]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[16]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[1]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[2]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[3]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[4]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[5]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[6]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[7]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[8]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[9]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[10]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[11]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[12]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[13]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[14]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[15]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[16]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
edb_top:edb_top                                                   877(0)       12(0)      131(0)     1169(0)      0(0)    104(0)      0(0)
 +la0:edb_la_top_renamed_due_excessive_length_1                 791(520)       12(0)     131(51)   1141(700)      0(0)    104(0)      0(0)
  +axi_crc_i:edb_adbg_crc32                                       32(32)        0(0)        0(0)      55(55)      0(0)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu:compar...      19(19)        0(0)        0(0)      27(27)      0(0)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(W...      19(19)        0(0)        0(0)      27(27)      0(0)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu:compar...        9(9)        0(0)        0(0)      15(15)      0(0)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(W...        9(9)        0(0)        0(0)      14(14)      0(0)      0(0)      0(0)
  +GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu:compar...        1(1)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(W...        8(8)        0(0)        0(0)      11(11)      0(0)      0(0)      0(0)
  +trigger_tu:trigger_unit(WIDTH=32'b011,PIPE=1)                    1(1)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
  +genblk2.global_capture_inst:trigger_unit(WIDTH=32'b011...        1(1)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01100,DATA_DEPTH=...     172(48)       12(0)       80(0)     288(65)      0(0)    104(0)      0(0)
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b011...     124(92)      12(12)      80(80)    223(106)      0(0)    104(0)      0(0)
    +transcode_write_addr:fifo_address_trancode_unit(TOTA...      16(16)        0(0)        0(0)      23(23)      0(0)      0(0)      0(0)
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL...      16(16)        0(0)        0(0)      16(16)      0(0)      0(0)      0(0)
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(D...        0(0)        0(0)        0(0)      78(78)      0(0)  104(104)      0(0)
 +debug_hub_inst:debug_hub                                        86(86)        0(0)        0(0)      28(28)      0(0)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

     Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
     -----     ----------     ----------   ------------    -----------
 bscan_TCK            645              0              0              0
   la0_clk            232             12            208              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Titanium
device : Ti180M484
project : edb_top
root : edb_top
I,include : C:/FPGA/EFINIX/UDP/UDP
I,include : C:/FPGA/EFINIX/UDP/UDP/ip/udp_i2c
I,include : C:/FPGA/EFINIX/UDP/UDP/ip/udp_gmii_fifo
output-dir : C:/FPGA/EFINIX/UDP/UDP/outflow
work-dir : C:/FPGA/EFINIX/UDP/UDP/work_dbg
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 640
max-dsp-cascade : 32
max_mult : -1
max_ram : -1
mode : speed
num_srl : -1

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	23
OUTPUT PORTS    : 	1

EFX_ADD         : 	131
EFX_LUT4        : 	1169
   1-2  Inputs  : 	233
   3    Inputs  : 	339
   4    Inputs  : 	597
EFX_FF          : 	877
EFX_SRL8        : 	12
EFX_RAM10       : 	104
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 22s
Elapsed synthesis time : 22s
