{"position": "R&D Test Engineer", "company": "Intel Corporation", "profiles": ["Experience Power Integrity Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Chandler, AZ R&D Test Engineer Intel Corporation July 2011  \u2013  August 2013  (2 years 2 months) Chandler, AZ Power Integrity Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Chandler, AZ Power Integrity Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Chandler, AZ R&D Test Engineer Intel Corporation July 2011  \u2013  August 2013  (2 years 2 months) Chandler, AZ R&D Test Engineer Intel Corporation July 2011  \u2013  August 2013  (2 years 2 months) Chandler, AZ Skills Analog Mixed Signal Skills  Analog Mixed Signal Analog Mixed Signal Analog Mixed Signal Education Arizona State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2007  \u2013 2011 Arizona State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2007  \u2013 2011 Arizona State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2007  \u2013 2011 Arizona State University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 2007  \u2013 2011 ", "Experience R&D test engineer Intel Corporation October 2014  \u2013 Present (11 months) senior software engineer STE (Beijing)Co., Ltd. February 2010  \u2013  September 2014  (4 years 8 months) R&D test engineer Intel Corporation October 2014  \u2013 Present (11 months) R&D test engineer Intel Corporation October 2014  \u2013 Present (11 months) senior software engineer STE (Beijing)Co., Ltd. February 2010  \u2013  September 2014  (4 years 8 months) senior software engineer STE (Beijing)Co., Ltd. February 2010  \u2013  September 2014  (4 years 8 months) Languages English English English ", "Languages English English English Skills Robotics Mechanical Engineering Testing Embedded Software Debugging Test Automation Perl Embedded Systems Software Engineering R&D Metal Fabrication Simulations Labview Cnc Python Firmware Leadership Management Rapid Prototyping Semiconductors Automation Engineering Electronics Manufacturing Product Development Software Development See 11+ \u00a0 \u00a0 See less Skills  Robotics Mechanical Engineering Testing Embedded Software Debugging Test Automation Perl Embedded Systems Software Engineering R&D Metal Fabrication Simulations Labview Cnc Python Firmware Leadership Management Rapid Prototyping Semiconductors Automation Engineering Electronics Manufacturing Product Development Software Development See 11+ \u00a0 \u00a0 See less Robotics Mechanical Engineering Testing Embedded Software Debugging Test Automation Perl Embedded Systems Software Engineering R&D Metal Fabrication Simulations Labview Cnc Python Firmware Leadership Management Rapid Prototyping Semiconductors Automation Engineering Electronics Manufacturing Product Development Software Development See 11+ \u00a0 \u00a0 See less Robotics Mechanical Engineering Testing Embedded Software Debugging Test Automation Perl Embedded Systems Software Engineering R&D Metal Fabrication Simulations Labview Cnc Python Firmware Leadership Management Rapid Prototyping Semiconductors Automation Engineering Electronics Manufacturing Product Development Software Development See 11+ \u00a0 \u00a0 See less ", "Experience R&D Test Engineer Intel Corporation R&D Test Engineer Intel Corporation R&D Test Engineer Intel Corporation ", "Experience Vice President of Engineering Cinder Solutions 2013  \u2013 Present (2 years) Beaverton, OR Vice President Allion USA Engineering Services 2012  \u2013 Present (3 years) Beaverton, OR Engineering Manager Allion USA Engineering Services 2010  \u2013  2012  (2 years) Beaverton, OR R&D Test Engineer Intel Corporation 2005  \u2013  2010  (5 years) Hillsboro, OR Software Engineer General Dynamics Itronix 2003  \u2013  2005  (2 years) Spokane, Washington Area Vice President of Engineering Cinder Solutions 2013  \u2013 Present (2 years) Beaverton, OR Vice President of Engineering Cinder Solutions 2013  \u2013 Present (2 years) Beaverton, OR Vice President Allion USA Engineering Services 2012  \u2013 Present (3 years) Beaverton, OR Vice President Allion USA Engineering Services 2012  \u2013 Present (3 years) Beaverton, OR Engineering Manager Allion USA Engineering Services 2010  \u2013  2012  (2 years) Beaverton, OR Engineering Manager Allion USA Engineering Services 2010  \u2013  2012  (2 years) Beaverton, OR R&D Test Engineer Intel Corporation 2005  \u2013  2010  (5 years) Hillsboro, OR R&D Test Engineer Intel Corporation 2005  \u2013  2010  (5 years) Hillsboro, OR Software Engineer General Dynamics Itronix 2003  \u2013  2005  (2 years) Spokane, Washington Area Software Engineer General Dynamics Itronix 2003  \u2013  2005  (2 years) Spokane, Washington Area Skills Cross-functional Team... Software Engineering Wireless Testing Skills  Cross-functional Team... Software Engineering Wireless Testing Cross-functional Team... Software Engineering Wireless Testing Cross-functional Team... Software Engineering Wireless Testing Education Gonzaga University Graduate School of Business Master of Business Administration (M.B.A.) 2004  \u2013 2005 Washington State University Bachelor's Degree,  Computer Engineering 1998  \u2013 2003 Gonzaga University Graduate School of Business Master of Business Administration (M.B.A.) 2004  \u2013 2005 Gonzaga University Graduate School of Business Master of Business Administration (M.B.A.) 2004  \u2013 2005 Gonzaga University Graduate School of Business Master of Business Administration (M.B.A.) 2004  \u2013 2005 Washington State University Bachelor's Degree,  Computer Engineering 1998  \u2013 2003 Washington State University Bachelor's Degree,  Computer Engineering 1998  \u2013 2003 Washington State University Bachelor's Degree,  Computer Engineering 1998  \u2013 2003 ", "Experience R&D Test Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) West Coast Team Lead, Under Contract to Intel Global Technology Associates May 2010  \u2013  June 2011  (1 year 2 months) Under Contract to Intel \nMobile Wireless Group Senior Technical Support Engineer Kentrox October 2008  \u2013  October 2009  (1 year 1 month) Senior Product Verification Engineer Kentrox May 2004  \u2013  October 2008  (4 years 6 months) Senior Software QA Engineer Metro One Telecommunications May 2003  \u2013  May 2004  (1 year 1 month) Senior Customer Support Engineer Oresis Communications November 2000  \u2013  July 2002  (1 year 9 months) Store Manager Eastern Mountain Sports April 1998  \u2013  August 2000  (2 years 5 months) Director Field Operations and Technical Support Memotec April 1997  \u2013  April 1998  (1 year 1 month) Owner/President Outgear Adventure, Inc. April 1995  \u2013  April 1997  (2 years 1 month) Director Worldwide Technical Support Ascom Timeplex April 1985  \u2013  April 1995  (10 years 1 month) R&D Test Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) R&D Test Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) West Coast Team Lead, Under Contract to Intel Global Technology Associates May 2010  \u2013  June 2011  (1 year 2 months) Under Contract to Intel \nMobile Wireless Group West Coast Team Lead, Under Contract to Intel Global Technology Associates May 2010  \u2013  June 2011  (1 year 2 months) Under Contract to Intel \nMobile Wireless Group Senior Technical Support Engineer Kentrox October 2008  \u2013  October 2009  (1 year 1 month) Senior Technical Support Engineer Kentrox October 2008  \u2013  October 2009  (1 year 1 month) Senior Product Verification Engineer Kentrox May 2004  \u2013  October 2008  (4 years 6 months) Senior Product Verification Engineer Kentrox May 2004  \u2013  October 2008  (4 years 6 months) Senior Software QA Engineer Metro One Telecommunications May 2003  \u2013  May 2004  (1 year 1 month) Senior Software QA Engineer Metro One Telecommunications May 2003  \u2013  May 2004  (1 year 1 month) Senior Customer Support Engineer Oresis Communications November 2000  \u2013  July 2002  (1 year 9 months) Senior Customer Support Engineer Oresis Communications November 2000  \u2013  July 2002  (1 year 9 months) Store Manager Eastern Mountain Sports April 1998  \u2013  August 2000  (2 years 5 months) Store Manager Eastern Mountain Sports April 1998  \u2013  August 2000  (2 years 5 months) Director Field Operations and Technical Support Memotec April 1997  \u2013  April 1998  (1 year 1 month) Director Field Operations and Technical Support Memotec April 1997  \u2013  April 1998  (1 year 1 month) Owner/President Outgear Adventure, Inc. April 1995  \u2013  April 1997  (2 years 1 month) Owner/President Outgear Adventure, Inc. April 1995  \u2013  April 1997  (2 years 1 month) Director Worldwide Technical Support Ascom Timeplex April 1985  \u2013  April 1995  (10 years 1 month) Director Worldwide Technical Support Ascom Timeplex April 1985  \u2013  April 1995  (10 years 1 month) Education University of Miami MS,  Management of Technology 1991  \u2013 1993 Arizona State University BS,  Electronic Engineering Technology 1981  \u2013 1983 County College of Morris AS,  Electronic Engineering Technology 1979  \u2013 1981 University of Miami MS,  Management of Technology 1991  \u2013 1993 University of Miami MS,  Management of Technology 1991  \u2013 1993 University of Miami MS,  Management of Technology 1991  \u2013 1993 Arizona State University BS,  Electronic Engineering Technology 1981  \u2013 1983 Arizona State University BS,  Electronic Engineering Technology 1981  \u2013 1983 Arizona State University BS,  Electronic Engineering Technology 1981  \u2013 1983 County College of Morris AS,  Electronic Engineering Technology 1979  \u2013 1981 County College of Morris AS,  Electronic Engineering Technology 1979  \u2013 1981 County College of Morris AS,  Electronic Engineering Technology 1979  \u2013 1981 ", "Experience Senior Research Scientist Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara Sensors and Systems Research Lab, Intel Labs \n \nTeam lead in research and development projects involving sensors, sensor back-end & sensing systems and actuators. \n \n\u2022 Focusing on optical sensors for environmental sensing. Investigating miniaturization feasibility of the sensing concepts for wearable and portable form factor devices\t \n \n\u2022 Defining technology limits for miniaturization with prototyping as well as developing trade off analysis between performance, size, cost, and power with experimental characterization in conjunction with numerical modeling. \n \n\u2022 Hands-on work on: \n- Miniature optomechanical design, fabrication and assembly \n- Application of fast turn around traditional as well as novel fabrication methods in proof-of-concept prototype development: Machining, additive fabrication (3D printing, DMLS), sheet metal, injection molding, LDS, conformal and optical coatings, laser cutting \n- Back-end analog circuit design with help of analog engineers, SPICE simulations, and circuit validation measurements (noise, BW) for a high speed, high gain, low noise transimpendance amplifier in photodetector measurements \n- Custom test setup development to characterize environmental sensors and proof-of-concept prototypes (aerosolizing known particulates, delivery and metering of different gasses...etc) \n Senior Research Scientist Intel Corporation April 2013  \u2013  April 2014  (1 year 1 month) Santa Clara Integrated Biosystems Lab, Circuits and Systems Lab, Intel Labs \n \nResponsible for the architecture design and system development of automated microfluidic DNA sequencing platforms to test and validate integrated silicon biosensors \n \n\u2022 Worked with electrochemists, biochemists and integrated circuit designers to define requirements of the sequencing platform. Architected, built and then deployed automated assay systems to be used in device validation, biochemistry research and development, electrochemical sensor validation, as well as root causing failures in integrated circuitry, packaging, and tooling.  \n \n\u2022 Wrote system controller software to: deliver reagents, run cleaning cycles, control pumps and valves, temperature control of the device, interface with the electrical measurement hardware to conduct sequencing assay electrochemical measurements, and manage recipes for automated runs of different assays. \n \n\u2022 Used rapid prototyping techniques such as 3D printing and open source SW/HW platforms to significantly reduce time to data from weeks to days. Designed and deployed a custom embedded temperature controller to set the integrated biosensor temperature during sequencing assays using a thermoelectric device without negatively impacting sensitive electrochemical measurements. \n R&D Test Engineer Intel Corporation September 2007  \u2013  April 2013  (5 years 8 months) Chandler, AZ Sort Test Technology Development, TMG \n \nWorked on numerous aspects of equipment development, taking a concept of a superior thermal management technology from paper study to a manufacturing ready tool for testing Intel\u2019s microprocessor products \n \n\u2022 Demonstrated the technical feasibility of a novel, cost effective direct-liquid contact microchannel concept for the thermal management of test modules. Optimized and evolved the microchannel concept for high volume manufacturing environments using CFD.  \n \n\u2022 Lead an agile and lean technical hardware team responsible to deploy a manufacturing ready prototype tool in factory to enable direct liquid cooling microchannel technology.  \n \n\u2022 Designed the hardware system architecture of the tool, developed fixtures and metrologies for conducting reliability testing of the tool and drove design of experiments for capability characterization.  \n \n\u2022 Engaged in commercial and technical discussion with supplier(s): created technical specifications and requirements, engineering CAD models, logic diagrams, SOWs, and came up with should costs based on BOM of the internally developed prototypes for commercial negotiations with the supplier.  \n \n\u2022 Hands-on work on: Overall system fluidics and power delivery design, design and development of the communication and automation system interface, mechanical design of hardware, embedded system design and development of system controller (i.e. PID controllers, stepper motor control...), firmware programming, circuit and PCB design, development of an engineering GUI for the control of the tool, data acquisition setups to ensure the tool meets the target criteria\t \n \n\u2022 Lead Thermal Working Group in the department (STTD); work group charter: peer review and guidance on the thermal aspects of numerous pathfinding and development projects ranging from TIMs to TECs to dynamic thermal characterization methodologies \n \n Research Assistant Purdue University August 2000  \u2013  September 2007  (7 years 2 months) Cooling Technologies Research Center \n \nResearch and development of piezoelectric fans for thermal management Thermal Analyst Intel Corporation May 2004  \u2013  August 2004  (4 months) Senior Research Scientist Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara Sensors and Systems Research Lab, Intel Labs \n \nTeam lead in research and development projects involving sensors, sensor back-end & sensing systems and actuators. \n \n\u2022 Focusing on optical sensors for environmental sensing. Investigating miniaturization feasibility of the sensing concepts for wearable and portable form factor devices\t \n \n\u2022 Defining technology limits for miniaturization with prototyping as well as developing trade off analysis between performance, size, cost, and power with experimental characterization in conjunction with numerical modeling. \n \n\u2022 Hands-on work on: \n- Miniature optomechanical design, fabrication and assembly \n- Application of fast turn around traditional as well as novel fabrication methods in proof-of-concept prototype development: Machining, additive fabrication (3D printing, DMLS), sheet metal, injection molding, LDS, conformal and optical coatings, laser cutting \n- Back-end analog circuit design with help of analog engineers, SPICE simulations, and circuit validation measurements (noise, BW) for a high speed, high gain, low noise transimpendance amplifier in photodetector measurements \n- Custom test setup development to characterize environmental sensors and proof-of-concept prototypes (aerosolizing known particulates, delivery and metering of different gasses...etc) \n Senior Research Scientist Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara Sensors and Systems Research Lab, Intel Labs \n \nTeam lead in research and development projects involving sensors, sensor back-end & sensing systems and actuators. \n \n\u2022 Focusing on optical sensors for environmental sensing. Investigating miniaturization feasibility of the sensing concepts for wearable and portable form factor devices\t \n \n\u2022 Defining technology limits for miniaturization with prototyping as well as developing trade off analysis between performance, size, cost, and power with experimental characterization in conjunction with numerical modeling. \n \n\u2022 Hands-on work on: \n- Miniature optomechanical design, fabrication and assembly \n- Application of fast turn around traditional as well as novel fabrication methods in proof-of-concept prototype development: Machining, additive fabrication (3D printing, DMLS), sheet metal, injection molding, LDS, conformal and optical coatings, laser cutting \n- Back-end analog circuit design with help of analog engineers, SPICE simulations, and circuit validation measurements (noise, BW) for a high speed, high gain, low noise transimpendance amplifier in photodetector measurements \n- Custom test setup development to characterize environmental sensors and proof-of-concept prototypes (aerosolizing known particulates, delivery and metering of different gasses...etc) \n Senior Research Scientist Intel Corporation April 2013  \u2013  April 2014  (1 year 1 month) Santa Clara Integrated Biosystems Lab, Circuits and Systems Lab, Intel Labs \n \nResponsible for the architecture design and system development of automated microfluidic DNA sequencing platforms to test and validate integrated silicon biosensors \n \n\u2022 Worked with electrochemists, biochemists and integrated circuit designers to define requirements of the sequencing platform. Architected, built and then deployed automated assay systems to be used in device validation, biochemistry research and development, electrochemical sensor validation, as well as root causing failures in integrated circuitry, packaging, and tooling.  \n \n\u2022 Wrote system controller software to: deliver reagents, run cleaning cycles, control pumps and valves, temperature control of the device, interface with the electrical measurement hardware to conduct sequencing assay electrochemical measurements, and manage recipes for automated runs of different assays. \n \n\u2022 Used rapid prototyping techniques such as 3D printing and open source SW/HW platforms to significantly reduce time to data from weeks to days. Designed and deployed a custom embedded temperature controller to set the integrated biosensor temperature during sequencing assays using a thermoelectric device without negatively impacting sensitive electrochemical measurements. \n Senior Research Scientist Intel Corporation April 2013  \u2013  April 2014  (1 year 1 month) Santa Clara Integrated Biosystems Lab, Circuits and Systems Lab, Intel Labs \n \nResponsible for the architecture design and system development of automated microfluidic DNA sequencing platforms to test and validate integrated silicon biosensors \n \n\u2022 Worked with electrochemists, biochemists and integrated circuit designers to define requirements of the sequencing platform. Architected, built and then deployed automated assay systems to be used in device validation, biochemistry research and development, electrochemical sensor validation, as well as root causing failures in integrated circuitry, packaging, and tooling.  \n \n\u2022 Wrote system controller software to: deliver reagents, run cleaning cycles, control pumps and valves, temperature control of the device, interface with the electrical measurement hardware to conduct sequencing assay electrochemical measurements, and manage recipes for automated runs of different assays. \n \n\u2022 Used rapid prototyping techniques such as 3D printing and open source SW/HW platforms to significantly reduce time to data from weeks to days. Designed and deployed a custom embedded temperature controller to set the integrated biosensor temperature during sequencing assays using a thermoelectric device without negatively impacting sensitive electrochemical measurements. \n R&D Test Engineer Intel Corporation September 2007  \u2013  April 2013  (5 years 8 months) Chandler, AZ Sort Test Technology Development, TMG \n \nWorked on numerous aspects of equipment development, taking a concept of a superior thermal management technology from paper study to a manufacturing ready tool for testing Intel\u2019s microprocessor products \n \n\u2022 Demonstrated the technical feasibility of a novel, cost effective direct-liquid contact microchannel concept for the thermal management of test modules. Optimized and evolved the microchannel concept for high volume manufacturing environments using CFD.  \n \n\u2022 Lead an agile and lean technical hardware team responsible to deploy a manufacturing ready prototype tool in factory to enable direct liquid cooling microchannel technology.  \n \n\u2022 Designed the hardware system architecture of the tool, developed fixtures and metrologies for conducting reliability testing of the tool and drove design of experiments for capability characterization.  \n \n\u2022 Engaged in commercial and technical discussion with supplier(s): created technical specifications and requirements, engineering CAD models, logic diagrams, SOWs, and came up with should costs based on BOM of the internally developed prototypes for commercial negotiations with the supplier.  \n \n\u2022 Hands-on work on: Overall system fluidics and power delivery design, design and development of the communication and automation system interface, mechanical design of hardware, embedded system design and development of system controller (i.e. PID controllers, stepper motor control...), firmware programming, circuit and PCB design, development of an engineering GUI for the control of the tool, data acquisition setups to ensure the tool meets the target criteria\t \n \n\u2022 Lead Thermal Working Group in the department (STTD); work group charter: peer review and guidance on the thermal aspects of numerous pathfinding and development projects ranging from TIMs to TECs to dynamic thermal characterization methodologies \n \n R&D Test Engineer Intel Corporation September 2007  \u2013  April 2013  (5 years 8 months) Chandler, AZ Sort Test Technology Development, TMG \n \nWorked on numerous aspects of equipment development, taking a concept of a superior thermal management technology from paper study to a manufacturing ready tool for testing Intel\u2019s microprocessor products \n \n\u2022 Demonstrated the technical feasibility of a novel, cost effective direct-liquid contact microchannel concept for the thermal management of test modules. Optimized and evolved the microchannel concept for high volume manufacturing environments using CFD.  \n \n\u2022 Lead an agile and lean technical hardware team responsible to deploy a manufacturing ready prototype tool in factory to enable direct liquid cooling microchannel technology.  \n \n\u2022 Designed the hardware system architecture of the tool, developed fixtures and metrologies for conducting reliability testing of the tool and drove design of experiments for capability characterization.  \n \n\u2022 Engaged in commercial and technical discussion with supplier(s): created technical specifications and requirements, engineering CAD models, logic diagrams, SOWs, and came up with should costs based on BOM of the internally developed prototypes for commercial negotiations with the supplier.  \n \n\u2022 Hands-on work on: Overall system fluidics and power delivery design, design and development of the communication and automation system interface, mechanical design of hardware, embedded system design and development of system controller (i.e. PID controllers, stepper motor control...), firmware programming, circuit and PCB design, development of an engineering GUI for the control of the tool, data acquisition setups to ensure the tool meets the target criteria\t \n \n\u2022 Lead Thermal Working Group in the department (STTD); work group charter: peer review and guidance on the thermal aspects of numerous pathfinding and development projects ranging from TIMs to TECs to dynamic thermal characterization methodologies \n \n Research Assistant Purdue University August 2000  \u2013  September 2007  (7 years 2 months) Cooling Technologies Research Center \n \nResearch and development of piezoelectric fans for thermal management Research Assistant Purdue University August 2000  \u2013  September 2007  (7 years 2 months) Cooling Technologies Research Center \n \nResearch and development of piezoelectric fans for thermal management Thermal Analyst Intel Corporation May 2004  \u2013  August 2004  (4 months) Thermal Analyst Intel Corporation May 2004  \u2013  August 2004  (4 months) Skills R&D Thermal Simulations Characterization Matlab Design of Experiments Labview Semiconductors Heat Transfer Fluid Mechanics Finite Element Analysis Failure Analysis JMP Mechanical Engineering Design for Manufacturing CFD Microfluidics Firmware Embedded Systems Data Acquisition Embedded C Solidworks Prototyping Optomechanical design Sensors 3D Printing Aerosol Science DNA Sequencing Optical Sensors Instrumentation See 15+ \u00a0 \u00a0 See less Skills  R&D Thermal Simulations Characterization Matlab Design of Experiments Labview Semiconductors Heat Transfer Fluid Mechanics Finite Element Analysis Failure Analysis JMP Mechanical Engineering Design for Manufacturing CFD Microfluidics Firmware Embedded Systems Data Acquisition Embedded C Solidworks Prototyping Optomechanical design Sensors 3D Printing Aerosol Science DNA Sequencing Optical Sensors Instrumentation See 15+ \u00a0 \u00a0 See less R&D Thermal Simulations Characterization Matlab Design of Experiments Labview Semiconductors Heat Transfer Fluid Mechanics Finite Element Analysis Failure Analysis JMP Mechanical Engineering Design for Manufacturing CFD Microfluidics Firmware Embedded Systems Data Acquisition Embedded C Solidworks Prototyping Optomechanical design Sensors 3D Printing Aerosol Science DNA Sequencing Optical Sensors Instrumentation See 15+ \u00a0 \u00a0 See less R&D Thermal Simulations Characterization Matlab Design of Experiments Labview Semiconductors Heat Transfer Fluid Mechanics Finite Element Analysis Failure Analysis JMP Mechanical Engineering Design for Manufacturing CFD Microfluidics Firmware Embedded Systems Data Acquisition Embedded C Solidworks Prototyping Optomechanical design Sensors 3D Printing Aerosol Science DNA Sequencing Optical Sensors Instrumentation See 15+ \u00a0 \u00a0 See less Education Purdue University Doctor of Philosophy (PhD),  Mechanical Engineering 2003  \u2013 2007 PhD dissertation: \"Thermal and Fluidic Characterization of Piezoelectric Fans\", 2007. Activities and Societies:\u00a0 Cooling Technologies Research Center Purdue University MSME,  Mechanical Engineering 2000  \u2013 2003 MS Thesis: \"Miniature Piezoelectric Fans for Thermal Management of Electronics\", 2003. Activities and Societies:\u00a0 Cooling Technologies Research Center Orta Do\u011fu Teknik \u00dcniversitesi BS,  Mechanical Engineering 1996  \u2013 2000 Purdue University Doctor of Philosophy (PhD),  Mechanical Engineering 2003  \u2013 2007 PhD dissertation: \"Thermal and Fluidic Characterization of Piezoelectric Fans\", 2007. Activities and Societies:\u00a0 Cooling Technologies Research Center Purdue University Doctor of Philosophy (PhD),  Mechanical Engineering 2003  \u2013 2007 PhD dissertation: \"Thermal and Fluidic Characterization of Piezoelectric Fans\", 2007. Activities and Societies:\u00a0 Cooling Technologies Research Center Purdue University Doctor of Philosophy (PhD),  Mechanical Engineering 2003  \u2013 2007 PhD dissertation: \"Thermal and Fluidic Characterization of Piezoelectric Fans\", 2007. Activities and Societies:\u00a0 Cooling Technologies Research Center Purdue University MSME,  Mechanical Engineering 2000  \u2013 2003 MS Thesis: \"Miniature Piezoelectric Fans for Thermal Management of Electronics\", 2003. Activities and Societies:\u00a0 Cooling Technologies Research Center Purdue University MSME,  Mechanical Engineering 2000  \u2013 2003 MS Thesis: \"Miniature Piezoelectric Fans for Thermal Management of Electronics\", 2003. Activities and Societies:\u00a0 Cooling Technologies Research Center Purdue University MSME,  Mechanical Engineering 2000  \u2013 2003 MS Thesis: \"Miniature Piezoelectric Fans for Thermal Management of Electronics\", 2003. Activities and Societies:\u00a0 Cooling Technologies Research Center Orta Do\u011fu Teknik \u00dcniversitesi BS,  Mechanical Engineering 1996  \u2013 2000 Orta Do\u011fu Teknik \u00dcniversitesi BS,  Mechanical Engineering 1996  \u2013 2000 Orta Do\u011fu Teknik \u00dcniversitesi BS,  Mechanical Engineering 1996  \u2013 2000 ", "Experience R&D Test Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Research and Development of Test Technology TD Engineering Manager Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Chandler Group Leader for Chip Attach Assembly Process Senior Process Engineer Intel Corporation July 2005  \u2013  July 2008  (3 years 1 month) Chandler Process Development and Optimization for Assembly in Semiconductors Senior Process Engineer Intel Corporation March 2003  \u2013  July 2005  (2 years 5 months) Chandler Project lead for Semiconductor Assembly Graduate Research Asssistant The University of Alabama, Tuscaloosa August 1996  \u2013  March 2003  (6 years 8 months) Conducted original research for material development R&D Test Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Research and Development of Test Technology R&D Test Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Research and Development of Test Technology TD Engineering Manager Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Chandler Group Leader for Chip Attach Assembly Process TD Engineering Manager Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Chandler Group Leader for Chip Attach Assembly Process Senior Process Engineer Intel Corporation July 2005  \u2013  July 2008  (3 years 1 month) Chandler Process Development and Optimization for Assembly in Semiconductors Senior Process Engineer Intel Corporation July 2005  \u2013  July 2008  (3 years 1 month) Chandler Process Development and Optimization for Assembly in Semiconductors Senior Process Engineer Intel Corporation March 2003  \u2013  July 2005  (2 years 5 months) Chandler Project lead for Semiconductor Assembly Senior Process Engineer Intel Corporation March 2003  \u2013  July 2005  (2 years 5 months) Chandler Project lead for Semiconductor Assembly Graduate Research Asssistant The University of Alabama, Tuscaloosa August 1996  \u2013  March 2003  (6 years 8 months) Conducted original research for material development Graduate Research Asssistant The University of Alabama, Tuscaloosa August 1996  \u2013  March 2003  (6 years 8 months) Conducted original research for material development Languages English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Process Development in... Design of Experiments Statistical Process... Project Management Project Planning Material Science Technology Product... Statistical Modeling Statistical Data... Process Optimization Testing SPC Skills  Process Development in... Design of Experiments Statistical Process... Project Management Project Planning Material Science Technology Product... Statistical Modeling Statistical Data... Process Optimization Testing SPC Process Development in... Design of Experiments Statistical Process... Project Management Project Planning Material Science Technology Product... Statistical Modeling Statistical Data... Process Optimization Testing SPC Process Development in... Design of Experiments Statistical Process... Project Management Project Planning Material Science Technology Product... Statistical Modeling Statistical Data... Process Optimization Testing SPC Education The University Of Alabama, Graduate School Doctor of Philosophy (Ph.D.),  Materials Science 1999  \u2013 2003 The University of Alabama, Graduate School Master's degree,  Materials Science 1996  \u2013 1998 Universidad Nacional Aut\u00f3noma de M\u00e9xico Bachelor's degree,  Metallurgical Engineering 1990  \u2013 1995 The University Of Alabama, Graduate School Doctor of Philosophy (Ph.D.),  Materials Science 1999  \u2013 2003 The University Of Alabama, Graduate School Doctor of Philosophy (Ph.D.),  Materials Science 1999  \u2013 2003 The University Of Alabama, Graduate School Doctor of Philosophy (Ph.D.),  Materials Science 1999  \u2013 2003 The University of Alabama, Graduate School Master's degree,  Materials Science 1996  \u2013 1998 The University of Alabama, Graduate School Master's degree,  Materials Science 1996  \u2013 1998 The University of Alabama, Graduate School Master's degree,  Materials Science 1996  \u2013 1998 Universidad Nacional Aut\u00f3noma de M\u00e9xico Bachelor's degree,  Metallurgical Engineering 1990  \u2013 1995 Universidad Nacional Aut\u00f3noma de M\u00e9xico Bachelor's degree,  Metallurgical Engineering 1990  \u2013 1995 Universidad Nacional Aut\u00f3noma de M\u00e9xico Bachelor's degree,  Metallurgical Engineering 1990  \u2013 1995 ", "Summary Reseach and development in analog and radio frequency devices, component/system design and test, high-volume manufacturing test methodologies, built-in self test, DfT and DfM Specialties:Design and simulation tools including Cadence, ADS, Spectre; engineering tools such as Matlab/Simulink, Labview, AgilentVEE, VHDL, Verilog, Xilinx Tools; efficient in programming languages C++, Java, Perl, ML, Lisp; very familiar with optimization techniques and statistical analysis Summary Reseach and development in analog and radio frequency devices, component/system design and test, high-volume manufacturing test methodologies, built-in self test, DfT and DfM Specialties:Design and simulation tools including Cadence, ADS, Spectre; engineering tools such as Matlab/Simulink, Labview, AgilentVEE, VHDL, Verilog, Xilinx Tools; efficient in programming languages C++, Java, Perl, ML, Lisp; very familiar with optimization techniques and statistical analysis Reseach and development in analog and radio frequency devices, component/system design and test, high-volume manufacturing test methodologies, built-in self test, DfT and DfM Specialties:Design and simulation tools including Cadence, ADS, Spectre; engineering tools such as Matlab/Simulink, Labview, AgilentVEE, VHDL, Verilog, Xilinx Tools; efficient in programming languages C++, Java, Perl, ML, Lisp; very familiar with optimization techniques and statistical analysis Reseach and development in analog and radio frequency devices, component/system design and test, high-volume manufacturing test methodologies, built-in self test, DfT and DfM Specialties:Design and simulation tools including Cadence, ADS, Spectre; engineering tools such as Matlab/Simulink, Labview, AgilentVEE, VHDL, Verilog, Xilinx Tools; efficient in programming languages C++, Java, Perl, ML, Lisp; very familiar with optimization techniques and statistical analysis Experience Test R&D Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) GRA Georgia Institute of Technology October 2002  \u2013  June 2007  (4 years 9 months) Low Cost Built-In Test of Radio-Frequency Circuits, Testing and Reliability Engineering Laboratory, R&D in high volume manufacturing test of RFICs and systems Test Engineer (Coop) Intel Corp. May 2005  \u2013  November 2005  (7 months) Demonstrated the alternate test of RF components concept and studied application of methodology to next generation wireless devices in Intel. Developed both benchtop and ATE solutions for the demonstration including design of test strategy, load board, socketing, data acquisition and evaluation. GRA Georgia Institute of Technology August 2000  \u2013  October 2002  (2 years 3 months) Novel Architectures and Analysis Techniques for Low-Jitter Multi Gigahertz Phase-Locked Loops, Yamacraw - The10/100 Gbps Ethernet Project. High Speed VLSI Design Lab. Design and high-level modelling of gigabit PLLs and jitter propagation. Research Engineer Turkish Scientific and Technological Research Council (TUBITAK) March 2000  \u2013  August 2000  (6 months) Part-time Researcher in VLSI Group, Current Mirroring Integration Infrared and Visible Readout Electronics: Design, Layout, Post-Fabrication Test and Characterization, MEMS Research Laboratory Research Assistant Middle East Technical Univeristy February 1998  \u2013  August 2000  (2 years 7 months) Microelectronics Group, Department of Electrical and Electronics Engineering Test R&D Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Test R&D Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) GRA Georgia Institute of Technology October 2002  \u2013  June 2007  (4 years 9 months) Low Cost Built-In Test of Radio-Frequency Circuits, Testing and Reliability Engineering Laboratory, R&D in high volume manufacturing test of RFICs and systems GRA Georgia Institute of Technology October 2002  \u2013  June 2007  (4 years 9 months) Low Cost Built-In Test of Radio-Frequency Circuits, Testing and Reliability Engineering Laboratory, R&D in high volume manufacturing test of RFICs and systems Test Engineer (Coop) Intel Corp. May 2005  \u2013  November 2005  (7 months) Demonstrated the alternate test of RF components concept and studied application of methodology to next generation wireless devices in Intel. Developed both benchtop and ATE solutions for the demonstration including design of test strategy, load board, socketing, data acquisition and evaluation. Test Engineer (Coop) Intel Corp. May 2005  \u2013  November 2005  (7 months) Demonstrated the alternate test of RF components concept and studied application of methodology to next generation wireless devices in Intel. Developed both benchtop and ATE solutions for the demonstration including design of test strategy, load board, socketing, data acquisition and evaluation. GRA Georgia Institute of Technology August 2000  \u2013  October 2002  (2 years 3 months) Novel Architectures and Analysis Techniques for Low-Jitter Multi Gigahertz Phase-Locked Loops, Yamacraw - The10/100 Gbps Ethernet Project. High Speed VLSI Design Lab. Design and high-level modelling of gigabit PLLs and jitter propagation. GRA Georgia Institute of Technology August 2000  \u2013  October 2002  (2 years 3 months) Novel Architectures and Analysis Techniques for Low-Jitter Multi Gigahertz Phase-Locked Loops, Yamacraw - The10/100 Gbps Ethernet Project. High Speed VLSI Design Lab. Design and high-level modelling of gigabit PLLs and jitter propagation. Research Engineer Turkish Scientific and Technological Research Council (TUBITAK) March 2000  \u2013  August 2000  (6 months) Part-time Researcher in VLSI Group, Current Mirroring Integration Infrared and Visible Readout Electronics: Design, Layout, Post-Fabrication Test and Characterization, MEMS Research Laboratory Research Engineer Turkish Scientific and Technological Research Council (TUBITAK) March 2000  \u2013  August 2000  (6 months) Part-time Researcher in VLSI Group, Current Mirroring Integration Infrared and Visible Readout Electronics: Design, Layout, Post-Fabrication Test and Characterization, MEMS Research Laboratory Research Assistant Middle East Technical Univeristy February 1998  \u2013  August 2000  (2 years 7 months) Microelectronics Group, Department of Electrical and Electronics Engineering Research Assistant Middle East Technical Univeristy February 1998  \u2013  August 2000  (2 years 7 months) Microelectronics Group, Department of Electrical and Electronics Engineering Skills Verilog VHDL Labview Perl Spectre Xilinx Java Lisp Matlab Computer Architecture VLSI Analog Testing Skills  Verilog VHDL Labview Perl Spectre Xilinx Java Lisp Matlab Computer Architecture VLSI Analog Testing Verilog VHDL Labview Perl Spectre Xilinx Java Lisp Matlab Computer Architecture VLSI Analog Testing Verilog VHDL Labview Perl Spectre Xilinx Java Lisp Matlab Computer Architecture VLSI Analog Testing Education Georgia Institute of Technology PhD,  Electrical and Computer Engineering 2001  \u2013 2007 Technical Areas Electrical Design and Applications, Computer Engineering; Thesis advisor\tProf. Abhijit Chatterjee; Dissertation titled \u201cLow Cost Built-In Test of Radio-Frequency Circuits\u201d. Published in Transactions on Advanced Packaging and Transactions on Circuits and Systems; Received Outstanding Graduate Student in ECE Award. Georgia Institute of Technology MS,  Electrical and Computer Engineering 2000  \u2013 2002 Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS Double Major,  Computer Science 1996  \u2013 2000 Middle East Technical University, Ankara. Double Major Program Member. Technical Areas: Artificial Intelligence, Numerical Computation. High Honours Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Middle East Technical University, Ankara. Dean's Scholar. Technical Areas: Microelectronics, Computer, Telecommunications; High Honours; Double Major in Computer Science Georgia Institute of Technology PhD,  Electrical and Computer Engineering 2001  \u2013 2007 Technical Areas Electrical Design and Applications, Computer Engineering; Thesis advisor\tProf. Abhijit Chatterjee; Dissertation titled \u201cLow Cost Built-In Test of Radio-Frequency Circuits\u201d. Published in Transactions on Advanced Packaging and Transactions on Circuits and Systems; Received Outstanding Graduate Student in ECE Award. Georgia Institute of Technology PhD,  Electrical and Computer Engineering 2001  \u2013 2007 Technical Areas Electrical Design and Applications, Computer Engineering; Thesis advisor\tProf. Abhijit Chatterjee; Dissertation titled \u201cLow Cost Built-In Test of Radio-Frequency Circuits\u201d. Published in Transactions on Advanced Packaging and Transactions on Circuits and Systems; Received Outstanding Graduate Student in ECE Award. Georgia Institute of Technology PhD,  Electrical and Computer Engineering 2001  \u2013 2007 Technical Areas Electrical Design and Applications, Computer Engineering; Thesis advisor\tProf. Abhijit Chatterjee; Dissertation titled \u201cLow Cost Built-In Test of Radio-Frequency Circuits\u201d. Published in Transactions on Advanced Packaging and Transactions on Circuits and Systems; Received Outstanding Graduate Student in ECE Award. Georgia Institute of Technology MS,  Electrical and Computer Engineering 2000  \u2013 2002 Georgia Institute of Technology MS,  Electrical and Computer Engineering 2000  \u2013 2002 Georgia Institute of Technology MS,  Electrical and Computer Engineering 2000  \u2013 2002 Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS Double Major,  Computer Science 1996  \u2013 2000 Middle East Technical University, Ankara. Double Major Program Member. Technical Areas: Artificial Intelligence, Numerical Computation. High Honours Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS Double Major,  Computer Science 1996  \u2013 2000 Middle East Technical University, Ankara. Double Major Program Member. Technical Areas: Artificial Intelligence, Numerical Computation. High Honours Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS Double Major,  Computer Science 1996  \u2013 2000 Middle East Technical University, Ankara. Double Major Program Member. Technical Areas: Artificial Intelligence, Numerical Computation. High Honours Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Middle East Technical University, Ankara. Dean's Scholar. Technical Areas: Microelectronics, Computer, Telecommunications; High Honours; Double Major in Computer Science Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Middle East Technical University, Ankara. Dean's Scholar. Technical Areas: Microelectronics, Computer, Telecommunications; High Honours; Double Major in Computer Science Orta Do\u011fu Teknik \u00dcniversitesi / Middle East Technical University BS,  Electrical and Electronics Engineering 1995  \u2013 2000 Middle East Technical University, Ankara. Dean's Scholar. Technical Areas: Microelectronics, Computer, Telecommunications; High Honours; Double Major in Computer Science Honors & Awards Additional Honors & Awards Best Paper Award 2006 Intel DTTC, &quot;Best of DTTC Papers&quot; (Nov. 2006) \nColonel Oscar O. Cleaver Award - Outstanding Graduate Student in ECE - Georgia Institute of Technology (Oct. 2000), \nDouble Major Program Member in Computer Engineering - METU (Sept. 1996-June 2000), \nMiddle East Technical University Dean\u2019s Scholar (Sept. 1995-June 2000) (ranking 30th out of 1.5 million applicants in university entrance examinations), \nFull Scholarship from Ministry of Education of Turkish Republic for the purpose of attending undergraduate studies in United States (May 1995), \nGraduated from Ankara Atat\u00fcrk Anadolu High School ranking 1st out of 400 with CGPA of 5.00 out of 5.00 (June 1995) Additional Honors & Awards Best Paper Award 2006 Intel DTTC, &quot;Best of DTTC Papers&quot; (Nov. 2006) \nColonel Oscar O. Cleaver Award - Outstanding Graduate Student in ECE - Georgia Institute of Technology (Oct. 2000), \nDouble Major Program Member in Computer Engineering - METU (Sept. 1996-June 2000), \nMiddle East Technical University Dean\u2019s Scholar (Sept. 1995-June 2000) (ranking 30th out of 1.5 million applicants in university entrance examinations), \nFull Scholarship from Ministry of Education of Turkish Republic for the purpose of attending undergraduate studies in United States (May 1995), \nGraduated from Ankara Atat\u00fcrk Anadolu High School ranking 1st out of 400 with CGPA of 5.00 out of 5.00 (June 1995) Additional Honors & Awards Best Paper Award 2006 Intel DTTC, &quot;Best of DTTC Papers&quot; (Nov. 2006) \nColonel Oscar O. Cleaver Award - Outstanding Graduate Student in ECE - Georgia Institute of Technology (Oct. 2000), \nDouble Major Program Member in Computer Engineering - METU (Sept. 1996-June 2000), \nMiddle East Technical University Dean\u2019s Scholar (Sept. 1995-June 2000) (ranking 30th out of 1.5 million applicants in university entrance examinations), \nFull Scholarship from Ministry of Education of Turkish Republic for the purpose of attending undergraduate studies in United States (May 1995), \nGraduated from Ankara Atat\u00fcrk Anadolu High School ranking 1st out of 400 with CGPA of 5.00 out of 5.00 (June 1995) Additional Honors & Awards Best Paper Award 2006 Intel DTTC, &quot;Best of DTTC Papers&quot; (Nov. 2006) \nColonel Oscar O. Cleaver Award - Outstanding Graduate Student in ECE - Georgia Institute of Technology (Oct. 2000), \nDouble Major Program Member in Computer Engineering - METU (Sept. 1996-June 2000), \nMiddle East Technical University Dean\u2019s Scholar (Sept. 1995-June 2000) (ranking 30th out of 1.5 million applicants in university entrance examinations), \nFull Scholarship from Ministry of Education of Turkish Republic for the purpose of attending undergraduate studies in United States (May 1995), \nGraduated from Ankara Atat\u00fcrk Anadolu High School ranking 1st out of 400 with CGPA of 5.00 out of 5.00 (June 1995) ", "Summary A self-motivated team player with broad experiences and expertise: financial quantitative analysis, predictive modeling, statistical modeling, mechanical engineering, electrical engineering, material science, large and complex data analyzing, statisitcal process control, statistical data analyzing, structural problem solving (Six Sigma, Fishbone etc), excellent writing, presentation and communication skills, outstanding project management skills, innovative problem solving skills. Summary A self-motivated team player with broad experiences and expertise: financial quantitative analysis, predictive modeling, statistical modeling, mechanical engineering, electrical engineering, material science, large and complex data analyzing, statisitcal process control, statistical data analyzing, structural problem solving (Six Sigma, Fishbone etc), excellent writing, presentation and communication skills, outstanding project management skills, innovative problem solving skills. A self-motivated team player with broad experiences and expertise: financial quantitative analysis, predictive modeling, statistical modeling, mechanical engineering, electrical engineering, material science, large and complex data analyzing, statisitcal process control, statistical data analyzing, structural problem solving (Six Sigma, Fishbone etc), excellent writing, presentation and communication skills, outstanding project management skills, innovative problem solving skills. A self-motivated team player with broad experiences and expertise: financial quantitative analysis, predictive modeling, statistical modeling, mechanical engineering, electrical engineering, material science, large and complex data analyzing, statisitcal process control, statistical data analyzing, structural problem solving (Six Sigma, Fishbone etc), excellent writing, presentation and communication skills, outstanding project management skills, innovative problem solving skills. Experience Lead Financial Analyst @ Portfolio Management IBM January 2013  \u2013 Present (2 years 8 months) beaverton, or Analyze market statistics and corporate operational data in order to develop and implement quantitative models for portfolio management with direct business impact and values - dedicated to improve every client's investments  \n\u2022 Design and build up statistical simulation models and in-depth analysis with consideration of manifold business and financial factors, such as historical trends, marketplace factors, large set of complex operational data to estimate volumes, revenue, service cost and other related financial and operational plan forms for tactical and strategic periods \n\u2022 Develop financial and operational assessments, systematic evaluations and coherent conclusions, solutions and recommendations to executive members in order to make crucial business decisions; all assessments, evaluations, conclusions, solutions and recommendations involve with multiple contributing factors and attributes, i.e., awareness of customers, competition, business unit strategy, spending rate trends, rate structures, conflicting assumptions, etc. \n\u2022 Develop forecasts, business plans, cost estimates, variance analysis or other related financial and operational reports and analysis. \n\u2022 Identify problems and performance exposures, providing in-depth yet concise analysis of cause and alternative solution approaches \n\u2022 Develop and define project goals, scope, roadmap, milestones and deliverables, risk analysis and management R&D Test Engineer Intel Corporation November 2008  \u2013  December 2012  (4 years 2 months) hillsboro, or Developed testing technology for Intel\u2019s future generation silicon products, including testing and probing recipe for silicon wafer test creating on the tester, test program introduction and integration, station controller test recipe linking and functionality, SPC chart generating/monitoring, database communication/management and entire electrical test environmental setup, which is directly delivered to the high volume manufacturing factories meeting with technical specifications, solving all key technical challenges with direct business impact - proven lower product cost.  \n\u2022 Worked closely with internal customers to understand and prioritize customer\u2019s needs \n\u2022 Organized interdependencies and integration among multiple projects, teams, and stakeholders.  \n\u2022 Collaborated with the higher management team, and internal customers to define the project objectives and goals, to plan the project scope, deliverables and milestones that strongly aligned with organization\u2019s business goals, to identify the tasks, dependencies, costs and resources, to assess risks and identify solutions and backups, to develop the project roadmap and all associate technical meetings and progress tracking meetings \n\u2022 Effectively communicated the project expectations to the stakeholders in a timely and clear fashion; tracked and adjusted the project schedule to achieve appropriate progress against schedule, coordinate and prioritize utilization of resources with other functions, and to influence business unit or cross-organizational strategies relevant to program goals  \n\u2022 Identified the project success/pass/fail criteria, assessed the key challenges and risks, controlled the deliverables and proactively reacted, solved all sustaining technical issues \n\u2022 Presented technical development reports to the stakeholders and lead the higher management team to the critical decision making that ensured the project moving forward meeting all quality standards, budget constraints, timelines Lead Financial Analyst @ Portfolio Management IBM January 2013  \u2013 Present (2 years 8 months) beaverton, or Analyze market statistics and corporate operational data in order to develop and implement quantitative models for portfolio management with direct business impact and values - dedicated to improve every client's investments  \n\u2022 Design and build up statistical simulation models and in-depth analysis with consideration of manifold business and financial factors, such as historical trends, marketplace factors, large set of complex operational data to estimate volumes, revenue, service cost and other related financial and operational plan forms for tactical and strategic periods \n\u2022 Develop financial and operational assessments, systematic evaluations and coherent conclusions, solutions and recommendations to executive members in order to make crucial business decisions; all assessments, evaluations, conclusions, solutions and recommendations involve with multiple contributing factors and attributes, i.e., awareness of customers, competition, business unit strategy, spending rate trends, rate structures, conflicting assumptions, etc. \n\u2022 Develop forecasts, business plans, cost estimates, variance analysis or other related financial and operational reports and analysis. \n\u2022 Identify problems and performance exposures, providing in-depth yet concise analysis of cause and alternative solution approaches \n\u2022 Develop and define project goals, scope, roadmap, milestones and deliverables, risk analysis and management Lead Financial Analyst @ Portfolio Management IBM January 2013  \u2013 Present (2 years 8 months) beaverton, or Analyze market statistics and corporate operational data in order to develop and implement quantitative models for portfolio management with direct business impact and values - dedicated to improve every client's investments  \n\u2022 Design and build up statistical simulation models and in-depth analysis with consideration of manifold business and financial factors, such as historical trends, marketplace factors, large set of complex operational data to estimate volumes, revenue, service cost and other related financial and operational plan forms for tactical and strategic periods \n\u2022 Develop financial and operational assessments, systematic evaluations and coherent conclusions, solutions and recommendations to executive members in order to make crucial business decisions; all assessments, evaluations, conclusions, solutions and recommendations involve with multiple contributing factors and attributes, i.e., awareness of customers, competition, business unit strategy, spending rate trends, rate structures, conflicting assumptions, etc. \n\u2022 Develop forecasts, business plans, cost estimates, variance analysis or other related financial and operational reports and analysis. \n\u2022 Identify problems and performance exposures, providing in-depth yet concise analysis of cause and alternative solution approaches \n\u2022 Develop and define project goals, scope, roadmap, milestones and deliverables, risk analysis and management R&D Test Engineer Intel Corporation November 2008  \u2013  December 2012  (4 years 2 months) hillsboro, or Developed testing technology for Intel\u2019s future generation silicon products, including testing and probing recipe for silicon wafer test creating on the tester, test program introduction and integration, station controller test recipe linking and functionality, SPC chart generating/monitoring, database communication/management and entire electrical test environmental setup, which is directly delivered to the high volume manufacturing factories meeting with technical specifications, solving all key technical challenges with direct business impact - proven lower product cost.  \n\u2022 Worked closely with internal customers to understand and prioritize customer\u2019s needs \n\u2022 Organized interdependencies and integration among multiple projects, teams, and stakeholders.  \n\u2022 Collaborated with the higher management team, and internal customers to define the project objectives and goals, to plan the project scope, deliverables and milestones that strongly aligned with organization\u2019s business goals, to identify the tasks, dependencies, costs and resources, to assess risks and identify solutions and backups, to develop the project roadmap and all associate technical meetings and progress tracking meetings \n\u2022 Effectively communicated the project expectations to the stakeholders in a timely and clear fashion; tracked and adjusted the project schedule to achieve appropriate progress against schedule, coordinate and prioritize utilization of resources with other functions, and to influence business unit or cross-organizational strategies relevant to program goals  \n\u2022 Identified the project success/pass/fail criteria, assessed the key challenges and risks, controlled the deliverables and proactively reacted, solved all sustaining technical issues \n\u2022 Presented technical development reports to the stakeholders and lead the higher management team to the critical decision making that ensured the project moving forward meeting all quality standards, budget constraints, timelines R&D Test Engineer Intel Corporation November 2008  \u2013  December 2012  (4 years 2 months) hillsboro, or Developed testing technology for Intel\u2019s future generation silicon products, including testing and probing recipe for silicon wafer test creating on the tester, test program introduction and integration, station controller test recipe linking and functionality, SPC chart generating/monitoring, database communication/management and entire electrical test environmental setup, which is directly delivered to the high volume manufacturing factories meeting with technical specifications, solving all key technical challenges with direct business impact - proven lower product cost.  \n\u2022 Worked closely with internal customers to understand and prioritize customer\u2019s needs \n\u2022 Organized interdependencies and integration among multiple projects, teams, and stakeholders.  \n\u2022 Collaborated with the higher management team, and internal customers to define the project objectives and goals, to plan the project scope, deliverables and milestones that strongly aligned with organization\u2019s business goals, to identify the tasks, dependencies, costs and resources, to assess risks and identify solutions and backups, to develop the project roadmap and all associate technical meetings and progress tracking meetings \n\u2022 Effectively communicated the project expectations to the stakeholders in a timely and clear fashion; tracked and adjusted the project schedule to achieve appropriate progress against schedule, coordinate and prioritize utilization of resources with other functions, and to influence business unit or cross-organizational strategies relevant to program goals  \n\u2022 Identified the project success/pass/fail criteria, assessed the key challenges and risks, controlled the deliverables and proactively reacted, solved all sustaining technical issues \n\u2022 Presented technical development reports to the stakeholders and lead the higher management team to the critical decision making that ensured the project moving forward meeting all quality standards, budget constraints, timelines Languages English English English Skills Communication Strategy Group Presentations Data Analysis Creative Problem Solving Fast Learner Corporate Communications Strategic Communications Statistical Data... Statistical Process... Group IV semiconductor... Computer programming... Technical writing,... Project and program... Qualitative and... Collaborative Problem... Electrical Engineering Materials Science Portfolio Management Integration JMP Data Mining Statistics Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Skills  Communication Strategy Group Presentations Data Analysis Creative Problem Solving Fast Learner Corporate Communications Strategic Communications Statistical Data... Statistical Process... Group IV semiconductor... Computer programming... Technical writing,... Project and program... Qualitative and... Collaborative Problem... Electrical Engineering Materials Science Portfolio Management Integration JMP Data Mining Statistics Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Communication Strategy Group Presentations Data Analysis Creative Problem Solving Fast Learner Corporate Communications Strategic Communications Statistical Data... Statistical Process... Group IV semiconductor... Computer programming... Technical writing,... Project and program... Qualitative and... Collaborative Problem... Electrical Engineering Materials Science Portfolio Management Integration JMP Data Mining Statistics Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Communication Strategy Group Presentations Data Analysis Creative Problem Solving Fast Learner Corporate Communications Strategic Communications Statistical Data... Statistical Process... Group IV semiconductor... Computer programming... Technical writing,... Project and program... Qualitative and... Collaborative Problem... Electrical Engineering Materials Science Portfolio Management Integration JMP Data Mining Statistics Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Education UCLA Doctor of Philosophy (PhD),  Mechanical Engineering , A 2004  \u2013 2008 UCLA Doctor of Philosophy (PhD),  Mechanical Engineering , A 2004  \u2013 2008 UCLA Doctor of Philosophy (PhD),  Mechanical Engineering , A 2004  \u2013 2008 UCLA Doctor of Philosophy (PhD),  Mechanical Engineering , A 2004  \u2013 2008 Honors & Awards Additional Honors & Awards Honor Program, Honor Student, Dean's List Additional Honors & Awards Honor Program, Honor Student, Dean's List Additional Honors & Awards Honor Program, Honor Student, Dean's List Additional Honors & Awards Honor Program, Honor Student, Dean's List "]}