CASE(OP_EXT1, Z) {
      instruction = *++pc;
      switch (instruction) {
        CASE(OP_EXT1_GETIV, BB) {
          regs[a] = mrb_iv_get(mrb, regs[0], syms[b]);
          pc--;
          NEXT;
        }
        CASE(OP_EXT1_SETIV, BB) {
          mrb_iv_set(mrb, regs[0], syms[b], regs[a]);
          pc--;
          NEXT;
        }
        default:
          /* undefined instruction */
          break;
      }
      break;
    }

    CASE(OP_EXT2, Z) {
      instruction = *++pc;
      switch (instruction) {
        CASE(OP_EXT2_GETIV, BB) {
          regs[a] = mrb_iv_get(mrb, regs[0], syms[b]);
          pc--;
          NEXT;
        }
        CASE(OP_EXT2_SETIV, BB) {
          mrb_iv_set(mrb, regs[0], syms[b], regs[a]);
          pc--;
          NEXT;
        }
        default:
          /* undefined instruction */
          break;
      }
      break;
    }

    CASE(OP_EXT3, Z) {
      instruction = *++pc;
      switch (instruction) {
        CASE(OP_EXT3_GETIV, BB) {
          regs[a] = mrb_iv_get(mrb, regs[0], syms[b]);
          pc--;
          NEXT;
        }
        CASE(OP_EXT3_SETIV, BB) {
          mrb_iv_set(mrb, regs[0], syms[b], regs[a]);
          pc--;
          NEXT;
        }
        default:
          /* undefined instruction */
          break;
      }
      break;
    }