AMDGPU_VRAM_TYPE_GDDR5,VAR_0
ATOM_PP_PLATFORM_CAP_HARDWAREDC,VAR_1
ATOM_PP_PLATFORM_CAP_REGULATOR_HOT,VAR_2
ATOM_PP_PLATFORM_CAP_REVERT_GPIO5_POLARITY,VAR_3
ATOM_PP_PLATFORM_CAP_STEPVDDC,VAR_4
ATOM_PP_PLATFORM_CAP_VRHOT_GPIO_CONFIGURABLE,VAR_5
CG_ULV_CONTROL,VAR_6
CG_ULV_PARAMETER,VAR_7
PPSMC_EXTRAFLAGS_AC2DC_GPIO5_POLARITY_HIGH,VAR_8
PPSMC_SYSTEMFLAG_GDDR5,VAR_9
PPSMC_SYSTEMFLAG_GPIO_DC,VAR_10
PPSMC_SYSTEMFLAG_REGULATOR_HOT,VAR_11
PPSMC_SYSTEMFLAG_REGULATOR_HOT_PROG_GPIO,VAR_12
PPSMC_SYSTEMFLAG_STEPVDDC,VAR_13
PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL,VAR_14
PPSMC_THERMAL_PROTECT_TYPE_INTERNAL,VAR_15
PPSMC_THERMAL_PROTECT_TYPE_NONE,VAR_16
SISLANDS_INITIAL_STATE_ARB_INDEX,VAR_17
SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width,VAR_18
SI_SMC_SOFT_REGISTER_vr_hot_gpio,VAR_19
WREG32,FUNC_0
amdgpu_get_pcie_lanes,FUNC_1
amdgpu_si_copy_bytes_to_smc,FUNC_2
si_do_program_memory_timing_parameters,FUNC_3
si_get_pi,FUNC_4
si_populate_smc_acpi_state,FUNC_5
si_populate_smc_initial_state,FUNC_6
si_populate_smc_voltage_tables,FUNC_7
si_populate_ulv_state,FUNC_8
si_program_ulv_memory_timing_parameters,FUNC_9
si_write_smc_soft_register,FUNC_10
si_init_smc_table,FUNC_11
adev,VAR_20
si_pi,VAR_21
amdgpu_boot_state,VAR_22
ulv,VAR_23
table,VAR_24
ret,VAR_25
lane_width,VAR_26
vr_hot_gpio,VAR_27
