// Seed: 3900203782
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : 1] id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1'b0] = -1;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
