Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sun Apr  5 00:28:38 2020
| Host         : OVERLORD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.730        0.000                      0                   24        0.219        0.000                      0                   24        3.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.730        0.000                      0                   24        0.219        0.000                      0                   24        3.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.902ns (57.690%)  route 1.395ns (42.310%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  clkDiv_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.899    clkDiv_1/count_reg[16]_i_1_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.233 r  clkDiv_1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.233    clkDiv_1/count_reg[20]_i_1_n_6
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.683    13.447    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[21]/C
                         clock pessimism              0.488    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)        0.062    13.962    clkDiv_1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.788ns (56.174%)  route 1.395ns (43.826%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.119 r  clkDiv_1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.119    clkDiv_1/count_reg[16]_i_1_n_6
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.682    13.446    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[17]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X113Y87        FDRE (Setup_fdre_C_D)        0.062    13.936    clkDiv_1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.796ns (56.284%)  route 1.395ns (43.716%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  clkDiv_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.899    clkDiv_1/count_reg[16]_i_1_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.127 r  clkDiv_1/count_reg[20]_i_1/CO[2]
                         net (fo=1, routed)           0.000     9.127    clkDiv_1/count_reg[20]_i_1_n_1
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.683    13.447    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
                         clock pessimism              0.488    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)        0.046    13.946    clkDiv_1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.767ns (55.883%)  route 1.395ns (44.117%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.098 r  clkDiv_1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.098    clkDiv_1/count_reg[16]_i_1_n_4
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.682    13.446    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[19]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X113Y87        FDRE (Setup_fdre_C_D)        0.062    13.936    clkDiv_1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.791ns (56.216%)  route 1.395ns (43.784%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  clkDiv_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.899    clkDiv_1/count_reg[16]_i_1_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.122 r  clkDiv_1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.122    clkDiv_1/count_reg[20]_i_1_n_7
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.683    13.447    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[20]/C
                         clock pessimism              0.488    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)        0.062    13.962    clkDiv_1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.693ns (54.826%)  route 1.395ns (45.174%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.024 r  clkDiv_1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.024    clkDiv_1/count_reg[16]_i_1_n_5
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.682    13.446    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[18]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X113Y87        FDRE (Setup_fdre_C_D)        0.062    13.936    clkDiv_1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 1.677ns (54.591%)  route 1.395ns (45.409%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  clkDiv_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.785    clkDiv_1/count_reg[12]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.008 r  clkDiv_1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.008    clkDiv_1/count_reg[16]_i_1_n_7
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.682    13.446    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[16]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X113Y87        FDRE (Setup_fdre_C_D)        0.062    13.936    clkDiv_1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.674ns (54.546%)  route 1.395ns (45.453%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.005 r  clkDiv_1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.005    clkDiv_1/count_reg[12]_i_1_n_6
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    13.445    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[13]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    clkDiv_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 1.653ns (54.233%)  route 1.395ns (45.767%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.984 r  clkDiv_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.984    clkDiv_1/count_reg[12]_i_1_n_4
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    13.445    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[15]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    clkDiv_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.579ns (53.094%)  route 1.395ns (46.905%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.862     5.936    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          1.395     7.787    clkDiv_1/p_0_in
    SLICE_X113Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.911 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.911    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.443 r  clkDiv_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    clkDiv_1/count_reg[0]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  clkDiv_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    clkDiv_1/count_reg[4]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  clkDiv_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    clkDiv_1/count_reg[8]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.910 r  clkDiv_1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.910    clkDiv_1/count_reg[12]_i_1_n_5
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.681    13.445    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[14]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    clkDiv_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.677%)  route 0.167ns (47.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          0.167     2.028    clkDiv_1/p_0_in
    SLICE_X112Y87        LUT2 (Prop_lut2_I0_O)        0.045     2.073 r  clkDiv_1/clock_out_i_1/O
                         net (fo=1, routed)           0.000     2.073    clkDiv_1/clock_out_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  clkDiv_1/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.246    clkDiv_1/clk
    SLICE_X112Y87        FDRE                                         r  clkDiv_1/clock_out_reg/C
                         clock pessimism             -0.512     1.734    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120     1.854    clkDiv_1/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.908%)  route 0.161ns (39.092%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          0.161     2.022    clkDiv_1/p_0_in
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     2.067 r  clkDiv_1/count[16]_i_4/O
                         net (fo=1, routed)           0.000     2.067    clkDiv_1/count[16]_i_4_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.132 r  clkDiv_1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.132    clkDiv_1/count_reg[16]_i_1_n_6
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.246    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[17]/C
                         clock pessimism             -0.512     1.734    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.105     1.839    clkDiv_1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.230%)  route 0.162ns (38.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.720    clkDiv_1/clk
    SLICE_X113Y88        FDRE                                         r  clkDiv_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  clkDiv_1/count_reg[22]/Q
                         net (fo=24, routed)          0.162     2.023    clkDiv_1/p_0_in
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     2.068 r  clkDiv_1/count[16]_i_5/O
                         net (fo=1, routed)           0.000     2.068    clkDiv_1/count[16]_i_5_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.138 r  clkDiv_1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.138    clkDiv_1/count_reg[16]_i_1_n_7
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.246    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[16]/C
                         clock pessimism             -0.512     1.734    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.105     1.839    clkDiv_1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.719    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  clkDiv_1/count_reg[19]/Q
                         net (fo=1, routed)           0.158     2.018    clkDiv_1/count_reg_n_0_[19]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     2.063 r  clkDiv_1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     2.063    clkDiv_1/count[16]_i_2_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.126 r  clkDiv_1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    clkDiv_1/count_reg[16]_i_1_n_4
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.246    clkDiv_1/clk
    SLICE_X113Y87        FDRE                                         r  clkDiv_1/count_reg[19]/C
                         clock pessimism             -0.527     1.719    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.105     1.824    clkDiv_1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.631     1.717    clkDiv_1/clk
    SLICE_X113Y83        FDRE                                         r  clkDiv_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  clkDiv_1/count_reg[3]/Q
                         net (fo=1, routed)           0.158     2.016    clkDiv_1/count_reg_n_0_[3]
    SLICE_X113Y83        LUT2 (Prop_lut2_I0_O)        0.045     2.061 r  clkDiv_1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.061    clkDiv_1/count[0]_i_3_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.124 r  clkDiv_1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.124    clkDiv_1/count_reg[0]_i_1_n_4
    SLICE_X113Y83        FDRE                                         r  clkDiv_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.901     2.243    clkDiv_1/clk
    SLICE_X113Y83        FDRE                                         r  clkDiv_1/count_reg[3]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    clkDiv_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.718    clkDiv_1/clk
    SLICE_X113Y85        FDRE                                         r  clkDiv_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  clkDiv_1/count_reg[11]/Q
                         net (fo=1, routed)           0.158     2.017    clkDiv_1/count_reg_n_0_[11]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  clkDiv_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     2.062    clkDiv_1/count[8]_i_2_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.125 r  clkDiv_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.125    clkDiv_1/count_reg[8]_i_1_n_4
    SLICE_X113Y85        FDRE                                         r  clkDiv_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.903     2.245    clkDiv_1/clk
    SLICE_X113Y85        FDRE                                         r  clkDiv_1/count_reg[11]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105     1.823    clkDiv_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.718    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  clkDiv_1/count_reg[15]/Q
                         net (fo=1, routed)           0.158     2.017    clkDiv_1/count_reg_n_0_[15]
    SLICE_X113Y86        LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  clkDiv_1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     2.062    clkDiv_1/count[12]_i_2_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.125 r  clkDiv_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.125    clkDiv_1/count_reg[12]_i_1_n_4
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.903     2.245    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[15]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.105     1.823    clkDiv_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.718    clkDiv_1/clk
    SLICE_X113Y84        FDRE                                         r  clkDiv_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  clkDiv_1/count_reg[7]/Q
                         net (fo=1, routed)           0.158     2.017    clkDiv_1/count_reg_n_0_[7]
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  clkDiv_1/count[4]_i_2/O
                         net (fo=1, routed)           0.000     2.062    clkDiv_1/count[4]_i_2_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.125 r  clkDiv_1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.125    clkDiv_1/count_reg[4]_i_1_n_4
    SLICE_X113Y84        FDRE                                         r  clkDiv_1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.902     2.244    clkDiv_1/clk
    SLICE_X113Y84        FDRE                                         r  clkDiv_1/count_reg[7]/C
                         clock pessimism             -0.526     1.718    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.105     1.823    clkDiv_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.631     1.717    clkDiv_1/clk
    SLICE_X113Y83        FDRE                                         r  clkDiv_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 f  clkDiv_1/count_reg[0]/Q
                         net (fo=2, routed)           0.156     2.014    clkDiv_1/count_reg_n_0_[0]
    SLICE_X113Y83        LUT2 (Prop_lut2_I0_O)        0.045     2.059 r  clkDiv_1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     2.059    clkDiv_1/count[0]_i_6_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.129 r  clkDiv_1/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.129    clkDiv_1/count_reg[0]_i_1_n_7
    SLICE_X113Y83        FDRE                                         r  clkDiv_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.901     2.243    clkDiv_1/clk
    SLICE_X113Y83        FDRE                                         r  clkDiv_1/count_reg[0]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    clkDiv_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clkDiv_1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv_1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.718    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  clkDiv_1/count_reg[12]/Q
                         net (fo=1, routed)           0.156     2.015    clkDiv_1/count_reg_n_0_[12]
    SLICE_X113Y86        LUT2 (Prop_lut2_I0_O)        0.045     2.060 r  clkDiv_1/count[12]_i_5/O
                         net (fo=1, routed)           0.000     2.060    clkDiv_1/count[12]_i_5_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.130 r  clkDiv_1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.130    clkDiv_1/count_reg[12]_i_1_n_7
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.903     2.245    clkDiv_1/clk
    SLICE_X113Y86        FDRE                                         r  clkDiv_1/count_reg[12]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.105     1.823    clkDiv_1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y87   clkDiv_1/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y83   clkDiv_1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   clkDiv_1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   clkDiv_1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y86   clkDiv_1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y86   clkDiv_1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y86   clkDiv_1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y86   clkDiv_1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   clkDiv_1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y87   clkDiv_1/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   clkDiv_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   clkDiv_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   clkDiv_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   clkDiv_1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   clkDiv_1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y87   clkDiv_1/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   clkDiv_1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   clkDiv_1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y85   clkDiv_1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y86   clkDiv_1/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   clkDiv_1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   clkDiv_1/count_reg[17]/C



