Warning: bus naming style '' is not valid. (UCN-32)
Initializing gui preferences from file  /home/cag383@drexel.edu/.synopsys_icc_prefs.tcl
Current time:       Tue May 13 09:54:46 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 2.60 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free 109 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4315 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 138%, Ram Free: 109 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Current time:       Tue May 13 09:54:46 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 2.60 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free 109 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4315 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 138%, Ram Free: 109 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
# Auto-generated ICC2 script for i2c_master_top
# Configuration: i2c
###########################################################################
### Initialize
###########################################################################
##start_gui
set search_path "$search_path /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs
../src/ "
. /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/dw/syn_ver /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/dw/sim_ver /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs
../src/ 
# Library setup
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
set libdir "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt
set tlupmax "$libdir/saed32nm_1p9m_Cmax.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
set tlunom "$libdir/saed32nm_1p9m_nominal.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus
set tlupmin "$libdir/saed32nm_1p9m_Cmin.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
set tech2itf "$libdir/saed32nm_tf_itf_tluplus.map"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
set_tlu_plus_files -max_tluplus $tlunom -tech2itf_map $tech2itf
1
set lib_name "i2c_master_top"
i2c_master_top
set mw_logic0_net VSS
VSS
set mw_logic1_net VDD
VDD
set design_data ./outputs/i2c/i2c_master_top.ddc
./outputs/i2c/i2c_master_top.ddc
set cell_name "i2c_master_top"
i2c_master_top
create_mw_lib ./outputs/i2c/$lib_name.mw \
        -technology "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf" \
        -mw_reference_library "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m"
Error: Library './outputs/i2c/i2c_master_top.mw' already exists. (MWUI-004)
0
open_mw_lib ./outputs/i2c/$lib_name.mw
{i2c_master_top.mw}
read_verilog ./outputs/i2c/i2c_master_top.v
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0
Warning: /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Warning: Lineno 42, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 43, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 44, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 45, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 328, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 329, change net type from TRI to Wire. (MWNL-117)

*****  Pass 1 Complete *****
Elapsed =    0:00:05, CPU =    0:00:04

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Warning: Lineno 42, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 43, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 44, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 45, change net type from TRI to Wire. (MWNL-117)
Error: Module 'i2c_master_bit_ctrl' is not defined.  (MWNL-297)
Warning: Lineno 328, change net type from TRI to Wire. (MWNL-117)
Warning: Lineno 329, change net type from TRI to Wire. (MWNL-117)
Error: Verilog parser cannot parse the /home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/i2c/i2c_master_top.v source file. (MWNL-047)
0
import_designs $design_data -format ddc -top $cell_name
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Reading ddc file '/home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/i2c/i2c_master_top.ddc'.
Loaded 2 designs.
Current design is 'i2c_master_top'.
Current design is 'i2c_master_top'.
Information: Building the design 'i2c_master_bit_ctrl'. (HDL-193)
Warning: Cannot find the design 'i2c_master_bit_ctrl' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'i2c_master_bit_ctrl' in 'i2c_master_byte_ctrl'. (LINK-5)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

Information: Building the design 'i2c_master_bit_ctrl'. (HDL-193)
Warning: Cannot find the design 'i2c_master_bit_ctrl' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'i2c_master_bit_ctrl' in 'i2c_master_byte_ctrl'. (LINK-5)
Error: Cannot write Milkyway for un-mapped design. (MWDC-014)
Information: Building the design 'i2c_master_bit_ctrl'. (HDL-193)
Warning: Cannot find the design 'i2c_master_bit_ctrl' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'i2c_master_bit_ctrl' in 'i2c_master_byte_ctrl'. (LINK-5)
Error: Cannot write Milkyway for un-mapped design. (MWDC-014)
Error: Failed to save design i2c_master_top. (UIG-6)
1
uniquify_fp_mw_cel
Error: Current design is not defined. (UID-4)
Error: 0
        Use error_info for more info. (CMD-013)
link

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

Information: Building the design 'i2c_master_bit_ctrl'. (HDL-193)
Warning: Cannot find the design 'i2c_master_bit_ctrl' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'i2c_master_bit_ctrl' in 'i2c_master_byte_ctrl'. (LINK-5)
0
read_sdc ./outputs/i2c/i2c_master_top.sdc
 Info: hierarchy_separator was changed to /

Reading SDC version 2.2...
Warning: SDC version in file (2.1) does not match the version you requested
        from read_sdc (2.2).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (2.1) does not match the version you requested
        from read_sdc (2.2).  Some constraints and options may not function. (SDC-2)
Information: Building the design 'i2c_master_bit_ctrl'. (HDL-193)
Warning: Cannot find the design 'i2c_master_bit_ctrl' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'i2c_master_bit_ctrl' in 'i2c_master_byte_ctrl'. (LINK-5)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 Info: hierarchy_separator was changed to /
1
############################################################################
#### Floorplanning
############################################################################
create_floorplan -core_utilization 0.7 -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10 -core_aspect_ratio 1.0
Error: Current design is not defined. (UID-4)
derive_pg_connection -power_net VDD -ground_net VSS -tie
0
##Create VSS ring
create_rectangular_rings  -nets  {VSS}  -left_offset 0.5  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5  -bottom_segment_layer  M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Error: Current design is not defined. (UID-4)
## Create VDD Ring
create_rectangular_rings  -nets  {VDD}  -left_offset 1.8  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8  -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Error: Current design is not defined. (UID-4)
## Creates Power Strap
create_power_strap -nets { VDD } -layer M6 -direction vertical -width 3
Error: Current design is not defined. (UID-4)
create_power_strap -nets { VSS } -layer M6 -direction vertical  -width 3
Error: Current design is not defined. (UID-4)
create_fp_placement -effort high -timing_driven
Error: No design is loaded. (VFP-003)
0
insert_stdcell_filler
Can not get cellId for current design
preroute_standard_cells -mode net -nets VDD -v_layer M6
Error: Current design is not defined. (UID-4)
preroute_standard_cells -mode net -nets VSS -v_layer M6
Error: Current design is not defined. (UID-4)
###########################################################################
### Placement
###########################################################################
place_opt 
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Current design is not defined. (UID-4)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

Warning: Error occured in ccs delay calculation, results may not be accurate.
  Loading design 'i2c_master_top'
Information: Changed wire load model for 'i2c_master_byte_ctrl' from '(none)' to 'ForQA'. (OPT-170)
Information: The register 'wb_ack_o_reg' will be removed. (OPT-1207)
Information: The register 'ctr_reg[7]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[6]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[5]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[4]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[3]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[2]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[1]' will be removed. (OPT-1207)
Information: The register 'ctr_reg[0]' will be removed. (OPT-1207)
Information: The register 'txr_reg[7]' will be removed. (OPT-1207)
Information: The register 'txr_reg[6]' will be removed. (OPT-1207)
Information: The register 'txr_reg[5]' will be removed. (OPT-1207)
Information: The register 'txr_reg[4]' will be removed. (OPT-1207)
Information: The register 'txr_reg[3]' will be removed. (OPT-1207)
Information: The register 'txr_reg[2]' will be removed. (OPT-1207)
Information: The register 'txr_reg[1]' will be removed. (OPT-1207)
Information: The register 'txr_reg[0]' will be removed. (OPT-1207)
Information: The register 'prer_reg[15]' will be removed. (OPT-1207)
Information: The register 'prer_reg[14]' will be removed. (OPT-1207)
Information: The register 'prer_reg[13]' will be removed. (OPT-1207)
Information: The register 'prer_reg[12]' will be removed. (OPT-1207)
Information: The register 'prer_reg[11]' will be removed. (OPT-1207)
Information: The register 'prer_reg[10]' will be removed. (OPT-1207)
Information: The register 'prer_reg[9]' will be removed. (OPT-1207)
Information: The register 'prer_reg[8]' will be removed. (OPT-1207)
Information: The register 'prer_reg[7]' will be removed. (OPT-1207)
Information: The register 'prer_reg[6]' will be removed. (OPT-1207)
Information: The register 'prer_reg[5]' will be removed. (OPT-1207)
Information: The register 'prer_reg[4]' will be removed. (OPT-1207)
Information: The register 'prer_reg[3]' will be removed. (OPT-1207)
Information: The register 'prer_reg[2]' will be removed. (OPT-1207)
Information: The register 'prer_reg[1]' will be removed. (OPT-1207)
Information: The register 'prer_reg[0]' will be removed. (OPT-1207)
Information: The register 'cr_reg[7]' will be removed. (OPT-1207)
Information: The register 'cr_reg[6]' will be removed. (OPT-1207)
Information: The register 'cr_reg[5]' will be removed. (OPT-1207)
Information: The register 'cr_reg[4]' will be removed. (OPT-1207)
Information: The register 'cr_reg[3]' will be removed. (OPT-1207)
Information: The register 'cr_reg[2]' will be removed. (OPT-1207)
Information: The register 'cr_reg[1]' will be removed. (OPT-1207)
Information: The register 'cr_reg[0]' will be removed. (OPT-1207)
Information: The register 'al_reg' will be removed. (OPT-1207)
Information: The register 'rxack_reg' will be removed. (OPT-1207)
Information: The register 'tip_reg' will be removed. (OPT-1207)
Information: The register 'irq_flag_reg' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[5]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[6]' will be removed. (OPT-1207)
Information: The register 'wb_dat_o_reg[7]' will be removed. (OPT-1207)
Information: The register 'wb_inta_o_reg' will be removed. (OPT-1207)
Error: Cannot perform optimization with generic cell 'C490' (reference *SELECT_OP_8.8_8.1_8) which is not dont_touched. Use the report_cell command to list all unmapped        cells in the design. (OPT-157)
Error: psynopt has abnormally terminated.  (OPT-100)
0
##-power -congestion
set_fix_hold [all_clocks]
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
clock_opt ##
Error: extra positional option '##' (CMD-012)
-only_cts -no_clock_route
Error: unknown command '-only_cts' (CMD-005)
#clock_opt -only_psyn -area_recovery -no_clock_route
route_zrt_group -all_clock_nets -reuse_existing_global_route true
Error: Top cell not open. (ZRT-072)
Error: Could not find any nets in the design that match the specification. (ZRT-070)
0
route_opt 
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Current design is not defined. (UID-4)
###-initial_route_only
###create_qor_snapshot
###route_opt -skip_initial_route -power
extract_rc  -coupling_cap -incremental
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'
Error: Cannot perform optimization with generic cell 'C490' (reference *SELECT_OP_8.8_8.1_8) which is not dont_touched. Use the report_cell command to list all unmapped        cells in the design. (OPT-157)
Error: extract_rc has abnormally terminated.  (OPT-100)
0
write_parasitics -output ./outputs/i2c_master_top_extracted.spef -format SPEF
Information: previous extract failed; need re-extract before write_parasitics.
Error: Writing parasitics file failed. (RCEX-036)
0
write_sdf ./outputs/i2c_master_top_extracted.sdf
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/i2c_master_top_extracted.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
write_sdc ./outputs/i2c_master_top_extracted.sdc
Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
write_verilog ./outputs/i2c_master_top_extracted.v
ERROR : Failed to get object count of hier cell instances
Error: Hierarchy preservation information does not exist in the i2c_master_top cell. (MWNL-051)
Write verilog failed.
0
report_constraints -all > ./reports/i2c/icc_i2c_master_top_constraints.rpt
