{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724681491609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724681491610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 10:11:31 2024 " "Processing started: Mon Aug 26 10:11:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724681491610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681491610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SD_CARD -c SD_CARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SD_CARD -c SD_CARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681491610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724681492540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724681492541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/sd_card.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/sd_card.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD " "Found entity 1: SD_CARD" {  } { { "SD_CARD/synthesis/SD_CARD.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SD_CARD/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SD_CARD/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_irq_mapper " "Found entity 1: SD_CARD_irq_mapper" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_irq_mapper.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1 " "Found entity 1: SD_CARD_mm_interconnect_1" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SD_CARD_mm_interconnect_0_avalon_st_adapter" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1_rsp_mux " "Found entity 1: SD_CARD_mm_interconnect_1_rsp_mux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500440 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1_rsp_demux " "Found entity 1: SD_CARD_mm_interconnect_1_rsp_demux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1_cmd_mux " "Found entity 1: SD_CARD_mm_interconnect_1_cmd_mux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1_cmd_demux " "Found entity 1: SD_CARD_mm_interconnect_1_cmd_demux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500448 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SD_CARD_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SD_CARD_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1_router_001_default_decode " "Found entity 1: SD_CARD_mm_interconnect_1_router_001_default_decode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500454 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_mm_interconnect_1_router_001 " "Found entity 2: SD_CARD_mm_interconnect_1_router_001" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SD_CARD_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SD_CARD_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_1_router_default_decode " "Found entity 1: SD_CARD_mm_interconnect_1_router_default_decode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500455 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_mm_interconnect_1_router " "Found entity 2: SD_CARD_mm_interconnect_1_router" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0 " "Found entity 1: SD_CARD_mm_interconnect_0" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "SD_CARD/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SD_CARD_mm_interconnect_0_rsp_mux_001" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_rsp_mux " "Found entity 1: SD_CARD_mm_interconnect_0_rsp_mux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SD_CARD_mm_interconnect_0_rsp_demux_002" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_rsp_demux_001 " "Found entity 1: SD_CARD_mm_interconnect_0_rsp_demux_001" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_rsp_demux " "Found entity 1: SD_CARD_mm_interconnect_0_rsp_demux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SD_CARD_mm_interconnect_0_cmd_mux_002" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_cmd_mux " "Found entity 1: SD_CARD_mm_interconnect_0_cmd_mux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SD_CARD_mm_interconnect_0_cmd_demux_001" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_cmd_demux " "Found entity 1: SD_CARD_mm_interconnect_0_cmd_demux" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SD_CARD_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SD_CARD_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_router_004_default_decode " "Found entity 1: SD_CARD_mm_interconnect_0_router_004_default_decode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500490 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_mm_interconnect_0_router_004 " "Found entity 2: SD_CARD_mm_interconnect_0_router_004" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SD_CARD_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SD_CARD_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_router_002_default_decode " "Found entity 1: SD_CARD_mm_interconnect_0_router_002_default_decode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500492 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_mm_interconnect_0_router_002 " "Found entity 2: SD_CARD_mm_interconnect_0_router_002" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SD_CARD_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SD_CARD_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_router_001_default_decode " "Found entity 1: SD_CARD_mm_interconnect_0_router_001_default_decode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500494 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_mm_interconnect_0_router_001 " "Found entity 2: SD_CARD_mm_interconnect_0_router_001" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SD_CARD_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SD_CARD_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SD_CARD_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724681500495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sd_card/synthesis/submodules/sd_card_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_mm_interconnect_0_router_default_decode " "Found entity 1: SD_CARD_mm_interconnect_0_router_default_decode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500496 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_mm_interconnect_0_router " "Found entity 2: SD_CARD_mm_interconnect_0_router" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_timer_0 " "Found entity 1: SD_CARD_timer_0" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_timer_0.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_sd_dat " "Found entity 1: SD_CARD_sd_dat" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_sd_dat.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_sd_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_sd_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_sd_cmd " "Found entity 1: SD_CARD_sd_cmd" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_sd_cmd.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_sd_clk " "Found entity 1: SD_CARD_sd_clk" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_sd_clk.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_pll_100.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_pll_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_pll_100 " "Found entity 1: SD_CARD_pll_100" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_onchip_memory " "Found entity 1: SD_CARD_onchip_memory" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SD_CARD/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_ledr " "Found entity 1: SD_CARD_ledr" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_ledr.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_ledg " "Found entity 1: SD_CARD_ledg" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_ledg.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_key.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_key " "Found entity 1: SD_CARD_key" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_key.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sd_card/synthesis/submodules/sd_card_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_jtag_uart_sim_scfifo_w " "Found entity 1: SD_CARD_jtag_uart_sim_scfifo_w" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500518 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_jtag_uart_scfifo_w " "Found entity 2: SD_CARD_jtag_uart_scfifo_w" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500518 ""} { "Info" "ISGN_ENTITY_NAME" "3 SD_CARD_jtag_uart_sim_scfifo_r " "Found entity 3: SD_CARD_jtag_uart_sim_scfifo_r" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500518 ""} { "Info" "ISGN_ENTITY_NAME" "4 SD_CARD_jtag_uart_scfifo_r " "Found entity 4: SD_CARD_jtag_uart_scfifo_r" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500518 ""} { "Info" "ISGN_ENTITY_NAME" "5 SD_CARD_jtag_uart " "Found entity 5: SD_CARD_jtag_uart" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_cpu_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu_reset_n " "Found entity 1: SD_CARD_cpu_reset_n" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_reset_n.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_reset_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu " "Found entity 1: SD_CARD_cpu" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sd_card/synthesis/submodules/sd_card_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu_cpu_register_bank_a_module " "Found entity 1: SD_CARD_cpu_cpu_register_bank_a_module" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "2 SD_CARD_cpu_cpu_register_bank_b_module " "Found entity 2: SD_CARD_cpu_cpu_register_bank_b_module" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "3 SD_CARD_cpu_cpu_nios2_oci_debug " "Found entity 3: SD_CARD_cpu_cpu_nios2_oci_debug" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "4 SD_CARD_cpu_cpu_nios2_oci_break " "Found entity 4: SD_CARD_cpu_cpu_nios2_oci_break" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "5 SD_CARD_cpu_cpu_nios2_oci_xbrk " "Found entity 5: SD_CARD_cpu_cpu_nios2_oci_xbrk" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "6 SD_CARD_cpu_cpu_nios2_oci_dbrk " "Found entity 6: SD_CARD_cpu_cpu_nios2_oci_dbrk" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "7 SD_CARD_cpu_cpu_nios2_oci_itrace " "Found entity 7: SD_CARD_cpu_cpu_nios2_oci_itrace" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "8 SD_CARD_cpu_cpu_nios2_oci_td_mode " "Found entity 8: SD_CARD_cpu_cpu_nios2_oci_td_mode" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "9 SD_CARD_cpu_cpu_nios2_oci_dtrace " "Found entity 9: SD_CARD_cpu_cpu_nios2_oci_dtrace" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "10 SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "11 SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "12 SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "13 SD_CARD_cpu_cpu_nios2_oci_fifo " "Found entity 13: SD_CARD_cpu_cpu_nios2_oci_fifo" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "14 SD_CARD_cpu_cpu_nios2_oci_pib " "Found entity 14: SD_CARD_cpu_cpu_nios2_oci_pib" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "15 SD_CARD_cpu_cpu_nios2_oci_im " "Found entity 15: SD_CARD_cpu_cpu_nios2_oci_im" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "16 SD_CARD_cpu_cpu_nios2_performance_monitors " "Found entity 16: SD_CARD_cpu_cpu_nios2_performance_monitors" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "17 SD_CARD_cpu_cpu_nios2_avalon_reg " "Found entity 17: SD_CARD_cpu_cpu_nios2_avalon_reg" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "18 SD_CARD_cpu_cpu_ociram_sp_ram_module " "Found entity 18: SD_CARD_cpu_cpu_ociram_sp_ram_module" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "19 SD_CARD_cpu_cpu_nios2_ocimem " "Found entity 19: SD_CARD_cpu_cpu_nios2_ocimem" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "20 SD_CARD_cpu_cpu_nios2_oci " "Found entity 20: SD_CARD_cpu_cpu_nios2_oci" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""} { "Info" "ISGN_ENTITY_NAME" "21 SD_CARD_cpu_cpu " "Found entity 21: SD_CARD_cpu_cpu" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu_cpu_debug_slave_sysclk " "Found entity 1: SD_CARD_cpu_cpu_debug_slave_sysclk" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu_cpu_debug_slave_tck " "Found entity 1: SD_CARD_cpu_cpu_debug_slave_tck" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_tck.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu_cpu_debug_slave_wrapper " "Found entity 1: SD_CARD_cpu_cpu_debug_slave_wrapper" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_card/synthesis/submodules/sd_card_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_card/synthesis/submodules/sd_card_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CARD_cpu_cpu_test_bench " "Found entity 1: SD_CARD_cpu_cpu_test_bench" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_test_bench.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681500540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681500540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SD_CARD " "Elaborating entity \"SD_CARD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724681500764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu SD_CARD_cpu:cpu " "Elaborating entity \"SD_CARD_cpu\" for hierarchy \"SD_CARD_cpu:cpu\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "cpu" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681500803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu " "Elaborating entity \"SD_CARD_cpu_cpu\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu.v" "cpu" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681500818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_test_bench SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_test_bench:the_SD_CARD_cpu_cpu_test_bench " "Elaborating entity \"SD_CARD_cpu_cpu_test_bench\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_test_bench:the_SD_CARD_cpu_cpu_test_bench\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_test_bench" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681500907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_register_bank_a_module SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a " "Elaborating entity \"SD_CARD_cpu_cpu_register_bank_a_module\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "SD_CARD_cpu_cpu_register_bank_a" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681500924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_altsyncram" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681500967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681500980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681500980 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681500980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681501019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681501019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_a_module:SD_CARD_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_register_bank_b_module SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b " "Elaborating entity \"SD_CARD_cpu_cpu_register_bank_b_module\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_register_bank_b_module:SD_CARD_cpu_cpu_register_bank_b\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "SD_CARD_cpu_cpu_register_bank_b" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 4118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_debug SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_debug\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_debug" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_debug:the_SD_CARD_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501117 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681501117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_break SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_break\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_break:the_SD_CARD_cpu_cpu_nios2_oci_break\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_break" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_xbrk SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_xbrk:the_SD_CARD_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_xbrk:the_SD_CARD_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_xbrk" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_dbrk SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_dbrk:the_SD_CARD_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_dbrk:the_SD_CARD_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_dbrk" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_itrace SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_itrace:the_SD_CARD_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_itrace:the_SD_CARD_cpu_cpu_nios2_oci_itrace\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_itrace" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_dtrace SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_dtrace:the_SD_CARD_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_dtrace:the_SD_CARD_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_dtrace" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_td_mode SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_dtrace:the_SD_CARD_cpu_cpu_nios2_oci_dtrace\|SD_CARD_cpu_cpu_nios2_oci_td_mode:SD_CARD_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_dtrace:the_SD_CARD_cpu_cpu_nios2_oci_dtrace\|SD_CARD_cpu_cpu_nios2_oci_td_mode:SD_CARD_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "SD_CARD_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_fifo SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\|SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\|SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\|SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\|SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\|SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_fifo:the_SD_CARD_cpu_cpu_nios2_oci_fifo\|SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_pib SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_pib:the_SD_CARD_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_pib\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_pib:the_SD_CARD_cpu_cpu_nios2_oci_pib\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_pib" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_oci_im SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_im:the_SD_CARD_cpu_cpu_nios2_oci_im " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_oci_im\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_oci_im:the_SD_CARD_cpu_cpu_nios2_oci_im\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_oci_im" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_avalon_reg SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_avalon_reg:the_SD_CARD_cpu_cpu_nios2_avalon_reg\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_avalon_reg" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_nios2_ocimem SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem " "Elaborating entity \"SD_CARD_cpu_cpu_nios2_ocimem\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_nios2_ocimem" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_ociram_sp_ram_module SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SD_CARD_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "SD_CARD_cpu_cpu_ociram_sp_ram" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_altsyncram" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501505 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681501505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681501576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681501576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_nios2_ocimem:the_SD_CARD_cpu_cpu_nios2_ocimem\|SD_CARD_cpu_cpu_ociram_sp_ram_module:SD_CARD_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_debug_slave_wrapper SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SD_CARD_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" "the_SD_CARD_cpu_cpu_debug_slave_wrapper" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_debug_slave_tck SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck " "Elaborating entity \"SD_CARD_cpu_cpu_debug_slave_tck\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|SD_CARD_cpu_cpu_debug_slave_tck:the_SD_CARD_cpu_cpu_debug_slave_tck\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "the_SD_CARD_cpu_cpu_debug_slave_tck" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_cpu_debug_slave_sysclk SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SD_CARD_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|SD_CARD_cpu_cpu_debug_slave_sysclk:the_SD_CARD_cpu_cpu_debug_slave_sysclk\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "the_SD_CARD_cpu_cpu_debug_slave_sysclk" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "SD_CARD_cpu_cpu_debug_slave_phy" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681501865 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681501865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681501880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SD_CARD_cpu:cpu\|SD_CARD_cpu_cpu:cpu\|SD_CARD_cpu_cpu_nios2_oci:the_SD_CARD_cpu_cpu_nios2_oci\|SD_CARD_cpu_cpu_debug_slave_wrapper:the_SD_CARD_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SD_CARD_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_cpu_reset_n SD_CARD_cpu_reset_n:cpu_reset_n " "Elaborating entity \"SD_CARD_cpu_reset_n\" for hierarchy \"SD_CARD_cpu_reset_n:cpu_reset_n\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "cpu_reset_n" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_jtag_uart SD_CARD_jtag_uart:jtag_uart " "Elaborating entity \"SD_CARD_jtag_uart\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "jtag_uart" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_jtag_uart_scfifo_w SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w " "Elaborating entity \"SD_CARD_jtag_uart_scfifo_w\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "the_SD_CARD_jtag_uart_scfifo_w" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "wfifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681502828 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681502828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681502865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681502865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681502889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681502889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681502910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681502910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681502957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681502957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681502958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681503012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681503012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681503060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681503060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_w:the_SD_CARD_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_jtag_uart_scfifo_r SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r " "Elaborating entity \"SD_CARD_jtag_uart_scfifo_r\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|SD_CARD_jtag_uart_scfifo_r:the_SD_CARD_jtag_uart_scfifo_r\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "the_SD_CARD_jtag_uart_scfifo_r" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "SD_CARD_jtag_uart_alt_jtag_atlantic" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503341 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681503341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SD_CARD_jtag_uart:jtag_uart\|alt_jtag_atlantic:SD_CARD_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_key SD_CARD_key:key " "Elaborating entity \"SD_CARD_key\" for hierarchy \"SD_CARD_key:key\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "key" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_ledg SD_CARD_ledg:ledg " "Elaborating entity \"SD_CARD_ledg\" for hierarchy \"SD_CARD_ledg:ledg\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "ledg" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_ledr SD_CARD_ledr:ledr " "Elaborating entity \"SD_CARD_ledr\" for hierarchy \"SD_CARD_ledr:ledr\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "ledr" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "mm_clock_crossing_bridge" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "SD_CARD/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_onchip_memory SD_CARD_onchip_memory:onchip_memory " "Elaborating entity \"SD_CARD_onchip_memory\" for hierarchy \"SD_CARD_onchip_memory:onchip_memory\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "onchip_memory" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" "the_altsyncram" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SD_CARD_onchip_memory.hex " "Parameter \"init_file\" = \"SD_CARD_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 75000 " "Parameter \"maximum_depth\" = \"75000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 75000 " "Parameter \"numwords_a\" = \"75000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681503561 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681503561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7n1 " "Found entity 1: altsyncram_m7n1" {  } { { "db/altsyncram_m7n1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_m7n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681503642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681503642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7n1 SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m7n1:auto_generated " "Elaborating entity \"altsyncram_m7n1\" for hierarchy \"SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681503643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681504689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681504689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m7n1:auto_generated\|decode_nma:decode3 " "Elaborating entity \"decode_nma\" for hierarchy \"SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m7n1:auto_generated\|decode_nma:decode3\"" {  } { { "db/altsyncram_m7n1.tdf" "decode3" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_m7n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/mux_kib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681504740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681504740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m7n1:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"SD_CARD_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m7n1:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_m7n1.tdf" "mux2" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_m7n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_pll_100 SD_CARD_pll_100:pll_100 " "Elaborating entity \"SD_CARD_pll_100\" for hierarchy \"SD_CARD_pll_100:pll_100\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "pll_100" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll SD_CARD_pll_100:pll_100\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"SD_CARD_pll_100:pll_100\|altera_pll:altera_pll_i\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" "altera_pll_i" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504916 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1724681504925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_CARD_pll_100:pll_100\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"SD_CARD_pll_100:pll_100\|altera_pll:altera_pll_i\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_CARD_pll_100:pll_100\|altera_pll:altera_pll_i " "Instantiated megafunction \"SD_CARD_pll_100:pll_100\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681504936 ""}  } { { "SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_pll_100.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681504936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_sd_clk SD_CARD_sd_clk:sd_clk " "Elaborating entity \"SD_CARD_sd_clk\" for hierarchy \"SD_CARD_sd_clk:sd_clk\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "sd_clk" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_sd_cmd SD_CARD_sd_cmd:sd_cmd " "Elaborating entity \"SD_CARD_sd_cmd\" for hierarchy \"SD_CARD_sd_cmd:sd_cmd\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "sd_cmd" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_sd_dat SD_CARD_sd_dat:sd_dat " "Elaborating entity \"SD_CARD_sd_dat\" for hierarchy \"SD_CARD_sd_dat:sd_dat\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "sd_dat" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_timer_0 SD_CARD_timer_0:timer_0 " "Elaborating entity \"SD_CARD_timer_0\" for hierarchy \"SD_CARD_timer_0:timer_0\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "timer_0" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0 SD_CARD_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SD_CARD_mm_interconnect_0\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "mm_interconnect_0" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681504992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_s0_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_agent_rsp_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router:router " "Elaborating entity \"SD_CARD_mm_interconnect_0_router\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router:router\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "router" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_default_decode SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router:router\|SD_CARD_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_default_decode\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router:router\|SD_CARD_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_001 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_001\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_001:router_001\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "router_001" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_001_default_decode SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_001:router_001\|SD_CARD_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_001:router_001\|SD_CARD_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_002 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_002\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_002:router_002\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "router_002" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_002_default_decode SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_002:router_002\|SD_CARD_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_002:router_002\|SD_CARD_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_004 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_004\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_004:router_004\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "router_004" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_router_004_default_decode SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_004:router_004\|SD_CARD_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SD_CARD_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_router_004:router_004\|SD_CARD_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_cmd_demux SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SD_CARD_mm_interconnect_0_cmd_demux\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cmd_demux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_cmd_demux_001 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SD_CARD_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_cmd_mux SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SD_CARD_mm_interconnect_0_cmd_mux\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cmd_mux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_cmd_mux_002 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SD_CARD_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_rsp_demux SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SD_CARD_mm_interconnect_0_rsp_demux\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "rsp_demux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_rsp_demux_001 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"SD_CARD_mm_interconnect_0_rsp_demux_001\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_rsp_demux_002 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"SD_CARD_mm_interconnect_0_rsp_demux_002\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_rsp_mux SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SD_CARD_mm_interconnect_0_rsp_mux\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "rsp_mux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_rsp_mux_001 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SD_CARD_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "crosser" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SD_CARD/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_avalon_st_adapter SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SD_CARD_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SD_CARD_mm_interconnect_0:mm_interconnect_0\|SD_CARD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SD_CARD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1 SD_CARD_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SD_CARD_mm_interconnect_1\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "mm_interconnect_1" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_m0_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sd_clk_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sd_clk_s1_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "sd_clk_s1_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681505993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "timer_0_s1_translator" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_agent" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "sd_clk_s1_agent" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sd_clk_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "sd_clk_s1_agent_rsp_fifo" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_router SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router:router " "Elaborating entity \"SD_CARD_mm_interconnect_1_router\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router:router\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "router" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_router_default_decode SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router:router\|SD_CARD_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"SD_CARD_mm_interconnect_1_router_default_decode\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router:router\|SD_CARD_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" "the_default_decode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_router_001 SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"SD_CARD_mm_interconnect_1_router_001\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router_001:router_001\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "router_001" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_router_001_default_decode SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router_001:router_001\|SD_CARD_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"SD_CARD_mm_interconnect_1_router_001_default_decode\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_router_001:router_001\|SD_CARD_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_limiter" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_cmd_demux SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"SD_CARD_mm_interconnect_1_cmd_demux\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "cmd_demux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_cmd_mux SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"SD_CARD_mm_interconnect_1_cmd_mux\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "cmd_mux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_rsp_demux SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"SD_CARD_mm_interconnect_1_rsp_demux\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "rsp_demux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_mm_interconnect_1_rsp_mux SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"SD_CARD_mm_interconnect_1_rsp_mux\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" "rsp_mux" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_rsp_mux.sv" "arb" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/SD_CARD_mm_interconnect_1_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SD_CARD_mm_interconnect_1:mm_interconnect_1\|SD_CARD_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CARD_irq_mapper SD_CARD_irq_mapper:irq_mapper " "Elaborating entity \"SD_CARD_irq_mapper\" for hierarchy \"SD_CARD_irq_mapper:irq_mapper\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "irq_mapper" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "irq_synchronizer" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681506386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681506386 ""}  } { { "SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681506386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "rst_controller" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SD_CARD/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SD_CARD/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "rst_controller_001" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "SD_CARD/synthesis/SD_CARD.v" "rst_controller_002" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681506445 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724681507904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.26.10:11:51 Progress: Loading sldbc3a0db7/alt_sld_fab_wrapper_hw.tcl " "2024.08.26.10:11:51 Progress: Loading sldbc3a0db7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681511150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681513673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681513777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681518171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681518254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681518342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681518471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681518477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681518479 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724681519177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc3a0db7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc3a0db7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbc3a0db7/alt_sld_fab.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681519357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681519425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681519436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681519482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681519550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/ip/sldbc3a0db7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681519601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681519601 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724681522040 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724681522040 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724681522039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681522067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522067 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681522067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03j1 " "Found entity 1: altsyncram_03j1" {  } { { "db/altsyncram_03j1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_03j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681522105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681522105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681522134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724681522134 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724681522134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13j1 " "Found entity 1: altsyncram_13j1" {  } { { "db/altsyncram_13j1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_13j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724681522174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681522174 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_13j1:auto_generated\|ram_block1a18 " "Synthesized away node \"altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_13j1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_13j1.tdf" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/db/altsyncram_13j1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "e:/ucn/capstoneproject/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "SD_CARD/synthesis/SD_CARD.v" "" { Text "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/SD_CARD/synthesis/SD_CARD.v" 251 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724681522263 "|SD_CARD|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_13j1:auto_generated|ram_block1a18"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1724681522263 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1724681522263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724681522420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681524047 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724681525373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/output_files/SD_CARD.map.smsg " "Generated suppressed messages file E:/UCN/CapstoneProject/Quartus_Example_Projects/SD_CARD/output_files/SD_CARD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681525900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724681528561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724681528561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3089 " "Implemented 3089 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724681528893 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724681528893 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724681528893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2580 " "Implemented 2580 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724681528893 ""} { "Info" "ICUT_CUT_TM_RAMS" "472 " "Implemented 472 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724681528893 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1724681528893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724681528893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5035 " "Peak virtual memory: 5035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724681528986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 10:12:08 2024 " "Processing ended: Mon Aug 26 10:12:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724681528986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724681528986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724681528986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724681528986 ""}
