$date
	Thu Oct 11 14:49:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_tb $end
$scope module adder_tb $end
$var wire 32 ! a [31:0] $end
$var wire 32 " b [31:0] $end
$var wire 33 # sum [32:0] $end
$var wire 32 $ result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b1 #
b1 "
b0 !
$end
#10
b11111011010 $
b1111101000 "
b11111011010 #
b1111110010 !
#20
b11111100100 $
b11111100100 #
b1111110010 "
#30
b100111010000101 $
b10011100010000 "
b100111010000101 #
b10011101110101 !
