============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 07 2025  01:32:40 am
  Module:                 rapid_x_cpu
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area       Wireload      
-------------------------------------------------------------------------------------
rapid_x_cpu               8424  19703.418     0.000    19703.418 5K_hvratio_1_1 (D)  
  (D) = wireload is default in technology library
