INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/MUX5_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/MUX32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/MUX32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port mux2 is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port mux6 is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port mux10 is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port aluop is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_src_a is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_src_b is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port aluRes is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port hi is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port aluCtr is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port RsData is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port resDis is not allowed [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:57]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:233]
INFO: [VRFC 10-2458] undeclared symbol upper, assumed default net type wire [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:235]
INFO: [VRFC 10-2458] undeclared symbol sm_wei, assumed default net type wire [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:236]
INFO: [VRFC 10-2458] undeclared symbol sm_duan, assumed default net type wire [C:/Users/guzy0/CPU/CPU.srcs/sources_1/new/top.v:237]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guzy0/CPU/CPU.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guzy0/CPU/CPU.srcs/sources_1/ip/irom/sim/irom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity irom
