|ArmPipelined
LED[0] <= arm:inst.WriteDataM[0]
LED[1] <= arm:inst.WriteDataM[1]
LED[2] <= arm:inst.WriteDataM[2]
LED[3] <= arm:inst.WriteDataM[3]
LED[4] <= arm:inst.WriteDataM[4]
LED[5] <= arm:inst.WriteDataM[5]
LED[6] <= arm:inst.WriteDataM[6]
LED[7] <= arm:inst.WriteDataM[7]
LED[8] <= arm:inst.WriteDataM[8]
LED[9] <= arm:inst.WriteDataM[9]
LED[10] <= arm:inst.WriteDataM[10]
LED[11] <= arm:inst.WriteDataM[11]
LED[12] <= arm:inst.WriteDataM[12]
LED[13] <= arm:inst.WriteDataM[13]
LED[14] <= arm:inst.WriteDataM[14]
LED[15] <= arm:inst.WriteDataM[15]
LED[16] <= arm:inst.WriteDataM[16]
LED[17] <= arm:inst.WriteDataM[17]
LED[18] <= arm:inst.WriteDataM[18]
LED[19] <= arm:inst.WriteDataM[19]
LED[20] <= arm:inst.WriteDataM[20]
LED[21] <= arm:inst.WriteDataM[21]
LED[22] <= arm:inst.WriteDataM[22]
LED[23] <= arm:inst.WriteDataM[23]
LED[24] <= arm:inst.WriteDataM[24]
LED[25] <= arm:inst.WriteDataM[25]
LED[26] <= arm:inst.WriteDataM[26]
LED[27] <= arm:inst.WriteDataM[27]
LED[28] <= arm:inst.WriteDataM[28]
LED[29] <= arm:inst.WriteDataM[29]
LED[30] <= arm:inst.WriteDataM[30]
LED[31] <= arm:inst.WriteDataM[31]
CLK => inst2.IN0
RESET => inst3.IN0


|ArmPipelined|arm:inst
clk => clk.IN2
reset => reset.IN2
PCF[0] <= datapath:dp.port18
PCF[1] <= datapath:dp.port18
PCF[2] <= datapath:dp.port18
PCF[3] <= datapath:dp.port18
PCF[4] <= datapath:dp.port18
PCF[5] <= datapath:dp.port18
PCF[6] <= datapath:dp.port18
PCF[7] <= datapath:dp.port18
PCF[8] <= datapath:dp.port18
PCF[9] <= datapath:dp.port18
PCF[10] <= datapath:dp.port18
PCF[11] <= datapath:dp.port18
PCF[12] <= datapath:dp.port18
PCF[13] <= datapath:dp.port18
PCF[14] <= datapath:dp.port18
PCF[15] <= datapath:dp.port18
PCF[16] <= datapath:dp.port18
PCF[17] <= datapath:dp.port18
PCF[18] <= datapath:dp.port18
PCF[19] <= datapath:dp.port18
PCF[20] <= datapath:dp.port18
PCF[21] <= datapath:dp.port18
PCF[22] <= datapath:dp.port18
PCF[23] <= datapath:dp.port18
PCF[24] <= datapath:dp.port18
PCF[25] <= datapath:dp.port18
PCF[26] <= datapath:dp.port18
PCF[27] <= datapath:dp.port18
PCF[28] <= datapath:dp.port18
PCF[29] <= datapath:dp.port18
PCF[30] <= datapath:dp.port18
PCF[31] <= datapath:dp.port18
InstrF[0] => InstrF[0].IN1
InstrF[1] => InstrF[1].IN1
InstrF[2] => InstrF[2].IN1
InstrF[3] => InstrF[3].IN1
InstrF[4] => InstrF[4].IN1
InstrF[5] => InstrF[5].IN1
InstrF[6] => InstrF[6].IN1
InstrF[7] => InstrF[7].IN1
InstrF[8] => InstrF[8].IN1
InstrF[9] => InstrF[9].IN1
InstrF[10] => InstrF[10].IN1
InstrF[11] => InstrF[11].IN1
InstrF[12] => InstrF[12].IN1
InstrF[13] => InstrF[13].IN1
InstrF[14] => InstrF[14].IN1
InstrF[15] => InstrF[15].IN1
InstrF[16] => InstrF[16].IN1
InstrF[17] => InstrF[17].IN1
InstrF[18] => InstrF[18].IN1
InstrF[19] => InstrF[19].IN1
InstrF[20] => InstrF[20].IN1
InstrF[21] => InstrF[21].IN1
InstrF[22] => InstrF[22].IN1
InstrF[23] => InstrF[23].IN1
InstrF[24] => InstrF[24].IN1
InstrF[25] => InstrF[25].IN1
InstrF[26] => InstrF[26].IN1
InstrF[27] => InstrF[27].IN1
InstrF[28] => InstrF[28].IN1
InstrF[29] => InstrF[29].IN1
InstrF[30] => InstrF[30].IN1
InstrF[31] => InstrF[31].IN1
MemWriteM <= controller:c.port10
ALUOutM[0] <= datapath:dp.port21
ALUOutM[1] <= datapath:dp.port21
ALUOutM[2] <= datapath:dp.port21
ALUOutM[3] <= datapath:dp.port21
ALUOutM[4] <= datapath:dp.port21
ALUOutM[5] <= datapath:dp.port21
ALUOutM[6] <= datapath:dp.port21
ALUOutM[7] <= datapath:dp.port21
ALUOutM[8] <= datapath:dp.port21
ALUOutM[9] <= datapath:dp.port21
ALUOutM[10] <= datapath:dp.port21
ALUOutM[11] <= datapath:dp.port21
ALUOutM[12] <= datapath:dp.port21
ALUOutM[13] <= datapath:dp.port21
ALUOutM[14] <= datapath:dp.port21
ALUOutM[15] <= datapath:dp.port21
ALUOutM[16] <= datapath:dp.port21
ALUOutM[17] <= datapath:dp.port21
ALUOutM[18] <= datapath:dp.port21
ALUOutM[19] <= datapath:dp.port21
ALUOutM[20] <= datapath:dp.port21
ALUOutM[21] <= datapath:dp.port21
ALUOutM[22] <= datapath:dp.port21
ALUOutM[23] <= datapath:dp.port21
ALUOutM[24] <= datapath:dp.port21
ALUOutM[25] <= datapath:dp.port21
ALUOutM[26] <= datapath:dp.port21
ALUOutM[27] <= datapath:dp.port21
ALUOutM[28] <= datapath:dp.port21
ALUOutM[29] <= datapath:dp.port21
ALUOutM[30] <= datapath:dp.port21
ALUOutM[31] <= datapath:dp.port21
WriteDataM[0] <= datapath:dp.port22
WriteDataM[1] <= datapath:dp.port22
WriteDataM[2] <= datapath:dp.port22
WriteDataM[3] <= datapath:dp.port22
WriteDataM[4] <= datapath:dp.port22
WriteDataM[5] <= datapath:dp.port22
WriteDataM[6] <= datapath:dp.port22
WriteDataM[7] <= datapath:dp.port22
WriteDataM[8] <= datapath:dp.port22
WriteDataM[9] <= datapath:dp.port22
WriteDataM[10] <= datapath:dp.port22
WriteDataM[11] <= datapath:dp.port22
WriteDataM[12] <= datapath:dp.port22
WriteDataM[13] <= datapath:dp.port22
WriteDataM[14] <= datapath:dp.port22
WriteDataM[15] <= datapath:dp.port22
WriteDataM[16] <= datapath:dp.port22
WriteDataM[17] <= datapath:dp.port22
WriteDataM[18] <= datapath:dp.port22
WriteDataM[19] <= datapath:dp.port22
WriteDataM[20] <= datapath:dp.port22
WriteDataM[21] <= datapath:dp.port22
WriteDataM[22] <= datapath:dp.port22
WriteDataM[23] <= datapath:dp.port22
WriteDataM[24] <= datapath:dp.port22
WriteDataM[25] <= datapath:dp.port22
WriteDataM[26] <= datapath:dp.port22
WriteDataM[27] <= datapath:dp.port22
WriteDataM[28] <= datapath:dp.port22
WriteDataM[29] <= datapath:dp.port22
WriteDataM[30] <= datapath:dp.port22
WriteDataM[31] <= datapath:dp.port22
ReadDataM[0] => ReadDataM[0].IN1
ReadDataM[1] => ReadDataM[1].IN1
ReadDataM[2] => ReadDataM[2].IN1
ReadDataM[3] => ReadDataM[3].IN1
ReadDataM[4] => ReadDataM[4].IN1
ReadDataM[5] => ReadDataM[5].IN1
ReadDataM[6] => ReadDataM[6].IN1
ReadDataM[7] => ReadDataM[7].IN1
ReadDataM[8] => ReadDataM[8].IN1
ReadDataM[9] => ReadDataM[9].IN1
ReadDataM[10] => ReadDataM[10].IN1
ReadDataM[11] => ReadDataM[11].IN1
ReadDataM[12] => ReadDataM[12].IN1
ReadDataM[13] => ReadDataM[13].IN1
ReadDataM[14] => ReadDataM[14].IN1
ReadDataM[15] => ReadDataM[15].IN1
ReadDataM[16] => ReadDataM[16].IN1
ReadDataM[17] => ReadDataM[17].IN1
ReadDataM[18] => ReadDataM[18].IN1
ReadDataM[19] => ReadDataM[19].IN1
ReadDataM[20] => ReadDataM[20].IN1
ReadDataM[21] => ReadDataM[21].IN1
ReadDataM[22] => ReadDataM[22].IN1
ReadDataM[23] => ReadDataM[23].IN1
ReadDataM[24] => ReadDataM[24].IN1
ReadDataM[25] => ReadDataM[25].IN1
ReadDataM[26] => ReadDataM[26].IN1
ReadDataM[27] => ReadDataM[27].IN1
ReadDataM[28] => ReadDataM[28].IN1
ReadDataM[29] => ReadDataM[29].IN1
ReadDataM[30] => ReadDataM[30].IN1
ReadDataM[31] => ReadDataM[31].IN1


|ArmPipelined|arm:inst|controller:c
clk => clk.IN4
reset => reset.IN4
InstrD[0] => InstrD[0].IN1
InstrD[1] => InstrD[1].IN1
InstrD[2] => InstrD[2].IN1
InstrD[3] => InstrD[3].IN1
InstrD[4] => InstrD[4].IN1
InstrD[5] => InstrD[5].IN1
InstrD[6] => InstrD[6].IN1
InstrD[7] => InstrD[7].IN1
InstrD[8] => InstrD[8].IN1
InstrD[9] => InstrD[9].IN1
InstrD[10] => InstrD[10].IN1
InstrD[11] => InstrD[11].IN1
InstrD[12] => InstrD[12].IN1
InstrD[13] => InstrD[13].IN1
InstrD[14] => InstrD[14].IN1
InstrD[15] => InstrD[15].IN1
InstrD[16] => ~NO_FANOUT~
InstrD[17] => ~NO_FANOUT~
InstrD[18] => ~NO_FANOUT~
InstrD[19] => ~NO_FANOUT~
InstrD[20] => InstrD[20].IN1
InstrD[21] => InstrD[21].IN1
InstrD[22] => InstrD[22].IN1
InstrD[23] => InstrD[23].IN1
InstrD[24] => InstrD[24].IN1
InstrD[25] => InstrD[25].IN1
InstrD[26] => InstrD[26].IN1
InstrD[27] => InstrD[27].IN1
InstrD[28] => InstrD[28].IN1
InstrD[29] => InstrD[29].IN1
InstrD[30] => InstrD[30].IN1
InstrD[31] => InstrD[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrcD[0] <= decoder:dec.port13
RegSrcD[1] <= decoder:dec.port13
RegWriteW <= ff_m2wCU:m2wCU.port6
ImmSrcD[0] <= ImmSrcD[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrcD[1] <= ImmSrcD[1].DB_MAX_OUTPUT_PORT_TYPE
ALUSrcE <= ff_d2eCU:d2eCU.port22
ALUControlE[0] <= ff_d2eCU:d2eCU.port19
ALUControlE[1] <= ff_d2eCU:d2eCU.port19
ALUControlE[2] <= ff_d2eCU:d2eCU.port19
ALUControlE[3] <= ff_d2eCU:d2eCU.port19
RegControlE[0] <= ff_d2eCU:d2eCU.port20
RegControlE[1] <= ff_d2eCU:d2eCU.port20
MemWriteM <= ff_e2mCU:e2mCU.port9
MemtoRegW <= ff_m2wCU:m2wCU.port7
MemtoRegE <= MemtoRegE.DB_MAX_OUTPUT_PORT_TYPE
PCSrcW <= ff_m2wCU:m2wCU.port5
BranchTakenE <= condlogic:cl.port13
FlushE => FlushE.IN1
PCWrPendingF <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RegWriteM <= RegWriteM.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|decoder:dec
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux0.IN4
Op[0] => Mux1.IN4
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => ImmSrcD[0].DATAIN
Op[0] => MemtoRegD.DATAIN
Op[1] => Mux0.IN3
Op[1] => Mux1.IN3
Op[1] => Mux2.IN4
Op[1] => RegSrcD[0].DATAIN
Op[1] => ImmSrcD[1].DATAIN
Op[1] => PCSrcD.IN1
Op[1] => BranchD.DATAIN
Funct[0] => Mux10.IN17
Funct[0] => Mux10.IN18
Funct[0] => Mux10.IN19
Funct[0] => Mux8.IN14
Funct[0] => Mux8.IN15
Funct[0] => Mux8.IN16
Funct[0] => Mux8.IN17
Funct[0] => Mux8.IN18
Funct[0] => Mux8.IN19
Funct[0] => Mux9.IN16
Funct[0] => Mux9.IN17
Funct[0] => Mux9.IN18
Funct[0] => Mux9.IN19
Funct[0] => Mux1.IN5
Funct[0] => controls.DATAB
Funct[0] => controls.DATAB
Funct[1] => Decoder0.IN3
Funct[1] => Mux10.IN16
Funct[1] => Mux8.IN13
Funct[1] => Mux9.IN15
Funct[1] => Mux7.IN19
Funct[1] => Mux6.IN19
Funct[1] => Mux5.IN19
Funct[1] => Mux4.IN19
Funct[1] => Mux3.IN19
Funct[2] => Decoder0.IN2
Funct[2] => Mux10.IN15
Funct[2] => Mux8.IN12
Funct[2] => Mux9.IN14
Funct[2] => Mux7.IN18
Funct[2] => Mux6.IN18
Funct[2] => Mux5.IN18
Funct[2] => Mux4.IN18
Funct[2] => Mux3.IN18
Funct[3] => Decoder0.IN1
Funct[3] => Mux10.IN14
Funct[3] => Mux8.IN11
Funct[3] => Mux9.IN13
Funct[3] => Mux7.IN17
Funct[3] => Mux6.IN17
Funct[3] => Mux5.IN17
Funct[3] => Mux4.IN17
Funct[3] => Mux3.IN17
Funct[4] => Decoder0.IN0
Funct[4] => Mux10.IN13
Funct[4] => Mux8.IN10
Funct[4] => Mux9.IN12
Funct[4] => Mux7.IN16
Funct[4] => Mux6.IN16
Funct[4] => Mux5.IN16
Funct[4] => Mux4.IN16
Funct[4] => Mux3.IN16
Funct[5] => always1.IN1
Funct[5] => Mux0.IN5
Funct[5] => always1.IN1
Funct[5] => always1.IN1
Rd[0] => Equal3.IN3
Rd[1] => Equal3.IN2
Rd[2] => Equal3.IN1
Rd[3] => Equal3.IN0
Src2[0] => ~NO_FANOUT~
Src2[1] => ~NO_FANOUT~
Src2[2] => ~NO_FANOUT~
Src2[3] => ~NO_FANOUT~
Src2[4] => Equal1.IN7
Src2[5] => Equal0.IN1
Src2[5] => Equal1.IN6
Src2[5] => Equal2.IN0
Src2[6] => Equal0.IN0
Src2[6] => Equal1.IN5
Src2[6] => Equal2.IN1
Src2[7] => Equal1.IN4
Src2[8] => Equal1.IN3
Src2[9] => Equal1.IN2
Src2[10] => Equal1.IN1
Src2[11] => Equal1.IN0
FlagWriteD[0] <= FlagWriteD[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
FlagWriteD[1] <= FlagWriteD[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
PCSrcD <= PCSrcD.DB_MAX_OUTPUT_PORT_TYPE
RegWriteD <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemWriteD <= controls.DB_MAX_OUTPUT_PORT_TYPE
BranchD <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
MemtoRegD <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrcD <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
NoWriteD <= NoWriteD$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrcD[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrcD[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrcD[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrcD[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[0] <= ALUControlD[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[1] <= ALUControlD[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[2] <= ALUControlD[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControlD[3] <= ALUControlD[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegControlD[0] <= RegControlD[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegControlD[1] <= RegControlD[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU
clk => NoWriteE~reg0.CLK
clk => CondE[0]~reg0.CLK
clk => CondE[1]~reg0.CLK
clk => CondE[2]~reg0.CLK
clk => CondE[3]~reg0.CLK
clk => FlagWriteE[0]~reg0.CLK
clk => FlagWriteE[1]~reg0.CLK
clk => ALUSrcE~reg0.CLK
clk => BranchE~reg0.CLK
clk => RegControlE[0]~reg0.CLK
clk => RegControlE[1]~reg0.CLK
clk => ALUControlE[0]~reg0.CLK
clk => ALUControlE[1]~reg0.CLK
clk => ALUControlE[2]~reg0.CLK
clk => ALUControlE[3]~reg0.CLK
clk => MemWriteE~reg0.CLK
clk => MemtoRegE~reg0.CLK
clk => RegWriteE~reg0.CLK
clk => PCSrcE~reg0.CLK
reset => NoWriteE~reg0.ACLR
reset => CondE[0]~reg0.ACLR
reset => CondE[1]~reg0.ACLR
reset => CondE[2]~reg0.ACLR
reset => CondE[3]~reg0.ACLR
reset => FlagWriteE[0]~reg0.ACLR
reset => FlagWriteE[1]~reg0.ACLR
reset => ALUSrcE~reg0.ACLR
reset => BranchE~reg0.ACLR
reset => RegControlE[0]~reg0.ACLR
reset => RegControlE[1]~reg0.ACLR
reset => ALUControlE[0]~reg0.ACLR
reset => ALUControlE[1]~reg0.ACLR
reset => ALUControlE[2]~reg0.ACLR
reset => ALUControlE[3]~reg0.ACLR
reset => MemWriteE~reg0.ACLR
reset => MemtoRegE~reg0.ACLR
reset => RegWriteE~reg0.ACLR
reset => PCSrcE~reg0.ACLR
FlushE => PCSrcE.OUTPUTSELECT
FlushE => RegWriteE.OUTPUTSELECT
FlushE => MemtoRegE.OUTPUTSELECT
FlushE => MemWriteE.OUTPUTSELECT
FlushE => ALUControlE.OUTPUTSELECT
FlushE => ALUControlE.OUTPUTSELECT
FlushE => ALUControlE.OUTPUTSELECT
FlushE => ALUControlE.OUTPUTSELECT
FlushE => RegControlE.OUTPUTSELECT
FlushE => RegControlE.OUTPUTSELECT
FlushE => BranchE.OUTPUTSELECT
FlushE => ALUSrcE.OUTPUTSELECT
FlushE => FlagWriteE.OUTPUTSELECT
FlushE => FlagWriteE.OUTPUTSELECT
FlushE => CondE.OUTPUTSELECT
FlushE => CondE.OUTPUTSELECT
FlushE => CondE.OUTPUTSELECT
FlushE => CondE.OUTPUTSELECT
FlushE => NoWriteE.OUTPUTSELECT
PCSrcD => PCSrcE.DATAA
RegWriteD => RegWriteE.DATAA
MemtoRegD => MemtoRegE.DATAA
MemWriteD => MemWriteE.DATAA
ALUControlD[0] => ALUControlE.DATAA
ALUControlD[1] => ALUControlE.DATAA
ALUControlD[2] => ALUControlE.DATAA
ALUControlD[3] => ALUControlE.DATAA
RegControlD[0] => RegControlE.DATAA
RegControlD[1] => RegControlE.DATAA
BranchD => BranchE.DATAA
ALUSrcD => ALUSrcE.DATAA
FlagWriteD[0] => FlagWriteE.DATAA
FlagWriteD[1] => FlagWriteE.DATAA
ImmSrcD[0] => ~NO_FANOUT~
ImmSrcD[1] => ~NO_FANOUT~
CondD[0] => CondE.DATAA
CondD[1] => CondE.DATAA
CondD[2] => CondE.DATAA
CondD[3] => CondE.DATAA
NoWriteD => NoWriteE.DATAA
PCSrcE <= PCSrcE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteE <= RegWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegE <= MemtoRegE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE <= MemWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[0] <= ALUControlE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[1] <= ALUControlE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[2] <= ALUControlE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[3] <= ALUControlE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegControlE[0] <= RegControlE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegControlE[1] <= RegControlE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchE <= BranchE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcE <= ALUSrcE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FlagWriteE[0] <= FlagWriteE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FlagWriteE[1] <= FlagWriteE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CondE[0] <= CondE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CondE[1] <= CondE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CondE[2] <= CondE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CondE[3] <= CondE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NoWriteE <= NoWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|condlogic:cl
clk => clk.IN2
reset => reset.IN2
CondE[0] => CondE[0].IN1
CondE[1] => CondE[1].IN1
CondE[2] => CondE[2].IN1
CondE[3] => CondE[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagWriteE[0] => FlagWriteEout.IN1
FlagWriteE[1] => FlagWriteEout.IN1
PCSrcE => PCSrcEout.IN1
RegWriteE => RegWriteEout.IN1
MemWriteE => MemWriteEout.IN1
NoWriteE => RegWriteEout.IN1
BranchE => BranchTakenE.IN1
PCSrcEout <= PCSrcEout.DB_MAX_OUTPUT_PORT_TYPE
RegWriteEout <= RegWriteEout.DB_MAX_OUTPUT_PORT_TYPE
MemWriteEout <= MemWriteEout.DB_MAX_OUTPUT_PORT_TYPE
BranchTakenE <= BranchTakenE.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|condlogic:cl|flopenr:flagreg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|condlogic:cl|flopenr:flagreg0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|condlogic:cl|condcheck:cc
CondE[0] => Mux0.IN14
CondE[1] => Mux0.IN13
CondE[2] => Mux0.IN12
CondE[3] => Mux0.IN11
FlagsE[0] => ge.IN0
FlagsE[0] => Mux0.IN18
FlagsE[0] => Mux0.IN5
FlagsE[1] => CondExE.IN0
FlagsE[1] => Mux0.IN17
FlagsE[1] => Mux0.IN3
FlagsE[2] => Mux0.IN16
FlagsE[2] => CondExE.IN1
FlagsE[2] => CondExE.IN1
FlagsE[2] => Mux0.IN8
FlagsE[3] => ge.IN1
FlagsE[3] => Mux0.IN15
FlagsE[3] => Mux0.IN4
CondExE <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|ff_e2mCU:e2mCU
clk => MemWriteM~reg0.CLK
clk => MemtoRegM~reg0.CLK
clk => RegWriteM~reg0.CLK
clk => PCSrcM~reg0.CLK
reset => MemWriteM~reg0.ACLR
reset => MemtoRegM~reg0.ACLR
reset => RegWriteM~reg0.ACLR
reset => PCSrcM~reg0.ACLR
PCSrcEout => PCSrcM~reg0.DATAIN
RegWriteEout => RegWriteM~reg0.DATAIN
MemtoRegE => MemtoRegM~reg0.DATAIN
MemWriteEout => MemWriteM~reg0.DATAIN
PCSrcM <= PCSrcM~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteM <= RegWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegM <= MemtoRegM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|controller:c|ff_m2wCU:m2wCU
clk => MemtoRegW~reg0.CLK
clk => RegWriteW~reg0.CLK
clk => PCSrcW~reg0.CLK
reset => MemtoRegW~reg0.ACLR
reset => RegWriteW~reg0.ACLR
reset => PCSrcW~reg0.ACLR
PCSrcM => PCSrcW~reg0.DATAIN
RegWriteM => RegWriteW~reg0.DATAIN
MemtoRegM => MemtoRegW~reg0.DATAIN
PCSrcW <= PCSrcW~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteW <= RegWriteW~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegW <= MemtoRegW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp
clk => clk.IN6
reset => reset.IN5
RegSrcD[0] => RegSrcD[0].IN1
RegSrcD[1] => RegSrcD[1].IN1
RegWriteW => RegWriteW.IN1
ImmSrcD[0] => ImmSrcD[0].IN1
ImmSrcD[1] => ImmSrcD[1].IN1
ALUSrcE => ALUSrcE.IN1
ALUControlE[0] => ALUControlE[0].IN1
ALUControlE[1] => ALUControlE[1].IN1
ALUControlE[2] => ALUControlE[2].IN1
ALUControlE[3] => ALUControlE[3].IN1
RegControlE[0] => RegControlE[0].IN1
RegControlE[1] => RegControlE[1].IN1
MemtoRegW => MemtoRegW.IN1
PCSrcW => PCSrcW.IN1
StallF => _.IN1
StallD => _.IN1
FlushD => FlushD.IN1
FlushE => FlushE.IN1
BranchTakenE => BranchTakenE.IN1
ForwardAE[0] => ForwardAE[0].IN1
ForwardAE[1] => ForwardAE[1].IN1
ForwardBE[0] => ForwardBE[0].IN1
ForwardBE[1] => ForwardBE[1].IN1
ALUFlags[0] <= alu:alu.port5
ALUFlags[1] <= alu:alu.port5
ALUFlags[2] <= alu:alu.port5
ALUFlags[3] <= alu:alu.port5
PCF[0] <= PCF[0].DB_MAX_OUTPUT_PORT_TYPE
PCF[1] <= PCF[1].DB_MAX_OUTPUT_PORT_TYPE
PCF[2] <= PCF[2].DB_MAX_OUTPUT_PORT_TYPE
PCF[3] <= PCF[3].DB_MAX_OUTPUT_PORT_TYPE
PCF[4] <= PCF[4].DB_MAX_OUTPUT_PORT_TYPE
PCF[5] <= PCF[5].DB_MAX_OUTPUT_PORT_TYPE
PCF[6] <= PCF[6].DB_MAX_OUTPUT_PORT_TYPE
PCF[7] <= PCF[7].DB_MAX_OUTPUT_PORT_TYPE
PCF[8] <= PCF[8].DB_MAX_OUTPUT_PORT_TYPE
PCF[9] <= PCF[9].DB_MAX_OUTPUT_PORT_TYPE
PCF[10] <= PCF[10].DB_MAX_OUTPUT_PORT_TYPE
PCF[11] <= PCF[11].DB_MAX_OUTPUT_PORT_TYPE
PCF[12] <= PCF[12].DB_MAX_OUTPUT_PORT_TYPE
PCF[13] <= PCF[13].DB_MAX_OUTPUT_PORT_TYPE
PCF[14] <= PCF[14].DB_MAX_OUTPUT_PORT_TYPE
PCF[15] <= PCF[15].DB_MAX_OUTPUT_PORT_TYPE
PCF[16] <= PCF[16].DB_MAX_OUTPUT_PORT_TYPE
PCF[17] <= PCF[17].DB_MAX_OUTPUT_PORT_TYPE
PCF[18] <= PCF[18].DB_MAX_OUTPUT_PORT_TYPE
PCF[19] <= PCF[19].DB_MAX_OUTPUT_PORT_TYPE
PCF[20] <= PCF[20].DB_MAX_OUTPUT_PORT_TYPE
PCF[21] <= PCF[21].DB_MAX_OUTPUT_PORT_TYPE
PCF[22] <= PCF[22].DB_MAX_OUTPUT_PORT_TYPE
PCF[23] <= PCF[23].DB_MAX_OUTPUT_PORT_TYPE
PCF[24] <= PCF[24].DB_MAX_OUTPUT_PORT_TYPE
PCF[25] <= PCF[25].DB_MAX_OUTPUT_PORT_TYPE
PCF[26] <= PCF[26].DB_MAX_OUTPUT_PORT_TYPE
PCF[27] <= PCF[27].DB_MAX_OUTPUT_PORT_TYPE
PCF[28] <= PCF[28].DB_MAX_OUTPUT_PORT_TYPE
PCF[29] <= PCF[29].DB_MAX_OUTPUT_PORT_TYPE
PCF[30] <= PCF[30].DB_MAX_OUTPUT_PORT_TYPE
PCF[31] <= PCF[31].DB_MAX_OUTPUT_PORT_TYPE
InstrF[0] => InstrF[0].IN1
InstrF[1] => InstrF[1].IN1
InstrF[2] => InstrF[2].IN1
InstrF[3] => InstrF[3].IN1
InstrF[4] => InstrF[4].IN1
InstrF[5] => InstrF[5].IN1
InstrF[6] => InstrF[6].IN1
InstrF[7] => InstrF[7].IN1
InstrF[8] => InstrF[8].IN1
InstrF[9] => InstrF[9].IN1
InstrF[10] => InstrF[10].IN1
InstrF[11] => InstrF[11].IN1
InstrF[12] => InstrF[12].IN1
InstrF[13] => InstrF[13].IN1
InstrF[14] => InstrF[14].IN1
InstrF[15] => InstrF[15].IN1
InstrF[16] => InstrF[16].IN1
InstrF[17] => InstrF[17].IN1
InstrF[18] => InstrF[18].IN1
InstrF[19] => InstrF[19].IN1
InstrF[20] => InstrF[20].IN1
InstrF[21] => InstrF[21].IN1
InstrF[22] => InstrF[22].IN1
InstrF[23] => InstrF[23].IN1
InstrF[24] => InstrF[24].IN1
InstrF[25] => InstrF[25].IN1
InstrF[26] => InstrF[26].IN1
InstrF[27] => InstrF[27].IN1
InstrF[28] => InstrF[28].IN1
InstrF[29] => InstrF[29].IN1
InstrF[30] => InstrF[30].IN1
InstrF[31] => InstrF[31].IN1
InstrD[0] <= InstrD[0].DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1].DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2].DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3].DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4].DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5].DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6].DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7].DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8].DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9].DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10].DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11].DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12].DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13].DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14].DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15].DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16].DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17].DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18].DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19].DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20].DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21].DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22].DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23].DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= ff_f2d:ff_f2d_inst.port5
InstrD[25] <= ff_f2d:ff_f2d_inst.port5
InstrD[26] <= ff_f2d:ff_f2d_inst.port5
InstrD[27] <= ff_f2d:ff_f2d_inst.port5
InstrD[28] <= ff_f2d:ff_f2d_inst.port5
InstrD[29] <= ff_f2d:ff_f2d_inst.port5
InstrD[30] <= ff_f2d:ff_f2d_inst.port5
InstrD[31] <= ff_f2d:ff_f2d_inst.port5
ALUOutM[0] <= ALUOutM[0].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[1] <= ALUOutM[1].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[2] <= ALUOutM[2].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[3] <= ALUOutM[3].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[4] <= ALUOutM[4].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[5] <= ALUOutM[5].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[6] <= ALUOutM[6].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[7] <= ALUOutM[7].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[8] <= ALUOutM[8].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[9] <= ALUOutM[9].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[10] <= ALUOutM[10].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[11] <= ALUOutM[11].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[12] <= ALUOutM[12].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[13] <= ALUOutM[13].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[14] <= ALUOutM[14].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[15] <= ALUOutM[15].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[16] <= ALUOutM[16].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[17] <= ALUOutM[17].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[18] <= ALUOutM[18].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[19] <= ALUOutM[19].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[20] <= ALUOutM[20].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[21] <= ALUOutM[21].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[22] <= ALUOutM[22].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[23] <= ALUOutM[23].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[24] <= ALUOutM[24].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[25] <= ALUOutM[25].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[26] <= ALUOutM[26].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[27] <= ALUOutM[27].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[28] <= ALUOutM[28].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[29] <= ALUOutM[29].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[30] <= ALUOutM[30].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[31] <= ALUOutM[31].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[1] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[2] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[3] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[4] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[5] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[6] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[7] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[8] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[9] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[10] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[11] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[12] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[13] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[14] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[15] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[16] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[17] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[18] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[19] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[20] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[21] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[22] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[23] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[24] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[25] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[26] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[27] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[28] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[29] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[30] <= ff_e2mDP:ff_e2mDP_inst.port6
WriteDataM[31] <= ff_e2mDP:ff_e2mDP_inst.port6
ReadDataM[0] => ReadDataM[0].IN1
ReadDataM[1] => ReadDataM[1].IN1
ReadDataM[2] => ReadDataM[2].IN1
ReadDataM[3] => ReadDataM[3].IN1
ReadDataM[4] => ReadDataM[4].IN1
ReadDataM[5] => ReadDataM[5].IN1
ReadDataM[6] => ReadDataM[6].IN1
ReadDataM[7] => ReadDataM[7].IN1
ReadDataM[8] => ReadDataM[8].IN1
ReadDataM[9] => ReadDataM[9].IN1
ReadDataM[10] => ReadDataM[10].IN1
ReadDataM[11] => ReadDataM[11].IN1
ReadDataM[12] => ReadDataM[12].IN1
ReadDataM[13] => ReadDataM[13].IN1
ReadDataM[14] => ReadDataM[14].IN1
ReadDataM[15] => ReadDataM[15].IN1
ReadDataM[16] => ReadDataM[16].IN1
ReadDataM[17] => ReadDataM[17].IN1
ReadDataM[18] => ReadDataM[18].IN1
ReadDataM[19] => ReadDataM[19].IN1
ReadDataM[20] => ReadDataM[20].IN1
ReadDataM[21] => ReadDataM[21].IN1
ReadDataM[22] => ReadDataM[22].IN1
ReadDataM[23] => ReadDataM[23].IN1
ReadDataM[24] => ReadDataM[24].IN1
ReadDataM[25] => ReadDataM[25].IN1
ReadDataM[26] => ReadDataM[26].IN1
ReadDataM[27] => ReadDataM[27].IN1
ReadDataM[28] => ReadDataM[28].IN1
ReadDataM[29] => ReadDataM[29].IN1
ReadDataM[30] => ReadDataM[30].IN1
ReadDataM[31] => ReadDataM[31].IN1
Match[0] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Match[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Match[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Match[3] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Match[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux2:pcmuxB
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|flopenr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
en => q[31]~reg0.ENA
en => q[30]~reg0.ENA
en => q[29]~reg0.ENA
en => q[28]~reg0.ENA
en => q[27]~reg0.ENA
en => q[26]~reg0.ENA
en => q[25]~reg0.ENA
en => q[24]~reg0.ENA
en => q[23]~reg0.ENA
en => q[22]~reg0.ENA
en => q[21]~reg0.ENA
en => q[20]~reg0.ENA
en => q[19]~reg0.ENA
en => q[18]~reg0.ENA
en => q[17]~reg0.ENA
en => q[16]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|adder:pcadd1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|ff_f2d:ff_f2d_inst
clk => InstrD[0]~reg0.CLK
clk => InstrD[1]~reg0.CLK
clk => InstrD[2]~reg0.CLK
clk => InstrD[3]~reg0.CLK
clk => InstrD[4]~reg0.CLK
clk => InstrD[5]~reg0.CLK
clk => InstrD[6]~reg0.CLK
clk => InstrD[7]~reg0.CLK
clk => InstrD[8]~reg0.CLK
clk => InstrD[9]~reg0.CLK
clk => InstrD[10]~reg0.CLK
clk => InstrD[11]~reg0.CLK
clk => InstrD[12]~reg0.CLK
clk => InstrD[13]~reg0.CLK
clk => InstrD[14]~reg0.CLK
clk => InstrD[15]~reg0.CLK
clk => InstrD[16]~reg0.CLK
clk => InstrD[17]~reg0.CLK
clk => InstrD[18]~reg0.CLK
clk => InstrD[19]~reg0.CLK
clk => InstrD[20]~reg0.CLK
clk => InstrD[21]~reg0.CLK
clk => InstrD[22]~reg0.CLK
clk => InstrD[23]~reg0.CLK
clk => InstrD[24]~reg0.CLK
clk => InstrD[25]~reg0.CLK
clk => InstrD[26]~reg0.CLK
clk => InstrD[27]~reg0.CLK
clk => InstrD[28]~reg0.CLK
clk => InstrD[29]~reg0.CLK
clk => InstrD[30]~reg0.CLK
clk => InstrD[31]~reg0.CLK
reset => InstrD[0]~reg0.ACLR
reset => InstrD[1]~reg0.ACLR
reset => InstrD[2]~reg0.ACLR
reset => InstrD[3]~reg0.ACLR
reset => InstrD[4]~reg0.ACLR
reset => InstrD[5]~reg0.ACLR
reset => InstrD[6]~reg0.ACLR
reset => InstrD[7]~reg0.ACLR
reset => InstrD[8]~reg0.ACLR
reset => InstrD[9]~reg0.ACLR
reset => InstrD[10]~reg0.ACLR
reset => InstrD[11]~reg0.ACLR
reset => InstrD[12]~reg0.ACLR
reset => InstrD[13]~reg0.ACLR
reset => InstrD[14]~reg0.ACLR
reset => InstrD[15]~reg0.ACLR
reset => InstrD[16]~reg0.ACLR
reset => InstrD[17]~reg0.ACLR
reset => InstrD[18]~reg0.ACLR
reset => InstrD[19]~reg0.ACLR
reset => InstrD[20]~reg0.ACLR
reset => InstrD[21]~reg0.ACLR
reset => InstrD[22]~reg0.ACLR
reset => InstrD[23]~reg0.ACLR
reset => InstrD[24]~reg0.ACLR
reset => InstrD[25]~reg0.ACLR
reset => InstrD[26]~reg0.ACLR
reset => InstrD[27]~reg0.ACLR
reset => InstrD[28]~reg0.ACLR
reset => InstrD[29]~reg0.ACLR
reset => InstrD[30]~reg0.ACLR
reset => InstrD[31]~reg0.ACLR
StallD => InstrD[31]~reg0.ENA
StallD => InstrD[30]~reg0.ENA
StallD => InstrD[29]~reg0.ENA
StallD => InstrD[28]~reg0.ENA
StallD => InstrD[27]~reg0.ENA
StallD => InstrD[26]~reg0.ENA
StallD => InstrD[25]~reg0.ENA
StallD => InstrD[24]~reg0.ENA
StallD => InstrD[23]~reg0.ENA
StallD => InstrD[22]~reg0.ENA
StallD => InstrD[21]~reg0.ENA
StallD => InstrD[20]~reg0.ENA
StallD => InstrD[19]~reg0.ENA
StallD => InstrD[18]~reg0.ENA
StallD => InstrD[17]~reg0.ENA
StallD => InstrD[16]~reg0.ENA
StallD => InstrD[15]~reg0.ENA
StallD => InstrD[14]~reg0.ENA
StallD => InstrD[13]~reg0.ENA
StallD => InstrD[12]~reg0.ENA
StallD => InstrD[11]~reg0.ENA
StallD => InstrD[10]~reg0.ENA
StallD => InstrD[9]~reg0.ENA
StallD => InstrD[8]~reg0.ENA
StallD => InstrD[7]~reg0.ENA
StallD => InstrD[6]~reg0.ENA
StallD => InstrD[5]~reg0.ENA
StallD => InstrD[4]~reg0.ENA
StallD => InstrD[3]~reg0.ENA
StallD => InstrD[2]~reg0.ENA
StallD => InstrD[1]~reg0.ENA
StallD => InstrD[0]~reg0.ENA
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
InstrF[0] => InstrD.DATAA
InstrF[1] => InstrD.DATAA
InstrF[2] => InstrD.DATAA
InstrF[3] => InstrD.DATAA
InstrF[4] => InstrD.DATAA
InstrF[5] => InstrD.DATAA
InstrF[6] => InstrD.DATAA
InstrF[7] => InstrD.DATAA
InstrF[8] => InstrD.DATAA
InstrF[9] => InstrD.DATAA
InstrF[10] => InstrD.DATAA
InstrF[11] => InstrD.DATAA
InstrF[12] => InstrD.DATAA
InstrF[13] => InstrD.DATAA
InstrF[14] => InstrD.DATAA
InstrF[15] => InstrD.DATAA
InstrF[16] => InstrD.DATAA
InstrF[17] => InstrD.DATAA
InstrF[18] => InstrD.DATAA
InstrF[19] => InstrD.DATAA
InstrF[20] => InstrD.DATAA
InstrF[21] => InstrD.DATAA
InstrF[22] => InstrD.DATAA
InstrF[23] => InstrD.DATAA
InstrF[24] => InstrD.DATAA
InstrF[25] => InstrD.DATAA
InstrF[26] => InstrD.DATAA
InstrF[27] => InstrD.DATAA
InstrF[28] => InstrD.DATAA
InstrF[29] => InstrD.DATAA
InstrF[30] => InstrD.DATAA
InstrF[31] => InstrD.DATAA
InstrD[0] <= InstrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux2:ra1mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux2:ra2mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|regfile:rf
clk => rf.we_a.CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
ra1[0] => Equal0.IN3
ra1[0] => rf.RADDR
ra1[1] => Equal0.IN2
ra1[1] => rf.RADDR1
ra1[2] => Equal0.IN1
ra1[2] => rf.RADDR2
ra1[3] => Equal0.IN0
ra1[3] => rf.RADDR3
ra2[0] => Equal1.IN3
ra2[0] => rf.PORTBRADDR
ra2[1] => Equal1.IN2
ra2[1] => rf.PORTBRADDR1
ra2[2] => Equal1.IN1
ra2[2] => rf.PORTBRADDR2
ra2[3] => Equal1.IN0
ra2[3] => rf.PORTBRADDR3
wa3[0] => rf.waddr_a[0].DATAIN
wa3[0] => rf.WADDR
wa3[1] => rf.waddr_a[1].DATAIN
wa3[1] => rf.WADDR1
wa3[2] => rf.waddr_a[2].DATAIN
wa3[2] => rf.WADDR2
wa3[3] => rf.waddr_a[3].DATAIN
wa3[3] => rf.WADDR3
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
r15[0] => rd1.DATAB
r15[0] => rd2.DATAB
r15[1] => rd1.DATAB
r15[1] => rd2.DATAB
r15[2] => rd1.DATAB
r15[2] => rd2.DATAB
r15[3] => rd1.DATAB
r15[3] => rd2.DATAB
r15[4] => rd1.DATAB
r15[4] => rd2.DATAB
r15[5] => rd1.DATAB
r15[5] => rd2.DATAB
r15[6] => rd1.DATAB
r15[6] => rd2.DATAB
r15[7] => rd1.DATAB
r15[7] => rd2.DATAB
r15[8] => rd1.DATAB
r15[8] => rd2.DATAB
r15[9] => rd1.DATAB
r15[9] => rd2.DATAB
r15[10] => rd1.DATAB
r15[10] => rd2.DATAB
r15[11] => rd1.DATAB
r15[11] => rd2.DATAB
r15[12] => rd1.DATAB
r15[12] => rd2.DATAB
r15[13] => rd1.DATAB
r15[13] => rd2.DATAB
r15[14] => rd1.DATAB
r15[14] => rd2.DATAB
r15[15] => rd1.DATAB
r15[15] => rd2.DATAB
r15[16] => rd1.DATAB
r15[16] => rd2.DATAB
r15[17] => rd1.DATAB
r15[17] => rd2.DATAB
r15[18] => rd1.DATAB
r15[18] => rd2.DATAB
r15[19] => rd1.DATAB
r15[19] => rd2.DATAB
r15[20] => rd1.DATAB
r15[20] => rd2.DATAB
r15[21] => rd1.DATAB
r15[21] => rd2.DATAB
r15[22] => rd1.DATAB
r15[22] => rd2.DATAB
r15[23] => rd1.DATAB
r15[23] => rd2.DATAB
r15[24] => rd1.DATAB
r15[24] => rd2.DATAB
r15[25] => rd1.DATAB
r15[25] => rd2.DATAB
r15[26] => rd1.DATAB
r15[26] => rd2.DATAB
r15[27] => rd1.DATAB
r15[27] => rd2.DATAB
r15[28] => rd1.DATAB
r15[28] => rd2.DATAB
r15[29] => rd1.DATAB
r15[29] => rd2.DATAB
r15[30] => rd1.DATAB
r15[30] => rd2.DATAB
r15[31] => rd1.DATAB
r15[31] => rd2.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst
clk => ExtImmE[0]~reg0.CLK
clk => ExtImmE[1]~reg0.CLK
clk => ExtImmE[2]~reg0.CLK
clk => ExtImmE[3]~reg0.CLK
clk => ExtImmE[4]~reg0.CLK
clk => ExtImmE[5]~reg0.CLK
clk => ExtImmE[6]~reg0.CLK
clk => ExtImmE[7]~reg0.CLK
clk => ExtImmE[8]~reg0.CLK
clk => ExtImmE[9]~reg0.CLK
clk => ExtImmE[10]~reg0.CLK
clk => ExtImmE[11]~reg0.CLK
clk => ExtImmE[12]~reg0.CLK
clk => ExtImmE[13]~reg0.CLK
clk => ExtImmE[14]~reg0.CLK
clk => ExtImmE[15]~reg0.CLK
clk => ExtImmE[16]~reg0.CLK
clk => ExtImmE[17]~reg0.CLK
clk => ExtImmE[18]~reg0.CLK
clk => ExtImmE[19]~reg0.CLK
clk => ExtImmE[20]~reg0.CLK
clk => ExtImmE[21]~reg0.CLK
clk => ExtImmE[22]~reg0.CLK
clk => ExtImmE[23]~reg0.CLK
clk => ExtImmE[24]~reg0.CLK
clk => ExtImmE[25]~reg0.CLK
clk => ExtImmE[26]~reg0.CLK
clk => ExtImmE[27]~reg0.CLK
clk => ExtImmE[28]~reg0.CLK
clk => ExtImmE[29]~reg0.CLK
clk => ExtImmE[30]~reg0.CLK
clk => ExtImmE[31]~reg0.CLK
clk => WA3E[0]~reg0.CLK
clk => WA3E[1]~reg0.CLK
clk => WA3E[2]~reg0.CLK
clk => WA3E[3]~reg0.CLK
clk => RA2E[0]~reg0.CLK
clk => RA2E[1]~reg0.CLK
clk => RA2E[2]~reg0.CLK
clk => RA2E[3]~reg0.CLK
clk => RA1E[0]~reg0.CLK
clk => RA1E[1]~reg0.CLK
clk => RA1E[2]~reg0.CLK
clk => RA1E[3]~reg0.CLK
clk => RD2E[0]~reg0.CLK
clk => RD2E[1]~reg0.CLK
clk => RD2E[2]~reg0.CLK
clk => RD2E[3]~reg0.CLK
clk => RD2E[4]~reg0.CLK
clk => RD2E[5]~reg0.CLK
clk => RD2E[6]~reg0.CLK
clk => RD2E[7]~reg0.CLK
clk => RD2E[8]~reg0.CLK
clk => RD2E[9]~reg0.CLK
clk => RD2E[10]~reg0.CLK
clk => RD2E[11]~reg0.CLK
clk => RD2E[12]~reg0.CLK
clk => RD2E[13]~reg0.CLK
clk => RD2E[14]~reg0.CLK
clk => RD2E[15]~reg0.CLK
clk => RD2E[16]~reg0.CLK
clk => RD2E[17]~reg0.CLK
clk => RD2E[18]~reg0.CLK
clk => RD2E[19]~reg0.CLK
clk => RD2E[20]~reg0.CLK
clk => RD2E[21]~reg0.CLK
clk => RD2E[22]~reg0.CLK
clk => RD2E[23]~reg0.CLK
clk => RD2E[24]~reg0.CLK
clk => RD2E[25]~reg0.CLK
clk => RD2E[26]~reg0.CLK
clk => RD2E[27]~reg0.CLK
clk => RD2E[28]~reg0.CLK
clk => RD2E[29]~reg0.CLK
clk => RD2E[30]~reg0.CLK
clk => RD2E[31]~reg0.CLK
clk => RD1E[0]~reg0.CLK
clk => RD1E[1]~reg0.CLK
clk => RD1E[2]~reg0.CLK
clk => RD1E[3]~reg0.CLK
clk => RD1E[4]~reg0.CLK
clk => RD1E[5]~reg0.CLK
clk => RD1E[6]~reg0.CLK
clk => RD1E[7]~reg0.CLK
clk => RD1E[8]~reg0.CLK
clk => RD1E[9]~reg0.CLK
clk => RD1E[10]~reg0.CLK
clk => RD1E[11]~reg0.CLK
clk => RD1E[12]~reg0.CLK
clk => RD1E[13]~reg0.CLK
clk => RD1E[14]~reg0.CLK
clk => RD1E[15]~reg0.CLK
clk => RD1E[16]~reg0.CLK
clk => RD1E[17]~reg0.CLK
clk => RD1E[18]~reg0.CLK
clk => RD1E[19]~reg0.CLK
clk => RD1E[20]~reg0.CLK
clk => RD1E[21]~reg0.CLK
clk => RD1E[22]~reg0.CLK
clk => RD1E[23]~reg0.CLK
clk => RD1E[24]~reg0.CLK
clk => RD1E[25]~reg0.CLK
clk => RD1E[26]~reg0.CLK
clk => RD1E[27]~reg0.CLK
clk => RD1E[28]~reg0.CLK
clk => RD1E[29]~reg0.CLK
clk => RD1E[30]~reg0.CLK
clk => RD1E[31]~reg0.CLK
reset => ExtImmE[0]~reg0.ACLR
reset => ExtImmE[1]~reg0.ACLR
reset => ExtImmE[2]~reg0.ACLR
reset => ExtImmE[3]~reg0.ACLR
reset => ExtImmE[4]~reg0.ACLR
reset => ExtImmE[5]~reg0.ACLR
reset => ExtImmE[6]~reg0.ACLR
reset => ExtImmE[7]~reg0.ACLR
reset => ExtImmE[8]~reg0.ACLR
reset => ExtImmE[9]~reg0.ACLR
reset => ExtImmE[10]~reg0.ACLR
reset => ExtImmE[11]~reg0.ACLR
reset => ExtImmE[12]~reg0.ACLR
reset => ExtImmE[13]~reg0.ACLR
reset => ExtImmE[14]~reg0.ACLR
reset => ExtImmE[15]~reg0.ACLR
reset => ExtImmE[16]~reg0.ACLR
reset => ExtImmE[17]~reg0.ACLR
reset => ExtImmE[18]~reg0.ACLR
reset => ExtImmE[19]~reg0.ACLR
reset => ExtImmE[20]~reg0.ACLR
reset => ExtImmE[21]~reg0.ACLR
reset => ExtImmE[22]~reg0.ACLR
reset => ExtImmE[23]~reg0.ACLR
reset => ExtImmE[24]~reg0.ACLR
reset => ExtImmE[25]~reg0.ACLR
reset => ExtImmE[26]~reg0.ACLR
reset => ExtImmE[27]~reg0.ACLR
reset => ExtImmE[28]~reg0.ACLR
reset => ExtImmE[29]~reg0.ACLR
reset => ExtImmE[30]~reg0.ACLR
reset => ExtImmE[31]~reg0.ACLR
reset => WA3E[0]~reg0.ACLR
reset => WA3E[1]~reg0.ACLR
reset => WA3E[2]~reg0.ACLR
reset => WA3E[3]~reg0.ACLR
reset => RA2E[0]~reg0.ACLR
reset => RA2E[1]~reg0.ACLR
reset => RA2E[2]~reg0.ACLR
reset => RA2E[3]~reg0.ACLR
reset => RA1E[0]~reg0.ACLR
reset => RA1E[1]~reg0.ACLR
reset => RA1E[2]~reg0.ACLR
reset => RA1E[3]~reg0.ACLR
reset => RD2E[0]~reg0.ACLR
reset => RD2E[1]~reg0.ACLR
reset => RD2E[2]~reg0.ACLR
reset => RD2E[3]~reg0.ACLR
reset => RD2E[4]~reg0.ACLR
reset => RD2E[5]~reg0.ACLR
reset => RD2E[6]~reg0.ACLR
reset => RD2E[7]~reg0.ACLR
reset => RD2E[8]~reg0.ACLR
reset => RD2E[9]~reg0.ACLR
reset => RD2E[10]~reg0.ACLR
reset => RD2E[11]~reg0.ACLR
reset => RD2E[12]~reg0.ACLR
reset => RD2E[13]~reg0.ACLR
reset => RD2E[14]~reg0.ACLR
reset => RD2E[15]~reg0.ACLR
reset => RD2E[16]~reg0.ACLR
reset => RD2E[17]~reg0.ACLR
reset => RD2E[18]~reg0.ACLR
reset => RD2E[19]~reg0.ACLR
reset => RD2E[20]~reg0.ACLR
reset => RD2E[21]~reg0.ACLR
reset => RD2E[22]~reg0.ACLR
reset => RD2E[23]~reg0.ACLR
reset => RD2E[24]~reg0.ACLR
reset => RD2E[25]~reg0.ACLR
reset => RD2E[26]~reg0.ACLR
reset => RD2E[27]~reg0.ACLR
reset => RD2E[28]~reg0.ACLR
reset => RD2E[29]~reg0.ACLR
reset => RD2E[30]~reg0.ACLR
reset => RD2E[31]~reg0.ACLR
reset => RD1E[0]~reg0.ACLR
reset => RD1E[1]~reg0.ACLR
reset => RD1E[2]~reg0.ACLR
reset => RD1E[3]~reg0.ACLR
reset => RD1E[4]~reg0.ACLR
reset => RD1E[5]~reg0.ACLR
reset => RD1E[6]~reg0.ACLR
reset => RD1E[7]~reg0.ACLR
reset => RD1E[8]~reg0.ACLR
reset => RD1E[9]~reg0.ACLR
reset => RD1E[10]~reg0.ACLR
reset => RD1E[11]~reg0.ACLR
reset => RD1E[12]~reg0.ACLR
reset => RD1E[13]~reg0.ACLR
reset => RD1E[14]~reg0.ACLR
reset => RD1E[15]~reg0.ACLR
reset => RD1E[16]~reg0.ACLR
reset => RD1E[17]~reg0.ACLR
reset => RD1E[18]~reg0.ACLR
reset => RD1E[19]~reg0.ACLR
reset => RD1E[20]~reg0.ACLR
reset => RD1E[21]~reg0.ACLR
reset => RD1E[22]~reg0.ACLR
reset => RD1E[23]~reg0.ACLR
reset => RD1E[24]~reg0.ACLR
reset => RD1E[25]~reg0.ACLR
reset => RD1E[26]~reg0.ACLR
reset => RD1E[27]~reg0.ACLR
reset => RD1E[28]~reg0.ACLR
reset => RD1E[29]~reg0.ACLR
reset => RD1E[30]~reg0.ACLR
reset => RD1E[31]~reg0.ACLR
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD1E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RD2E.OUTPUTSELECT
FlushE => RA1E.OUTPUTSELECT
FlushE => RA1E.OUTPUTSELECT
FlushE => RA1E.OUTPUTSELECT
FlushE => RA1E.OUTPUTSELECT
FlushE => RA2E.OUTPUTSELECT
FlushE => RA2E.OUTPUTSELECT
FlushE => RA2E.OUTPUTSELECT
FlushE => RA2E.OUTPUTSELECT
FlushE => WA3E.OUTPUTSELECT
FlushE => WA3E.OUTPUTSELECT
FlushE => WA3E.OUTPUTSELECT
FlushE => WA3E.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
FlushE => ExtImmE.OUTPUTSELECT
RD1D[0] => RD1E.DATAA
RD1D[1] => RD1E.DATAA
RD1D[2] => RD1E.DATAA
RD1D[3] => RD1E.DATAA
RD1D[4] => RD1E.DATAA
RD1D[5] => RD1E.DATAA
RD1D[6] => RD1E.DATAA
RD1D[7] => RD1E.DATAA
RD1D[8] => RD1E.DATAA
RD1D[9] => RD1E.DATAA
RD1D[10] => RD1E.DATAA
RD1D[11] => RD1E.DATAA
RD1D[12] => RD1E.DATAA
RD1D[13] => RD1E.DATAA
RD1D[14] => RD1E.DATAA
RD1D[15] => RD1E.DATAA
RD1D[16] => RD1E.DATAA
RD1D[17] => RD1E.DATAA
RD1D[18] => RD1E.DATAA
RD1D[19] => RD1E.DATAA
RD1D[20] => RD1E.DATAA
RD1D[21] => RD1E.DATAA
RD1D[22] => RD1E.DATAA
RD1D[23] => RD1E.DATAA
RD1D[24] => RD1E.DATAA
RD1D[25] => RD1E.DATAA
RD1D[26] => RD1E.DATAA
RD1D[27] => RD1E.DATAA
RD1D[28] => RD1E.DATAA
RD1D[29] => RD1E.DATAA
RD1D[30] => RD1E.DATAA
RD1D[31] => RD1E.DATAA
RD2D[0] => RD2E.DATAA
RD2D[1] => RD2E.DATAA
RD2D[2] => RD2E.DATAA
RD2D[3] => RD2E.DATAA
RD2D[4] => RD2E.DATAA
RD2D[5] => RD2E.DATAA
RD2D[6] => RD2E.DATAA
RD2D[7] => RD2E.DATAA
RD2D[8] => RD2E.DATAA
RD2D[9] => RD2E.DATAA
RD2D[10] => RD2E.DATAA
RD2D[11] => RD2E.DATAA
RD2D[12] => RD2E.DATAA
RD2D[13] => RD2E.DATAA
RD2D[14] => RD2E.DATAA
RD2D[15] => RD2E.DATAA
RD2D[16] => RD2E.DATAA
RD2D[17] => RD2E.DATAA
RD2D[18] => RD2E.DATAA
RD2D[19] => RD2E.DATAA
RD2D[20] => RD2E.DATAA
RD2D[21] => RD2E.DATAA
RD2D[22] => RD2E.DATAA
RD2D[23] => RD2E.DATAA
RD2D[24] => RD2E.DATAA
RD2D[25] => RD2E.DATAA
RD2D[26] => RD2E.DATAA
RD2D[27] => RD2E.DATAA
RD2D[28] => RD2E.DATAA
RD2D[29] => RD2E.DATAA
RD2D[30] => RD2E.DATAA
RD2D[31] => RD2E.DATAA
RA1D[0] => RA1E.DATAA
RA1D[1] => RA1E.DATAA
RA1D[2] => RA1E.DATAA
RA1D[3] => RA1E.DATAA
RA2D[0] => RA2E.DATAA
RA2D[1] => RA2E.DATAA
RA2D[2] => RA2E.DATAA
RA2D[3] => RA2E.DATAA
WA3D[0] => WA3E.DATAA
WA3D[1] => WA3E.DATAA
WA3D[2] => WA3E.DATAA
WA3D[3] => WA3E.DATAA
ExtImmD[0] => ExtImmE.DATAA
ExtImmD[1] => ExtImmE.DATAA
ExtImmD[2] => ExtImmE.DATAA
ExtImmD[3] => ExtImmE.DATAA
ExtImmD[4] => ExtImmE.DATAA
ExtImmD[5] => ExtImmE.DATAA
ExtImmD[6] => ExtImmE.DATAA
ExtImmD[7] => ExtImmE.DATAA
ExtImmD[8] => ExtImmE.DATAA
ExtImmD[9] => ExtImmE.DATAA
ExtImmD[10] => ExtImmE.DATAA
ExtImmD[11] => ExtImmE.DATAA
ExtImmD[12] => ExtImmE.DATAA
ExtImmD[13] => ExtImmE.DATAA
ExtImmD[14] => ExtImmE.DATAA
ExtImmD[15] => ExtImmE.DATAA
ExtImmD[16] => ExtImmE.DATAA
ExtImmD[17] => ExtImmE.DATAA
ExtImmD[18] => ExtImmE.DATAA
ExtImmD[19] => ExtImmE.DATAA
ExtImmD[20] => ExtImmE.DATAA
ExtImmD[21] => ExtImmE.DATAA
ExtImmD[22] => ExtImmE.DATAA
ExtImmD[23] => ExtImmE.DATAA
ExtImmD[24] => ExtImmE.DATAA
ExtImmD[25] => ExtImmE.DATAA
ExtImmD[26] => ExtImmE.DATAA
ExtImmD[27] => ExtImmE.DATAA
ExtImmD[28] => ExtImmE.DATAA
ExtImmD[29] => ExtImmE.DATAA
ExtImmD[30] => ExtImmE.DATAA
ExtImmD[31] => ExtImmE.DATAA
RD1E[0] <= RD1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1] <= RD1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2] <= RD1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3] <= RD1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4] <= RD1E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5] <= RD1E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[6] <= RD1E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[7] <= RD1E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[8] <= RD1E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[9] <= RD1E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[10] <= RD1E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[11] <= RD1E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[12] <= RD1E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[13] <= RD1E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[14] <= RD1E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[15] <= RD1E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[16] <= RD1E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[17] <= RD1E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[18] <= RD1E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[19] <= RD1E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[20] <= RD1E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[21] <= RD1E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[22] <= RD1E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[23] <= RD1E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[24] <= RD1E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[25] <= RD1E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[26] <= RD1E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[27] <= RD1E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[28] <= RD1E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[29] <= RD1E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[30] <= RD1E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[31] <= RD1E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0] <= RD2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1] <= RD2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2] <= RD2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3] <= RD2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4] <= RD2E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5] <= RD2E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[6] <= RD2E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[7] <= RD2E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[8] <= RD2E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[9] <= RD2E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[10] <= RD2E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[11] <= RD2E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[12] <= RD2E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[13] <= RD2E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[14] <= RD2E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[15] <= RD2E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[16] <= RD2E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[17] <= RD2E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[18] <= RD2E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[19] <= RD2E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[20] <= RD2E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[21] <= RD2E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[22] <= RD2E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[23] <= RD2E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[24] <= RD2E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[25] <= RD2E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[26] <= RD2E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[27] <= RD2E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[28] <= RD2E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[29] <= RD2E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[30] <= RD2E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[31] <= RD2E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA1E[0] <= RA1E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA1E[1] <= RA1E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA1E[2] <= RA1E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA1E[3] <= RA1E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[0] <= RA2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[1] <= RA2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[2] <= RA2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[3] <= RA2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[0] <= WA3E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[1] <= WA3E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[2] <= WA3E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[3] <= WA3E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[0] <= ExtImmE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[1] <= ExtImmE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[2] <= ExtImmE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[3] <= ExtImmE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[4] <= ExtImmE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[5] <= ExtImmE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[6] <= ExtImmE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[7] <= ExtImmE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[8] <= ExtImmE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[9] <= ExtImmE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[10] <= ExtImmE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[11] <= ExtImmE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[12] <= ExtImmE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[13] <= ExtImmE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[14] <= ExtImmE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[15] <= ExtImmE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[16] <= ExtImmE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[17] <= ExtImmE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[18] <= ExtImmE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[19] <= ExtImmE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[20] <= ExtImmE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[21] <= ExtImmE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[22] <= ExtImmE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[23] <= ExtImmE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[24] <= ExtImmE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[25] <= ExtImmE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[26] <= ExtImmE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[27] <= ExtImmE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[28] <= ExtImmE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[29] <= ExtImmE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[30] <= ExtImmE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExtImmE[31] <= ExtImmE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux3:mux3A
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAA
d2[1] => y.DATAA
d2[2] => y.DATAA
d2[3] => y.DATAA
d2[4] => y.DATAA
d2[5] => y.DATAA
d2[6] => y.DATAA
d2[7] => y.DATAA
d2[8] => y.DATAA
d2[9] => y.DATAA
d2[10] => y.DATAA
d2[11] => y.DATAA
d2[12] => y.DATAA
d2[13] => y.DATAA
d2[14] => y.DATAA
d2[15] => y.DATAA
d2[16] => y.DATAA
d2[17] => y.DATAA
d2[18] => y.DATAA
d2[19] => y.DATAA
d2[20] => y.DATAA
d2[21] => y.DATAA
d2[22] => y.DATAA
d2[23] => y.DATAA
d2[24] => y.DATAA
d2[25] => y.DATAA
d2[26] => y.DATAA
d2[27] => y.DATAA
d2[28] => y.DATAA
d2[29] => y.DATAA
d2[30] => y.DATAA
d2[31] => y.DATAA
s[0] => Equal0.IN1
s[0] => Equal1.IN0
s[1] => Equal0.IN0
s[1] => Equal1.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux3:mux3B
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAA
d2[1] => y.DATAA
d2[2] => y.DATAA
d2[3] => y.DATAA
d2[4] => y.DATAA
d2[5] => y.DATAA
d2[6] => y.DATAA
d2[7] => y.DATAA
d2[8] => y.DATAA
d2[9] => y.DATAA
d2[10] => y.DATAA
d2[11] => y.DATAA
d2[12] => y.DATAA
d2[13] => y.DATAA
d2[14] => y.DATAA
d2[15] => y.DATAA
d2[16] => y.DATAA
d2[17] => y.DATAA
d2[18] => y.DATAA
d2[19] => y.DATAA
d2[20] => y.DATAA
d2[21] => y.DATAA
d2[22] => y.DATAA
d2[23] => y.DATAA
d2[24] => y.DATAA
d2[25] => y.DATAA
d2[26] => y.DATAA
d2[27] => y.DATAA
d2[28] => y.DATAA
d2[29] => y.DATAA
d2[30] => y.DATAA
d2[31] => y.DATAA
s[0] => Equal0.IN1
s[0] => Equal1.IN0
s[1] => Equal0.IN0
s[1] => Equal1.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|alu:alu
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
ALUControlE[0] => Mux0.IN2
ALUControlE[0] => ALUFlags.IN1
ALUControlE[0] => Mux1.IN13
ALUControlE[0] => Mux2.IN13
ALUControlE[0] => Mux3.IN13
ALUControlE[0] => Mux4.IN13
ALUControlE[0] => Mux5.IN13
ALUControlE[0] => Mux6.IN13
ALUControlE[0] => Mux7.IN13
ALUControlE[0] => Mux8.IN13
ALUControlE[0] => Mux9.IN13
ALUControlE[0] => Mux10.IN13
ALUControlE[0] => Mux11.IN13
ALUControlE[0] => Mux12.IN13
ALUControlE[0] => Mux13.IN13
ALUControlE[0] => Mux14.IN13
ALUControlE[0] => Mux15.IN13
ALUControlE[0] => Mux16.IN13
ALUControlE[0] => Mux17.IN13
ALUControlE[0] => Mux18.IN13
ALUControlE[0] => Mux19.IN13
ALUControlE[0] => Mux20.IN13
ALUControlE[0] => Mux21.IN13
ALUControlE[0] => Mux22.IN13
ALUControlE[0] => Mux23.IN13
ALUControlE[0] => Mux24.IN13
ALUControlE[0] => Mux25.IN13
ALUControlE[0] => Mux26.IN13
ALUControlE[0] => Mux27.IN13
ALUControlE[0] => Mux28.IN13
ALUControlE[0] => Mux29.IN13
ALUControlE[0] => Mux30.IN13
ALUControlE[0] => Mux31.IN13
ALUControlE[0] => Mux32.IN13
ALUControlE[0] => Mux33.IN19
ALUControlE[1] => Mux1.IN12
ALUControlE[1] => Mux2.IN12
ALUControlE[1] => Mux3.IN12
ALUControlE[1] => Mux4.IN12
ALUControlE[1] => Mux5.IN12
ALUControlE[1] => Mux6.IN12
ALUControlE[1] => Mux7.IN12
ALUControlE[1] => Mux8.IN12
ALUControlE[1] => Mux9.IN12
ALUControlE[1] => Mux10.IN12
ALUControlE[1] => Mux11.IN12
ALUControlE[1] => Mux12.IN12
ALUControlE[1] => Mux13.IN12
ALUControlE[1] => Mux14.IN12
ALUControlE[1] => Mux15.IN12
ALUControlE[1] => Mux16.IN12
ALUControlE[1] => Mux17.IN12
ALUControlE[1] => Mux18.IN12
ALUControlE[1] => Mux19.IN12
ALUControlE[1] => Mux20.IN12
ALUControlE[1] => Mux21.IN12
ALUControlE[1] => Mux22.IN12
ALUControlE[1] => Mux23.IN12
ALUControlE[1] => Mux24.IN12
ALUControlE[1] => Mux25.IN12
ALUControlE[1] => Mux26.IN12
ALUControlE[1] => Mux27.IN12
ALUControlE[1] => Mux28.IN12
ALUControlE[1] => Mux29.IN12
ALUControlE[1] => Mux30.IN12
ALUControlE[1] => Mux31.IN12
ALUControlE[1] => Mux32.IN12
ALUControlE[1] => Mux33.IN18
ALUControlE[1] => ALUFlags.IN1
ALUControlE[1] => ALUFlags.IN1
ALUControlE[2] => Mux0.IN1
ALUControlE[2] => Mux1.IN11
ALUControlE[2] => Mux2.IN11
ALUControlE[2] => Mux3.IN11
ALUControlE[2] => Mux4.IN11
ALUControlE[2] => Mux5.IN11
ALUControlE[2] => Mux6.IN11
ALUControlE[2] => Mux7.IN11
ALUControlE[2] => Mux8.IN11
ALUControlE[2] => Mux9.IN11
ALUControlE[2] => Mux10.IN11
ALUControlE[2] => Mux11.IN11
ALUControlE[2] => Mux12.IN11
ALUControlE[2] => Mux13.IN11
ALUControlE[2] => Mux14.IN11
ALUControlE[2] => Mux15.IN11
ALUControlE[2] => Mux16.IN11
ALUControlE[2] => Mux17.IN11
ALUControlE[2] => Mux18.IN11
ALUControlE[2] => Mux19.IN11
ALUControlE[2] => Mux20.IN11
ALUControlE[2] => Mux21.IN11
ALUControlE[2] => Mux22.IN11
ALUControlE[2] => Mux23.IN11
ALUControlE[2] => Mux24.IN11
ALUControlE[2] => Mux25.IN11
ALUControlE[2] => Mux26.IN11
ALUControlE[2] => Mux27.IN11
ALUControlE[2] => Mux28.IN11
ALUControlE[2] => Mux29.IN11
ALUControlE[2] => Mux30.IN11
ALUControlE[2] => Mux31.IN11
ALUControlE[2] => Mux32.IN11
ALUControlE[2] => Mux33.IN17
ALUControlE[3] => Mux1.IN10
ALUControlE[3] => Mux2.IN10
ALUControlE[3] => Mux3.IN10
ALUControlE[3] => Mux4.IN10
ALUControlE[3] => Mux5.IN10
ALUControlE[3] => Mux6.IN10
ALUControlE[3] => Mux7.IN10
ALUControlE[3] => Mux8.IN10
ALUControlE[3] => Mux9.IN10
ALUControlE[3] => Mux10.IN10
ALUControlE[3] => Mux11.IN10
ALUControlE[3] => Mux12.IN10
ALUControlE[3] => Mux13.IN10
ALUControlE[3] => Mux14.IN10
ALUControlE[3] => Mux15.IN10
ALUControlE[3] => Mux16.IN10
ALUControlE[3] => Mux17.IN10
ALUControlE[3] => Mux18.IN10
ALUControlE[3] => Mux19.IN10
ALUControlE[3] => Mux20.IN10
ALUControlE[3] => Mux21.IN10
ALUControlE[3] => Mux22.IN10
ALUControlE[3] => Mux23.IN10
ALUControlE[3] => Mux24.IN10
ALUControlE[3] => Mux25.IN10
ALUControlE[3] => Mux26.IN10
ALUControlE[3] => Mux27.IN10
ALUControlE[3] => Mux28.IN10
ALUControlE[3] => Mux29.IN10
ALUControlE[3] => Mux30.IN10
ALUControlE[3] => Mux31.IN10
ALUControlE[3] => Mux32.IN10
ALUControlE[3] => Mux33.IN16
RegControlE[0] => Equal0.IN63
RegControlE[0] => Equal1.IN63
RegControlE[1] => Equal0.IN62
RegControlE[1] => Equal1.IN62
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[3] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|alu:alu|alu_adder:add_instr
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|alu:alu|alu_adder:sub_instr
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|alu:alu|alu_adder:rsb_instr
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|ff_e2mDP:ff_e2mDP_inst
clk => WA3M[0]~reg0.CLK
clk => WA3M[1]~reg0.CLK
clk => WA3M[2]~reg0.CLK
clk => WA3M[3]~reg0.CLK
clk => WriteDataM[0]~reg0.CLK
clk => WriteDataM[1]~reg0.CLK
clk => WriteDataM[2]~reg0.CLK
clk => WriteDataM[3]~reg0.CLK
clk => WriteDataM[4]~reg0.CLK
clk => WriteDataM[5]~reg0.CLK
clk => WriteDataM[6]~reg0.CLK
clk => WriteDataM[7]~reg0.CLK
clk => WriteDataM[8]~reg0.CLK
clk => WriteDataM[9]~reg0.CLK
clk => WriteDataM[10]~reg0.CLK
clk => WriteDataM[11]~reg0.CLK
clk => WriteDataM[12]~reg0.CLK
clk => WriteDataM[13]~reg0.CLK
clk => WriteDataM[14]~reg0.CLK
clk => WriteDataM[15]~reg0.CLK
clk => WriteDataM[16]~reg0.CLK
clk => WriteDataM[17]~reg0.CLK
clk => WriteDataM[18]~reg0.CLK
clk => WriteDataM[19]~reg0.CLK
clk => WriteDataM[20]~reg0.CLK
clk => WriteDataM[21]~reg0.CLK
clk => WriteDataM[22]~reg0.CLK
clk => WriteDataM[23]~reg0.CLK
clk => WriteDataM[24]~reg0.CLK
clk => WriteDataM[25]~reg0.CLK
clk => WriteDataM[26]~reg0.CLK
clk => WriteDataM[27]~reg0.CLK
clk => WriteDataM[28]~reg0.CLK
clk => WriteDataM[29]~reg0.CLK
clk => WriteDataM[30]~reg0.CLK
clk => WriteDataM[31]~reg0.CLK
clk => ALUOutM[0]~reg0.CLK
clk => ALUOutM[1]~reg0.CLK
clk => ALUOutM[2]~reg0.CLK
clk => ALUOutM[3]~reg0.CLK
clk => ALUOutM[4]~reg0.CLK
clk => ALUOutM[5]~reg0.CLK
clk => ALUOutM[6]~reg0.CLK
clk => ALUOutM[7]~reg0.CLK
clk => ALUOutM[8]~reg0.CLK
clk => ALUOutM[9]~reg0.CLK
clk => ALUOutM[10]~reg0.CLK
clk => ALUOutM[11]~reg0.CLK
clk => ALUOutM[12]~reg0.CLK
clk => ALUOutM[13]~reg0.CLK
clk => ALUOutM[14]~reg0.CLK
clk => ALUOutM[15]~reg0.CLK
clk => ALUOutM[16]~reg0.CLK
clk => ALUOutM[17]~reg0.CLK
clk => ALUOutM[18]~reg0.CLK
clk => ALUOutM[19]~reg0.CLK
clk => ALUOutM[20]~reg0.CLK
clk => ALUOutM[21]~reg0.CLK
clk => ALUOutM[22]~reg0.CLK
clk => ALUOutM[23]~reg0.CLK
clk => ALUOutM[24]~reg0.CLK
clk => ALUOutM[25]~reg0.CLK
clk => ALUOutM[26]~reg0.CLK
clk => ALUOutM[27]~reg0.CLK
clk => ALUOutM[28]~reg0.CLK
clk => ALUOutM[29]~reg0.CLK
clk => ALUOutM[30]~reg0.CLK
clk => ALUOutM[31]~reg0.CLK
reset => WA3M[0]~reg0.ACLR
reset => WA3M[1]~reg0.ACLR
reset => WA3M[2]~reg0.ACLR
reset => WA3M[3]~reg0.ACLR
reset => WriteDataM[0]~reg0.ACLR
reset => WriteDataM[1]~reg0.ACLR
reset => WriteDataM[2]~reg0.ACLR
reset => WriteDataM[3]~reg0.ACLR
reset => WriteDataM[4]~reg0.ACLR
reset => WriteDataM[5]~reg0.ACLR
reset => WriteDataM[6]~reg0.ACLR
reset => WriteDataM[7]~reg0.ACLR
reset => WriteDataM[8]~reg0.ACLR
reset => WriteDataM[9]~reg0.ACLR
reset => WriteDataM[10]~reg0.ACLR
reset => WriteDataM[11]~reg0.ACLR
reset => WriteDataM[12]~reg0.ACLR
reset => WriteDataM[13]~reg0.ACLR
reset => WriteDataM[14]~reg0.ACLR
reset => WriteDataM[15]~reg0.ACLR
reset => WriteDataM[16]~reg0.ACLR
reset => WriteDataM[17]~reg0.ACLR
reset => WriteDataM[18]~reg0.ACLR
reset => WriteDataM[19]~reg0.ACLR
reset => WriteDataM[20]~reg0.ACLR
reset => WriteDataM[21]~reg0.ACLR
reset => WriteDataM[22]~reg0.ACLR
reset => WriteDataM[23]~reg0.ACLR
reset => WriteDataM[24]~reg0.ACLR
reset => WriteDataM[25]~reg0.ACLR
reset => WriteDataM[26]~reg0.ACLR
reset => WriteDataM[27]~reg0.ACLR
reset => WriteDataM[28]~reg0.ACLR
reset => WriteDataM[29]~reg0.ACLR
reset => WriteDataM[30]~reg0.ACLR
reset => WriteDataM[31]~reg0.ACLR
reset => ALUOutM[0]~reg0.ACLR
reset => ALUOutM[1]~reg0.ACLR
reset => ALUOutM[2]~reg0.ACLR
reset => ALUOutM[3]~reg0.ACLR
reset => ALUOutM[4]~reg0.ACLR
reset => ALUOutM[5]~reg0.ACLR
reset => ALUOutM[6]~reg0.ACLR
reset => ALUOutM[7]~reg0.ACLR
reset => ALUOutM[8]~reg0.ACLR
reset => ALUOutM[9]~reg0.ACLR
reset => ALUOutM[10]~reg0.ACLR
reset => ALUOutM[11]~reg0.ACLR
reset => ALUOutM[12]~reg0.ACLR
reset => ALUOutM[13]~reg0.ACLR
reset => ALUOutM[14]~reg0.ACLR
reset => ALUOutM[15]~reg0.ACLR
reset => ALUOutM[16]~reg0.ACLR
reset => ALUOutM[17]~reg0.ACLR
reset => ALUOutM[18]~reg0.ACLR
reset => ALUOutM[19]~reg0.ACLR
reset => ALUOutM[20]~reg0.ACLR
reset => ALUOutM[21]~reg0.ACLR
reset => ALUOutM[22]~reg0.ACLR
reset => ALUOutM[23]~reg0.ACLR
reset => ALUOutM[24]~reg0.ACLR
reset => ALUOutM[25]~reg0.ACLR
reset => ALUOutM[26]~reg0.ACLR
reset => ALUOutM[27]~reg0.ACLR
reset => ALUOutM[28]~reg0.ACLR
reset => ALUOutM[29]~reg0.ACLR
reset => ALUOutM[30]~reg0.ACLR
reset => ALUOutM[31]~reg0.ACLR
ALUResultE[0] => ALUOutM[0]~reg0.DATAIN
ALUResultE[1] => ALUOutM[1]~reg0.DATAIN
ALUResultE[2] => ALUOutM[2]~reg0.DATAIN
ALUResultE[3] => ALUOutM[3]~reg0.DATAIN
ALUResultE[4] => ALUOutM[4]~reg0.DATAIN
ALUResultE[5] => ALUOutM[5]~reg0.DATAIN
ALUResultE[6] => ALUOutM[6]~reg0.DATAIN
ALUResultE[7] => ALUOutM[7]~reg0.DATAIN
ALUResultE[8] => ALUOutM[8]~reg0.DATAIN
ALUResultE[9] => ALUOutM[9]~reg0.DATAIN
ALUResultE[10] => ALUOutM[10]~reg0.DATAIN
ALUResultE[11] => ALUOutM[11]~reg0.DATAIN
ALUResultE[12] => ALUOutM[12]~reg0.DATAIN
ALUResultE[13] => ALUOutM[13]~reg0.DATAIN
ALUResultE[14] => ALUOutM[14]~reg0.DATAIN
ALUResultE[15] => ALUOutM[15]~reg0.DATAIN
ALUResultE[16] => ALUOutM[16]~reg0.DATAIN
ALUResultE[17] => ALUOutM[17]~reg0.DATAIN
ALUResultE[18] => ALUOutM[18]~reg0.DATAIN
ALUResultE[19] => ALUOutM[19]~reg0.DATAIN
ALUResultE[20] => ALUOutM[20]~reg0.DATAIN
ALUResultE[21] => ALUOutM[21]~reg0.DATAIN
ALUResultE[22] => ALUOutM[22]~reg0.DATAIN
ALUResultE[23] => ALUOutM[23]~reg0.DATAIN
ALUResultE[24] => ALUOutM[24]~reg0.DATAIN
ALUResultE[25] => ALUOutM[25]~reg0.DATAIN
ALUResultE[26] => ALUOutM[26]~reg0.DATAIN
ALUResultE[27] => ALUOutM[27]~reg0.DATAIN
ALUResultE[28] => ALUOutM[28]~reg0.DATAIN
ALUResultE[29] => ALUOutM[29]~reg0.DATAIN
ALUResultE[30] => ALUOutM[30]~reg0.DATAIN
ALUResultE[31] => ALUOutM[31]~reg0.DATAIN
WriteDataE[0] => WriteDataM[0]~reg0.DATAIN
WriteDataE[1] => WriteDataM[1]~reg0.DATAIN
WriteDataE[2] => WriteDataM[2]~reg0.DATAIN
WriteDataE[3] => WriteDataM[3]~reg0.DATAIN
WriteDataE[4] => WriteDataM[4]~reg0.DATAIN
WriteDataE[5] => WriteDataM[5]~reg0.DATAIN
WriteDataE[6] => WriteDataM[6]~reg0.DATAIN
WriteDataE[7] => WriteDataM[7]~reg0.DATAIN
WriteDataE[8] => WriteDataM[8]~reg0.DATAIN
WriteDataE[9] => WriteDataM[9]~reg0.DATAIN
WriteDataE[10] => WriteDataM[10]~reg0.DATAIN
WriteDataE[11] => WriteDataM[11]~reg0.DATAIN
WriteDataE[12] => WriteDataM[12]~reg0.DATAIN
WriteDataE[13] => WriteDataM[13]~reg0.DATAIN
WriteDataE[14] => WriteDataM[14]~reg0.DATAIN
WriteDataE[15] => WriteDataM[15]~reg0.DATAIN
WriteDataE[16] => WriteDataM[16]~reg0.DATAIN
WriteDataE[17] => WriteDataM[17]~reg0.DATAIN
WriteDataE[18] => WriteDataM[18]~reg0.DATAIN
WriteDataE[19] => WriteDataM[19]~reg0.DATAIN
WriteDataE[20] => WriteDataM[20]~reg0.DATAIN
WriteDataE[21] => WriteDataM[21]~reg0.DATAIN
WriteDataE[22] => WriteDataM[22]~reg0.DATAIN
WriteDataE[23] => WriteDataM[23]~reg0.DATAIN
WriteDataE[24] => WriteDataM[24]~reg0.DATAIN
WriteDataE[25] => WriteDataM[25]~reg0.DATAIN
WriteDataE[26] => WriteDataM[26]~reg0.DATAIN
WriteDataE[27] => WriteDataM[27]~reg0.DATAIN
WriteDataE[28] => WriteDataM[28]~reg0.DATAIN
WriteDataE[29] => WriteDataM[29]~reg0.DATAIN
WriteDataE[30] => WriteDataM[30]~reg0.DATAIN
WriteDataE[31] => WriteDataM[31]~reg0.DATAIN
WA3E[0] => WA3M[0]~reg0.DATAIN
WA3E[1] => WA3M[1]~reg0.DATAIN
WA3E[2] => WA3M[2]~reg0.DATAIN
WA3E[3] => WA3M[3]~reg0.DATAIN
ALUOutM[0] <= ALUOutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[1] <= ALUOutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[2] <= ALUOutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[3] <= ALUOutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[4] <= ALUOutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[5] <= ALUOutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[6] <= ALUOutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[7] <= ALUOutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[8] <= ALUOutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[9] <= ALUOutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[10] <= ALUOutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[11] <= ALUOutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[12] <= ALUOutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[13] <= ALUOutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[14] <= ALUOutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[15] <= ALUOutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[16] <= ALUOutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[17] <= ALUOutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[18] <= ALUOutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[19] <= ALUOutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[20] <= ALUOutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[21] <= ALUOutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[22] <= ALUOutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[23] <= ALUOutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[24] <= ALUOutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[25] <= ALUOutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[26] <= ALUOutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[27] <= ALUOutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[28] <= ALUOutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[29] <= ALUOutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[30] <= ALUOutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[31] <= ALUOutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= WriteDataM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1] <= WriteDataM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2] <= WriteDataM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3] <= WriteDataM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4] <= WriteDataM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5] <= WriteDataM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[6] <= WriteDataM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[7] <= WriteDataM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[8] <= WriteDataM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[9] <= WriteDataM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[10] <= WriteDataM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[11] <= WriteDataM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[12] <= WriteDataM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[13] <= WriteDataM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[14] <= WriteDataM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[15] <= WriteDataM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[16] <= WriteDataM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[17] <= WriteDataM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[18] <= WriteDataM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[19] <= WriteDataM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[20] <= WriteDataM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[21] <= WriteDataM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[22] <= WriteDataM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[23] <= WriteDataM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[24] <= WriteDataM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[25] <= WriteDataM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[26] <= WriteDataM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[27] <= WriteDataM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[28] <= WriteDataM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[29] <= WriteDataM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[30] <= WriteDataM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[31] <= WriteDataM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[0] <= WA3M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[1] <= WA3M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[2] <= WA3M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[3] <= WA3M[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|ff_m2wDP:ff_m2wDP_inst
clk => WA3W[0]~reg0.CLK
clk => WA3W[1]~reg0.CLK
clk => WA3W[2]~reg0.CLK
clk => WA3W[3]~reg0.CLK
clk => ALUOutW[0]~reg0.CLK
clk => ALUOutW[1]~reg0.CLK
clk => ALUOutW[2]~reg0.CLK
clk => ALUOutW[3]~reg0.CLK
clk => ALUOutW[4]~reg0.CLK
clk => ALUOutW[5]~reg0.CLK
clk => ALUOutW[6]~reg0.CLK
clk => ALUOutW[7]~reg0.CLK
clk => ALUOutW[8]~reg0.CLK
clk => ALUOutW[9]~reg0.CLK
clk => ALUOutW[10]~reg0.CLK
clk => ALUOutW[11]~reg0.CLK
clk => ALUOutW[12]~reg0.CLK
clk => ALUOutW[13]~reg0.CLK
clk => ALUOutW[14]~reg0.CLK
clk => ALUOutW[15]~reg0.CLK
clk => ALUOutW[16]~reg0.CLK
clk => ALUOutW[17]~reg0.CLK
clk => ALUOutW[18]~reg0.CLK
clk => ALUOutW[19]~reg0.CLK
clk => ALUOutW[20]~reg0.CLK
clk => ALUOutW[21]~reg0.CLK
clk => ALUOutW[22]~reg0.CLK
clk => ALUOutW[23]~reg0.CLK
clk => ALUOutW[24]~reg0.CLK
clk => ALUOutW[25]~reg0.CLK
clk => ALUOutW[26]~reg0.CLK
clk => ALUOutW[27]~reg0.CLK
clk => ALUOutW[28]~reg0.CLK
clk => ALUOutW[29]~reg0.CLK
clk => ALUOutW[30]~reg0.CLK
clk => ALUOutW[31]~reg0.CLK
clk => ReadDataW[0]~reg0.CLK
clk => ReadDataW[1]~reg0.CLK
clk => ReadDataW[2]~reg0.CLK
clk => ReadDataW[3]~reg0.CLK
clk => ReadDataW[4]~reg0.CLK
clk => ReadDataW[5]~reg0.CLK
clk => ReadDataW[6]~reg0.CLK
clk => ReadDataW[7]~reg0.CLK
clk => ReadDataW[8]~reg0.CLK
clk => ReadDataW[9]~reg0.CLK
clk => ReadDataW[10]~reg0.CLK
clk => ReadDataW[11]~reg0.CLK
clk => ReadDataW[12]~reg0.CLK
clk => ReadDataW[13]~reg0.CLK
clk => ReadDataW[14]~reg0.CLK
clk => ReadDataW[15]~reg0.CLK
clk => ReadDataW[16]~reg0.CLK
clk => ReadDataW[17]~reg0.CLK
clk => ReadDataW[18]~reg0.CLK
clk => ReadDataW[19]~reg0.CLK
clk => ReadDataW[20]~reg0.CLK
clk => ReadDataW[21]~reg0.CLK
clk => ReadDataW[22]~reg0.CLK
clk => ReadDataW[23]~reg0.CLK
clk => ReadDataW[24]~reg0.CLK
clk => ReadDataW[25]~reg0.CLK
clk => ReadDataW[26]~reg0.CLK
clk => ReadDataW[27]~reg0.CLK
clk => ReadDataW[28]~reg0.CLK
clk => ReadDataW[29]~reg0.CLK
clk => ReadDataW[30]~reg0.CLK
clk => ReadDataW[31]~reg0.CLK
reset => WA3W[0]~reg0.ACLR
reset => WA3W[1]~reg0.ACLR
reset => WA3W[2]~reg0.ACLR
reset => WA3W[3]~reg0.ACLR
reset => ALUOutW[0]~reg0.ACLR
reset => ALUOutW[1]~reg0.ACLR
reset => ALUOutW[2]~reg0.ACLR
reset => ALUOutW[3]~reg0.ACLR
reset => ALUOutW[4]~reg0.ACLR
reset => ALUOutW[5]~reg0.ACLR
reset => ALUOutW[6]~reg0.ACLR
reset => ALUOutW[7]~reg0.ACLR
reset => ALUOutW[8]~reg0.ACLR
reset => ALUOutW[9]~reg0.ACLR
reset => ALUOutW[10]~reg0.ACLR
reset => ALUOutW[11]~reg0.ACLR
reset => ALUOutW[12]~reg0.ACLR
reset => ALUOutW[13]~reg0.ACLR
reset => ALUOutW[14]~reg0.ACLR
reset => ALUOutW[15]~reg0.ACLR
reset => ALUOutW[16]~reg0.ACLR
reset => ALUOutW[17]~reg0.ACLR
reset => ALUOutW[18]~reg0.ACLR
reset => ALUOutW[19]~reg0.ACLR
reset => ALUOutW[20]~reg0.ACLR
reset => ALUOutW[21]~reg0.ACLR
reset => ALUOutW[22]~reg0.ACLR
reset => ALUOutW[23]~reg0.ACLR
reset => ALUOutW[24]~reg0.ACLR
reset => ALUOutW[25]~reg0.ACLR
reset => ALUOutW[26]~reg0.ACLR
reset => ALUOutW[27]~reg0.ACLR
reset => ALUOutW[28]~reg0.ACLR
reset => ALUOutW[29]~reg0.ACLR
reset => ALUOutW[30]~reg0.ACLR
reset => ALUOutW[31]~reg0.ACLR
reset => ReadDataW[0]~reg0.ACLR
reset => ReadDataW[1]~reg0.ACLR
reset => ReadDataW[2]~reg0.ACLR
reset => ReadDataW[3]~reg0.ACLR
reset => ReadDataW[4]~reg0.ACLR
reset => ReadDataW[5]~reg0.ACLR
reset => ReadDataW[6]~reg0.ACLR
reset => ReadDataW[7]~reg0.ACLR
reset => ReadDataW[8]~reg0.ACLR
reset => ReadDataW[9]~reg0.ACLR
reset => ReadDataW[10]~reg0.ACLR
reset => ReadDataW[11]~reg0.ACLR
reset => ReadDataW[12]~reg0.ACLR
reset => ReadDataW[13]~reg0.ACLR
reset => ReadDataW[14]~reg0.ACLR
reset => ReadDataW[15]~reg0.ACLR
reset => ReadDataW[16]~reg0.ACLR
reset => ReadDataW[17]~reg0.ACLR
reset => ReadDataW[18]~reg0.ACLR
reset => ReadDataW[19]~reg0.ACLR
reset => ReadDataW[20]~reg0.ACLR
reset => ReadDataW[21]~reg0.ACLR
reset => ReadDataW[22]~reg0.ACLR
reset => ReadDataW[23]~reg0.ACLR
reset => ReadDataW[24]~reg0.ACLR
reset => ReadDataW[25]~reg0.ACLR
reset => ReadDataW[26]~reg0.ACLR
reset => ReadDataW[27]~reg0.ACLR
reset => ReadDataW[28]~reg0.ACLR
reset => ReadDataW[29]~reg0.ACLR
reset => ReadDataW[30]~reg0.ACLR
reset => ReadDataW[31]~reg0.ACLR
ReadDataM[0] => ReadDataW[0]~reg0.DATAIN
ReadDataM[1] => ReadDataW[1]~reg0.DATAIN
ReadDataM[2] => ReadDataW[2]~reg0.DATAIN
ReadDataM[3] => ReadDataW[3]~reg0.DATAIN
ReadDataM[4] => ReadDataW[4]~reg0.DATAIN
ReadDataM[5] => ReadDataW[5]~reg0.DATAIN
ReadDataM[6] => ReadDataW[6]~reg0.DATAIN
ReadDataM[7] => ReadDataW[7]~reg0.DATAIN
ReadDataM[8] => ReadDataW[8]~reg0.DATAIN
ReadDataM[9] => ReadDataW[9]~reg0.DATAIN
ReadDataM[10] => ReadDataW[10]~reg0.DATAIN
ReadDataM[11] => ReadDataW[11]~reg0.DATAIN
ReadDataM[12] => ReadDataW[12]~reg0.DATAIN
ReadDataM[13] => ReadDataW[13]~reg0.DATAIN
ReadDataM[14] => ReadDataW[14]~reg0.DATAIN
ReadDataM[15] => ReadDataW[15]~reg0.DATAIN
ReadDataM[16] => ReadDataW[16]~reg0.DATAIN
ReadDataM[17] => ReadDataW[17]~reg0.DATAIN
ReadDataM[18] => ReadDataW[18]~reg0.DATAIN
ReadDataM[19] => ReadDataW[19]~reg0.DATAIN
ReadDataM[20] => ReadDataW[20]~reg0.DATAIN
ReadDataM[21] => ReadDataW[21]~reg0.DATAIN
ReadDataM[22] => ReadDataW[22]~reg0.DATAIN
ReadDataM[23] => ReadDataW[23]~reg0.DATAIN
ReadDataM[24] => ReadDataW[24]~reg0.DATAIN
ReadDataM[25] => ReadDataW[25]~reg0.DATAIN
ReadDataM[26] => ReadDataW[26]~reg0.DATAIN
ReadDataM[27] => ReadDataW[27]~reg0.DATAIN
ReadDataM[28] => ReadDataW[28]~reg0.DATAIN
ReadDataM[29] => ReadDataW[29]~reg0.DATAIN
ReadDataM[30] => ReadDataW[30]~reg0.DATAIN
ReadDataM[31] => ReadDataW[31]~reg0.DATAIN
ALUOutM[0] => ALUOutW[0]~reg0.DATAIN
ALUOutM[1] => ALUOutW[1]~reg0.DATAIN
ALUOutM[2] => ALUOutW[2]~reg0.DATAIN
ALUOutM[3] => ALUOutW[3]~reg0.DATAIN
ALUOutM[4] => ALUOutW[4]~reg0.DATAIN
ALUOutM[5] => ALUOutW[5]~reg0.DATAIN
ALUOutM[6] => ALUOutW[6]~reg0.DATAIN
ALUOutM[7] => ALUOutW[7]~reg0.DATAIN
ALUOutM[8] => ALUOutW[8]~reg0.DATAIN
ALUOutM[9] => ALUOutW[9]~reg0.DATAIN
ALUOutM[10] => ALUOutW[10]~reg0.DATAIN
ALUOutM[11] => ALUOutW[11]~reg0.DATAIN
ALUOutM[12] => ALUOutW[12]~reg0.DATAIN
ALUOutM[13] => ALUOutW[13]~reg0.DATAIN
ALUOutM[14] => ALUOutW[14]~reg0.DATAIN
ALUOutM[15] => ALUOutW[15]~reg0.DATAIN
ALUOutM[16] => ALUOutW[16]~reg0.DATAIN
ALUOutM[17] => ALUOutW[17]~reg0.DATAIN
ALUOutM[18] => ALUOutW[18]~reg0.DATAIN
ALUOutM[19] => ALUOutW[19]~reg0.DATAIN
ALUOutM[20] => ALUOutW[20]~reg0.DATAIN
ALUOutM[21] => ALUOutW[21]~reg0.DATAIN
ALUOutM[22] => ALUOutW[22]~reg0.DATAIN
ALUOutM[23] => ALUOutW[23]~reg0.DATAIN
ALUOutM[24] => ALUOutW[24]~reg0.DATAIN
ALUOutM[25] => ALUOutW[25]~reg0.DATAIN
ALUOutM[26] => ALUOutW[26]~reg0.DATAIN
ALUOutM[27] => ALUOutW[27]~reg0.DATAIN
ALUOutM[28] => ALUOutW[28]~reg0.DATAIN
ALUOutM[29] => ALUOutW[29]~reg0.DATAIN
ALUOutM[30] => ALUOutW[30]~reg0.DATAIN
ALUOutM[31] => ALUOutW[31]~reg0.DATAIN
WA3M[0] => WA3W[0]~reg0.DATAIN
WA3M[1] => WA3W[1]~reg0.DATAIN
WA3M[2] => WA3W[2]~reg0.DATAIN
WA3M[3] => WA3W[3]~reg0.DATAIN
ReadDataW[0] <= ReadDataW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1] <= ReadDataW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2] <= ReadDataW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3] <= ReadDataW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4] <= ReadDataW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5] <= ReadDataW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[6] <= ReadDataW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[7] <= ReadDataW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[8] <= ReadDataW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[9] <= ReadDataW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[10] <= ReadDataW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[11] <= ReadDataW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[12] <= ReadDataW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[13] <= ReadDataW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[14] <= ReadDataW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[15] <= ReadDataW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[16] <= ReadDataW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[17] <= ReadDataW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[18] <= ReadDataW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[19] <= ReadDataW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[20] <= ReadDataW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[21] <= ReadDataW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[22] <= ReadDataW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[23] <= ReadDataW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[24] <= ReadDataW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[25] <= ReadDataW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[26] <= ReadDataW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[27] <= ReadDataW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[28] <= ReadDataW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[29] <= ReadDataW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[30] <= ReadDataW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[31] <= ReadDataW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[0] <= ALUOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[1] <= ALUOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[2] <= ALUOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[3] <= ALUOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[4] <= ALUOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[5] <= ALUOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[6] <= ALUOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[7] <= ALUOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[8] <= ALUOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[9] <= ALUOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[10] <= ALUOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[11] <= ALUOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[12] <= ALUOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[13] <= ALUOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[14] <= ALUOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[15] <= ALUOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[16] <= ALUOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[17] <= ALUOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[18] <= ALUOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[19] <= ALUOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[20] <= ALUOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[21] <= ALUOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[22] <= ALUOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[23] <= ALUOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[24] <= ALUOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[25] <= ALUOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[26] <= ALUOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[27] <= ALUOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[28] <= ALUOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[29] <= ALUOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[30] <= ALUOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutW[31] <= ALUOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[0] <= WA3W[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[1] <= WA3W[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[2] <= WA3W[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[3] <= WA3W[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|datapath:dp|mux2:resmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|arm:inst|hazard:hu
Match[0] => ForwardBE.IN0
Match[1] => ForwardAE.IN0
Match[2] => ForwardBE.IN0
Match[3] => ForwardAE.IN0
Match[4] => LDRstall.IN0
PCSrcW => FlushD.IN1
PCWrPendingF => Add0.IN1
PCWrPendingF => FlushD.IN0
RegWriteM => ForwardAE.IN1
RegWriteM => ForwardBE.IN1
RegWriteW => ForwardAE.IN1
RegWriteW => ForwardBE.IN1
MemtoRegE => LDRstall.IN1
BranchTakenE => FlushD.IN1
BranchTakenE => Add1.IN1
ForwardAE[0] <= ForwardAE.DB_MAX_OUTPUT_PORT_TYPE
ForwardAE[1] <= ForwardAE.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[0] <= ForwardBE.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[1] <= ForwardBE.DB_MAX_OUTPUT_PORT_TYPE
StallD <= LDRstall.DB_MAX_OUTPUT_PORT_TYPE
StallF <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FlushD <= FlushD.DB_MAX_OUTPUT_PORT_TYPE
FlushE <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|imem:inst6
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.RADDR
a[3] => RAM.RADDR1
a[4] => RAM.RADDR2
a[5] => RAM.RADDR3
a[6] => RAM.RADDR4
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|ArmPipelined|dmem:inst1
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.waddr_a[0].DATAIN
a[2] => RAM.WADDR
a[2] => RAM.RADDR
a[3] => RAM.waddr_a[1].DATAIN
a[3] => RAM.WADDR1
a[3] => RAM.RADDR1
a[4] => RAM.waddr_a[2].DATAIN
a[4] => RAM.WADDR2
a[4] => RAM.RADDR2
a[5] => RAM.waddr_a[3].DATAIN
a[5] => RAM.WADDR3
a[5] => RAM.RADDR3
a[6] => RAM.waddr_a[4].DATAIN
a[6] => RAM.WADDR4
a[6] => RAM.RADDR4
a[7] => RAM.waddr_a[5].DATAIN
a[7] => RAM.WADDR5
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|ArmPipelined|source_prob:inst7
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
source[0] <= altsource_probe:issp_impl.source
source[-1] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[-1] <= <GND>
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
probe[14] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[14]
probe[15] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[15]
probe[16] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[16]
probe[17] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[17]
probe[18] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[18]
probe[19] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[19]
probe[20] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[20]
probe[21] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[21]
probe[22] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[22]
probe[23] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[23]
probe[24] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[24]
probe[25] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[25]
probe[26] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[26]
probe[27] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[27]
probe[28] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[28]
probe[29] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[29]
probe[30] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[30]
probe[31] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[31]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
probe[14] => shift_reg.DATAB
probe[15] => shift_reg.DATAB
probe[16] => shift_reg.DATAB
probe[17] => shift_reg.DATAB
probe[18] => shift_reg.DATAB
probe[19] => shift_reg.DATAB
probe[20] => shift_reg.DATAB
probe[21] => shift_reg.DATAB
probe[22] => shift_reg.DATAB
probe[23] => shift_reg.DATAB
probe[24] => shift_reg.DATAB
probe[25] => shift_reg.DATAB
probe[26] => shift_reg.DATAB
probe[27] => shift_reg.DATAB
probe[28] => shift_reg.DATAB
probe[29] => shift_reg.DATAB
probe[30] => shift_reg.DATAB
probe[31] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => shift_reg[14].ACLR
reset => shift_reg[15].ACLR
reset => shift_reg[16].ACLR
reset => shift_reg[17].ACLR
reset => shift_reg[18].ACLR
reset => shift_reg[19].ACLR
reset => shift_reg[20].ACLR
reset => shift_reg[21].ACLR
reset => shift_reg[22].ACLR
reset => shift_reg[23].ACLR
reset => shift_reg[24].ACLR
reset => shift_reg[25].ACLR
reset => shift_reg[26].ACLR
reset => shift_reg[27].ACLR
reset => shift_reg[28].ACLR
reset => shift_reg[29].ACLR
reset => shift_reg[30].ACLR
reset => shift_reg[31].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:no_instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tck => shift_reg[14].CLK
tck => shift_reg[15].CLK
tck => shift_reg[16].CLK
tck => shift_reg[17].CLK
tck => shift_reg[18].CLK
tck => shift_reg[19].CLK
tck => shift_reg[20].CLK
tck => shift_reg[21].CLK
tck => shift_reg[22].CLK
tck => shift_reg[23].CLK
tck => shift_reg[24].CLK
tck => shift_reg[25].CLK
tck => shift_reg[26].CLK
tck => shift_reg[27].CLK
tck => shift_reg[28].CLK
tck => shift_reg[29].CLK
tck => shift_reg[30].CLK
tck => shift_reg[31].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:no_instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => no_instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => no_instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:no_instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
ROM_DATA[16] => Mux3.IN17
ROM_DATA[17] => Mux2.IN17
ROM_DATA[18] => Mux1.IN17
ROM_DATA[19] => Mux0.IN17
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


