$date
	Wed Sep  3 11:26:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adderTest $end
$var wire 1 ! zero $end
$var wire 1 " sign $end
$var wire 1 # parity $end
$var wire 1 $ overflow $end
$var wire 1 % carry $end
$var wire 16 & c [15:0] $end
$var reg 16 ' a [15:0] $end
$var reg 16 ( b [15:0] $end
$scope module DUT $end
$var wire 1 $ overflow $end
$var wire 16 ) x [15:0] $end
$var wire 16 * y [15:0] $end
$var wire 1 ! zero $end
$var wire 16 + z [15:0] $end
$var wire 1 " sign $end
$var wire 1 # parity $end
$var wire 1 % carry $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
x%
x$
x#
x"
x!
$end
#5
1$
0"
0!
1#
b111111111111 &
b111111111111 +
1%
b1000000000000000 (
b1000000000000000 *
b1000111111111111 '
b1000111111111111 )
#10
0$
0#
b111000000000000 &
b111000000000000 +
0%
b10 (
b10 *
b110111111111110 '
b110111111111110 )
#15
1"
1#
b1111111111111111 &
b1111111111111111 +
b101010101010101 (
b101010101010101 *
b1010101010101010 '
b1010101010101010 )
#20
0"
1!
b0 &
b0 +
1%
b1 (
b1 *
b1111111111111111 '
b1111111111111111 )
#25
0%
b0 (
b0 *
b0 '
b0 )
#30
