Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basketball_tb_behav xil_defaultlib.basketball_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sw_speed_x' [C:/Users/USER/basketball/basketball.srcs/sim_1/new/basketball_tb.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sw_speed_y' [C:/Users/USER/basketball/basketball.srcs/sim_1/new/basketball_tb.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick(CNT_1MS=50000)
Compiling module xil_defaultlib.game(PLAYER_X=600,PLAYER_Y=360)
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.drawer(PLAYER_X=600,PLAYER_Y=360...
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.basketball(CNT_1MS=50000)
Compiling module xil_defaultlib.basketball_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot basketball_tb_behav
