

================================================================
== Vivado HLS Report for 'sep_convolution_filter'
================================================================
* Date:           Tue Mar 10 11:11:05 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        Sep_Convolution_Filter
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|     14.49|        5.21|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310607|  310607|  310607|  310607|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |  310605|  310605|        38|          1|          1|  310569|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	40  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	2  / true
40 --> 

* FSM state operations: 

 <State 1> : 0.76ns
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_h_V_0_loc_1 = alloca i8"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = alloca i32"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_1 = alloca i32"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([51 x i8]* %kernel_config_V), !map !84"
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !90"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !96"
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @sep_convolution_filt) nounwind"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([51 x i8]* %kernel_config_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_config_V_addr = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 49" [Sep_Convolution_Filter/sep_convolution_filter.cpp:120]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_config_V_addr_1 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 50" [Sep_Convolution_Filter/sep_convolution_filter.cpp:122]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_h_V_0_load = load i8* @kernel_h_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:112]
ST_1 : Operation 54 [1/1] (0.75ns)   --->   "store i32 0, i32* %j_1"
ST_1 : Operation 55 [1/1] (0.75ns)   --->   "store i32 0, i32* %i_1"
ST_1 : Operation 56 [1/1] (0.75ns)   --->   "store i8 %kernel_h_V_0_load, i8* %kernel_h_V_0_loc_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:112]
ST_1 : Operation 57 [1/1] (0.75ns)   --->   "br label %0" [Sep_Convolution_Filter/sep_convolution_filter.cpp:93]

 <State 2> : 3.59ns
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %indvar_flatten_next, %._crit_edge80 ]"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%iteration = phi i19 [ 0, %codeRepl1 ], [ %iteration_mid2, %._crit_edge80 ]" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%row = phi i9 [ 0, %codeRepl1 ], [ %row_mid2, %._crit_edge80 ]" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%iteration_1 = phi i19 [ 0, %codeRepl1 ], [ %tmp_20, %._crit_edge80 ]" [Sep_Convolution_Filter/sep_convolution_filter.cpp:170]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%col = phi i10 [ 0, %codeRepl1 ], [ %col_1, %._crit_edge80 ]"
ST_2 : Operation 63 [1/1] (0.91ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -213719"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.05ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %15, label %.reset"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)"
ST_2 : Operation 67 [1/1] (1.05ns)   --->   "%tmp_5 = add i19 %iteration, 643" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i10 %col, -381" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.43ns)   --->   "%iteration_1_mid2 = select i1 %exitcond, i19 %tmp_5, i19 %iteration_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.47ns)   --->   "%col_mid2 = select i1 %exitcond, i10 0, i10 %col" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.92ns)   --->   "%row_s = add i9 %row, 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.85ns)   --->   "%tmp_5_mid1 = icmp ult i9 %row_s, -32" [Sep_Convolution_Filter/sep_convolution_filter.cpp:137]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.85ns)   --->   "%tmp_6 = icmp ult i9 %row, -32" [Sep_Convolution_Filter/sep_convolution_filter.cpp:137]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.26ns)   --->   "%tmp_5_mid2 = select i1 %exitcond, i1 %tmp_5_mid1, i1 %tmp_6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:137]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.85ns)   --->   "%tmp_7_mid1 = icmp ugt i9 %row_s, 2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:145]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.85ns)   --->   "%tmp_7 = icmp ugt i9 %row, 2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:145]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.26ns)   --->   "%tmp_7_mid2 = select i1 %exitcond, i1 %tmp_7_mid1, i1 %tmp_7" [Sep_Convolution_Filter/sep_convolution_filter.cpp:145]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.43ns)   --->   "%iteration_mid2 = select i1 %exitcond, i19 %tmp_5, i19 %iteration" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.45ns)   --->   "%row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [Sep_Convolution_Filter/sep_convolution_filter.cpp:95]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)" [Sep_Convolution_Filter/sep_convolution_filter.cpp:95]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Sep_Convolution_Filter/sep_convolution_filter.cpp:96]
ST_2 : Operation 83 [1/1] (0.91ns)   --->   "%tmp_9 = icmp ult i19 %iteration_1_mid2, 49" [Sep_Convolution_Filter/sep_convolution_filter.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %._crit_edge75, label %8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:100]
ST_2 : Operation 85 [1/1] (0.91ns)   --->   "%tmp_8 = icmp eq i19 %iteration_1_mid2, 49" [Sep_Convolution_Filter/sep_convolution_filter.cpp:119]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %9, label %10" [Sep_Convolution_Filter/sep_convolution_filter.cpp:119]
ST_2 : Operation 87 [1/1] (0.91ns)   --->   "%tmp_4 = icmp eq i19 %iteration_1_mid2, 50" [Sep_Convolution_Filter/sep_convolution_filter.cpp:121]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %11, label %._crit_edge78" [Sep_Convolution_Filter/sep_convolution_filter.cpp:121]
ST_2 : Operation 89 [2/2] (0.79ns)   --->   "%kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:122]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %12"
ST_2 : Operation 91 [2/2] (0.79ns)   --->   "%kernel_config_V_load = load i8* %kernel_config_V_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:120]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br label %13"
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%i_1_load = load i32* %i_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:105]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%j_1_load = load i32* %j_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]
ST_2 : Operation 95 [1/1] (1.11ns)   --->   "%tmp_s = icmp sgt i32 %j_1_load, 6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.20ns)   --->   "%tmp_2 = add nsw i32 %i_1_load, 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.52ns)   --->   "%p_j_1 = select i1 %tmp_s, i32 0, i32 %j_1_load" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.52ns)   --->   "%tmp_2_i_1 = select i1 %tmp_s, i32 %tmp_2, i32 %i_1_load" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %tmp_2_i_1, 0" [Sep_Convolution_Filter/sep_convolution_filter.cpp:108]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %1, label %4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:108]
ST_2 : Operation 101 [1/1] (1.11ns)   --->   "%tmp_11 = icmp eq i32 %p_j_1, 0" [Sep_Convolution_Filter/sep_convolution_filter.cpp:114]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %5, label %._crit_edge77" [Sep_Convolution_Filter/sep_convolution_filter.cpp:114]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = zext i19 %iteration_1_mid2 to i64" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%kernel_config_V_addr_3 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 %tmp_12" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_2 : Operation 105 [2/2] (0.79ns)   --->   "%kernel_config_V_load_3 = load i8* %kernel_config_V_addr_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %tmp_2_i_1 to i3" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]
ST_2 : Operation 107 [1/1] (0.88ns)   --->   "switch i3 %tmp_22, label %branch6 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "br label %7"
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_10 = zext i19 %iteration_1_mid2 to i64" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%kernel_config_V_addr_2 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 %tmp_10" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_2 : Operation 112 [2/2] (0.79ns)   --->   "%kernel_config_V_load_1 = load i8* %kernel_config_V_addr_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %p_j_1 to i3" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]
ST_2 : Operation 114 [1/1] (0.88ns)   --->   "switch i3 %tmp_21, label %branch13 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
    i3 -3, label %branch12
  ]" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_2 : Operation 115 [1/1] (1.11ns)   --->   "%tmp_13 = icmp eq i32 %p_j_1, 0" [Sep_Convolution_Filter/sep_convolution_filter.cpp:111]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %3, label %._crit_edge76" [Sep_Convolution_Filter/sep_convolution_filter.cpp:111]
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "br label %7" [Sep_Convolution_Filter/sep_convolution_filter.cpp:113]
ST_2 : Operation 118 [1/1] (1.20ns)   --->   "%tmp_14 = add nsw i32 %p_j_1, 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:117]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.75ns)   --->   "store i32 %tmp_14, i32* %j_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:117]
ST_2 : Operation 120 [1/1] (0.75ns)   --->   "store i32 %tmp_2_i_1, i32* %i_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:102]
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br label %13" [Sep_Convolution_Filter/sep_convolution_filter.cpp:118]
ST_2 : Operation 122 [1/1] (0.85ns)   --->   "%tmp_15 = icmp ult i10 %col_mid2, -384" [Sep_Convolution_Filter/sep_convolution_filter.cpp:126]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %.preheader.preheader, label %.loopexit" [Sep_Convolution_Filter/sep_convolution_filter.cpp:126]
ST_2 : Operation 124 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_15, %tmp_5_mid2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:137]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %14, label %.loopexit._crit_edge" [Sep_Convolution_Filter/sep_convolution_filter.cpp:137]
ST_2 : Operation 126 [2/2] (0.00ns)   --->   "%in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)" [Sep_Convolution_Filter/sep_convolution_filter.cpp:139]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 127 [1/1] (0.85ns)   --->   "%tmp_18 = icmp ugt i10 %col_mid2, 2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:145]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.33ns)   --->   "%or_cond1 = and i1 %tmp_7_mid2, %tmp_18" [Sep_Convolution_Filter/sep_convolution_filter.cpp:145]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %codeRepl4, label %._crit_edge80" [Sep_Convolution_Filter/sep_convolution_filter.cpp:145]
ST_2 : Operation 130 [1/1] (1.05ns)   --->   "%tmp_20 = add i19 %iteration_1_mid2, 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:170]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_1)" [Sep_Convolution_Filter/sep_convolution_filter.cpp:173]
ST_2 : Operation 132 [1/1] (0.93ns)   --->   "%col_1 = add i10 %col_mid2, 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "br label %0"

 <State 3> : 1.54ns
ST_3 : Operation 134 [1/2] (0.79ns)   --->   "%kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:122]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_2, i8* @kernel_off_V, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:122]
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge78" [Sep_Convolution_Filter/sep_convolution_filter.cpp:122]
ST_3 : Operation 137 [1/2] (0.79ns)   --->   "%kernel_config_V_load = load i8* %kernel_config_V_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:120]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load, i8* @kernel_sum_V, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:120]
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br label %12" [Sep_Convolution_Filter/sep_convolution_filter.cpp:120]
ST_3 : Operation 140 [1/2] (0.79ns)   --->   "%kernel_config_V_load_3 = load i8* %kernel_config_V_addr_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 141 [1/2] (0.79ns)   --->   "%kernel_config_V_load_1 = load i8* %kernel_config_V_addr_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_3 : Operation 143 [1/1] (0.75ns)   --->   "store i8 %kernel_config_V_load_1, i8* %kernel_h_V_0_loc_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_16 = zext i10 %col_mid2 to i64" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 147 [2/2] (1.35ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 149 [2/2] (1.35ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %tmp_16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 151 [2/2] (1.35ns)   --->   "%line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %tmp_16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 153 [2/2] (1.35ns)   --->   "%line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %tmp_16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 155 [2/2] (1.35ns)   --->   "%line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_3 : Operation 157 [2/2] (1.35ns)   --->   "%line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 158 [1/2] (0.00ns)   --->   "%in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)" [Sep_Convolution_Filter/sep_convolution_filter.cpp:139]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 2.70ns
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_5, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_4, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 169 [1/1] (0.75ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_3, i8* @kernel_v_V_6, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br label %6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:115]
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_5, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_4, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "store i8 %kernel_config_V_load_1, i8* @kernel_h_V_6, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "br label %2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:110]
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%kernel_h_V_0_loc_1_l = load i8* %kernel_h_V_0_loc_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:112]
ST_4 : Operation 186 [1/1] (0.75ns)   --->   "store i8 %kernel_h_V_0_loc_1_l, i8* @kernel_v_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:112]
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "br label %._crit_edge76" [Sep_Convolution_Filter/sep_convolution_filter.cpp:112]
ST_4 : Operation 188 [1/2] (1.35ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_0_load, i8* @window_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_4 : Operation 190 [1/2] (1.35ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 191 [1/1] (1.35ns)   --->   "store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_1_load, i8* @window_V_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_4 : Operation 193 [1/2] (1.35ns)   --->   "%line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 194 [1/1] (1.35ns)   --->   "store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_2_load, i8* @window_V_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_4 : Operation 196 [1/2] (1.35ns)   --->   "%line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 197 [1/1] (1.35ns)   --->   "store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_3_load, i8* @window_V_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_4 : Operation 199 [1/2] (1.35ns)   --->   "%line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 200 [1/1] (1.35ns)   --->   "store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_4_load, i8* @window_V_4, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_4 : Operation 202 [1/2] (1.35ns)   --->   "%line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 203 [1/1] (1.35ns)   --->   "store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_5_load, i8* @window_V_5, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:130]
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "store i8 %in_temp_V, i8* @window_V_6, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:140]
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_17 = zext i10 %col_mid2 to i64" [Sep_Convolution_Filter/sep_convolution_filter.cpp:141]
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:141]
ST_4 : Operation 209 [1/1] (1.35ns)   --->   "store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:141]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [Sep_Convolution_Filter/sep_convolution_filter.cpp:142]
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%kernel_h_V_0_loc_1_l_1 = load i8* %kernel_h_V_0_loc_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%kernel_sum_V_load = load i8* @kernel_sum_V, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%kernel_off_V_load = load i8* @kernel_off_V, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:148]

 <State 5> : 14.49ns
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%kernel_v_V_0_load = load i8* @kernel_v_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %kernel_v_V_0_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%window_V_0_load = load i8* @window_V_0, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %window_V_0_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 218 [1/1] (2.17ns)   --->   "%r_V = mul i16 %lhs_V, %rhs_V" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i16 %r_V to i17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%kernel_v_V_1_load = load i8* @kernel_v_V_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i8 %kernel_v_V_1_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%window_V_1_load = load i8* @window_V_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%rhs_V_s = zext i8 %window_V_1_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 224 [1/1] (2.17ns)   --->   "%r_V_s = mul i16 %lhs_V_s, %rhs_V_s" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_32_1_cast = sext i16 %r_V_s to i17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%kernel_v_V_2_load = load i8* @kernel_v_V_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i8 %kernel_v_V_2_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%window_V_2_load = load i8* @window_V_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i8 %window_V_2_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 230 [1/1] (0.63ns)   --->   "%r_V_2 = mul i16 %lhs_V_3, %rhs_V_3" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_32_2_cast = sext i16 %r_V_2 to i17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%kernel_v_V_3_load = load i8* @kernel_v_V_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i8 %kernel_v_V_3_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%window_V_3_load = load i8* @window_V_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i8 %window_V_3_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 236 [1/1] (0.63ns)   --->   "%r_V_3 = mul i16 %lhs_V_7, %rhs_V_7" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_32_3_cast = sext i16 %r_V_3 to i17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%kernel_v_V_4_load = load i8* @kernel_v_V_4, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %kernel_v_V_4_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%window_V_4_load = load i8* @window_V_4, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i8 %window_V_4_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 242 [1/1] (0.63ns)   --->   "%r_V_4 = mul i16 %lhs_V_4, %rhs_V_4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_32_4_cast = sext i16 %r_V_4 to i18" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%kernel_v_V_5_load = load i8* @kernel_v_V_5, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i8 %kernel_v_V_5_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%window_V_5_load = load i8* @window_V_5, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i8 %window_V_5_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 248 [1/1] (2.17ns)   --->   "%r_V_7 = mul i16 %lhs_V_5, %rhs_V_5" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_32_5_cast = sext i16 %r_V_7 to i17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%kernel_v_V_6_load = load i8* @kernel_v_V_6, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i8 %kernel_v_V_6_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%window_V_6_load = load i8* @window_V_6, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i8 %window_V_6_load to i16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 254 [1/1] (0.63ns)   --->   "%r_V_6 = mul i16 %lhs_V_6, %rhs_V_6" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_32_6_cast = sext i16 %r_V_6 to i17" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 256 [1/1] (2.20ns)   --->   "%tmp6 = add i17 %tmp_32_5_cast, %tmp_32_3_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6 to i18" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 258 [1/1] (2.20ns)   --->   "%tmp5 = add i18 %tmp6_cast, %tmp_32_4_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i18 %tmp5 to i19" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 260 [1/1] (2.20ns)   --->   "%tmp8 = add i17 %tmp_19_cast, %tmp_32_2_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i17 %tmp8 to i18" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 262 [1/1] (2.20ns)   --->   "%tmp9 = add i17 %tmp_32_1_cast, %tmp_32_6_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i17 %tmp9 to i18" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 264 [1/1] (1.02ns)   --->   "%tmp7 = add i18 %tmp9_cast, %tmp8_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i18 %tmp7 to i19" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 266 [1/1] (1.03ns)   --->   "%temp_v_V_6 = add i19 %tmp7_cast, %tmp5_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:22->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%convolution_buffer_V = load i19* @convolution_buffer_V_1, align 4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i19 %convolution_buffer_V to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i8 %kernel_h_V_0_loc_1_l_1 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 270 [1/1] (0.63ns)   --->   "%r_V_5 = mul i27 %lhs_V_8, %rhs_V_8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i27 %r_V_5 to i28" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%convolution_buffer_V_7 = load i19* @convolution_buffer_V_2, align 8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "store i19 %convolution_buffer_V_7, i19* @convolution_buffer_V_1, align 4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%lhs_V_3_1 = sext i19 %convolution_buffer_V_7 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%kernel_h_V_1_load = load i8* @kernel_h_V_1, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V_3_1 = sext i8 %kernel_h_V_1_load to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 277 [1/1] (2.84ns)   --->   "%r_V_4_1 = mul i27 %lhs_V_3_1, %rhs_V_3_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_42_1_cast = sext i27 %r_V_4_1 to i28" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%convolution_buffer_V_8 = load i19* @convolution_buffer_V_3, align 4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "store i19 %convolution_buffer_V_8, i19* @convolution_buffer_V_2, align 8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%lhs_V_3_2 = sext i19 %convolution_buffer_V_8 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%kernel_h_V_2_load = load i8* @kernel_h_V_2, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%rhs_V_3_2 = sext i8 %kernel_h_V_2_load to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 284 [1/1] (0.63ns)   --->   "%r_V_4_2 = mul i27 %lhs_V_3_2, %rhs_V_3_2" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_42_2_cast = sext i27 %r_V_4_2 to i28" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%convolution_buffer_V_9 = load i19* @convolution_buffer_V_4, align 16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "store i19 %convolution_buffer_V_9, i19* @convolution_buffer_V_3, align 4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%lhs_V_3_3 = sext i19 %convolution_buffer_V_9 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%kernel_h_V_3_load = load i8* @kernel_h_V_3, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%rhs_V_3_3 = sext i8 %kernel_h_V_3_load to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 291 [1/1] (2.84ns)   --->   "%r_V_4_3 = mul i27 %lhs_V_3_3, %rhs_V_3_3" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_42_3_cast = sext i27 %r_V_4_3 to i28" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%convolution_buffer_V_10 = load i19* @convolution_buffer_V_5, align 4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "store i19 %convolution_buffer_V_10, i19* @convolution_buffer_V_4, align 16" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%lhs_V_3_4 = sext i19 %convolution_buffer_V_10 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%kernel_h_V_4_load = load i8* @kernel_h_V_4, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%rhs_V_3_4 = sext i8 %kernel_h_V_4_load to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 298 [1/1] (0.63ns)   --->   "%r_V_4_4 = mul i27 %lhs_V_3_4, %rhs_V_3_4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_42_4_cast = sext i27 %r_V_4_4 to i28" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%convolution_buffer_V_11 = load i19* @convolution_buffer_V_6, align 8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "store i19 %convolution_buffer_V_11, i19* @convolution_buffer_V_5, align 4" [Sep_Convolution_Filter/sep_convolution_filter.cpp:27->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%lhs_V_3_5 = sext i19 %convolution_buffer_V_11 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%kernel_h_V_5_load = load i8* @kernel_h_V_5, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_V_3_5 = sext i8 %kernel_h_V_5_load to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 305 [1/1] (2.84ns)   --->   "%r_V_4_5 = mul i27 %lhs_V_3_5, %rhs_V_3_5" [Sep_Convolution_Filter/sep_convolution_filter.cpp:28->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i19 %temp_v_V_6 to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%kernel_h_V_6_load = load i8* @kernel_h_V_6, align 1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %kernel_h_V_6_load to i27" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 309 [1/1] (0.63ns)   --->   "%r_V_1 = mul i27 %lhs_V_1, %rhs_V_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 310 [1/1] (2.20ns)   --->   "%tmp1 = add i28 %tmp_42_1_cast, %tmp_42_2_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 311 [1/1] (2.20ns)   --->   "%tmp2 = add i28 %tmp1, %tmp_20_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i28 %tmp2 to i29" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 313 [1/1] (2.20ns)   --->   "%tmp3 = add i28 %tmp_42_3_cast, %tmp_42_4_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 314 [1/1] (2.20ns)   --->   "%tmp4 = add i27 %r_V_4_5, %r_V_1" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i27 %tmp4 to i28" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 316 [1/1] (1.15ns)   --->   "%tmp = add i28 %tmp14_cast, %tmp3" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i28 %tmp to i29" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 318 [1/1] (1.15ns)   --->   "%temp_h_V = add i29 %tmp12_cast, %tmp10_cast" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%temp_h_V_cast = sext i29 %temp_h_V to i30" [Sep_Convolution_Filter/sep_convolution_filter.cpp:31->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "store i19 %temp_v_V_6, i19* @convolution_buffer_V_6, align 8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:32->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_35_tr = sext i8 %kernel_sum_V_load to i30" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_5 : Operation 322 [34/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 1.70ns
ST_6 : Operation 323 [33/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 1.70ns
ST_7 : Operation 324 [32/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 1.70ns
ST_8 : Operation 325 [31/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 1.70ns
ST_9 : Operation 326 [30/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 1.70ns
ST_10 : Operation 327 [29/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 1.70ns
ST_11 : Operation 328 [28/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 1.70ns
ST_12 : Operation 329 [27/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 1.70ns
ST_13 : Operation 330 [26/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 1.70ns
ST_14 : Operation 331 [25/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 1.70ns
ST_15 : Operation 332 [24/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 1.70ns
ST_16 : Operation 333 [23/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 1.70ns
ST_17 : Operation 334 [22/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 1.70ns
ST_18 : Operation 335 [21/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 1.70ns
ST_19 : Operation 336 [20/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 1.70ns
ST_20 : Operation 337 [19/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 1.70ns
ST_21 : Operation 338 [18/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 1.70ns
ST_22 : Operation 339 [17/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 1.70ns
ST_23 : Operation 340 [16/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 1.70ns
ST_24 : Operation 341 [15/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 1.70ns
ST_25 : Operation 342 [14/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 1.70ns
ST_26 : Operation 343 [13/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 1.70ns
ST_27 : Operation 344 [12/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 1.70ns
ST_28 : Operation 345 [11/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 1.70ns
ST_29 : Operation 346 [10/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 1.70ns
ST_30 : Operation 347 [9/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 1.70ns
ST_31 : Operation 348 [8/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 1.70ns
ST_32 : Operation 349 [7/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 1.70ns
ST_33 : Operation 350 [6/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 1.70ns
ST_34 : Operation 351 [5/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 1.70ns
ST_35 : Operation 352 [4/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 1.70ns
ST_36 : Operation 353 [3/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 1.70ns
ST_37 : Operation 354 [2/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 2.61ns
ST_38 : Operation 355 [1/34] (1.70ns)   --->   "%tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 23 'DivnS' <Latency = 33> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i30 %tmp_19 to i8" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]
ST_38 : Operation 357 [1/1] (0.90ns)   --->   "%r_V_9 = add i8 %tmp_23, %kernel_off_V_load" [Sep_Convolution_Filter/sep_convolution_filter.cpp:34->Sep_Convolution_Filter/sep_convolution_filter.cpp:148]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 358 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %r_V_9)" [Sep_Convolution_Filter/sep_convolution_filter.cpp:166]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 39> : 0.00ns
ST_39 : Operation 359 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %r_V_9)" [Sep_Convolution_Filter/sep_convolution_filter.cpp:166]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "br label %._crit_edge80" [Sep_Convolution_Filter/sep_convolution_filter.cpp:167]

 <State 40> : 0.00ns
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "ret void" [Sep_Convolution_Filter/sep_convolution_filter.cpp:175]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_config_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_h_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_sum_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_off_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_v_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ convolution_buffer_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ convolution_buffer_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_h_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ convolution_buffer_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_h_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ convolution_buffer_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_h_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ convolution_buffer_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_h_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ convolution_buffer_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_h_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_h_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_h_V_0_loc_1      (alloca         ) [ 01111111111111111111111111111111111111110]
i_1                     (alloca         ) [ 01111111111111111111111111111111111111110]
j_1                     (alloca         ) [ 01111111111111111111111111111111111111110]
StgValue_44             (specbitsmap    ) [ 00000000000000000000000000000000000000000]
StgValue_45             (specbitsmap    ) [ 00000000000000000000000000000000000000000]
StgValue_46             (specbitsmap    ) [ 00000000000000000000000000000000000000000]
StgValue_47             (spectopmodule  ) [ 00000000000000000000000000000000000000000]
StgValue_48             (specinterface  ) [ 00000000000000000000000000000000000000000]
StgValue_49             (specinterface  ) [ 00000000000000000000000000000000000000000]
StgValue_50             (specinterface  ) [ 00000000000000000000000000000000000000000]
kernel_config_V_addr    (getelementptr  ) [ 00111111111111111111111111111111111111110]
kernel_config_V_addr_1  (getelementptr  ) [ 00111111111111111111111111111111111111110]
kernel_h_V_0_load       (load           ) [ 00000000000000000000000000000000000000000]
StgValue_54             (store          ) [ 00000000000000000000000000000000000000000]
StgValue_55             (store          ) [ 00000000000000000000000000000000000000000]
StgValue_56             (store          ) [ 00000000000000000000000000000000000000000]
StgValue_57             (br             ) [ 01111111111111111111111111111111111111110]
indvar_flatten          (phi            ) [ 00111111111111111111111111111111111111110]
iteration               (phi            ) [ 00111111111111111111111111111111111111110]
row                     (phi            ) [ 00111111111111111111111111111111111111110]
iteration_1             (phi            ) [ 00111111111111111111111111111111111111110]
col                     (phi            ) [ 00111111111111111111111111111111111111110]
exitcond_flatten        (icmp           ) [ 00111111111111111111111111111111111111110]
indvar_flatten_next     (add            ) [ 01111111111111111111111111111111111111110]
StgValue_65             (br             ) [ 00000000000000000000000000000000000000000]
StgValue_66             (specloopname   ) [ 00000000000000000000000000000000000000000]
tmp_5                   (add            ) [ 00000000000000000000000000000000000000000]
exitcond                (icmp           ) [ 00000000000000000000000000000000000000000]
iteration_1_mid2        (select         ) [ 00000000000000000000000000000000000000000]
col_mid2                (select         ) [ 00111000000000000000000000000000000000000]
row_s                   (add            ) [ 00000000000000000000000000000000000000000]
tmp_5_mid1              (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_6                   (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_5_mid2              (select         ) [ 00000000000000000000000000000000000000000]
tmp_7_mid1              (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_7                   (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_7_mid2              (select         ) [ 00000000000000000000000000000000000000000]
iteration_mid2          (select         ) [ 01111111111111111111111111111111111111110]
row_mid2                (select         ) [ 01111111111111111111111111111111111111110]
StgValue_80             (specloopname   ) [ 00000000000000000000000000000000000000000]
tmp_1                   (specregionbegin) [ 00000000000000000000000000000000000000000]
StgValue_82             (specpipeline   ) [ 00000000000000000000000000000000000000000]
tmp_9                   (icmp           ) [ 00111111111111111111111111111111111111110]
StgValue_84             (br             ) [ 00000000000000000000000000000000000000000]
tmp_8                   (icmp           ) [ 00111111111111111111111111111111111111110]
StgValue_86             (br             ) [ 00000000000000000000000000000000000000000]
tmp_4                   (icmp           ) [ 00111111111111111111111111111111111111110]
StgValue_88             (br             ) [ 00000000000000000000000000000000000000000]
StgValue_90             (br             ) [ 00000000000000000000000000000000000000000]
StgValue_92             (br             ) [ 00000000000000000000000000000000000000000]
i_1_load                (load           ) [ 00000000000000000000000000000000000000000]
j_1_load                (load           ) [ 00000000000000000000000000000000000000000]
tmp_s                   (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_2                   (add            ) [ 00000000000000000000000000000000000000000]
p_j_1                   (select         ) [ 00000000000000000000000000000000000000000]
tmp_2_i_1               (select         ) [ 00000000000000000000000000000000000000000]
tmp_3                   (icmp           ) [ 00111111111111111111111111111111111111110]
StgValue_100            (br             ) [ 00000000000000000000000000000000000000000]
tmp_11                  (icmp           ) [ 00111111111111111111111111111111111111110]
StgValue_102            (br             ) [ 00000000000000000000000000000000000000000]
tmp_12                  (zext           ) [ 00000000000000000000000000000000000000000]
kernel_config_V_addr_3  (getelementptr  ) [ 00110000000000000000000000000000000000000]
tmp_22                  (trunc          ) [ 00111000000000000000000000000000000000000]
StgValue_107            (switch         ) [ 00000000000000000000000000000000000000000]
StgValue_108            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_109            (br             ) [ 00000000000000000000000000000000000000000]
tmp_10                  (zext           ) [ 00000000000000000000000000000000000000000]
kernel_config_V_addr_2  (getelementptr  ) [ 00110000000000000000000000000000000000000]
tmp_21                  (trunc          ) [ 00111000000000000000000000000000000000000]
StgValue_114            (switch         ) [ 00000000000000000000000000000000000000000]
tmp_13                  (icmp           ) [ 00111000000000000000000000000000000000000]
StgValue_116            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_117            (br             ) [ 00000000000000000000000000000000000000000]
tmp_14                  (add            ) [ 00000000000000000000000000000000000000000]
StgValue_119            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_120            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_121            (br             ) [ 00000000000000000000000000000000000000000]
tmp_15                  (icmp           ) [ 00111000000000000000000000000000000000000]
StgValue_123            (br             ) [ 00000000000000000000000000000000000000000]
or_cond                 (and            ) [ 00111111111111111111111111111111111111110]
StgValue_125            (br             ) [ 00000000000000000000000000000000000000000]
tmp_18                  (icmp           ) [ 00000000000000000000000000000000000000000]
or_cond1                (and            ) [ 00111111111111111111111111111111111111110]
StgValue_129            (br             ) [ 00000000000000000000000000000000000000000]
tmp_20                  (add            ) [ 01111111111111111111111111111111111111110]
empty                   (specregionend  ) [ 00000000000000000000000000000000000000000]
col_1                   (add            ) [ 01111111111111111111111111111111111111110]
StgValue_133            (br             ) [ 01111111111111111111111111111111111111110]
kernel_config_V_load_2  (load           ) [ 00000000000000000000000000000000000000000]
StgValue_135            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_136            (br             ) [ 00000000000000000000000000000000000000000]
kernel_config_V_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_138            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_139            (br             ) [ 00000000000000000000000000000000000000000]
kernel_config_V_load_3  (load           ) [ 00101000000000000000000000000000000000000]
kernel_config_V_load_1  (load           ) [ 00101000000000000000000000000000000000000]
StgValue_142            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_143            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_144            (br             ) [ 00000000000000000000000000000000000000000]
tmp_16                  (zext           ) [ 00000000000000000000000000000000000000000]
line_buffer_V_0_addr    (getelementptr  ) [ 00101000000000000000000000000000000000000]
line_buffer_V_1_addr    (getelementptr  ) [ 00101000000000000000000000000000000000000]
line_buffer_V_2_addr    (getelementptr  ) [ 00101000000000000000000000000000000000000]
line_buffer_V_3_addr    (getelementptr  ) [ 00101000000000000000000000000000000000000]
line_buffer_V_4_addr    (getelementptr  ) [ 00101000000000000000000000000000000000000]
line_buffer_V_5_addr    (getelementptr  ) [ 00101000000000000000000000000000000000000]
in_temp_V               (read           ) [ 00101000000000000000000000000000000000000]
StgValue_159            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_160            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_161            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_162            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_163            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_164            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_165            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_166            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_167            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_168            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_169            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_170            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_171            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_172            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_173            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_174            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_175            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_176            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_177            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_178            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_179            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_180            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_181            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_182            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_183            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_184            (br             ) [ 00000000000000000000000000000000000000000]
kernel_h_V_0_loc_1_l    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_186            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_187            (br             ) [ 00000000000000000000000000000000000000000]
line_buffer_V_0_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_189            (store          ) [ 00000000000000000000000000000000000000000]
line_buffer_V_1_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_191            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_192            (store          ) [ 00000000000000000000000000000000000000000]
line_buffer_V_2_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_194            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_195            (store          ) [ 00000000000000000000000000000000000000000]
line_buffer_V_3_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_197            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_198            (store          ) [ 00000000000000000000000000000000000000000]
line_buffer_V_4_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_200            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_201            (store          ) [ 00000000000000000000000000000000000000000]
line_buffer_V_5_load    (load           ) [ 00000000000000000000000000000000000000000]
StgValue_203            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_204            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_205            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_206            (store          ) [ 00000000000000000000000000000000000000000]
tmp_17                  (zext           ) [ 00000000000000000000000000000000000000000]
line_buffer_V_5_addr_1  (getelementptr  ) [ 00000000000000000000000000000000000000000]
StgValue_209            (store          ) [ 00000000000000000000000000000000000000000]
StgValue_210            (br             ) [ 00000000000000000000000000000000000000000]
kernel_h_V_0_loc_1_l_1  (load           ) [ 00100100000000000000000000000000000000000]
kernel_sum_V_load       (load           ) [ 00100100000000000000000000000000000000000]
kernel_off_V_load       (load           ) [ 00100111111111111111111111111111111111100]
kernel_v_V_0_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V                   (sext           ) [ 00000000000000000000000000000000000000000]
window_V_0_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V                   (zext           ) [ 00000000000000000000000000000000000000000]
r_V                     (mul            ) [ 00000000000000000000000000000000000000000]
tmp_19_cast             (sext           ) [ 00000000000000000000000000000000000000000]
kernel_v_V_1_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_s                 (sext           ) [ 00000000000000000000000000000000000000000]
window_V_1_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_s                 (zext           ) [ 00000000000000000000000000000000000000000]
r_V_s                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_32_1_cast           (sext           ) [ 00000000000000000000000000000000000000000]
kernel_v_V_2_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_3                 (sext           ) [ 00000000000000000000000000000000000000000]
window_V_2_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_3                 (zext           ) [ 00000000000000000000000000000000000000000]
r_V_2                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_32_2_cast           (sext           ) [ 00000000000000000000000000000000000000000]
kernel_v_V_3_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_7                 (sext           ) [ 00000000000000000000000000000000000000000]
window_V_3_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_7                 (zext           ) [ 00000000000000000000000000000000000000000]
r_V_3                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_32_3_cast           (sext           ) [ 00000000000000000000000000000000000000000]
kernel_v_V_4_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_4                 (sext           ) [ 00000000000000000000000000000000000000000]
window_V_4_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_4                 (zext           ) [ 00000000000000000000000000000000000000000]
r_V_4                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_32_4_cast           (sext           ) [ 00000000000000000000000000000000000000000]
kernel_v_V_5_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_5                 (sext           ) [ 00000000000000000000000000000000000000000]
window_V_5_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_5                 (zext           ) [ 00000000000000000000000000000000000000000]
r_V_7                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_32_5_cast           (sext           ) [ 00000000000000000000000000000000000000000]
kernel_v_V_6_load       (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_6                 (sext           ) [ 00000000000000000000000000000000000000000]
window_V_6_load         (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_6                 (zext           ) [ 00000000000000000000000000000000000000000]
r_V_6                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_32_6_cast           (sext           ) [ 00000000000000000000000000000000000000000]
tmp6                    (add            ) [ 00000000000000000000000000000000000000000]
tmp6_cast               (sext           ) [ 00000000000000000000000000000000000000000]
tmp5                    (add            ) [ 00000000000000000000000000000000000000000]
tmp5_cast               (sext           ) [ 00000000000000000000000000000000000000000]
tmp8                    (add            ) [ 00000000000000000000000000000000000000000]
tmp8_cast               (sext           ) [ 00000000000000000000000000000000000000000]
tmp9                    (add            ) [ 00000000000000000000000000000000000000000]
tmp9_cast               (sext           ) [ 00000000000000000000000000000000000000000]
tmp7                    (add            ) [ 00000000000000000000000000000000000000000]
tmp7_cast               (sext           ) [ 00000000000000000000000000000000000000000]
temp_v_V_6              (add            ) [ 00000000000000000000000000000000000000000]
convolution_buffer_V    (load           ) [ 00000000000000000000000000000000000000000]
lhs_V_8                 (sext           ) [ 00000000000000000000000000000000000000000]
rhs_V_8                 (sext           ) [ 00000000000000000000000000000000000000000]
r_V_5                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp_20_cast             (sext           ) [ 00000000000000000000000000000000000000000]
convolution_buffer_V_7  (load           ) [ 00000000000000000000000000000000000000000]
StgValue_273            (store          ) [ 00000000000000000000000000000000000000000]
lhs_V_3_1               (sext           ) [ 00000000000000000000000000000000000000000]
kernel_h_V_1_load       (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_3_1               (sext           ) [ 00000000000000000000000000000000000000000]
r_V_4_1                 (mul            ) [ 00000000000000000000000000000000000000000]
tmp_42_1_cast           (sext           ) [ 00000000000000000000000000000000000000000]
convolution_buffer_V_8  (load           ) [ 00000000000000000000000000000000000000000]
StgValue_280            (store          ) [ 00000000000000000000000000000000000000000]
lhs_V_3_2               (sext           ) [ 00000000000000000000000000000000000000000]
kernel_h_V_2_load       (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_3_2               (sext           ) [ 00000000000000000000000000000000000000000]
r_V_4_2                 (mul            ) [ 00000000000000000000000000000000000000000]
tmp_42_2_cast           (sext           ) [ 00000000000000000000000000000000000000000]
convolution_buffer_V_9  (load           ) [ 00000000000000000000000000000000000000000]
StgValue_287            (store          ) [ 00000000000000000000000000000000000000000]
lhs_V_3_3               (sext           ) [ 00000000000000000000000000000000000000000]
kernel_h_V_3_load       (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_3_3               (sext           ) [ 00000000000000000000000000000000000000000]
r_V_4_3                 (mul            ) [ 00000000000000000000000000000000000000000]
tmp_42_3_cast           (sext           ) [ 00000000000000000000000000000000000000000]
convolution_buffer_V_10 (load           ) [ 00000000000000000000000000000000000000000]
StgValue_294            (store          ) [ 00000000000000000000000000000000000000000]
lhs_V_3_4               (sext           ) [ 00000000000000000000000000000000000000000]
kernel_h_V_4_load       (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_3_4               (sext           ) [ 00000000000000000000000000000000000000000]
r_V_4_4                 (mul            ) [ 00000000000000000000000000000000000000000]
tmp_42_4_cast           (sext           ) [ 00000000000000000000000000000000000000000]
convolution_buffer_V_11 (load           ) [ 00000000000000000000000000000000000000000]
StgValue_301            (store          ) [ 00000000000000000000000000000000000000000]
lhs_V_3_5               (sext           ) [ 00000000000000000000000000000000000000000]
kernel_h_V_5_load       (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_3_5               (sext           ) [ 00000000000000000000000000000000000000000]
r_V_4_5                 (mul            ) [ 00000000000000000000000000000000000000000]
lhs_V_1                 (sext           ) [ 00000000000000000000000000000000000000000]
kernel_h_V_6_load       (load           ) [ 00000000000000000000000000000000000000000]
rhs_V_1                 (sext           ) [ 00000000000000000000000000000000000000000]
r_V_1                   (mul            ) [ 00000000000000000000000000000000000000000]
tmp1                    (add            ) [ 00000000000000000000000000000000000000000]
tmp2                    (add            ) [ 00000000000000000000000000000000000000000]
tmp10_cast              (sext           ) [ 00000000000000000000000000000000000000000]
tmp3                    (add            ) [ 00000000000000000000000000000000000000000]
tmp4                    (add            ) [ 00000000000000000000000000000000000000000]
tmp14_cast              (sext           ) [ 00000000000000000000000000000000000000000]
tmp                     (add            ) [ 00000000000000000000000000000000000000000]
tmp12_cast              (sext           ) [ 00000000000000000000000000000000000000000]
temp_h_V                (add            ) [ 00000000000000000000000000000000000000000]
temp_h_V_cast           (sext           ) [ 00100011111111111111111111111111111111100]
StgValue_320            (store          ) [ 00000000000000000000000000000000000000000]
tmp_35_tr               (sext           ) [ 00100011111111111111111111111111111111100]
tmp_19                  (sdiv           ) [ 00000000000000000000000000000000000000000]
tmp_23                  (trunc          ) [ 00000000000000000000000000000000000000000]
r_V_9                   (add            ) [ 00100000000000000000000000000000000000010]
StgValue_359            (write          ) [ 00000000000000000000000000000000000000000]
StgValue_360            (br             ) [ 00000000000000000000000000000000000000000]
StgValue_361            (ret            ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_config_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_config_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_img_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_h_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_v_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_sum_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_sum_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_off_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_off_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="window_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="line_buffer_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="window_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="window_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="line_buffer_V_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="window_V_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="window_V_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_V_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="window_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="window_V_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_v_V_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_v_V_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_v_V_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_v_V_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_v_V_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_v_V_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_v_V_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="convolution_buffer_V_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_buffer_V_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="convolution_buffer_V_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_buffer_V_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_h_V_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="convolution_buffer_V_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_buffer_V_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_h_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="convolution_buffer_V_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_buffer_V_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_h_V_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="convolution_buffer_V_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_buffer_V_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_h_V_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="convolution_buffer_V_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_buffer_V_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_h_V_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_h_V_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h_V_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sep_convolution_filt"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_row_Loop_col_st"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_h_V_0_loc_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_h_V_0_loc_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_temp_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_358/38 "/>
</bind>
</comp>

<comp id="187" class="1004" name="kernel_config_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_config_V_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="kernel_config_V_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_config_V_addr_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_config_V_load_2/2 kernel_config_V_load/2 kernel_config_V_load_3/2 kernel_config_V_load_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="kernel_config_V_addr_3_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="19" slack="0"/>
<pin id="211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_config_V_addr_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="kernel_config_V_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="19" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_config_V_addr_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="line_buffer_V_0_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_0_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="3" bw="10" slack="1"/>
<pin id="296" dir="0" index="4" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_0_load/3 StgValue_191/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="line_buffer_V_1_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_1_addr/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="3" bw="10" slack="1"/>
<pin id="300" dir="0" index="4" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_1_load/3 StgValue_194/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="line_buffer_V_2_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_2_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="3" bw="10" slack="1"/>
<pin id="304" dir="0" index="4" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_2_load/3 StgValue_197/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="line_buffer_V_3_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_3_addr/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="3" bw="10" slack="1"/>
<pin id="308" dir="0" index="4" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_3_load/3 StgValue_200/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="line_buffer_V_4_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_4_addr/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="311" dir="0" index="3" bw="10" slack="1"/>
<pin id="312" dir="0" index="4" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_4_load/3 StgValue_203/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="line_buffer_V_5_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_5_addr/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="3" bw="10" slack="0"/>
<pin id="323" dir="0" index="4" bw="8" slack="1"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_5_load/3 StgValue_209/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="line_buffer_V_5_addr_1_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="10" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_5_addr_1/4 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="19" slack="1"/>
<pin id="328" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="19" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="iteration_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="19" slack="1"/>
<pin id="339" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="iteration (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="iteration_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="19" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iteration/2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="row_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="1"/>
<pin id="350" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="row_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="9" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="iteration_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="19" slack="1"/>
<pin id="361" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="iteration_1 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="iteration_1_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="19" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iteration_1/2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="col_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="col_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 tmp_13/2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_config_V_load_3 kernel_config_V_load_1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="kernel_h_V_0_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_0_load/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_54_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="StgValue_55_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_56_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond_flatten_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="19" slack="0"/>
<pin id="411" dir="0" index="1" bw="19" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="indvar_flatten_next_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="19" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="19" slack="0"/>
<pin id="423" dir="0" index="1" bw="11" slack="0"/>
<pin id="424" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exitcond_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="iteration_1_mid2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="19" slack="0"/>
<pin id="436" dir="0" index="2" bw="19" slack="0"/>
<pin id="437" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iteration_1_mid2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="col_mid2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="10" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_mid2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="row_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_s/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_5_mid1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_mid1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="0" index="1" bw="9" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_5_mid2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_7_mid1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_mid1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_7_mid2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="iteration_mid2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="19" slack="0"/>
<pin id="498" dir="0" index="2" bw="19" slack="0"/>
<pin id="499" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iteration_mid2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="row_mid2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="9" slack="0"/>
<pin id="506" dir="0" index="2" bw="9" slack="0"/>
<pin id="507" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_mid2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_9_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="19" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_8_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="19" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="i_1_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="j_1_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_s_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_j_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_j_1/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_2_i_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="32" slack="0"/>
<pin id="560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_12_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="19" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_22_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_10_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="19" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_21_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_14_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="StgValue_119_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="StgValue_120_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="1"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_15_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="10" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_cond_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_18_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_cond1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_20_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="19" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="col_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="StgValue_135_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="StgValue_138_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="StgValue_142_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="StgValue_143_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="2"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_16_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="StgValue_159_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="StgValue_161_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="StgValue_163_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="StgValue_165_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="StgValue_167_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="StgValue_169_store_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="StgValue_171_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="StgValue_173_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="StgValue_175_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="StgValue_177_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="StgValue_179_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="StgValue_181_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="StgValue_183_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="kernel_h_V_0_loc_1_l_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="3"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_0_loc_1_l/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="StgValue_186_store_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_186/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="StgValue_189_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_189/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="StgValue_192_store_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_192/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="StgValue_195_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="StgValue_198_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="StgValue_201_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="StgValue_204_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="StgValue_206_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_17_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="2"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="kernel_h_V_0_loc_1_l_1_load_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="3"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_0_loc_1_l_1/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="kernel_sum_V_load_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_sum_V_load/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="kernel_off_V_load_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="1" index="1" bw="8" slack="34"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_off_V_load/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="kernel_v_V_0_load_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_0_load/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="lhs_V_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="window_V_0_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_load/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="rhs_V_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="r_V_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_19_cast_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="kernel_v_V_1_load_load_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_1_load/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="lhs_V_s_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_s/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="window_V_1_load_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_load/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="rhs_V_s_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_s/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="r_V_s_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_32_1_cast_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_1_cast/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="kernel_v_V_2_load_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_2_load/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="lhs_V_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="window_V_2_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_2_load/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="rhs_V_3_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="kernel_v_V_3_load_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_3_load/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="lhs_V_7_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_7/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="window_V_3_load_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_3_load/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="rhs_V_7_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="kernel_v_V_4_load_load_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_4_load/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="lhs_V_4_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="window_V_4_load_load_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_4_load/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="rhs_V_4_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="kernel_v_V_5_load_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_5_load/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="lhs_V_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="window_V_5_load_load_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_5_load/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="rhs_V_5_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="r_V_7_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_32_5_cast_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="0"/>
<pin id="939" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_5_cast/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="kernel_v_V_6_load_load_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_v_V_6_load/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="lhs_V_6_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="window_V_6_load_load_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_6_load/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="rhs_V_6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp6_cast_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="17" slack="0"/>
<pin id="959" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp5_cast_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="18" slack="0"/>
<pin id="962" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp8_cast_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="17" slack="0"/>
<pin id="965" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp9_cast_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="17" slack="0"/>
<pin id="968" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp9_cast/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp7_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="17" slack="0"/>
<pin id="971" dir="0" index="1" bw="17" slack="0"/>
<pin id="972" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp7_cast_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="18" slack="0"/>
<pin id="977" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="temp_v_V_6_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="18" slack="0"/>
<pin id="981" dir="0" index="1" bw="18" slack="0"/>
<pin id="982" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_v_V_6/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="convolution_buffer_V_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="19" slack="0"/>
<pin id="987" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_buffer_V/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="lhs_V_8_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="19" slack="0"/>
<pin id="991" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="rhs_V_8_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="1"/>
<pin id="995" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_8/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="convolution_buffer_V_7_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="19" slack="0"/>
<pin id="998" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_buffer_V_7/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="StgValue_273_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="19" slack="0"/>
<pin id="1002" dir="0" index="1" bw="19" slack="0"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_273/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="lhs_V_3_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="19" slack="0"/>
<pin id="1008" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3_1/5 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="kernel_h_V_1_load_load_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_1_load/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="rhs_V_3_1_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_1/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_42_1_cast_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="27" slack="0"/>
<pin id="1020" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_1_cast/5 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="convolution_buffer_V_8_load_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="19" slack="0"/>
<pin id="1023" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_buffer_V_8/5 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="StgValue_280_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="19" slack="0"/>
<pin id="1027" dir="0" index="1" bw="19" slack="0"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_280/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="lhs_V_3_2_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="19" slack="0"/>
<pin id="1033" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3_2/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="kernel_h_V_2_load_load_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="0"/>
<pin id="1037" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_2_load/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="rhs_V_3_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_2/5 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="convolution_buffer_V_9_load_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="19" slack="0"/>
<pin id="1045" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_buffer_V_9/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="StgValue_287_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="19" slack="0"/>
<pin id="1049" dir="0" index="1" bw="19" slack="0"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_287/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="lhs_V_3_3_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="19" slack="0"/>
<pin id="1055" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3_3/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="kernel_h_V_3_load_load_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="0"/>
<pin id="1059" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_3_load/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="rhs_V_3_3_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_3/5 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_42_3_cast_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="27" slack="0"/>
<pin id="1067" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_3_cast/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="convolution_buffer_V_10_load_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="19" slack="0"/>
<pin id="1070" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_buffer_V_10/5 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="StgValue_294_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="19" slack="0"/>
<pin id="1074" dir="0" index="1" bw="19" slack="0"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_294/5 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="lhs_V_3_4_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="19" slack="0"/>
<pin id="1080" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3_4/5 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="kernel_h_V_4_load_load_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="0"/>
<pin id="1084" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_4_load/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="rhs_V_3_4_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_4/5 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="convolution_buffer_V_11_load_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="19" slack="0"/>
<pin id="1092" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_buffer_V_11/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="StgValue_301_store_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="19" slack="0"/>
<pin id="1096" dir="0" index="1" bw="19" slack="0"/>
<pin id="1097" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_301/5 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="lhs_V_3_5_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="19" slack="0"/>
<pin id="1102" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3_5/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="kernel_h_V_5_load_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_5_load/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="rhs_V_3_5_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="0"/>
<pin id="1110" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_5/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="lhs_V_1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="19" slack="0"/>
<pin id="1114" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="kernel_h_V_6_load_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="0"/>
<pin id="1118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_h_V_6_load/5 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="rhs_V_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="0"/>
<pin id="1122" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp10_cast_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="28" slack="0"/>
<pin id="1126" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/5 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp14_cast_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="27" slack="0"/>
<pin id="1129" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/5 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="27" slack="0"/>
<pin id="1132" dir="0" index="1" bw="28" slack="0"/>
<pin id="1133" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp12_cast_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="28" slack="0"/>
<pin id="1137" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_cast/5 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="temp_h_V_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="28" slack="0"/>
<pin id="1141" dir="0" index="1" bw="28" slack="0"/>
<pin id="1142" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_h_V/5 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="temp_h_V_cast_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="29" slack="0"/>
<pin id="1147" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_h_V_cast/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="StgValue_320_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="19" slack="0"/>
<pin id="1151" dir="0" index="1" bw="19" slack="0"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_320/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_35_tr_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_tr/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="grp_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="30" slack="0"/>
<pin id="1160" dir="0" index="1" bw="8" slack="0"/>
<pin id="1161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_23_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/38 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="r_V_9_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="0" index="1" bw="8" slack="34"/>
<pin id="1171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_9/38 "/>
</bind>
</comp>

<comp id="1174" class="1007" name="grp_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="0"/>
<pin id="1176" dir="0" index="1" bw="8" slack="0"/>
<pin id="1177" dir="0" index="2" bw="16" slack="0"/>
<pin id="1178" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/5 tmp_32_2_cast/5 tmp8/5 "/>
</bind>
</comp>

<comp id="1183" class="1007" name="grp_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="0" index="2" bw="16" slack="0"/>
<pin id="1187" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3/5 tmp_32_3_cast/5 tmp6/5 "/>
</bind>
</comp>

<comp id="1192" class="1007" name="grp_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="0"/>
<pin id="1194" dir="0" index="1" bw="8" slack="0"/>
<pin id="1195" dir="0" index="2" bw="17" slack="0"/>
<pin id="1196" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/5 tmp_32_4_cast/5 tmp5/5 "/>
</bind>
</comp>

<comp id="1201" class="1007" name="grp_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="0"/>
<pin id="1203" dir="0" index="1" bw="8" slack="0"/>
<pin id="1204" dir="0" index="2" bw="16" slack="0"/>
<pin id="1205" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_6/5 tmp_32_6_cast/5 tmp9/5 "/>
</bind>
</comp>

<comp id="1210" class="1007" name="grp_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="19" slack="0"/>
<pin id="1212" dir="0" index="1" bw="8" slack="0"/>
<pin id="1213" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="1214" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5/5 tmp_20_cast/5 tmp2/5 "/>
</bind>
</comp>

<comp id="1218" class="1007" name="r_V_4_1_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="19" slack="0"/>
<pin id="1220" dir="0" index="1" bw="8" slack="0"/>
<pin id="1221" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_1/5 "/>
</bind>
</comp>

<comp id="1225" class="1007" name="grp_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="19" slack="0"/>
<pin id="1227" dir="0" index="1" bw="8" slack="0"/>
<pin id="1228" dir="0" index="2" bw="27" slack="0"/>
<pin id="1229" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4_2/5 tmp_42_2_cast/5 tmp1/5 "/>
</bind>
</comp>

<comp id="1234" class="1007" name="r_V_4_3_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="19" slack="0"/>
<pin id="1236" dir="0" index="1" bw="8" slack="0"/>
<pin id="1237" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_3/5 "/>
</bind>
</comp>

<comp id="1241" class="1007" name="grp_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="19" slack="0"/>
<pin id="1243" dir="0" index="1" bw="8" slack="0"/>
<pin id="1244" dir="0" index="2" bw="27" slack="0"/>
<pin id="1245" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4_4/5 tmp_42_4_cast/5 tmp3/5 "/>
</bind>
</comp>

<comp id="1250" class="1007" name="r_V_4_5_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="19" slack="0"/>
<pin id="1252" dir="0" index="1" bw="8" slack="0"/>
<pin id="1253" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_5/5 "/>
</bind>
</comp>

<comp id="1256" class="1007" name="grp_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="19" slack="0"/>
<pin id="1258" dir="0" index="1" bw="8" slack="0"/>
<pin id="1259" dir="0" index="2" bw="27" slack="0"/>
<pin id="1260" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_1/5 tmp4/5 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="kernel_h_V_0_loc_1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="0"/>
<pin id="1267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="kernel_h_V_0_loc_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="i_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="j_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="kernel_config_V_addr_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="6" slack="1"/>
<pin id="1289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel_config_V_addr "/>
</bind>
</comp>

<comp id="1292" class="1005" name="kernel_config_V_addr_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="6" slack="1"/>
<pin id="1294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel_config_V_addr_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="exitcond_flatten_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1301" class="1005" name="indvar_flatten_next_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="19" slack="0"/>
<pin id="1303" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1306" class="1005" name="col_mid2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="10" slack="1"/>
<pin id="1308" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col_mid2 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="iteration_mid2_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="19" slack="0"/>
<pin id="1314" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="iteration_mid2 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="row_mid2_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="9" slack="0"/>
<pin id="1319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_mid2 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="tmp_9_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_8_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_4_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="tmp_3_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_11_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="kernel_config_V_addr_3_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="6" slack="1"/>
<pin id="1344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel_config_V_addr_3 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_22_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="3" slack="2"/>
<pin id="1349" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="kernel_config_V_addr_2_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="6" slack="1"/>
<pin id="1353" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel_config_V_addr_2 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_21_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="3" slack="1"/>
<pin id="1358" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp_13_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="2"/>
<pin id="1362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="tmp_15_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="or_cond_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1372" class="1005" name="or_cond1_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="2"/>
<pin id="1374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_20_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="19" slack="0"/>
<pin id="1378" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="col_1_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="10" slack="0"/>
<pin id="1383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="line_buffer_V_0_addr_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="10" slack="1"/>
<pin id="1388" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_0_addr "/>
</bind>
</comp>

<comp id="1392" class="1005" name="line_buffer_V_1_addr_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="10" slack="1"/>
<pin id="1394" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_1_addr "/>
</bind>
</comp>

<comp id="1398" class="1005" name="line_buffer_V_2_addr_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="10" slack="1"/>
<pin id="1400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_2_addr "/>
</bind>
</comp>

<comp id="1404" class="1005" name="line_buffer_V_3_addr_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="10" slack="1"/>
<pin id="1406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_3_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="line_buffer_V_4_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="10" slack="1"/>
<pin id="1412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_4_addr "/>
</bind>
</comp>

<comp id="1416" class="1005" name="line_buffer_V_5_addr_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="1"/>
<pin id="1418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_5_addr "/>
</bind>
</comp>

<comp id="1421" class="1005" name="in_temp_V_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="8" slack="1"/>
<pin id="1423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_V "/>
</bind>
</comp>

<comp id="1427" class="1005" name="kernel_h_V_0_loc_1_l_1_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="8" slack="1"/>
<pin id="1429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_h_V_0_loc_1_l_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="kernel_sum_V_load_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="1"/>
<pin id="1434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_sum_V_load "/>
</bind>
</comp>

<comp id="1437" class="1005" name="kernel_off_V_load_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="34"/>
<pin id="1439" dir="1" index="1" bw="8" slack="34"/>
</pin_list>
<bind>
<opset="kernel_off_V_load "/>
</bind>
</comp>

<comp id="1442" class="1005" name="temp_h_V_cast_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="30" slack="1"/>
<pin id="1444" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="temp_h_V_cast "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_35_tr_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="30" slack="1"/>
<pin id="1449" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_tr "/>
</bind>
</comp>

<comp id="1452" class="1005" name="r_V_9_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="1"/>
<pin id="1454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="152" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="160" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="96" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="96" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="100" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="96" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="96" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="96" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="96" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="242" pin="2"/><net_sink comp="230" pin=4"/></net>

<net id="302"><net_src comp="254" pin="2"/><net_sink comp="242" pin=4"/></net>

<net id="306"><net_src comp="266" pin="2"/><net_sink comp="254" pin=4"/></net>

<net id="310"><net_src comp="278" pin="2"/><net_sink comp="266" pin=4"/></net>

<net id="314"><net_src comp="290" pin="2"/><net_sink comp="278" pin=4"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="96" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="3"/><net_sink comp="290" pin=3"/></net>

<net id="329"><net_src comp="102" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="102" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="104" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="102" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="106" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="88" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="203" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="6" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="88" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="390" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="330" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="108" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="330" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="110" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="341" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="116" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="374" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="118" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="363" pin="4"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="427" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="106" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="374" pin="4"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="352" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="120" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="122" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="352" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="122" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="427" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="455" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="449" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="124" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="352" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="124" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="427" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="475" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="427" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="421" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="341" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="427" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="449" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="352" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="433" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="132" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="433" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="132" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="433" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="134" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="136" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="529" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="76" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="535" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="532" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="555"><net_src comp="547" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="561"><net_src comp="535" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="541" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="529" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="88" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="433" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="578"><net_src comp="556" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="433" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="587"><net_src comp="547" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="547" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="556" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="441" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="150" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="467" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="441" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="154" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="487" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="433" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="110" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="441" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="158" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="203" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="12" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="203" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="10" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="203" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="6" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="203" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="676"><net_src comp="386" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="48" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="386" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="46" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="386" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="44" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="386" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="42" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="386" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="40" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="386" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="8" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="386" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="50" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="386" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="72" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="386" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="68" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="386" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="64" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="386" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="60" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="386" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="56" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="386" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="74" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="8" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="230" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="16" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="242" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="20" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="254" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="24" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="266" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="28" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="278" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="32" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="290" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="36" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="38" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="800" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="810"><net_src comp="10" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="12" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="8" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="16" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="819" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="40" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="20" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="845" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="42" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="24" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="44" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="28" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="891" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="46" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="899" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="32" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="48" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="36" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="919" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="927" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="50" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="941" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="38" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="973"><net_src comp="966" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="963" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="978"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="983"><net_src comp="975" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="960" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="52" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="54" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="52" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="996" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="56" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1024"><net_src comp="58" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="54" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1021" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="60" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="62" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="58" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="1043" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="64" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1071"><net_src comp="66" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="62" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1081"><net_src comp="1068" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1085"><net_src comp="68" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="70" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="66" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1090" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="72" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="979" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="74" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1134"><net_src comp="1127" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="1135" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1124" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1153"><net_src comp="979" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="70" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1162"><net_src comp="1145" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1167"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="1179"><net_src comp="871" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="879" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="837" pin="1"/><net_sink comp="1174" pin=2"/></net>

<net id="1182"><net_src comp="1174" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="1188"><net_src comp="887" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="895" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1190"><net_src comp="937" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="1191"><net_src comp="1183" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="1197"><net_src comp="903" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="911" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="957" pin="1"/><net_sink comp="1192" pin=2"/></net>

<net id="1200"><net_src comp="1192" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="1206"><net_src comp="945" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="953" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1208"><net_src comp="863" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="1209"><net_src comp="1201" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="1215"><net_src comp="989" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="993" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="1210" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1222"><net_src comp="1006" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1014" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1224"><net_src comp="1218" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1230"><net_src comp="1031" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="1039" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="1018" pin="1"/><net_sink comp="1225" pin=2"/></net>

<net id="1233"><net_src comp="1225" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1238"><net_src comp="1053" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1061" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1240"><net_src comp="1234" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1246"><net_src comp="1078" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1247"><net_src comp="1086" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1248"><net_src comp="1065" pin="1"/><net_sink comp="1241" pin=2"/></net>

<net id="1249"><net_src comp="1241" pin="3"/><net_sink comp="1130" pin=1"/></net>

<net id="1254"><net_src comp="1100" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="1108" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1261"><net_src comp="1112" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1120" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="1250" pin="2"/><net_sink comp="1256" pin=2"/></net>

<net id="1264"><net_src comp="1256" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1268"><net_src comp="162" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1271"><net_src comp="1265" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1272"><net_src comp="1265" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1276"><net_src comp="166" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1279"><net_src comp="1273" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1283"><net_src comp="170" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1286"><net_src comp="1280" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1290"><net_src comp="187" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1295"><net_src comp="195" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1300"><net_src comp="409" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="415" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1309"><net_src comp="441" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1315"><net_src comp="495" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1320"><net_src comp="503" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1325"><net_src comp="511" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="517" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="523" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1337"><net_src comp="564" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="381" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="207" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1350"><net_src comp="575" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="215" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1359"><net_src comp="584" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="381" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1367"><net_src comp="604" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="610" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1375"><net_src comp="622" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="628" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1384"><net_src comp="634" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1389"><net_src comp="223" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="1395"><net_src comp="235" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="1401"><net_src comp="247" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="254" pin=3"/></net>

<net id="1407"><net_src comp="259" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="1413"><net_src comp="271" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="1419"><net_src comp="283" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1424"><net_src comp="174" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="1430"><net_src comp="804" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1435"><net_src comp="807" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1440"><net_src comp="811" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1445"><net_src comp="1145" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1450"><net_src comp="1155" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1455"><net_src comp="1168" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="180" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_img_V | {39 }
	Port: kernel_h_V_0 | {3 }
	Port: kernel_v_V_0 | {4 }
	Port: kernel_sum_V | {3 }
	Port: kernel_off_V | {3 }
	Port: line_buffer_V_0 | {4 }
	Port: window_V_0 | {4 }
	Port: line_buffer_V_1 | {4 }
	Port: window_V_1 | {4 }
	Port: line_buffer_V_2 | {4 }
	Port: window_V_2 | {4 }
	Port: line_buffer_V_3 | {4 }
	Port: window_V_3 | {4 }
	Port: line_buffer_V_4 | {4 }
	Port: window_V_4 | {4 }
	Port: line_buffer_V_5 | {4 }
	Port: window_V_5 | {4 }
	Port: window_V_6 | {4 }
	Port: kernel_v_V_1 | {4 }
	Port: kernel_v_V_2 | {4 }
	Port: kernel_v_V_3 | {4 }
	Port: kernel_v_V_4 | {4 }
	Port: kernel_v_V_5 | {4 }
	Port: kernel_v_V_6 | {4 }
	Port: convolution_buffer_V_1 | {5 }
	Port: convolution_buffer_V_2 | {5 }
	Port: kernel_h_V_1 | {4 }
	Port: convolution_buffer_V_3 | {5 }
	Port: kernel_h_V_2 | {4 }
	Port: convolution_buffer_V_4 | {5 }
	Port: kernel_h_V_3 | {4 }
	Port: convolution_buffer_V_5 | {5 }
	Port: kernel_h_V_4 | {4 }
	Port: convolution_buffer_V_6 | {5 }
	Port: kernel_h_V_5 | {4 }
	Port: kernel_h_V_6 | {4 }
 - Input state : 
	Port: sep_convolution_filter : kernel_config_V | {2 3 }
	Port: sep_convolution_filter : in_img_V | {2 }
	Port: sep_convolution_filter : kernel_h_V_0 | {1 }
	Port: sep_convolution_filter : kernel_v_V_0 | {5 }
	Port: sep_convolution_filter : kernel_sum_V | {4 }
	Port: sep_convolution_filter : kernel_off_V | {4 }
	Port: sep_convolution_filter : line_buffer_V_0 | {3 4 }
	Port: sep_convolution_filter : window_V_0 | {5 }
	Port: sep_convolution_filter : line_buffer_V_1 | {3 4 }
	Port: sep_convolution_filter : window_V_1 | {5 }
	Port: sep_convolution_filter : line_buffer_V_2 | {3 4 }
	Port: sep_convolution_filter : window_V_2 | {5 }
	Port: sep_convolution_filter : line_buffer_V_3 | {3 4 }
	Port: sep_convolution_filter : window_V_3 | {5 }
	Port: sep_convolution_filter : line_buffer_V_4 | {3 4 }
	Port: sep_convolution_filter : window_V_4 | {5 }
	Port: sep_convolution_filter : line_buffer_V_5 | {3 4 }
	Port: sep_convolution_filter : window_V_5 | {5 }
	Port: sep_convolution_filter : window_V_6 | {5 }
	Port: sep_convolution_filter : kernel_v_V_1 | {5 }
	Port: sep_convolution_filter : kernel_v_V_2 | {5 }
	Port: sep_convolution_filter : kernel_v_V_3 | {5 }
	Port: sep_convolution_filter : kernel_v_V_4 | {5 }
	Port: sep_convolution_filter : kernel_v_V_5 | {5 }
	Port: sep_convolution_filter : kernel_v_V_6 | {5 }
	Port: sep_convolution_filter : convolution_buffer_V_1 | {5 }
	Port: sep_convolution_filter : convolution_buffer_V_2 | {5 }
	Port: sep_convolution_filter : kernel_h_V_1 | {5 }
	Port: sep_convolution_filter : convolution_buffer_V_3 | {5 }
	Port: sep_convolution_filter : kernel_h_V_2 | {5 }
	Port: sep_convolution_filter : convolution_buffer_V_4 | {5 }
	Port: sep_convolution_filter : kernel_h_V_3 | {5 }
	Port: sep_convolution_filter : convolution_buffer_V_5 | {5 }
	Port: sep_convolution_filter : kernel_h_V_4 | {5 }
	Port: sep_convolution_filter : convolution_buffer_V_6 | {5 }
	Port: sep_convolution_filter : kernel_h_V_5 | {5 }
	Port: sep_convolution_filter : kernel_h_V_6 | {5 }
  - Chain level:
	State 1
		StgValue_54 : 1
		StgValue_55 : 1
		StgValue_56 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_65 : 2
		tmp_5 : 1
		exitcond : 1
		iteration_1_mid2 : 2
		col_mid2 : 2
		row_s : 1
		tmp_5_mid1 : 2
		tmp_6 : 1
		tmp_5_mid2 : 3
		tmp_7_mid1 : 2
		tmp_7 : 1
		tmp_7_mid2 : 3
		iteration_mid2 : 2
		row_mid2 : 2
		tmp_9 : 3
		StgValue_84 : 4
		tmp_8 : 3
		StgValue_86 : 4
		tmp_4 : 3
		StgValue_88 : 4
		tmp_s : 1
		tmp_2 : 1
		p_j_1 : 2
		tmp_2_i_1 : 2
		tmp_3 : 3
		StgValue_100 : 4
		tmp_11 : 3
		StgValue_102 : 4
		tmp_12 : 3
		kernel_config_V_addr_3 : 4
		kernel_config_V_load_3 : 5
		tmp_22 : 3
		StgValue_107 : 4
		tmp_10 : 3
		kernel_config_V_addr_2 : 4
		kernel_config_V_load_1 : 5
		tmp_21 : 3
		StgValue_114 : 4
		tmp_13 : 3
		StgValue_116 : 4
		tmp_14 : 3
		StgValue_119 : 4
		StgValue_120 : 3
		tmp_15 : 3
		StgValue_123 : 4
		or_cond : 4
		StgValue_125 : 4
		tmp_18 : 3
		or_cond1 : 4
		StgValue_129 : 4
		tmp_20 : 3
		empty : 1
		col_1 : 3
	State 3
		StgValue_135 : 1
		StgValue_138 : 1
		StgValue_142 : 1
		StgValue_143 : 1
		line_buffer_V_0_addr : 1
		line_buffer_V_0_load : 2
		line_buffer_V_1_addr : 1
		line_buffer_V_1_load : 2
		line_buffer_V_2_addr : 1
		line_buffer_V_2_load : 2
		line_buffer_V_3_addr : 1
		line_buffer_V_3_load : 2
		line_buffer_V_4_addr : 1
		line_buffer_V_4_load : 2
		line_buffer_V_5_addr : 1
		line_buffer_V_5_load : 2
	State 4
		StgValue_186 : 1
		StgValue_189 : 1
		StgValue_191 : 1
		StgValue_192 : 1
		StgValue_194 : 1
		StgValue_195 : 1
		StgValue_197 : 1
		StgValue_198 : 1
		StgValue_200 : 1
		StgValue_201 : 1
		StgValue_203 : 1
		StgValue_204 : 1
		line_buffer_V_5_addr_1 : 1
		StgValue_209 : 2
	State 5
		lhs_V : 1
		rhs_V : 1
		r_V : 2
		tmp_19_cast : 3
		lhs_V_s : 1
		rhs_V_s : 1
		r_V_s : 2
		tmp_32_1_cast : 3
		lhs_V_3 : 1
		rhs_V_3 : 1
		r_V_2 : 2
		tmp_32_2_cast : 3
		lhs_V_7 : 1
		rhs_V_7 : 1
		r_V_3 : 2
		tmp_32_3_cast : 3
		lhs_V_4 : 1
		rhs_V_4 : 1
		r_V_4 : 2
		tmp_32_4_cast : 3
		lhs_V_5 : 1
		rhs_V_5 : 1
		r_V_7 : 2
		tmp_32_5_cast : 3
		lhs_V_6 : 1
		rhs_V_6 : 1
		r_V_6 : 2
		tmp_32_6_cast : 3
		tmp6 : 4
		tmp6_cast : 5
		tmp5 : 6
		tmp5_cast : 7
		tmp8 : 4
		tmp8_cast : 5
		tmp9 : 4
		tmp9_cast : 5
		tmp7 : 6
		tmp7_cast : 7
		temp_v_V_6 : 8
		lhs_V_8 : 1
		r_V_5 : 2
		tmp_20_cast : 3
		StgValue_273 : 1
		lhs_V_3_1 : 1
		rhs_V_3_1 : 1
		r_V_4_1 : 2
		tmp_42_1_cast : 3
		StgValue_280 : 1
		lhs_V_3_2 : 1
		rhs_V_3_2 : 1
		r_V_4_2 : 2
		tmp_42_2_cast : 3
		StgValue_287 : 1
		lhs_V_3_3 : 1
		rhs_V_3_3 : 1
		r_V_4_3 : 2
		tmp_42_3_cast : 3
		StgValue_294 : 1
		lhs_V_3_4 : 1
		rhs_V_3_4 : 1
		r_V_4_4 : 2
		tmp_42_4_cast : 3
		StgValue_301 : 1
		lhs_V_3_5 : 1
		rhs_V_3_5 : 1
		r_V_4_5 : 2
		lhs_V_1 : 9
		rhs_V_1 : 1
		r_V_1 : 10
		tmp1 : 4
		tmp2 : 5
		tmp10_cast : 6
		tmp3 : 4
		tmp4 : 11
		tmp14_cast : 12
		tmp : 13
		tmp12_cast : 14
		temp_h_V : 15
		temp_h_V_cast : 16
		StgValue_320 : 9
		tmp_19 : 17
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		tmp_23 : 1
		r_V_9 : 2
		StgValue_358 : 3
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   sdiv   |         grp_fu_1158        |    0    |   2077  |   1578  |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_415 |    0    |    0    |    26   |
|          |        tmp_5_fu_421        |    0    |    0    |    26   |
|          |        row_s_fu_449        |    0    |    0    |    16   |
|          |        tmp_2_fu_541        |    0    |    0    |    39   |
|          |        tmp_14_fu_588       |    0    |    0    |    39   |
|    add   |        tmp_20_fu_628       |    0    |    0    |    26   |
|          |        col_1_fu_634        |    0    |    0    |    17   |
|          |         tmp7_fu_969        |    0    |    0    |    24   |
|          |      temp_v_V_6_fu_979     |    0    |    0    |    25   |
|          |         tmp_fu_1130        |    0    |    0    |    35   |
|          |      temp_h_V_fu_1139      |    0    |    0    |    35   |
|          |        r_V_9_fu_1168       |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_381         |    0    |    0    |    20   |
|          |   exitcond_flatten_fu_409  |    0    |    0    |    20   |
|          |       exitcond_fu_427      |    0    |    0    |    13   |
|          |      tmp_5_mid1_fu_455     |    0    |    0    |    13   |
|          |        tmp_6_fu_461        |    0    |    0    |    13   |
|          |      tmp_7_mid1_fu_475     |    0    |    0    |    13   |
|   icmp   |        tmp_7_fu_481        |    0    |    0    |    13   |
|          |        tmp_9_fu_511        |    0    |    0    |    20   |
|          |        tmp_8_fu_517        |    0    |    0    |    20   |
|          |        tmp_4_fu_523        |    0    |    0    |    20   |
|          |        tmp_s_fu_535        |    0    |    0    |    20   |
|          |        tmp_3_fu_564        |    0    |    0    |    20   |
|          |        tmp_15_fu_604       |    0    |    0    |    13   |
|          |        tmp_18_fu_616       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |   iteration_1_mid2_fu_433  |    0    |    0    |    19   |
|          |       col_mid2_fu_441      |    0    |    0    |    9    |
|          |      tmp_5_mid2_fu_467     |    0    |    0    |    2    |
|  select  |      tmp_7_mid2_fu_487     |    0    |    0    |    2    |
|          |    iteration_mid2_fu_495   |    0    |    0    |    19   |
|          |       row_mid2_fu_503      |    0    |    0    |    9    |
|          |        p_j_1_fu_547        |    0    |    0    |    32   |
|          |      tmp_2_i_1_fu_556      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         r_V_fu_831         |    0    |    0    |    40   |
|          |        r_V_s_fu_857        |    0    |    0    |    40   |
|    mul   |        r_V_7_fu_931        |    0    |    0    |    40   |
|          |       r_V_4_1_fu_1218      |    1    |    0    |    0    |
|          |       r_V_4_3_fu_1234      |    1    |    0    |    0    |
|          |       r_V_4_5_fu_1250      |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_1174        |    1    |    0    |    0    |
|          |         grp_fu_1183        |    1    |    0    |    0    |
|          |         grp_fu_1192        |    1    |    0    |    0    |
|  muladd  |         grp_fu_1201        |    1    |    0    |    0    |
|          |         grp_fu_1210        |    1    |    0    |    0    |
|          |         grp_fu_1225        |    1    |    0    |    0    |
|          |         grp_fu_1241        |    1    |    0    |    0    |
|          |         grp_fu_1256        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_610       |    0    |    0    |    2    |
|          |       or_cond1_fu_622      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |       grp_read_fu_174      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_180      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_12_fu_570       |    0    |    0    |    0    |
|          |        tmp_10_fu_579       |    0    |    0    |    0    |
|          |        tmp_16_fu_663       |    0    |    0    |    0    |
|          |        tmp_17_fu_800       |    0    |    0    |    0    |
|          |        rhs_V_fu_827        |    0    |    0    |    0    |
|   zext   |       rhs_V_s_fu_853       |    0    |    0    |    0    |
|          |       rhs_V_3_fu_879       |    0    |    0    |    0    |
|          |       rhs_V_7_fu_895       |    0    |    0    |    0    |
|          |       rhs_V_4_fu_911       |    0    |    0    |    0    |
|          |       rhs_V_5_fu_927       |    0    |    0    |    0    |
|          |       rhs_V_6_fu_953       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_22_fu_575       |    0    |    0    |    0    |
|   trunc  |        tmp_21_fu_584       |    0    |    0    |    0    |
|          |       tmp_23_fu_1164       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        lhs_V_fu_819        |    0    |    0    |    0    |
|          |     tmp_19_cast_fu_837     |    0    |    0    |    0    |
|          |       lhs_V_s_fu_845       |    0    |    0    |    0    |
|          |    tmp_32_1_cast_fu_863    |    0    |    0    |    0    |
|          |       lhs_V_3_fu_871       |    0    |    0    |    0    |
|          |       lhs_V_7_fu_887       |    0    |    0    |    0    |
|          |       lhs_V_4_fu_903       |    0    |    0    |    0    |
|          |       lhs_V_5_fu_919       |    0    |    0    |    0    |
|          |    tmp_32_5_cast_fu_937    |    0    |    0    |    0    |
|          |       lhs_V_6_fu_945       |    0    |    0    |    0    |
|          |      tmp6_cast_fu_957      |    0    |    0    |    0    |
|          |      tmp5_cast_fu_960      |    0    |    0    |    0    |
|          |      tmp8_cast_fu_963      |    0    |    0    |    0    |
|          |      tmp9_cast_fu_966      |    0    |    0    |    0    |
|          |      tmp7_cast_fu_975      |    0    |    0    |    0    |
|          |       lhs_V_8_fu_989       |    0    |    0    |    0    |
|          |       rhs_V_8_fu_993       |    0    |    0    |    0    |
|   sext   |      lhs_V_3_1_fu_1006     |    0    |    0    |    0    |
|          |      rhs_V_3_1_fu_1014     |    0    |    0    |    0    |
|          |    tmp_42_1_cast_fu_1018   |    0    |    0    |    0    |
|          |      lhs_V_3_2_fu_1031     |    0    |    0    |    0    |
|          |      rhs_V_3_2_fu_1039     |    0    |    0    |    0    |
|          |      lhs_V_3_3_fu_1053     |    0    |    0    |    0    |
|          |      rhs_V_3_3_fu_1061     |    0    |    0    |    0    |
|          |    tmp_42_3_cast_fu_1065   |    0    |    0    |    0    |
|          |      lhs_V_3_4_fu_1078     |    0    |    0    |    0    |
|          |      rhs_V_3_4_fu_1086     |    0    |    0    |    0    |
|          |      lhs_V_3_5_fu_1100     |    0    |    0    |    0    |
|          |      rhs_V_3_5_fu_1108     |    0    |    0    |    0    |
|          |       lhs_V_1_fu_1112      |    0    |    0    |    0    |
|          |       rhs_V_1_fu_1120      |    0    |    0    |    0    |
|          |     tmp10_cast_fu_1124     |    0    |    0    |    0    |
|          |     tmp14_cast_fu_1127     |    0    |    0    |    0    |
|          |     tmp12_cast_fu_1135     |    0    |    0    |    0    |
|          |    temp_h_V_cast_fu_1145   |    0    |    0    |    0    |
|          |      tmp_35_tr_fu_1155     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    11   |   2077  |   2380  |
|----------|----------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|line_buffer_V_0|    1   |    0   |    0   |
|line_buffer_V_1|    1   |    0   |    0   |
|line_buffer_V_2|    1   |    0   |    0   |
|line_buffer_V_3|    1   |    0   |    0   |
|line_buffer_V_4|    1   |    0   |    0   |
|line_buffer_V_5|    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    6   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         col_1_reg_1381        |   10   |
|       col_mid2_reg_1306       |   10   |
|          col_reg_370          |   10   |
|   exitcond_flatten_reg_1297   |    1   |
|          i_1_reg_1273         |   32   |
|       in_temp_V_reg_1421      |    8   |
|  indvar_flatten_next_reg_1301 |   19   |
|     indvar_flatten_reg_326    |   19   |
|      iteration_1_reg_359      |   19   |
|    iteration_mid2_reg_1312    |   19   |
|       iteration_reg_337       |   19   |
|          j_1_reg_1280         |   32   |
|kernel_config_V_addr_1_reg_1292|    6   |
|kernel_config_V_addr_2_reg_1351|    6   |
|kernel_config_V_addr_3_reg_1342|    6   |
| kernel_config_V_addr_reg_1287 |    6   |
|kernel_h_V_0_loc_1_l_1_reg_1427|    8   |
|  kernel_h_V_0_loc_1_reg_1265  |    8   |
|   kernel_off_V_load_reg_1437  |    8   |
|   kernel_sum_V_load_reg_1432  |    8   |
| line_buffer_V_0_addr_reg_1386 |   10   |
| line_buffer_V_1_addr_reg_1392 |   10   |
| line_buffer_V_2_addr_reg_1398 |   10   |
| line_buffer_V_3_addr_reg_1404 |   10   |
| line_buffer_V_4_addr_reg_1410 |   10   |
| line_buffer_V_5_addr_reg_1416 |   10   |
|       or_cond1_reg_1372       |    1   |
|        or_cond_reg_1368       |    1   |
|         r_V_9_reg_1452        |    8   |
|            reg_386            |    8   |
|       row_mid2_reg_1317       |    9   |
|          row_reg_348          |    9   |
|     temp_h_V_cast_reg_1442    |   30   |
|        tmp_11_reg_1338        |    1   |
|        tmp_13_reg_1360        |    1   |
|        tmp_15_reg_1364        |    1   |
|        tmp_20_reg_1376        |   19   |
|        tmp_21_reg_1356        |    3   |
|        tmp_22_reg_1347        |    3   |
|       tmp_35_tr_reg_1447      |   30   |
|         tmp_3_reg_1334        |    1   |
|         tmp_4_reg_1330        |    1   |
|         tmp_8_reg_1326        |    1   |
|         tmp_9_reg_1322        |    1   |
+-------------------------------+--------+
|             Total             |   442  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_180 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_203 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_230 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_242 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_254 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_266 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_278 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_290 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_1158    |  p0  |   2  |  30  |   60   ||    9    |
|    grp_fu_1158    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1210    |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   286  ||  10.024 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |  2077  |  2380  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   123  |
|  Register |    -   |    -   |    -   |   442  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   11   |   10   |  2519  |  2503  |
+-----------+--------+--------+--------+--------+--------+
