// Seed: 411518700
module module_0 ();
  logic id_1 = -1, id_2, id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0
);
  initial id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  localparam id_4 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
