Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3df467b833664950a50a4850f64544ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SIM_uart_drive_TB_behav xil_defaultlib.SIM_uart_drive_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_DIV_module(P_CLK_DIV_CNT=520...
Compiling module xil_defaultlib.rst_gen_module
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_drive_default
Compiling module xil_defaultlib.SIM_uart_drive_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_uart_drive_TB_behav
