

================================================================
== Vitis HLS Report for 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop'
================================================================
* Date:           Mon Aug  7 11:50:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.151 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25606|    25606|  0.256 ms|  0.256 ms|  25606|  25606|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- first_chan_loop_first_chan_frame_loop  |    25604|    25604|         6|          1|          1|  25600|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       75|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      453|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      453|      453|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_21ns_23ns_43_1_1_U11  |mul_21ns_23ns_43_1_1  |        0|   2|  0|  32|    0|
    |mux_8_3_14_1_1_U12        |mux_8_3_14_1_1        |        0|   0|  0|  43|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   2|  0|  75|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_9ns_10ns_4ns_18_4_1_U13  |mac_muladd_9ns_10ns_4ns_18_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_243_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln110_fu_301_p2       |         +|   0|  0|  14|           7|           1|
    |iChan_3_fu_255_p2         |         +|   0|  0|  16|           9|           1|
    |sum_1_fu_373_p2           |         +|   0|  0|  28|          21|          21|
    |icmp_ln104_fu_237_p2      |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln110_fu_261_p2      |      icmp|   0|  0|  14|           7|           6|
    |ifzero_fu_307_p2          |      icmp|   0|  0|  14|           7|           6|
    |select_ln104_1_fu_345_p3  |    select|   0|  0|  21|           1|           1|
    |select_ln104_2_fu_275_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln104_fu_267_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 169|          85|          63|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_iChan_load           |   9|          2|    9|         18|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |iChan_fu_84                           |   9|          2|    9|         18|
    |i_fu_80                               |   9|          2|    7|         14|
    |indvar_flatten_fu_88                  |   9|          2|   15|         30|
    |sum_fu_76                             |   9|          2|   21|         42|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   85|        170|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   1|   0|    1|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                       |   1|   0|    1|          0|
    |empty_reg_456                                                          |   3|   0|    3|          0|
    |iChan_fu_84                                                            |   9|   0|    9|          0|
    |i_fu_80                                                                |   7|   0|    7|          0|
    |icmp_ln110_reg_441                                                     |   1|   0|    1|          0|
    |ifzero_reg_466                                                         |   1|   0|    1|          0|
    |indvar_flatten_fu_88                                                   |  15|   0|   15|          0|
    |lshr_ln_reg_461                                                        |   4|   0|    4|          0|
    |lshr_ln_reg_461_pp0_iter1_reg                                          |   4|   0|    4|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load_reg_520  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load_reg_525  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load_reg_530  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load_reg_535  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load_reg_540  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load_reg_545  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load_reg_550  |  14|   0|   14|          0|
    |process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load_reg_515    |  14|   0|   14|          0|
    |select_ln104_2_reg_446                                                 |   9|   0|    9|          0|
    |sum_fu_76                                                              |  21|   0|   21|          0|
    |empty_reg_456                                                          |  64|  32|    3|          0|
    |icmp_ln110_reg_441                                                     |  64|  32|    1|          0|
    |ifzero_reg_466                                                         |  64|  32|    1|          0|
    |select_ln104_2_reg_446                                                 |  64|  32|    9|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 453| 128|  211|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ave_address0                                                       |  out|    8|   ap_memory|                                                          ave|         array|
|ave_ce0                                                            |  out|    1|   ap_memory|                                                          ave|         array|
|ave_we0                                                            |  out|    1|   ap_memory|                                                          ave|         array|
|ave_d0                                                             |  out|   14|   ap_memory|                                                          ave|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0    |  out|   18|   ap_memory|       process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0         |  out|    1|   ap_memory|       process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_q0          |   in|   14|   ap_memory|       process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0  |  out|   18|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0       |  out|    1|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_q0        |   in|   14|   ap_memory|     process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
+-------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%iChan = alloca i32 1"   --->   Operation 11 'alloca' 'iChan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %iChan"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %sum"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [kernel.cpp:104]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%icmp_ln104 = icmp_eq  i15 %indvar_flatten_load, i15 25600" [kernel.cpp:104]   --->   Operation 20 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.08ns)   --->   "%add_ln104 = add i15 %indvar_flatten_load, i15 1" [kernel.cpp:104]   --->   Operation 21 'add' 'add_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc48, void %second_chan_loop.exitStub" [kernel.cpp:104]   --->   Operation 22 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:110]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%iChan_load = load i9 %iChan" [kernel.cpp:104]   --->   Operation 24 'load' 'iChan_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%iChan_3 = add i9 %iChan_load, i9 1" [kernel.cpp:104]   --->   Operation 25 'add' 'iChan_3' <Predicate = (!icmp_ln104)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln110 = icmp_eq  i7 %i_load, i7 100" [kernel.cpp:110]   --->   Operation 26 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln104 = select i1 %icmp_ln110, i7 0, i7 %i_load" [kernel.cpp:104]   --->   Operation 27 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%select_ln104_2 = select i1 %icmp_ln110, i9 %iChan_3, i9 %iChan_load" [kernel.cpp:104]   --->   Operation 28 'select' 'select_ln104_2' <Predicate = (!icmp_ln104)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln104_2_cast = zext i9 %select_ln104_2" [kernel.cpp:104]   --->   Operation 29 'zext' 'select_ln104_2_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.08ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln112 = mul i18 %select_ln104_2_cast, i18 750" [kernel.cpp:104]   --->   Operation 30 'mul' 'mul_ln112' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln104" [kernel.cpp:104]   --->   Operation 31 'trunc' 'empty' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln104, i32 3, i32 6" [kernel.cpp:106]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln110 = add i7 %select_ln104, i7 1" [kernel.cpp:110]   --->   Operation 33 'add' 'add_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%ifzero = icmp_eq  i7 %add_ln110, i7 100" [kernel.cpp:110]   --->   Operation 34 'icmp' 'ifzero' <Predicate = (!icmp_ln104)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:110]   --->   Operation 35 'br' 'br_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln104 = store i15 %add_ln104, i15 %indvar_flatten" [kernel.cpp:104]   --->   Operation 36 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln104 = store i9 %select_ln104_2, i9 %iChan" [kernel.cpp:104]   --->   Operation 37 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %i" [kernel.cpp:110]   --->   Operation 38 'store' 'store_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 39 [2/3] (1.08ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln112 = mul i18 %select_ln104_2_cast, i18 750" [kernel.cpp:104]   --->   Operation 39 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln112 = mul i18 %select_ln104_2_cast, i18 750" [kernel.cpp:104]   --->   Operation 40 'mul' 'mul_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i4 %lshr_ln" [kernel.cpp:112]   --->   Operation 41 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln112 = add i18 %mul_ln112, i18 %zext_ln112_1" [kernel.cpp:112]   --->   Operation 42 'add' 'add_ln112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 43 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln112 = add i18 %mul_ln112, i18 %zext_ln112_1" [kernel.cpp:112]   --->   Operation 43 'add' 'add_ln112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i18 %add_ln112" [kernel.cpp:112]   --->   Operation 44 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 45 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 46 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 47 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 48 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 49 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 50 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 51 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 52 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:112]   --->   Operation 53 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 54 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:112]   --->   Operation 54 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 55 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:112]   --->   Operation 55 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 56 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:112]   --->   Operation 56 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 57 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:112]   --->   Operation 57 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 58 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:112]   --->   Operation 58 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 59 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:112]   --->   Operation 59 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 60 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:112]   --->   Operation 60 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 61 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:112]   --->   Operation 61 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 62 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:112]   --->   Operation 62 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 63 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:112]   --->   Operation 63 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 64 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:112]   --->   Operation 64 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 65 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:112]   --->   Operation 65 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 66 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:112]   --->   Operation 66 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 67 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:112]   --->   Operation 67 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 68 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:112]   --->   Operation 68 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.15>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sum_load = load i21 %sum" [kernel.cpp:104]   --->   Operation 69 'load' 'sum_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @first_chan_loop_first_chan_frame_loop_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25600, i64 25600, i64 25600"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%select_ln104_1 = select i1 %icmp_ln110, i21 0, i21 %sum_load" [kernel.cpp:104]   --->   Operation 72 'select' 'select_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %select_ln104_2" [kernel.cpp:104]   --->   Operation 73 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:110]   --->   Operation 75 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.71ns)   --->   "%tmp_5 = mux i14 @_ssdm_op_Mux.ap_auto.8i14.i3, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load, i3 %empty" [kernel.cpp:112]   --->   Operation 76 'mux' 'tmp_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%zext_ln112 = zext i14 %tmp_5" [kernel.cpp:112]   --->   Operation 77 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.12ns) (out node of the LUT)   --->   "%sum_1 = add i21 %zext_ln112, i21 %select_ln104_1" [kernel.cpp:112]   --->   Operation 78 'add' 'sum_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i21 %sum_1" [kernel.cpp:114]   --->   Operation 79 'zext' 'zext_ln114' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.01ns)   --->   "%mul_ln114 = mul i43 %zext_ln114, i43 2684355" [kernel.cpp:114]   --->   Operation 80 'mul' 'mul_ln114' <Predicate = (ifzero)> <Delay = 3.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i14 @_ssdm_op_PartSelect.i14.i43.i32.i32, i43 %mul_ln114, i32 28, i32 41" [kernel.cpp:114]   --->   Operation 81 'partselect' 'trunc_ln9' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%ave_addr = getelementptr i14 %ave, i64 0, i64 %zext_ln104" [kernel.cpp:114]   --->   Operation 82 'getelementptr' 'ave_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln114 = store i14 %trunc_ln9, i8 %ave_addr" [kernel.cpp:114]   --->   Operation 83 'store' 'store_ln114' <Predicate = (ifzero)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 84 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.46ns)   --->   "%store_ln112 = store i21 %sum_1, i21 %sum" [kernel.cpp:112]   --->   Operation 85 'store' 'store_ln112' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ave]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                                                           (alloca           ) [ 0111111]
i                                                             (alloca           ) [ 0100000]
iChan                                                         (alloca           ) [ 0100000]
indvar_flatten                                                (alloca           ) [ 0100000]
store_ln0                                                     (store            ) [ 0000000]
store_ln0                                                     (store            ) [ 0000000]
store_ln0                                                     (store            ) [ 0000000]
store_ln0                                                     (store            ) [ 0000000]
br_ln0                                                        (br               ) [ 0000000]
indvar_flatten_load                                           (load             ) [ 0000000]
specpipeline_ln0                                              (specpipeline     ) [ 0000000]
icmp_ln104                                                    (icmp             ) [ 0111110]
add_ln104                                                     (add              ) [ 0000000]
br_ln104                                                      (br               ) [ 0000000]
i_load                                                        (load             ) [ 0000000]
iChan_load                                                    (load             ) [ 0000000]
iChan_3                                                       (add              ) [ 0000000]
icmp_ln110                                                    (icmp             ) [ 0111111]
select_ln104                                                  (select           ) [ 0000000]
select_ln104_2                                                (select           ) [ 0111111]
select_ln104_2_cast                                           (zext             ) [ 0111000]
empty                                                         (trunc            ) [ 0111111]
lshr_ln                                                       (partselect       ) [ 0111000]
add_ln110                                                     (add              ) [ 0000000]
ifzero                                                        (icmp             ) [ 0111111]
br_ln110                                                      (br               ) [ 0000000]
store_ln104                                                   (store            ) [ 0000000]
store_ln104                                                   (store            ) [ 0000000]
store_ln110                                                   (store            ) [ 0000000]
mul_ln112                                                     (mul              ) [ 0100100]
zext_ln112_1                                                  (zext             ) [ 0100100]
add_ln112                                                     (add              ) [ 0000000]
zext_ln112_2                                                  (zext             ) [ 0000000]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr   (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr (getelementptr    ) [ 0100010]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load   (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load (load             ) [ 0100001]
process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load (load             ) [ 0100001]
sum_load                                                      (load             ) [ 0000000]
specloopname_ln0                                              (specloopname     ) [ 0000000]
speclooptripcount_ln0                                         (speclooptripcount) [ 0000000]
select_ln104_1                                                (select           ) [ 0000000]
zext_ln104                                                    (zext             ) [ 0000000]
specpipeline_ln0                                              (specpipeline     ) [ 0000000]
specloopname_ln110                                            (specloopname     ) [ 0000000]
tmp_5                                                         (mux              ) [ 0000000]
zext_ln112                                                    (zext             ) [ 0000000]
sum_1                                                         (add              ) [ 0000000]
zext_ln114                                                    (zext             ) [ 0000000]
mul_ln114                                                     (mul              ) [ 0000000]
trunc_ln9                                                     (partselect       ) [ 0000000]
ave_addr                                                      (getelementptr    ) [ 0000000]
store_ln114                                                   (store            ) [ 0000000]
br_ln0                                                        (br               ) [ 0000000]
store_ln112                                                   (store            ) [ 0000000]
br_ln0                                                        (br               ) [ 0000000]
ret_ln0                                                       (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ave">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ave"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_chan_loop_first_chan_frame_loop_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i14.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="sum_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="iChan_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChan/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="18" slack="0"/>
<pin id="96" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="18" slack="0"/>
<pin id="103" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="18" slack="0"/>
<pin id="110" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="18" slack="0"/>
<pin id="117" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="18" slack="0"/>
<pin id="124" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="18" slack="0"/>
<pin id="131" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="18" slack="0"/>
<pin id="138" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="18" slack="0"/>
<pin id="145" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="0"/>
<pin id="156" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="0"/>
<pin id="162" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="18" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="0"/>
<pin id="174" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="18" slack="0"/>
<pin id="186" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ave_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ave_addr/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln114_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="14" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="mul_ln114_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="21" slack="0"/>
<pin id="211" dir="0" index="1" bw="23" slack="0"/>
<pin id="212" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln114/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="15" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="21" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln104_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="15" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln104_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="iChan_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChan_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="iChan_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iChan_3/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln110_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln104_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln104_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln104_2_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln104_2_cast/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="empty_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="lshr_ln_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="4" slack="0"/>
<pin id="296" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln110_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ifzero_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln104_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="15" slack="0"/>
<pin id="315" dir="0" index="1" bw="15" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln104_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln110_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln112_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="2"/>
<pin id="330" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln112_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sum_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="21" slack="5"/>
<pin id="344" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln104_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="5"/>
<pin id="347" dir="0" index="1" bw="21" slack="0"/>
<pin id="348" dir="0" index="2" bw="21" slack="0"/>
<pin id="349" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_1/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln104_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="5"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="1"/>
<pin id="359" dir="0" index="2" bw="14" slack="1"/>
<pin id="360" dir="0" index="3" bw="14" slack="1"/>
<pin id="361" dir="0" index="4" bw="14" slack="1"/>
<pin id="362" dir="0" index="5" bw="14" slack="1"/>
<pin id="363" dir="0" index="6" bw="14" slack="1"/>
<pin id="364" dir="0" index="7" bw="14" slack="1"/>
<pin id="365" dir="0" index="8" bw="14" slack="1"/>
<pin id="366" dir="0" index="9" bw="3" slack="5"/>
<pin id="367" dir="1" index="10" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln112_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="0"/>
<pin id="371" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sum_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="0" index="1" bw="21" slack="0"/>
<pin id="376" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln114_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="21" slack="0"/>
<pin id="381" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="0" index="1" bw="43" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln112_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="21" slack="0"/>
<pin id="397" dir="0" index="1" bw="21" slack="5"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/6 "/>
</bind>
</comp>

<comp id="400" class="1007" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln112/1 add_ln112/3 "/>
</bind>
</comp>

<comp id="409" class="1005" name="sum_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="21" slack="0"/>
<pin id="411" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="423" class="1005" name="iChan_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="iChan "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvar_flatten_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln104_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="4"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln110_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="5"/>
<pin id="443" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln104_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="5"/>
<pin id="448" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="select_ln104_2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="select_ln104_2_cast_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="18" slack="1"/>
<pin id="453" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104_2_cast "/>
</bind>
</comp>

<comp id="456" class="1005" name="empty_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="5"/>
<pin id="458" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="461" class="1005" name="lshr_ln_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="2"/>
<pin id="463" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="466" class="1005" name="ifzero_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="5"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="470" class="1005" name="zext_ln112_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="18" slack="1"/>
<pin id="472" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="1"/>
<pin id="477" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="1"/>
<pin id="482" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="18" slack="1"/>
<pin id="487" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="18" slack="1"/>
<pin id="492" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="18" slack="1"/>
<pin id="497" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="1"/>
<pin id="502" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="18" slack="1"/>
<pin id="507" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="18" slack="1"/>
<pin id="512" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="1"/>
<pin id="517" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="1"/>
<pin id="522" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="1"/>
<pin id="527" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="1"/>
<pin id="532" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="1"/>
<pin id="537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="14" slack="1"/>
<pin id="547" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="1"/>
<pin id="552" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="92" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="99" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="106" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="113" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="120" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="127" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="134" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="141" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="249" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="249" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="261" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="255" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="252" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="267" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="267" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="267" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="243" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="275" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="301" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="372"><net_src comp="356" pin="10"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="345" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="209" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="394"><net_src comp="384" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="399"><net_src comp="373" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="283" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="328" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="412"><net_src comp="76" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="419"><net_src comp="80" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="426"><net_src comp="84" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="433"><net_src comp="88" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="440"><net_src comp="237" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="261" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="449"><net_src comp="275" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="454"><net_src comp="283" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="459"><net_src comp="287" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="356" pin=9"/></net>

<net id="464"><net_src comp="291" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="469"><net_src comp="307" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="328" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="478"><net_src comp="92" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="483"><net_src comp="99" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="488"><net_src comp="106" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="493"><net_src comp="113" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="498"><net_src comp="120" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="503"><net_src comp="127" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="508"><net_src comp="134" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="513"><net_src comp="141" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="518"><net_src comp="148" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="523"><net_src comp="154" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="528"><net_src comp="160" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="533"><net_src comp="166" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="538"><net_src comp="172" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="543"><net_src comp="178" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="548"><net_src comp="184" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="553"><net_src comp="190" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="356" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ave | {6 }
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2 | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3 | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4 | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5 | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6 | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7 | {}
	Port: process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8 | {}
 - Input state : 
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2 | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3 | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4 | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5 | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6 | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7 | {4 5 }
	Port: process_data_Pipeline_first_chan_loop_first_chan_frame_loop : process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln104 : 2
		add_ln104 : 2
		br_ln104 : 3
		i_load : 1
		iChan_load : 1
		iChan_3 : 2
		icmp_ln110 : 2
		select_ln104 : 3
		select_ln104_2 : 3
		select_ln104_2_cast : 4
		mul_ln112 : 5
		empty : 4
		lshr_ln : 4
		add_ln110 : 4
		ifzero : 5
		br_ln110 : 6
		store_ln104 : 3
		store_ln104 : 4
		store_ln110 : 5
	State 2
	State 3
		add_ln112 : 1
	State 4
		zext_ln112_2 : 1
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr : 2
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load : 3
		process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load : 3
	State 5
	State 6
		select_ln104_1 : 1
		zext_ln112 : 1
		sum_1 : 2
		zext_ln114 : 3
		mul_ln114 : 4
		trunc_ln9 : 5
		ave_addr : 1
		store_ln114 : 6
		store_ln112 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln104_fu_243      |    0    |    0    |    22   |
|    add   |       iChan_3_fu_255       |    0    |    0    |    16   |
|          |      add_ln110_fu_301      |    0    |    0    |    14   |
|          |        sum_1_fu_373        |    0    |    0    |    28   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln104_fu_237     |    0    |    0    |    22   |
|   icmp   |      icmp_ln110_fu_261     |    0    |    0    |    14   |
|          |        ifzero_fu_307       |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|    mux   |        tmp_5_fu_356        |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln104_fu_267    |    0    |    0    |    7    |
|  select  |    select_ln104_2_fu_275   |    0    |    0    |    9    |
|          |    select_ln104_1_fu_345   |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|    mul   |      mul_ln114_fu_209      |    2    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_400         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | select_ln104_2_cast_fu_283 |    0    |    0    |    0    |
|          |     zext_ln112_1_fu_328    |    0    |    0    |    0    |
|   zext   |     zext_ln112_2_fu_331    |    0    |    0    |    0    |
|          |      zext_ln104_fu_352     |    0    |    0    |    0    |
|          |      zext_ln112_fu_369     |    0    |    0    |    0    |
|          |      zext_ln114_fu_379     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_287        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       lshr_ln_fu_291       |    0    |    0    |    0    |
|          |      trunc_ln9_fu_384      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   242   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------+--------+
|                                                                     |   FF   |
+---------------------------------------------------------------------+--------+
|                            empty_reg_456                            |    3   |
|                            iChan_reg_423                            |    9   |
|                              i_reg_416                              |    7   |
|                          icmp_ln104_reg_437                         |    1   |
|                          icmp_ln110_reg_441                         |    1   |
|                            ifzero_reg_466                           |    1   |
|                        indvar_flatten_reg_430                       |   15   |
|                           lshr_ln_reg_461                           |    4   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr_reg_480|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load_reg_520|   14   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr_reg_485|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load_reg_525|   14   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr_reg_490|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load_reg_530|   14   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr_reg_495|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load_reg_535|   14   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr_reg_500|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load_reg_540|   14   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr_reg_505|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load_reg_545|   14   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr_reg_510|   18   |
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load_reg_550|   14   |
| process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr_reg_475 |   18   |
| process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load_reg_515 |   14   |
|                     select_ln104_2_cast_reg_451                     |   18   |
|                        select_ln104_2_reg_446                       |    9   |
|                             sum_reg_409                             |   21   |
|                         zext_ln112_1_reg_470                        |   18   |
+---------------------------------------------------------------------+--------+
|                                Total                                |   363  |
+---------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_400    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_400    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   326  ||   4.6   ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   363  |   332  |
+-----------+--------+--------+--------+--------+
