============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 17:27:45 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1002 : start command "open_project responder.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../responder.v
HDL-1007 : analyze verilog file ../../Sel_module.v
HDL-1007 : analyze verilog file ../../Timer_module.v
HDL-1007 : analyze verilog file ../../Buzzer_module.v
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../key_filter.v
HDL-1007 : analyze verilog file ../../../../1 run_led/run_led/led8_module.v
HDL-1007 : analyze verilog file ../../countdown_module.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/responder_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U2/CLK1" drives clk pins.
SYN-4024 : Net "U4/W_DigitronCS_Out_n" drives clk pins.
SYN-4024 : Net "Set_Time_dup_1" drives clk pins.
SYN-4024 : Net "U4/SingleNum_b_n4" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net Set_Time_dup_1 as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/SingleNum_b_n4 as clock net
SYN-4025 : Tag rtl::Net U4/W_DigitronCS_Out_n as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 11 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/W_DigitronCS_Out_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/SingleNum_b_n4 to drive 4 clock pins.
PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 409 instances
RUN-0007 : 172 luts, 146 seqs, 32 mslices, 20 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 313 nets have 2 pins
RUN-1001 : 187 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     33      
RUN-1001 :   No   |  No   |  Yes  |     51      
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     33      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |   3   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 407 instances, 172 luts, 146 seqs, 52 slices, 6 macros(52 instances: 32 mslices 20 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115446
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 407.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 71059.6, overlap = 0
PHY-3002 : Step(2): len = 48821.5, overlap = 0
PHY-3002 : Step(3): len = 36578.2, overlap = 0
PHY-3002 : Step(4): len = 29044.1, overlap = 0
PHY-3002 : Step(5): len = 24969.5, overlap = 0
PHY-3002 : Step(6): len = 23584.2, overlap = 0
PHY-3002 : Step(7): len = 22083, overlap = 0
PHY-3002 : Step(8): len = 21047.4, overlap = 0
PHY-3002 : Step(9): len = 20538.9, overlap = 0
PHY-3002 : Step(10): len = 18702.1, overlap = 0
PHY-3002 : Step(11): len = 18002.3, overlap = 0
PHY-3002 : Step(12): len = 17599.4, overlap = 0
PHY-3002 : Step(13): len = 16140.7, overlap = 0
PHY-3002 : Step(14): len = 16418, overlap = 0
PHY-3002 : Step(15): len = 16442.6, overlap = 0
PHY-3002 : Step(16): len = 15079.1, overlap = 0
PHY-3002 : Step(17): len = 15002.7, overlap = 0
PHY-3002 : Step(18): len = 15278, overlap = 0
PHY-3002 : Step(19): len = 13831.2, overlap = 0
PHY-3002 : Step(20): len = 13943.7, overlap = 0
PHY-3002 : Step(21): len = 13518.2, overlap = 0
PHY-3002 : Step(22): len = 13834.5, overlap = 0
PHY-3002 : Step(23): len = 13377.2, overlap = 0
PHY-3002 : Step(24): len = 12167.3, overlap = 0
PHY-3002 : Step(25): len = 11281.5, overlap = 0
PHY-3002 : Step(26): len = 10987.4, overlap = 0
PHY-3002 : Step(27): len = 10983.3, overlap = 0
PHY-3002 : Step(28): len = 10584.4, overlap = 0
PHY-3002 : Step(29): len = 10487.6, overlap = 0
PHY-3002 : Step(30): len = 10496.2, overlap = 0
PHY-3002 : Step(31): len = 9762.3, overlap = 0
PHY-3002 : Step(32): len = 9863.3, overlap = 0
PHY-3002 : Step(33): len = 9685, overlap = 0
PHY-3002 : Step(34): len = 9210.9, overlap = 0
PHY-3002 : Step(35): len = 9352.3, overlap = 0
PHY-3002 : Step(36): len = 8979.9, overlap = 0
PHY-3002 : Step(37): len = 8790.1, overlap = 0
PHY-3002 : Step(38): len = 8848.6, overlap = 0
PHY-3002 : Step(39): len = 8937.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(40): len = 8248, overlap = 0
PHY-3002 : Step(41): len = 8219.4, overlap = 0
PHY-3002 : Step(42): len = 8249, overlap = 0
PHY-3002 : Step(43): len = 8362.4, overlap = 0
PHY-3002 : Step(44): len = 8495.6, overlap = 0
PHY-3002 : Step(45): len = 8530, overlap = 0
PHY-3002 : Step(46): len = 8524.1, overlap = 0
PHY-3002 : Step(47): len = 8666.3, overlap = 0
PHY-3002 : Step(48): len = 8679, overlap = 0
PHY-3002 : Step(49): len = 8802.9, overlap = 0
PHY-3002 : Step(50): len = 8546.5, overlap = 0
PHY-3002 : Step(51): len = 8737.9, overlap = 0
PHY-3002 : Step(52): len = 8749.2, overlap = 0
PHY-3002 : Step(53): len = 8731.9, overlap = 0
PHY-3002 : Step(54): len = 8809.3, overlap = 0
PHY-3002 : Step(55): len = 8013.3, overlap = 0
PHY-3002 : Step(56): len = 8224.1, overlap = 0
PHY-3002 : Step(57): len = 8329.1, overlap = 0
PHY-3002 : Step(58): len = 7874.3, overlap = 0
PHY-3002 : Step(59): len = 7813.9, overlap = 0
PHY-3002 : Step(60): len = 7690.5, overlap = 0
PHY-3002 : Step(61): len = 7139.2, overlap = 0
PHY-3002 : Step(62): len = 7199.3, overlap = 0
PHY-3002 : Step(63): len = 7017.6, overlap = 0
PHY-3002 : Step(64): len = 7033.3, overlap = 0
PHY-3002 : Step(65): len = 7064, overlap = 0
PHY-3002 : Step(66): len = 6479.3, overlap = 0
PHY-3002 : Step(67): len = 6502.1, overlap = 0
PHY-3002 : Step(68): len = 6529.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(69): len = 6248.9, overlap = 2.9375
PHY-3002 : Step(70): len = 6248.9, overlap = 2.9375
PHY-3002 : Step(71): len = 6209.1, overlap = 2.40625
PHY-3002 : Step(72): len = 6209.1, overlap = 2.40625
PHY-3002 : Step(73): len = 6149.9, overlap = 2.8125
PHY-3002 : Step(74): len = 6149.9, overlap = 2.8125
PHY-3002 : Step(75): len = 6130.7, overlap = 2.8125
PHY-3002 : Step(76): len = 6168.1, overlap = 2.5625
PHY-3002 : Step(77): len = 6221, overlap = 2.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.78 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/541.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7096, over cnt = 23(0%), over = 60, worst = 8
PHY-1001 : End global iterations;  0.023883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.09, top5 = 4.89, top10 = 2.60, top15 = 1.73.
PHY-1001 : End incremental global routing;  0.076631s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1839, tnet num: 539, tinst num: 407, tnode num: 2401, tedge num: 2958.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.237394s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (85.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.319184s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (73.4%)

OPT-1001 : Current memory(MB): used = 137, reserve = 108, peak = 137.
OPT-1001 : End physical optimization;  0.326227s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (71.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 80 SEQ to BLE.
SYN-4003 : Packing 66 remaining SEQ's ...
SYN-4005 : Packed 47 SEQ with LUT/SLICE
SYN-4006 : 51 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 191/282 primitive instances ...
PHY-3001 : End packing;  0.011723s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.3%)

PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 195 instances
RUN-1001 : 78 mslices, 78 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 471 nets
RUN-1001 : 251 nets have 2 pins
RUN-1001 : 179 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 193 instances, 156 slices, 6 macros(52 instances: 32 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 6811, Over = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000758878
PHY-3002 : Step(78): len = 6730.5, overlap = 4.75
PHY-3002 : Step(79): len = 6711.1, overlap = 4.5
PHY-3002 : Step(80): len = 6514.7, overlap = 5.25
PHY-3002 : Step(81): len = 6459.4, overlap = 5.25
PHY-3002 : Step(82): len = 6468.5, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00151776
PHY-3002 : Step(83): len = 6423, overlap = 5
PHY-3002 : Step(84): len = 6437.3, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055515s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (28.1%)

PHY-3001 : Trial Legalized: Len = 10097.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(85): len = 7652.1, overlap = 1.25
PHY-3002 : Step(86): len = 6872.4, overlap = 4.5
PHY-3002 : Step(87): len = 6566, overlap = 4.75
PHY-3002 : Step(88): len = 6407.5, overlap = 4.5
PHY-3002 : Step(89): len = 6407.5, overlap = 4.5
PHY-3002 : Step(90): len = 6314.8, overlap = 4.5
PHY-3002 : Step(91): len = 6314.8, overlap = 4.5
PHY-3002 : Step(92): len = 6300.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005149s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 8342.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 8376.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/471.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9576, over cnt = 36(0%), over = 64, worst = 5
PHY-1002 : len = 9808, over cnt = 19(0%), over = 34, worst = 5
PHY-1002 : len = 10280, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 10360, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.51, top5 = 7.07, top10 = 3.79, top15 = 2.53.
PHY-1001 : End incremental global routing;  0.103394s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1590, tnet num: 469, tinst num: 193, tnode num: 2041, tedge num: 2679.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.204607s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.313093s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (79.8%)

OPT-1001 : Current memory(MB): used = 139, reserve = 109, peak = 139.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 359/471.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.51, top5 = 7.07, top10 = 3.79, top15 = 2.53.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 16.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.364071s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (77.3%)

RUN-1003 : finish command "place" in  2.182234s wall, 1.140625s user + 0.343750s system = 1.484375s CPU (68.0%)

RUN-1004 : used memory is 131 MB, reserved memory is 101 MB, peak memory is 139 MB
RUN-1002 : start command "export_db responder_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 195 instances
RUN-1001 : 78 mslices, 78 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 471 nets
RUN-1001 : 251 nets have 2 pins
RUN-1001 : 179 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1590, tnet num: 469, tinst num: 193, tnode num: 2041, tedge num: 2679.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 78 mslices, 78 lslices, 33 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 266 clock pins, and constraint 451 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9480, over cnt = 34(0%), over = 62, worst = 5
PHY-1002 : len = 9736, over cnt = 19(0%), over = 34, worst = 5
PHY-1002 : len = 10224, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 10272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050014s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.2%)

PHY-1001 : Congestion index: top1 = 16.57, top5 = 7.02, top10 = 3.77, top15 = 2.52.
PHY-1001 : End global routing;  0.097023s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (32.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 152, reserve = 123, peak = 160.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : Current memory(MB): used = 422, reserve = 396, peak = 422.
PHY-1001 : End build detailed router design. 3.911871s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (83.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 12952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.492352s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (83.8%)

PHY-1001 : Current memory(MB): used = 454, reserve = 429, peak = 454.
PHY-1001 : End phase 1; 1.497925s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (83.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 82% nets.
PHY-1022 : len = 35152, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 454, reserve = 429, peak = 454.
PHY-1001 : End initial routed; 0.243685s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (57.7%)

PHY-1001 : Current memory(MB): used = 454, reserve = 429, peak = 454.
PHY-1001 : End phase 2; 0.243744s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (57.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 35152, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.020307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 35168, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.010977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.049614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 463, reserve = 439, peak = 463.
PHY-1001 : End phase 3; 0.204464s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.9%)

PHY-1003 : Routed, final wirelength = 35168
PHY-1001 : Current memory(MB): used = 464, reserve = 439, peak = 464.
PHY-1001 : End export database. 0.006207s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (755.2%)

PHY-1001 : End detail routing;  6.081810s wall, 4.890625s user + 0.046875s system = 4.937500s CPU (81.2%)

RUN-1003 : finish command "route" in  6.469538s wall, 5.109375s user + 0.046875s system = 5.156250s CPU (79.7%)

RUN-1004 : used memory is 424 MB, reserved memory is 398 MB, peak memory is 464 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder Device: EG4S20BG256***

IO Statistics
#IO                        33
  #input                    7
  #output                  26
  #inout                    0

Utilization Statistics
#lut                      279   out of  19600    1.42%
#reg                      181   out of  19600    0.92%
#le                       298
  #lut only               117   out of    298   39.26%
  #reg only                19   out of    298    6.38%
  #lut&reg                162   out of    298   54.36%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     4
  #oreg                    14
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                            Fanout
#1        CLK_dup_1                GCLK               io                 CLK_syn_2.di                      116
#2        U2/CLK1                  GCLK               lslice             U2/CLK1_reg_syn_38.q0             9
#3        U4/W_DigitronCS_Out_n    GCLK               mslice             U4/W_DigitronCS_Out_n_syn_9.f0    7
#4        Set_Time_dup_1           GCLK               io                 Set_Time_syn_2.di                 2
#5        U4/SingleNum_b_n4        GCLK               mslice             U4/sel1_syn_116.f0                2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      Key_In[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      Set_Time           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
     Buzzer_Out         OUTPUT        H11        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Key_Row[3]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     Key_Row[2]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Key_Row[1]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Key_Row[0]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     LED_Out[3]         OUTPUT         C2        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT         C1        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT         E4        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT         D3        LVCMOS33           8            NONE       OREG    
  LED_OverTime_Out      OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Run[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Run[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Run[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Run[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |responder           |298    |227     |52      |199     |0       |0       |
|  U1     |Sel_module          |59     |45      |7       |35      |0       |0       |
|  U2     |Timer_module        |57     |48      |7       |36      |0       |0       |
|  U3     |Buzzer_module       |39     |25      |6       |28      |0       |0       |
|  U4     |Digitron_NumDisplay |60     |51      |9       |29      |0       |0       |
|  U5     |key_filter          |33     |20      |11      |23      |0       |0       |
|  U6     |led8_module         |46     |34      |12      |27      |0       |0       |
|  U7     |countdown_module    |4      |4       |0       |3       |0       |0       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       217   
    #2         2       158   
    #3         3        11   
    #4         4        9    
    #5        5-10      28   
    #6       11-50      6    
    #7       51-100     1    
  Average     2.20           

RUN-1002 : start command "write_verilog simulation/responder_phy_sim.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim.v
RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1590, tnet num: 469, tinst num: 193, tnode num: 2041, tedge num: 2679.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file responder_phy.timing -sdf simulation/responder.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 266 clock pins, and constraint 451 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 5 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_dup_1
		Set_Time_dup_1
		U2/CLK1_syn_4
		U4/SingleNum_b_n4_syn_10
		U4/W_DigitronCS_Out_n_syn_4
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in responder_phy.timing, timing summary in responder_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf responder.sdf simulation/responder_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim_sta.v
RUN-1002 : start command "export_bid responder_inst.bid"
RUN-1002 : start command "bitgen -bit responder.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 155 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 348
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 471, pip num: 3147
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 619 valid insts, and 9811 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -unused_io_status pulldown" in  1.999593s wall, 3.421875s user + 0.000000s system = 3.421875s CPU (171.1%)

RUN-1004 : used memory is 433 MB, reserved memory is 410 MB, peak memory is 582 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240727_172745.log"
