// Seed: 114754517
module module_0 (
    output tri1 id_0,
    output supply1 id_1
);
  assign id_0 = id_3;
  reg id_4;
  assign id_1 = id_3;
  rpmos (id_5);
  if (id_3 && 1) begin
    initial begin
      begin
        id_5 <= id_5;
      end
      if (1)
        if (1 | 1'b0) id_4 = id_5;
        else id_3 = 1;
    end
    wire id_6, id_7;
    assign id_1 = id_3;
  end else wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6
    , id_17 = 1'h0,
    input wire id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10
    , id_18,
    input wire id_11,
    input uwire id_12,
    output uwire id_13,
    input uwire id_14,
    output uwire id_15
);
  wire id_19;
  initial assign id_13 = 1;
  assign id_15 = 1 != 1;
  module_0(
      id_0, id_13
  );
  wire id_20;
endmodule
