lbl_80C18220:
/* 80C18220 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80C18224 00000004  7C 08 02 A6 */	mflr r0
/* 80C18228 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80C1822C 0000000C  3C 60 00 00 */	lis r3, data_80C18A50@ha /* 80C18A50 */
/* 80C18230 00000010  38 63 00 00 */	addi r3, r3, data_80C18A50@l /* 80C18A50 */
/* 80C18234 00000014  48 00 00 45 */	bl ModuleConstructorsX
/* 80C18238 00000018  48 00 00 41 */	bl ModuleProlog
/* 80C1823C 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80C18240 00000020  7C 08 03 A6 */	mtlr r0
/* 80C18244 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80C18248 00000028  4E 80 00 20 */	blr 
