// Seed: 1148164878
module module_0 (
    input tri id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6
);
  wire id_8;
  wor  id_9, id_10 = id_0;
  id_11 :
  assert property (@(posedge 1) id_0)
  else $display(id_5 == "", 1, 1'b0, 1'b0);
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output supply1 id_8,
    input supply1 id_9,
    input uwire id_10
    , id_13,
    input wire id_11
);
  wire id_14;
  module_0(
      id_3, id_10, id_5, id_9, id_9, id_9, id_6
  );
endmodule
