#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun  3 09:13:01 2025
# Process ID         : 86149
# Current directory  : /home/nami/time_alignment_2stage/work/uvm/sim
# Command line       : xsim -log /home/nami/time_alignment_2stage/work/uvm/logs/simulate.log -mode tcl -source {xsim.dir/work.tb/xsim_script.tcl}
# Log file           : /home/nami/time_alignment_2stage/work/uvm/logs/simulate.log
# Journal file       : /home/nami/time_alignment_2stage/work/uvm/sim/xsim.jou
# Running On         : nami-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency      : 2304.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 8078 MB
# Swap memory        : 2243 MB
# Total Virtual      : 10322 MB
# Available Virtual  : 1507 MB
#-----------------------------------------------------------
source xsim.dir/work.tb/xsim_script.tcl
# xsim {work.tb} -testplusarg UVM_TESTNAME=top_test -testplusarg UVM_VERBOSITY=UVM_DEBUG -wdb {/home/nami/time_alignment_2stage/work/uvm/wdb/tb.wdb} -autoloadwcfg -tclbatch {/home/nami/time_alignment_2stage/verification/uvm/scripts/vivado/run.tcl} -onfinish quit -onerror stop -sv_seed 1
Time resolution is 100 ps
source /home/nami/time_alignment_2stage/verification/uvm/scripts/vivado/run.tcl
## set tclStart [clock seconds]
## set scriptsDir [file normalize [file dirname [info script]]]
## puts "This script is located in: $scriptsDir"
This script is located in: /home/nami/time_alignment_2stage/verification/uvm/scripts/vivado
## if { [file exists ${scriptsDir}/probe.tcl] } {
##   source -notrace -quiet ${scriptsDir}/probe.tcl
## }
## run all
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0ns: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0ns: reporter [RNTST] Running test top_test...
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0ns: reporter [UVMTOP] UVM testbench topology:
-------------------------------------------------------------------
Name                        Type                        Size  Value
-------------------------------------------------------------------
uvm_test_top                top_test                    -     @342 
  m_env                     top_env                     -     @355 
    m_timeAlign_agent       timeAlign_uvc_agent         -     @369 
      analysis_port         uvm_analysis_port           -     @700 
      m_driver              timeAlign_uvc_driver        -     @662 
        rsp_port            uvm_analysis_port           -     @681 
        seq_item_port       uvm_seq_item_pull_port      -     @671 
      m_monitor             timeAlign_uvc_monitor       -     @691 
        analysis_port       uvm_analysis_port           -     @714 
      m_sequencer           timeAlign_uvc_sequencer     -     @525 
        rsp_export          uvm_analysis_export         -     @534 
        seq_item_export     uvm_seq_item_pull_imp       -     @652 
        arbitration_queue   array                       0     -    
        lock_queue          array                       0     -    
        num_last_reqs       integral                    32    'd1  
        num_last_rsps       integral                    32    'd1  
    m_timeAlign_scoreboard  top_scoreboard              -     @515 
      timeAlign_imp_export  uvm_analysis_imp_timeAlign  -     @725 
    vsqr                    top_vsqr                    -     @378 
      rsp_export            uvm_analysis_export         -     @387 
      seq_item_export       uvm_seq_item_pull_imp       -     @505 
      arbitration_queue     array                       0     -    
      lock_queue            array                       0     -    
      num_last_reqs         integral                    32    'd1  
      num_last_rsps         integral                    32    'd1  
-------------------------------------------------------------------

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6725) @ 0ns: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 63 total
  Type Name
  ---------
  timeAlign_uvc_agent
  timeAlign_uvc_config
  timeAlign_uvc_driver
  timeAlign_uvc_monitor
  timeAlign_uvc_sequence_base
  timeAlign_uvc_sequence_item
  timeAlign_uvc_sequencer
  top_env
  top_scoreboard
  top_test
  top_test_vseq
  top_vsqr
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0ns: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=185) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=194) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=203) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=212) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=221) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=230) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=239) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=248) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=257) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=266) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15423) @ 0ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=275) PHASE READY TO END
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.m_timeAlign_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /home/nami/time_alignment_2stage/verification/uvm/sv/timeAlign_uvc_driver.sv(53) @ 35ns: uvm_test_top.m_env.m_timeAlign_agent.m_driver [timeAlign_uvc_driver] 
 ------ DRIVER (TimeAlign UVC) ------
TRANSACTION INFORMATION (TimeAlign UVC):
m_msb =     7, m_lsb =     5, m_dout = x

UVM_INFO /home/nami/time_alignment_2stage/verification/uvm/sv/timeAlign_uvc_monitor.sv(56) @ 40ns: uvm_test_top.m_env.m_timeAlign_agent.m_monitor [timeAlign_uvc_monitor] 
 ------ MONITOR (TimeAlign UVC) ------ 
TRANSACTION INFORMATION (TimeAlign UVC):
m_msb =     7, m_lsb =     5, m_dout =     0

ERROR: File: /home/nami/time_alignment_2stage/verification/uvm/env/top_scoreboard.sv Line: 54 : Accessing non-static members of a null object is not allowed.
Time: 40 ns  Iteration: 1  Process: /top_env_pkg/top_scoreboard::run_phase/Block51_295
  File: /home/nami/time_alignment_2stage/verification/uvm/env/top_scoreboard.sv
## if { [current_vcd -quiet] != ""} {
##   flush_vcd [current_vcd]
##   close_vcd [current_vcd]
## }
## puts "\[INFO\]: Simulation finished at [current_time]"
[INFO]: Simulation finished at 40 ns
## set tclStop [clock seconds]
## set seconds [expr ${tclStop} - ${tclStart} ]
## puts "\[INFO\]: Total elapsed-time for RUN: [format "%6.2f" [expr $seconds/1.0]] seconds"
[INFO]: Total elapsed-time for RUN:   0.00 seconds
exit
INFO: [Common 17-206] Exiting xsim at Tue Jun  3 09:13:35 2025...
