{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573673359598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573673359613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 20:29:19 2019 " "Processing started: Wed Nov 13 20:29:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573673359613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573673359613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573673359613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1573673360213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(47) " "Verilog HDL information at mem_prog.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573673360382 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DATA_WIDTH ../src/defines.vh 7 defines.vh(3) " "Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro \"REG_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 7" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673360505 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_ADDR_WIDTH ../src/defines.vh 8 defines.vh(4) " "Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro \"REG_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 8" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673360505 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DEPTH ../src/defines.vh 9 defines.vh(5) " "Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro \"REG_DEPTH\", which was defined in \"../src/defines.vh\", line 9" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673360505 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DATA_WIDTH ../src/defines.vh 12 defines.vh(8) " "Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro \"MEM_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 12" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673360505 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_ADDR_WIDTH ../src/defines.vh 13 defines.vh(9) " "Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro \"MEM_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 13" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673360505 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DEPTH ../src/defines.vh 14 defines.vh(10) " "Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro \"MEM_DEPTH\", which was defined in \"../src/defines.vh\", line 14" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673360505 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(45) " "Verilog HDL syntax error at core_execution_unit.v(45) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(46) " "Verilog HDL syntax error at core_execution_unit.v(46) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(47) " "Verilog HDL syntax error at core_execution_unit.v(47) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(48) " "Verilog HDL syntax error at core_execution_unit.v(48) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(49) " "Verilog HDL syntax error at core_execution_unit.v(49) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(50) " "Verilog HDL syntax error at core_execution_unit.v(50) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(51) " "Verilog HDL syntax error at core_execution_unit.v(51) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(52) " "Verilog HDL syntax error at core_execution_unit.v(52) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(53) " "Verilog HDL syntax error at core_execution_unit.v(53) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(55) " "Verilog HDL syntax error at core_execution_unit.v(55) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(56) " "Verilog HDL syntax error at core_execution_unit.v(56) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(63) " "Verilog HDL syntax error at core_execution_unit.v(63) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(64) " "Verilog HDL syntax error at core_execution_unit.v(64) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(68) " "Verilog HDL syntax error at core_execution_unit.v(68) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(69) " "Verilog HDL syntax error at core_execution_unit.v(69) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(70) " "Verilog HDL syntax error at core_execution_unit.v(70) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(72) " "Verilog HDL syntax error at core_execution_unit.v(72) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(134) " "Verilog HDL syntax error at core_execution_unit.v(134) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(169) " "Verilog HDL syntax error at core_execution_unit.v(169) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/top.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673360613 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_csr_unit.v(43) " "Verilog HDL syntax error at core_csr_unit.v(43) near text \"=\";  expecting an operand" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360705 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_csr_unit.v(44) " "Verilog HDL syntax error at core_csr_unit.v(44) near text \"=\";  expecting an operand" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360705 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_csr_unit.v(51) " "Verilog HDL syntax error at core_csr_unit.v(51) near text \"=\";  expecting an operand" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360705 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "crs_unit core_csr_unit.v(8) " "Ignored design unit \"crs_unit\" at core_csr_unit.v(8) due to previous errors" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673360705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_csr_unit/core_csr_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_csr_unit/core_csr_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673360705 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "timer core_csr_unit_timer.v(6) " "Verilog HDL error at core_csr_unit_timer.v(6): module \"timer\" cannot be declared more than once" {  } { { "../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673360767 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "timer core_csr_unit_timer.v(6) " "HDL info at core_csr_unit_timer.v(6): see declaration for object \"timer\"" {  } { { "../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673360767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_csr_unit/core_csr_unit_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_csr_unit/core_csr_unit_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673360767 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "alu core_execution_unit_alu.v(7) " "Verilog HDL error at core_execution_unit_alu.v(7): module \"alu\" cannot be declared more than once" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673360859 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alu core_execution_unit_alu.v(7) " "HDL info at core_execution_unit_alu.v(7): see declaration for object \"alu\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673360859 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lis core_execution_unit_lis.v(10) " "Ignored design unit \"lis\" at core_execution_unit_lis.v(10) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673360874 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "br core_execution_unit_br.v(10) " "Ignored design unit \"br\" at core_execution_unit_br.v(10) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673360874 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_WIDTH core_execution_unit.v(39) " "Verilog HDL Compiler Directive warning at core_execution_unit.v(39): text macro \"ALU_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 39 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573673360874 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_OP_WIDTH core_execution_unit.v(40) " "Verilog HDL Compiler Directive warning at core_execution_unit.v(40): text macro \"LIS_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 40 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573673360874 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BR_OP_WIDTH core_execution_unit.v(41) " "Verilog HDL Compiler Directive warning at core_execution_unit.v(41): text macro \"BR_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 41 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CSR_OP_WIDTH core_execution_unit.v(42) " "Verilog HDL Compiler Directive warning at core_execution_unit.v(42): text macro \"CSR_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 42 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DATA_ORIGIN_WIDTH core_execution_unit.v(43) " "Verilog HDL Compiler Directive warning at core_execution_unit.v(43): text macro \"DATA_ORIGIN_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 43 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(45) " "Verilog HDL syntax error at core_execution_unit.v(45) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(46) " "Verilog HDL syntax error at core_execution_unit.v(46) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(47) " "Verilog HDL syntax error at core_execution_unit.v(47) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(48) " "Verilog HDL syntax error at core_execution_unit.v(48) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(49) " "Verilog HDL syntax error at core_execution_unit.v(49) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(50) " "Verilog HDL syntax error at core_execution_unit.v(50) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(51) " "Verilog HDL syntax error at core_execution_unit.v(51) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(52) " "Verilog HDL syntax error at core_execution_unit.v(52) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(53) " "Verilog HDL syntax error at core_execution_unit.v(53) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(55) " "Verilog HDL syntax error at core_execution_unit.v(55) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(56) " "Verilog HDL syntax error at core_execution_unit.v(56) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(63) " "Verilog HDL syntax error at core_execution_unit.v(63) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(64) " "Verilog HDL syntax error at core_execution_unit.v(64) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(68) " "Verilog HDL syntax error at core_execution_unit.v(68) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(69) " "Verilog HDL syntax error at core_execution_unit.v(69) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(70) " "Verilog HDL syntax error at core_execution_unit.v(70) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673360890 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "alu core_execution_unit_alu.v(7) " "Verilog HDL error at core_execution_unit_alu.v(7): module \"alu\" cannot be declared more than once" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673360967 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alu core_execution_unit_alu.v(7) " "HDL info at core_execution_unit_alu.v(7): see declaration for object \"alu\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673360967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_alu.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673360967 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "br core_execution_unit_br.v(10) " "Verilog HDL error at core_execution_unit_br.v(10): module \"br\" cannot be declared more than once" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673360997 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "br core_execution_unit_br.v(10) " "HDL info at core_execution_unit_br.v(10): see declaration for object \"br\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673360997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361013 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lis core_execution_unit_lis.v(10) " "Verilog HDL error at core_execution_unit_lis.v(10): module \"lis\" cannot be declared more than once" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361044 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lis core_execution_unit_lis.v(10) " "HDL info at core_execution_unit_lis.v(10): see declaration for object \"lis\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361044 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "controlUnit core_control_unit.v(7) " "Verilog HDL error at core_control_unit.v(7): module \"controlUnit\" cannot be declared more than once" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361167 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "controlUnit core_control_unit.v(7) " "HDL info at core_control_unit.v(7): see declaration for object \"controlUnit\"" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361167 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "programCounter core_program_counter.v(6) " "Ignored design unit \"programCounter\" at core_program_counter.v(6) due to previous errors" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673361197 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DATA_WIDTH ../src/defines.vh 7 defines.vh(3) " "Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro \"REG_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 7" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673361213 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_ADDR_WIDTH ../src/defines.vh 8 defines.vh(4) " "Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro \"REG_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 8" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673361213 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DEPTH ../src/defines.vh 9 defines.vh(5) " "Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro \"REG_DEPTH\", which was defined in \"../src/defines.vh\", line 9" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673361213 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DATA_WIDTH ../src/defines.vh 12 defines.vh(8) " "Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro \"MEM_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 12" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673361213 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_ADDR_WIDTH ../src/defines.vh 13 defines.vh(9) " "Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro \"MEM_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 13" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673361213 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DEPTH ../src/defines.vh 14 defines.vh(10) " "Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro \"MEM_DEPTH\", which was defined in \"../src/defines.vh\", line 14" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673361213 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regFile core_regfile.v(7) " "Ignored design unit \"regFile\" at core_regfile.v(7) due to previous errors" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673361244 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu core_execution_unit_alu.v(7) " "Ignored design unit \"alu\" at core_execution_unit_alu.v(7) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673361259 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lis core_execution_unit_lis.v(10) " "Ignored design unit \"lis\" at core_execution_unit_lis.v(10) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "br core_execution_unit_br.v(10) " "Ignored design unit \"br\" at core_execution_unit_br.v(10) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(45) " "Verilog HDL syntax error at core_execution_unit.v(45) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(46) " "Verilog HDL syntax error at core_execution_unit.v(46) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(47) " "Verilog HDL syntax error at core_execution_unit.v(47) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(48) " "Verilog HDL syntax error at core_execution_unit.v(48) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(49) " "Verilog HDL syntax error at core_execution_unit.v(49) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(50) " "Verilog HDL syntax error at core_execution_unit.v(50) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(51) " "Verilog HDL syntax error at core_execution_unit.v(51) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(52) " "Verilog HDL syntax error at core_execution_unit.v(52) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(53) " "Verilog HDL syntax error at core_execution_unit.v(53) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(55) " "Verilog HDL syntax error at core_execution_unit.v(55) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(56) " "Verilog HDL syntax error at core_execution_unit.v(56) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(63) " "Verilog HDL syntax error at core_execution_unit.v(63) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(64) " "Verilog HDL syntax error at core_execution_unit.v(64) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673361305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361351 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "controlUnit core_control_unit.v(7) " "Verilog HDL error at core_control_unit.v(7): module \"controlUnit\" cannot be declared more than once" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361428 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "controlUnit core_control_unit.v(7) " "HDL info at core_control_unit.v(7): see declaration for object \"controlUnit\"" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_control_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_control_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361443 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "programCounter core_program_counter.v(6) " "Verilog HDL error at core_program_counter.v(6): module \"programCounter\" cannot be declared more than once" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361505 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "programCounter core_program_counter.v(6) " "HDL info at core_program_counter.v(6): see declaration for object \"programCounter\"" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_program_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_program_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361505 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "regFile core_regfile.v(7) " "Verilog HDL error at core_regfile.v(7): module \"regFile\" cannot be declared more than once" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361582 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "regFile core_regfile.v(7) " "HDL info at core_regfile.v(7): see declaration for object \"regFile\"" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_regfile.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_regfile.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361582 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "dataMem mem_data.v(10) " "Verilog HDL error at mem_data.v(10): module \"dataMem\" cannot be declared more than once" {  } { { "../src/mem/mem_data.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_data.v" 10 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361674 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataMem mem_data.v(10) " "HDL info at mem_data.v(10): see declaration for object \"dataMem\"" {  } { { "../src/mem/mem_data.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_data.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/mem/mem_data.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/mem/mem_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(47) " "Verilog HDL information at mem_prog.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573673361751 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "progMem mem_prog.v(9) " "Verilog HDL error at mem_prog.v(9): module \"progMem\" cannot be declared more than once" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573673361751 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "progMem mem_prog.v(9) " "HDL info at mem_prog.v(9): see declaration for object \"progMem\"" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573673361751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/mem/mem_prog.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/mem/mem_prog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573673361751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/RV32i-Verilog/Quartus/RV32i.map.smsg " "Generated suppressed messages file X:/RV32i-Verilog/Quartus/RV32i.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1573673361905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 70 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 70 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573673362135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 20:29:22 2019 " "Processing ended: Wed Nov 13 20:29:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573673362135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573673362135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573673362135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573673362135 ""}
