# Generated by Yosys 0.9 (git sha1 1979e0b)

.model demo
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=pixel_data[10] I1=pixel_data[9] I2=$0\pixel_bit_counter[3:0][1] I3=$false O=$abc$5138$new_n242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=pixel_data[14] I1=pixel_data[13] I2=$0\pixel_bit_counter[3:0][1] I3=$false O=$abc$5138$new_n244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=pixel_data[6] I1=pixel_data[5] I2=$0\pixel_bit_counter[3:0][1] I3=$false O=$abc$5138$new_n246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=pixel_data[2] I1=pixel_data[1] I2=$0\pixel_bit_counter[3:0][1] I3=$false O=$abc$5138$new_n248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$5138$new_n252_ I1=$abc$5138$new_n251_ I2=$0\pixel_bit_counter[3:0][1] I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 O=$abc$5138$new_n250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=pixel_data[15] I1=pixel_data[3] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$new_n251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=pixel_data[7] I1=pixel_data[11] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$new_n252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_ I3=$false O=$abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[2] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[6] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[5] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$new_n258_ I1=$abc$5138$new_n257_ I2=$0\pixel_bit_counter[3:0][1] I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 O=$abc$5138$new_n256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=pixel_data[12] I1=pixel_data[0] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$new_n257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=pixel_data[4] I1=pixel_data[8] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$new_n258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$5138$new_n263_ I1=$abc$5138$new_n264_ I2=$abc$5138$new_n500_ I3=$0\bit_counter[2:0][1] O=$abc$5138$shiftx$demo.v:368$385.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=data[1] I1=data[0] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116 O=$abc$5138$new_n263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data[5] I1=data[4] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 O=$abc$5138$new_n264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=state[3] I1=$abc$5138$new_n266_ I2=state[2] I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[0] I1=state[4] I2=state[5] I3=state[1] O=$abc$5138$new_n266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5100 I1=$abc$5138$procmux$609.B_AND_S[38]_new_ I2=$abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_ I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=state[1] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ I2=$abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_ I3=$false O=$abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$abc$5138$new_n270_ I3=$false O=$abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=state[4] I3=state[5] O=$abc$5138$new_n270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_ I3=state[0] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5138$new_n274_ I1=$0\scl[0:0] I2=state[1] I3=state[0] O=$abc$5138$procmux$609.B_AND_S[38]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[3] I1=state[4] I2=state[5] I3=state[2] O=$abc$5138$new_n274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5104 I1=$abc$5138$procmux$609.B_AND_S[67]_new_ I2=$abc$5138$procmux$609.B_AND_S[66]_new_ I3=$abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_ O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5103
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$5138$new_n282_ I1=$abc$5138$new_n279_ I2=$abc$5138$auto$alumacc.cc:491:replace_alu$788[15] I3=$abc$5138$procmux$609.B_AND_S[67]_new_ O=$abc$5138$procmux$609.B_AND_S[66]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$5138$new_n278_ I3=$false O=$abc$5138$procmux$609.B_AND_S[67]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[3] I1=state[2] I2=state[4] I3=state[5] O=$abc$5138$new_n278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5138$new_n280_ I1=$abc$5138$new_n281_ I2=$false I3=$false O=$abc$5138$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[2] I1=delay[11] I2=delay[10] I3=delay[3] O=$abc$5138$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[9] I2=delay[8] I3=delay[0] O=$abc$5138$new_n281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2250[2]_new_ I2=$false I3=$false O=$abc$5138$new_n282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[13] I1=delay[15] I2=delay[14] I3=delay[12] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[4] I1=delay[5] I2=delay[6] I3=delay[7] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2250[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ I1=state[1] I2=$false I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5091
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$5138$sub$demo.v:521$397_Y[0] I1=$abc$5138$procmux$609.B_AND_S[7]_new_ I2=$abc$5138$new_n313_ I3=$abc$5138$procmux$494.B_AND_S[14]_new_ O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=cmd_bram_inst.valid_out I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[7]_new_inv_ I2=$abc$5138$new_n288_ I3=$abc$5138$new_n304_ O=$abc$5138$procmux$494.B_AND_S[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_ I1=$abc$5138$new_n289_ I2=$abc$5138$procmux$501_CMP_new_ I3=$abc$5138$new_n292_ O=$abc$5138$new_n288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_ I2=cmd_bram_inst.data_out[0] I3=cmd_bram_inst.data_out[1] O=$abc$5138$new_n289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100110101
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=cmd_bram_inst.data_out[4] I2=cmd_bram_inst.data_out[6] I3=cmd_bram_inst.data_out[7] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[4] I2=cmd_bram_inst.data_out[5] I3=cmd_bram_inst.data_out[7] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_ I3=$abc$5138$new_n294_ O=$abc$5138$new_n292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[2] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[0] I3=$false O=$abc$5138$new_n294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1385[1]_new_inv_ I3=cmd_bram_inst.data_out[1] O=$abc$5138$procmux$501_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=cmd_bram_inst.data_out[2] I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1385[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[7] I2=cmd_bram_inst.data_out[5] I3=cmd_bram_inst.data_out[4] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=cmd_bram_inst.data_out[2] I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_ I1=$abc$5138$new_n300_ I2=$abc$5138$procmux$503_CMP_new_ I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1390[1]_new_inv_ I2=cmd_bram_inst.data_out[1] I3=$false O=$abc$5138$new_n300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1433[3]_new_inv_ I2=cmd_bram_inst.data_out[5] I3=cmd_bram_inst.data_out[4] O=$abc$5138$procmux$503_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[7] I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1433[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=cmd_bram_inst.data_out[3] I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=params_left[0] I1=cmd_bram_inst.valid_out I2=state[3] I3=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 O=$abc$5138$new_n304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$5138$new_n270_ I1=state[2] I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=param_bram_inst.valid_out I3=$false O=$abc$5138$procmux$609.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_ I1=$abc$5138$new_n309_ I2=$abc$5138$new_n310_ I3=$abc$5138$new_n311_ O=$abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=params_left[2] I1=params_left[3] I2=params_left[4] I3=params_left[5] O=$abc$5138$new_n309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[10] I1=params_left[11] I2=params_left[12] I3=params_left[13] O=$abc$5138$new_n310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[6] I1=params_left[7] I2=params_left[8] I3=params_left[9] O=$abc$5138$new_n311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5138$new_n270_ I1=state[3] I2=state[2] I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=param_bram_inst.valid_out I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=params_left[0] I3=$false O=$abc$5138$new_n313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:168:logic_reduce$1020[0]_new_inv_ I1=$abc$5138$procmux$609.B_AND_S[7]_new_ I2=$abc$5138$new_n315_ I3=$abc$5138$new_n318_ O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I1=params_left[0] I2=$abc$5138$new_n316_ I3=params_left[1] O=$abc$5138$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=param_bram_inst.valid_out I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_ I3=$false O=$abc$5138$new_n316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=state[3] I1=cmd_bram_inst.valid_out I2=state[2] I3=$abc$5138$new_n270_ O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2454[1]_new_ I1=$abc$5138$auto$opt_reduce.cc:132:opt_mux$729_new_ I2=$abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_ I3=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 O=$abc$5138$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$new_n289_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_ I2=$false I3=$false O=$abc$5138$auto$opt_reduce.cc:132:opt_mux$729_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[3] I1=$abc$5138$new_n270_ I2=state[2] I3=cmd_bram_inst.valid_out O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_ I1=cmd_bram_inst.data_out[1] I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1534[0]_new_inv_ I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1510[1]_new_inv_ O=$abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_ I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2454[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=cmd_bram_inst.data_out[2] I2=cmd_bram_inst.data_out[0] I3=cmd_bram_inst.data_out[1] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$procmux$497_Y[2]_new_inv_ I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$new_n325_ I3=$false O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[2] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[2] O=$abc$5138$new_n325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1558[0]_new_inv_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1654[1]_new_inv_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ I3=$abc$5138$new_n327_ O=$abc$5138$procmux$497_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[1] I3=$false O=$abc$5138$new_n327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[3] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[3] O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n332_ I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$new_n331_ I3=$abc$5138$new_n330_ O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[4] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[4] O=$abc$5138$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[5] I3=$false O=$abc$5138$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=cmd_bram_inst.data_out[2] I2=cmd_bram_inst.data_out[6] I3=cmd_bram_inst.data_out[7] O=$abc$5138$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[5] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[5] O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[6] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[6] O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[7] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[7] O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[8] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[8] O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n339_ I1=$abc$5138$new_n338_ I2=$false I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[9] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[9] O=$abc$5138$new_n338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$5138$procmux$497_Y[13]_new_ I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$false I3=$false O=$abc$5138$new_n339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ I2=$false I3=$false O=$abc$5138$procmux$497_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[10] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[10] O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[11] I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$abc$5138$sub$demo.v:521$397_Y[11] O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[12] I2=$abc$5138$new_n344_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$5138$sub$demo.v:521$397_Y[12] I1=$abc$5138$procmux$609.B_AND_S[7]_new_ I2=$abc$5138$new_n339_ I3=$false O=$abc$5138$new_n344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$5138$new_n316_ I1=params_left[13] I2=$abc$5138$new_n346_ I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$5138$sub$demo.v:521$397_Y[13] I1=$abc$5138$procmux$609.B_AND_S[7]_new_ I2=$abc$5138$new_n339_ I3=$false O=$abc$5138$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 I1=$abc$5138$procmux$474_CMP_new_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$5138$new_n278_ I1=state[1] I2=state[0] I3=$false O=$abc$5138$procmux$474_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_ I1=$abc$5138$new_n350_ I2=$false I3=$false O=$0\cb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=param_bram_inst.valid_out I1=$abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_ I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I3=$abc$5138$new_n351_ O=$abc$5138$new_n350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_ I2=$abc$5138$procmux$474_CMP_new_ I3=cb_rd_en O=$abc$5138$new_n351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_ I1=$abc$5138$new_n353_ I2=$abc$5138$auto$alumacc.cc:491:replace_alu$775[15] I3=$abc$5138$procmux$474_CMP_new_ O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[0]_new_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[1]_new_ I3=$false O=$abc$5138$new_n353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=delay[7] I1=delay[5] I2=delay[6] I3=delay[4] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=delay[10] I1=delay[11] I2=delay[9] I3=delay[8] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2128[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[0] I1=delay[2] I2=delay[1] I3=delay[3] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$5138$new_n359_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544 I2=$false I3=$false O=$0\pb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:168:logic_reduce$1035_new_inv_ I1=param_bram_inst.valid_out I2=pb_rd_en I3=$abc$5138$new_n360_ O=$abc$5138$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=state[1] I1=pb_rd_en I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ O=$abc$5138$new_n360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[7] I2=$abc$5138$new_n362_ I3=$false O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[7] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[7] O=$abc$5138$new_n362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$procmux$497_Y[13]_new_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=param_bram_inst.valid_out I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$procmux$497_Y[13]_new_ I1=param_bram_inst.valid_out I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I3=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4435_new_inv_ O=$abc$5138$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[6] I2=$abc$5138$new_n366_ I3=$false O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[6] O=$abc$5138$new_n366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[5] I2=$abc$5138$new_n368_ I3=$false O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[5] O=$abc$5138$new_n368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[4] I2=$abc$5138$new_n370_ I3=$false O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[4] O=$abc$5138$new_n370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[3] I2=$abc$5138$new_n372_ I3=$false O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[3] O=$abc$5138$new_n372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[2] I2=$abc$5138$new_n374_ I3=$false O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[2] O=$abc$5138$new_n374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[1] I2=$abc$5138$new_n376_ I3=$false O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[1] O=$abc$5138$new_n376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$new_n364_ I1=data[0] I2=$abc$5138$new_n378_ I3=$false O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3820_new_inv_ I3=param_bram_inst.data_out[0] O=$abc$5138$new_n378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5138$procmux$553_CMP_new_ I1=$abc$5138$auto$opt_reduce.cc:132:opt_mux$731_new_inv_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$5138$new_n274_ I1=state[1] I2=state[0] I3=$false O=$abc$5138$procmux$553_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ I1=$abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=state[0] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_ I2=$abc$5138$auto$simplemap.cc:168:logic_reduce$1824_new_inv_ I3=$abc$5138$auto$ice40_ffinit.cc:140:execute$5091 O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=state[1] I1=$abc$5138$new_n274_ I2=$false I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$5138$new_n278_ I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[15] O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=delay[3] I1=$abc$5138$new_n387_ I2=$abc$5138$auto$alumacc.cc:491:replace_alu$759[15] I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_ O=$abc$5138$procmux$609.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[2] I3=$abc$5138$new_n353_ O=$abc$5138$new_n387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$new_n389_ I1=state[3] I2=state[2] I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[1] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_ I2=state[0] I3=$false O=$abc$5138$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$new_n353_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2198[3]_new_ I2=$abc$5138$auto$alumacc.cc:491:replace_alu$775[15] I3=$abc$5138$procmux$474_CMP_new_ O=$abc$5138$procmux$609.B_AND_S[60]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5138$new_n279_ I1=$abc$5138$new_n282_ I2=$abc$5138$auto$alumacc.cc:491:replace_alu$788[15] I3=$abc$5138$procmux$609.B_AND_S[67]_new_ O=$abc$5138$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[14] O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[13] O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[12] O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[11] O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[10] O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[9] O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[8] O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[7] O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[6] O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[5] O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[4] O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[3] O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[2] O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[1]_new_inv_ O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$false I3=$false O=$abc$5138$add$demo.v:217$371_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n391_ I3=$abc$5138$add$demo.v:217$371_Y[0] O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5138$new_n278_ I1=state[1] I2=$abc$5138$new_n409_ I3=$false O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$5138$new_n270_ I1=$abc$5138$new_n389_ I2=state[3] I3=state[2] O=$abc$5138$new_n409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[45]_new_ I1=$abc$5138$new_n411_ I2=$abc$5138$new_n419_ I3=$false O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=param_bram_inst.valid_out I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ I3=$abc$5138$new_n412_ O=$abc$5138$new_n411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_ I1=$abc$5138$procmux$553_CMP_new_ I2=$0\scl[0:0] I3=$false O=$abc$5138$new_n412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$5138$new_n266_ I3=$false O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5138$new_n417_ I1=$abc$5138$new_n415_ I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ I3=$false O=$abc$5138$procmux$609.B_AND_S[45]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_ I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_ I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ O=$abc$5138$new_n415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$auto$wreduce.cc:455:run$746[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ I3=$abc$5138$auto$wreduce.cc:455:run$744[3]_new_inv_ O=$abc$5138$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I1=$0\bit_counter[2:0][1] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116 I3=$false O=$abc$5138$auto$wreduce.cc:455:run$744[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$5138$new_n270_ I1=$abc$5138$new_n389_ I2=state[2] I3=state[3] O=$abc$5138$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[2]_new_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=$abc$5138$new_n422_ I3=$abc$5138$new_n421_ O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_ I2=$abc$5138$auto$ice40_ffinit.cc:140:execute$5091 I3=$false O=$abc$5138$new_n421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[5]_new_ I1=$abc$5138$new_n424_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[4]_new_ I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_ O=$abc$5138$new_n422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$new_n415_ I1=$abc$5138$new_n417_ I2=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ I3=$abc$5138$procmux$609.B_AND_S[38]_new_ O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I1=$abc$5138$auto$wreduce.cc:455:run$738[2]_new_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ I3=$false O=$abc$5138$new_n424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=$abc$5138$new_n426_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1004[1]_new_inv_ I3=cmd_bram_inst.data_out[4] O=$abc$5138$auto$wreduce.cc:455:run$738[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[6] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[0] O=$abc$5138$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[1]_new_ I1=$abc$5138$new_n429_ I2=$abc$5138$new_n431_ I3=$abc$5138$new_n435_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=delay[3] I1=$abc$5138$new_n387_ I2=$abc$5138$auto$alumacc.cc:491:replace_alu$759[15] I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[0]_new_ O=$abc$5138$procmux$609.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=state[2] I1=$abc$5138$new_n266_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[1]_new_ I3=$abc$5138$procmux$553_CMP_new_ O=$abc$5138$new_n429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$5138$auto$wreduce.cc:455:run$738[2]_new_ I1=state[1] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[60]_new_ I1=$abc$5138$procmux$609.B_AND_S[43]_new_inv_ I2=$false I3=$false O=$abc$5138$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5138$auto$wreduce.cc:455:run$744[1]_new_inv_ I1=$abc$5138$auto$wreduce.cc:455:run$746[1]_new_inv_ I2=$abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_ I3=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ O=$abc$5138$procmux$609.B_AND_S[43]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$auto$wreduce.cc:455:run$746[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I1=$0\bit_counter[2:0][1] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116 I3=$false O=$abc$5138$auto$wreduce.cc:455:run$744[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[3] I1=$abc$5138$new_n389_ I2=$abc$5138$procmux$609.B_AND_S[7]_new_ I3=$false O=$abc$5138$new_n435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_ I1=$abc$5138$new_n444_ I2=$abc$5138$new_n446_ I3=$false O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$5138$new_n288_ I1=$abc$5138$new_n438_ I2=$abc$5138$new_n443_ I3=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3085[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$5138$auto$opt_reduce.cc:132:opt_mux$727_new_ I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[0]_new_ I2=$abc$5138$auto$wreduce.cc:455:run$738[2]_new_ I3=$abc$5138$new_n441_ O=$abc$5138$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5138$new_n331_ I1=$abc$5138$new_n332_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1438[0]_new_inv_ I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ O=$abc$5138$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[2] I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1342[1]_new_inv_ I3=cmd_bram_inst.data_out[0] O=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$2213[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1337[1]_new_inv_ I1=$abc$5138$new_n300_ I2=$abc$5138$procmux$503_CMP_new_ I3=$abc$5138$procmux$497_Y[2]_new_inv_ O=$abc$5138$new_n443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5138$procmux$609.B_AND_S[66]_new_ I1=$abc$5138$procmux$609.B_AND_S[60]_new_ I2=$abc$5138$new_n445_ I3=$abc$5138$new_n409_ O=$abc$5138$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[2] I2=$abc$5138$new_n270_ I3=$false O=$abc$5138$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[1] I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3034[1]_new_ I3=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3051[3]_new_inv_ O=$abc$5138$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544 I1=$abc$5138$new_n448_ I2=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$3068[2]_new_ I3=$abc$5138$new_n419_ O=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=state[3] I1=$abc$5138$auto$simplemap.cc:127:simplemap_reduce$1064[2]_new_inv_ I2=$false I3=$false O=$abc$5138$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755 I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5138$procmux$497_Y[13]_new_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3832_new_ I2=param_bram_inst.valid_out I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354 I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 I1=cb_rd_addr[0] I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 I1=pb_rd_addr[0] I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4656
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5138$auto$alumacc.cc:491:replace_alu$770[6] I1=$abc$5138$procmux$609.B_AND_S[7]_new_ I2=$false I3=$false O=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5115
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][0] I1=$false I2=$false I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$false I2=$false I3=$false O=pixel_bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][2] I1=$false I2=$false I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][3] I1=$false I2=$false I3=$false O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092 I1=$false I2=$false I3=$false O=DC
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5096 I1=$false I2=$false I3=$false O=MOSI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5100 I1=$false I2=$false I3=$false O=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5104 I1=$false I2=$false I3=$false O=RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 I1=$false I2=$false I3=$false O=pixel_bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I1=$false I2=$false I3=$false O=pixel_bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 I1=$false I2=$false I3=$false O=pixel_bit_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cb_rd_addr[1] I1=$false I2=$false I3=$false O=$0\cb_rd_addr[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pb_rd_addr[1] I1=$false I2=$false I3=$false O=$0\pb_rd_addr[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5138$new_n242_ I1=$abc$5138$new_n248_ I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132 O=$abc$5138$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$5138$new_n244_ I1=$abc$5138$new_n246_ I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128 I3=$abc$5138$new_n494_ O=$abc$5138$new_n495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$5138$new_n495_ I1=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120 I2=$0\pixel_bit_counter[3:0][1] I3=$abc$5138$new_n256_ O=$abc$5138$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=$abc$5138$shiftx$demo.v:368$385.buffer[0]_new_inv_ I1=$abc$5138$new_n250_ I2=$abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_ I3=$false O=$abc$5138$new_n497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$5138$new_n496_ I1=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3749_new_ I2=$abc$5138$auto$simplemap.cc:250:simplemap_eqne$3742[0]_new_inv_ I3=$abc$5138$new_n497_ O=$abc$5138$auto$ice40_ffinit.cc:140:execute$5095
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100111111
.gate SB_LUT4 I0=data[6] I1=data[2] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I3=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116 O=$abc$5138$new_n499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=data[7] I1=data[3] I2=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108 I3=$abc$5138$new_n499_ O=$abc$5138$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[10] CO=$auto$alumacc.cc:474:replace_alu$757.C[11] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[11] CO=$auto$alumacc.cc:474:replace_alu$757.C[12] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[12] CO=$auto$alumacc.cc:474:replace_alu$757.C[13] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[13] CO=$auto$alumacc.cc:474:replace_alu$757.C[14] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[14] CO=$auto$alumacc.cc:474:replace_alu$757.C[15] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[15] CO=$abc$5138$auto$alumacc.cc:491:replace_alu$759[15] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[0] CO=$auto$alumacc.cc:474:replace_alu$757.C[2] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[2] CO=$auto$alumacc.cc:474:replace_alu$757.C[3] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[3] CO=$auto$alumacc.cc:474:replace_alu$757.C[4] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[4] CO=$auto$alumacc.cc:474:replace_alu$757.C[5] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[5] CO=$auto$alumacc.cc:474:replace_alu$757.C[6] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[6] CO=$auto$alumacc.cc:474:replace_alu$757.C[7] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[7] CO=$auto$alumacc.cc:474:replace_alu$757.C[8] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[8] CO=$auto$alumacc.cc:474:replace_alu$757.C[9] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$757.C[9] CO=$auto$alumacc.cc:474:replace_alu$757.C[10] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:642|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=pb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$768.C[2] I0=pb_rd_addr[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:517|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$768.C[2] CO=$auto$alumacc.cc:474:replace_alu$768.C[3] I0=pb_rd_addr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:517|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$768.C[3] CO=$auto$alumacc.cc:474:replace_alu$768.C[4] I0=pb_rd_addr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:517|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$768.C[4] CO=$auto$alumacc.cc:474:replace_alu$768.C[5] I0=pb_rd_addr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:517|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$768.C[5] CO=$auto$alumacc.cc:474:replace_alu$768.C[6] I0=pb_rd_addr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:517|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$768.C[6] CO=$abc$5138$auto$alumacc.cc:491:replace_alu$770[6] I0=pb_rd_addr[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:517|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[10] CO=$auto$alumacc.cc:474:replace_alu$773.C[11] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[11] CO=$auto$alumacc.cc:474:replace_alu$773.C[12] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[12] CO=$auto$alumacc.cc:474:replace_alu$773.C[13] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[13] CO=$auto$alumacc.cc:474:replace_alu$773.C[14] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[14] CO=$auto$alumacc.cc:474:replace_alu$773.C[15] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[15] CO=$abc$5138$auto$alumacc.cc:491:replace_alu$775[15] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[0] CO=$auto$alumacc.cc:474:replace_alu$773.C[2] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[2] CO=$auto$alumacc.cc:474:replace_alu$773.C[3] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[3] CO=$auto$alumacc.cc:474:replace_alu$773.C[4] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[4] CO=$auto$alumacc.cc:474:replace_alu$773.C[5] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[5] CO=$auto$alumacc.cc:474:replace_alu$773.C[6] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[6] CO=$auto$alumacc.cc:474:replace_alu$773.C[7] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[7] CO=$auto$alumacc.cc:474:replace_alu$773.C[8] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[8] CO=$auto$alumacc.cc:474:replace_alu$773.C[9] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$773.C[9] CO=$auto$alumacc.cc:474:replace_alu$773.C[10] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:238|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[10] CO=$auto$alumacc.cc:474:replace_alu$786.C[11] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[11] CO=$auto$alumacc.cc:474:replace_alu$786.C[12] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[12] CO=$auto$alumacc.cc:474:replace_alu$786.C[13] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[13] CO=$auto$alumacc.cc:474:replace_alu$786.C[14] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[14] CO=$auto$alumacc.cc:474:replace_alu$786.C[15] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[15] CO=$abc$5138$auto$alumacc.cc:491:replace_alu$788[15] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[1] CO=$auto$alumacc.cc:474:replace_alu$786.C[3] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[3] CO=$auto$alumacc.cc:474:replace_alu$786.C[4] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[4] CO=$auto$alumacc.cc:474:replace_alu$786.C[5] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[5] CO=$auto$alumacc.cc:474:replace_alu$786.C[6] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[6] CO=$auto$alumacc.cc:474:replace_alu$786.C[7] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[7] CO=$auto$alumacc.cc:474:replace_alu$786.C[8] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[8] CO=$auto$alumacc.cc:474:replace_alu$786.C[9] I0=$true I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$786.C[9] CO=$auto$alumacc.cc:474:replace_alu$786.C[10] I0=$false I1=$abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:215|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$5138$add$demo.v:217$371_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$799.C[10] O=$abc$5138$add$demo.v:217$371_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[10] CO=$auto$alumacc.cc:474:replace_alu$799.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$799.C[11] O=$abc$5138$add$demo.v:217$371_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[11] CO=$auto$alumacc.cc:474:replace_alu$799.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$799.C[12] O=$abc$5138$add$demo.v:217$371_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[12] CO=$auto$alumacc.cc:474:replace_alu$799.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$799.C[13] O=$abc$5138$add$demo.v:217$371_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[13] CO=$auto$alumacc.cc:474:replace_alu$799.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$799.C[14] O=$abc$5138$add$demo.v:217$371_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[14] CO=$auto$alumacc.cc:474:replace_alu$799.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$799.C[15] O=$abc$5138$add$demo.v:217$371_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$799.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$799.C[2] O=$abc$5138$add$demo.v:217$371_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[2] CO=$auto$alumacc.cc:474:replace_alu$799.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$799.C[3] O=$abc$5138$add$demo.v:217$371_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[3] CO=$auto$alumacc.cc:474:replace_alu$799.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$799.C[4] O=$abc$5138$add$demo.v:217$371_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[4] CO=$auto$alumacc.cc:474:replace_alu$799.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$799.C[5] O=$abc$5138$add$demo.v:217$371_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[5] CO=$auto$alumacc.cc:474:replace_alu$799.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$799.C[6] O=$abc$5138$add$demo.v:217$371_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[6] CO=$auto$alumacc.cc:474:replace_alu$799.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$799.C[7] O=$abc$5138$add$demo.v:217$371_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[7] CO=$auto$alumacc.cc:474:replace_alu$799.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$799.C[8] O=$abc$5138$add$demo.v:217$371_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[8] CO=$auto$alumacc.cc:474:replace_alu$799.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$799.C[9] O=$abc$5138$add$demo.v:217$371_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$799.C[9] CO=$auto$alumacc.cc:474:replace_alu$799.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cb_rd_addr[0] I3=$false O=$0\cb_rd_addr[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$802.C[2] I0=$false I1=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$802.C[2] O=$0\cb_rd_addr[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$802.C[2] CO=$auto$alumacc.cc:474:replace_alu$802.C[3] I0=$false I1=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$802.C[3] O=$0\cb_rd_addr[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$802.C[3] CO=$auto$alumacc.cc:474:replace_alu$802.C[4] I0=$false I1=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$802.C[4] O=$0\cb_rd_addr[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:272|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=pb_rd_addr[0] I3=$false O=$0\pb_rd_addr[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$805.C[2] I0=$false I1=pb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$805.C[2] O=$0\pb_rd_addr[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$805.C[2] CO=$auto$alumacc.cc:474:replace_alu$805.C[3] I0=$false I1=pb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$805.C[3] O=$0\pb_rd_addr[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$805.C[3] CO=$auto$alumacc.cc:474:replace_alu$805.C[4] I0=$false I1=pb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$805.C[4] O=$0\pb_rd_addr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$805.C[4] CO=$auto$alumacc.cc:474:replace_alu$805.C[5] I0=$false I1=pb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$805.C[5] O=$0\pb_rd_addr[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$805.C[5] CO=$auto$alumacc.cc:474:replace_alu$805.C[6] I0=$false I1=pb_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$805.C[6] O=$0\pb_rd_addr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:519|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[0] I2=$false I3=$true O=$0\pixel_bit_counter[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:350|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pixel_bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$808.C[2] I0=pixel_bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:350|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$808.C[2] O=$0\pixel_bit_counter[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:350|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$808.C[2] CO=$auto$alumacc.cc:474:replace_alu$808.C[3] I0=pixel_bit_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:350|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$808.C[3] O=$0\pixel_bit_counter[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:350|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:369|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$811.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:369|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$811.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:369|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$5138$sub$demo.v:521$397_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[10] O=$abc$5138$sub$demo.v:521$397_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[10] CO=$auto$alumacc.cc:474:replace_alu$814.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[11] O=$abc$5138$sub$demo.v:521$397_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[11] CO=$auto$alumacc.cc:474:replace_alu$814.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[12] O=$abc$5138$sub$demo.v:521$397_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[12] CO=$auto$alumacc.cc:474:replace_alu$814.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[13] O=$abc$5138$sub$demo.v:521$397_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$814.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[2] O=$abc$5138$sub$demo.v:521$397_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[2] CO=$auto$alumacc.cc:474:replace_alu$814.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[3] O=$abc$5138$sub$demo.v:521$397_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[3] CO=$auto$alumacc.cc:474:replace_alu$814.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[4] O=$abc$5138$sub$demo.v:521$397_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[4] CO=$auto$alumacc.cc:474:replace_alu$814.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[5] O=$abc$5138$sub$demo.v:521$397_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[5] CO=$auto$alumacc.cc:474:replace_alu$814.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[6] O=$abc$5138$sub$demo.v:521$397_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[6] CO=$auto$alumacc.cc:474:replace_alu$814.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[7] O=$abc$5138$sub$demo.v:521$397_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[7] CO=$auto$alumacc.cc:474:replace_alu$814.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[8] O=$abc$5138$sub$demo.v:521$397_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[8] CO=$auto$alumacc.cc:474:replace_alu$814.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$814.C[9] O=$abc$5138$sub$demo.v:521$397_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$814.C[9] CO=$auto$alumacc.cc:474:replace_alu$814.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3536 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5103 E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3668 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5104
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5091 E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3674 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5092
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5095 E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3680 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5096
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5099 E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3686 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5107 E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5108
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3786 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5115 E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3755 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5116
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[0] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[1] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[2] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[3] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[4] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[5] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[6] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[7] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[0] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[1] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[2] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[3] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[4] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[5] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[6] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=param_bram_inst.data_out[7] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 Q=pixel_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5119 E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5120
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=pixel_bit_counter[1] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4385 Q=$0\pixel_bit_counter[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5127 E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5128
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$5138$auto$ice40_ffinit.cc:140:execute$5131 E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4354 Q=$abc$5138$auto$ice40_ffinit.cc:141:execute$5132
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_en[0:0] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4429 Q=cb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][0] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 Q=cb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][1] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4481 Q=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][2] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 Q=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][3] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 Q=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][4] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4450 Q=cb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_en[0:0] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$4544 Q=pb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][0] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 Q=pb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][1] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4656 Q=pb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][2] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 Q=pb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][3] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 Q=pb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][4] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 Q=pb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][5] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 Q=pb_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][6] E=$abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$4591 Q=pb_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:168|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:157|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=cb_rd_en Q=cmd_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:98|cmd_bram.v:45|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=pb_rd_en Q=param_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:108|param_bram.v:86|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=cb_rd_addr[0] RADDR[1]=cb_rd_addr[1] RADDR[2]=cb_rd_addr[2] RADDR[3]=cb_rd_addr[3] RADDR[4]=cb_rd_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=cb_rd_en RDATA[0]=cmd_bram_inst.data_out[0] RDATA[1]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[1] RDATA[2]=cmd_bram_inst.data_out[1] RDATA[3]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[3] RDATA[4]=cmd_bram_inst.data_out[2] RDATA[5]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[5] RDATA[6]=cmd_bram_inst.data_out[3] RDATA[7]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[7] RDATA[8]=cmd_bram_inst.data_out[4] RDATA[9]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[9] RDATA[10]=cmd_bram_inst.data_out[5] RDATA[11]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[11] RDATA[12]=cmd_bram_inst.data_out[6] RDATA[13]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[13] RDATA[14]=cmd_bram_inst.data_out[7] RDATA[15]=$techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x1x1x0x1x1x0x0x0x1x1x1x0x1x0x1x1x1x1x1x1x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x0x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x1x1x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x1x0x1x1x0x0x1x0x1x0x1x1x0x0x0x1x0x0x0x1x0x0x0x1
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x0x0x0x0x0x0x0x0x0x1x0x1x1x0x0x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x0x1x0x0x1x0x0x0x0x1
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=pb_rd_addr[0] RADDR[1]=pb_rd_addr[1] RADDR[2]=pb_rd_addr[2] RADDR[3]=pb_rd_addr[3] RADDR[4]=pb_rd_addr[4] RADDR[5]=pb_rd_addr[5] RADDR[6]=pb_rd_addr[6] RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=pb_rd_en RDATA[0]=param_bram_inst.data_out[0] RDATA[1]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[1] RDATA[2]=param_bram_inst.data_out[1] RDATA[3]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[3] RDATA[4]=param_bram_inst.data_out[2] RDATA[5]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[5] RDATA[6]=param_bram_inst.data_out[3] RDATA[7]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[7] RDATA[8]=param_bram_inst.data_out[4] RDATA[9]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[9] RDATA[10]=param_bram_inst.data_out[5] RDATA[11]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[11] RDATA[12]=param_bram_inst.data_out[6] RDATA[13]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[13] RDATA[14]=param_bram_inst.data_out[7] RDATA[15]=$techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x1x0x0x0x0x0x0x1x0x1x1x1x0x1x0x1x0x1x1x0x0x0x0x0x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1
.param INIT_1 x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x1x1x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x1x1x0x1x0x1x0x1x0x0x0x1x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x1x0x0x0x1x0x1
.param INIT_2 x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x0x0x0x1x0x0x1x0x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x0x1
.param INIT_3 x0x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x0x1x0x1x1x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0x1x1x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x0x1
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x1x0x1x0x0x0x0x0x1x1x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x0
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.names $false $0\state[5:0][4]
1 1
.names $false $0\state[5:0][5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$757.C[0]
1 1
.names $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[0] $auto$alumacc.cc:474:replace_alu$757.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$768.C[0]
1 1
.names pb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$768.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$773.C[0]
1 1
.names $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[0] $auto$alumacc.cc:474:replace_alu$773.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$786.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$786.C[1]
1 1
.names $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[1] $auto$alumacc.cc:474:replace_alu$786.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$799.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$799.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$802.C[0]
1 1
.names cb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$802.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$805.C[0]
1 1
.names pb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$805.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$808.C[0]
1 1
.names pixel_bit_counter[0] $auto$alumacc.cc:474:replace_alu$808.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$811.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$811.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$814.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$814.C[1]
1 1
.names cmd_bram_inst.data_out[0] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[0]
1 1
.names cmd_bram_inst.data_out[1] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[2]
1 1
.names cmd_bram_inst.data_out[2] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[4]
1 1
.names cmd_bram_inst.data_out[3] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[6]
1 1
.names cmd_bram_inst.data_out[4] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[8]
1 1
.names cmd_bram_inst.data_out[5] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[10]
1 1
.names cmd_bram_inst.data_out[6] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[12]
1 1
.names cmd_bram_inst.data_out[7] $techmap827\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[14]
1 1
.names param_bram_inst.data_out[0] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[0]
1 1
.names param_bram_inst.data_out[1] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[2]
1 1
.names param_bram_inst.data_out[2] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[4]
1 1
.names param_bram_inst.data_out[3] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[6]
1 1
.names param_bram_inst.data_out[4] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[8]
1 1
.names param_bram_inst.data_out[5] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[10]
1 1
.names param_bram_inst.data_out[6] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[12]
1 1
.names param_bram_inst.data_out[7] $techmap829\param_bram_inst.param_memory.0.0.0.A1DATA_16[14]
1 1
.names scl SCL
1 1
.names cmd_bram_inst.data_out[0] cb_data_out[0]
1 1
.names cmd_bram_inst.data_out[1] cb_data_out[1]
1 1
.names cmd_bram_inst.data_out[2] cb_data_out[2]
1 1
.names cmd_bram_inst.data_out[3] cb_data_out[3]
1 1
.names cmd_bram_inst.data_out[4] cb_data_out[4]
1 1
.names cmd_bram_inst.data_out[5] cb_data_out[5]
1 1
.names cmd_bram_inst.data_out[6] cb_data_out[6]
1 1
.names cmd_bram_inst.data_out[7] cb_data_out[7]
1 1
.names cmd_bram_inst.valid_out cb_valid
1 1
.names CLK cmd_bram_inst.clk
1 1
.names cb_rd_addr[0] cmd_bram_inst.rd_addr[0]
1 1
.names cb_rd_addr[1] cmd_bram_inst.rd_addr[1]
1 1
.names cb_rd_addr[2] cmd_bram_inst.rd_addr[2]
1 1
.names cb_rd_addr[3] cmd_bram_inst.rd_addr[3]
1 1
.names cb_rd_addr[4] cmd_bram_inst.rd_addr[4]
1 1
.names cb_rd_en cmd_bram_inst.rd_en
1 1
.names CS cs
1 1
.names DC dc
1 1
.names MOSI mosi
1 1
.names CLK param_bram_inst.clk
1 1
.names pb_rd_addr[0] param_bram_inst.rd_addr[0]
1 1
.names pb_rd_addr[1] param_bram_inst.rd_addr[1]
1 1
.names pb_rd_addr[2] param_bram_inst.rd_addr[2]
1 1
.names pb_rd_addr[3] param_bram_inst.rd_addr[3]
1 1
.names pb_rd_addr[4] param_bram_inst.rd_addr[4]
1 1
.names pb_rd_addr[5] param_bram_inst.rd_addr[5]
1 1
.names pb_rd_addr[6] param_bram_inst.rd_addr[6]
1 1
.names pb_rd_en param_bram_inst.rd_en
1 1
.names param_bram_inst.data_out[0] pb_data_out[0]
1 1
.names param_bram_inst.data_out[1] pb_data_out[1]
1 1
.names param_bram_inst.data_out[2] pb_data_out[2]
1 1
.names param_bram_inst.data_out[3] pb_data_out[3]
1 1
.names param_bram_inst.data_out[4] pb_data_out[4]
1 1
.names param_bram_inst.data_out[5] pb_data_out[5]
1 1
.names param_bram_inst.data_out[6] pb_data_out[6]
1 1
.names param_bram_inst.data_out[7] pb_data_out[7]
1 1
.names param_bram_inst.valid_out pb_valid
1 1
.names RST rst
1 1
.end
