#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep  9 16:50:05 2019
# Process ID: 16964
# Current directory: C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18572 C:\Users\mi\Desktop\NEW_ITEM\XILINX FPGA 大赛\声源定位\Vivado工程\final\final_002\final_002.xpr
# Log file: C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002/vivado.log
# Journal file: C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002\vivado.jou
#-----------------------------------------------------------sstart_guieexit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 16:50:52 2019...
源定位/Vivado工程/final/final_002/final_002.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002'
INFO: [Project 1-313] Project file moved from 'D:/Vivado/final/final_002' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/alltopip', nor could it be found using path 'D:/Vivado/final/alltopip'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/alltopip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_top_0_0
design_1_auto_pc_0
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_ps7_0_axi_periph_1
design_1_xbar_0
design_1_rst_ps7_0_100M_1
design_1_axi_gpio_1_0
design_1_axi_gpio_1_1

WARNING: [Project 1-229] Project 'final_002.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 859.742 ; gain = 0.000
update_compile_order -fileset sources_1
launch_sdk -workspace {C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002/final_002.sdk} -hwspec {C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002/final_002.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002/final_002.sdk -hwspec C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/final_002/final_002.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project {C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/BeiFen1/BeiFen1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Vivado/final/BeiFen1' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/xilinx.com_user_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_top_1_3
design_1_ps7_0_axi_periph_1
design_1_xbar_0
design_1_rst_ps7_0_100M_1
design_1_axi_gpio_1_0
design_1_axi_gpio_1_1
design_1_axi_uartlite_0_0
design_1_axi_timer_0_0
design_1_axi_gpio_3_0
design_1_axi_gpio_4_0
design_1_xlconcat_0_0
design_1_auto_pc_0

INFO: [Project 1-230] Project 'BeiFen1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1441.000 ; gain = 450.715
update_compile_order -fileset sources_1
launch_sdk -workspace {C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/BeiFen1/BeiFen1.sdk} -hwspec {C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/BeiFen1/BeiFen1.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/BeiFen1/BeiFen1.sdk -hwspec C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/BeiFen1/BeiFen1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 17:13:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/mi/Desktop/NEW_ITEM/XILINX FPGA 大赛/声源定位/Vivado工程/final/BeiFen1/BeiFen1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 14:27:57 2019...
