0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_10bit.v,1701662370,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_12bit.v,,adder_10bit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_12bit.v,1701662488,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_4bit.v,,adder_12bit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_4bit.v,1701699884,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_8bit.v,,adder_4bit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_8bit.v,1701696244,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_9bit.v,,adder_8bit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_9bit.v,1701413018,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v,,adder_9bit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v,1701439198,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/block_ram.v,,adder_remainder_10bit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/block_ram.v,1700013314,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/control.v,,block_ram,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/control.v,1709876462,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/conv_unit.v,,control_unit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/conv_unit.v,1701750274,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/divider_3.v,,conv_unit,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/divider_3.v,1701708458,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v,,divider_3,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v,1701867001,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v,,final_top_distr,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v,1701859583,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v,,interface,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v,1701439188,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v,,remainder_480,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v,1701439190,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v,,remainder_640,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/tb_gaussian.v,1701867072,verilog,,,,tb_gaussian,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v,1701864845,verilog,,C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/tb_gaussian.v,,watermark,,,../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32;../../../../final_project.srcs/sources_1/imports/final_project_toolkit/jdk-17.0.2/include/win32/bridge,,,,,
