vsim -c -do "run -all; quit" testbench
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" testbench 
# Start time: 14:20:42 on Apr 07,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.stimulus_gen
# Loading work.reference_module
# Loading work.top_module
# run -all
# ** Note: $finish    : testbench.v(52)
#    Time: 1296 ps  Iteration: 0  Instance: /testbench/stim1
# Hint: Output 'out_or_bitwise' has no mismatches.
# Hint: Output 'out_or_logical' has no mismatches.
# Hint: Output 'out_not' has 222 mismatches. First mismatch occurred at time 10.
# Your Design Failed
# Simulation finished at 1296 ps
# Mismatches: 222 in 259 samples
# End time: 14:20:42 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
