# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_V.srcs/sources_1/imports/new/Regfile.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/alu.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/data_memory.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/id.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/imm_extender.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/inst_memory.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/pc_next.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/pc_reg.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/top_cpu.v" \
"../../../../RISC_V.srcs/sources_1/imports/new/top_risc_v.v" \
"../../../../RISC_V.srcs/sim_1/imports/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
