
Cell sky130_fd_sc_hd__tapvpwrvgnd_1 disconnected node: VGND
Cell sky130_fd_sc_hd__tapvpwrvgnd_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__tapvpwrvgnd_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__tapvpwrvgnd_1  |Circuit 2: sky130_fd_sc_hd__tapvpwrvgnd_1  
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__tapvpwrvgnd_1 and sky130_fd_sc_hd__tapvpwrvgnd_1 are equivalent.

Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: D
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: Q
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: Q_N
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: RESET_B
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: CLK
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: VGND
Cell sky130_fd_sc_hd__dfrbp_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__dfrbp_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrbp_1        |Circuit 2: sky130_fd_sc_hd__dfrbp_1        
-------------------------------------------|-------------------------------------------
D                                          |D                                          
Q                                          |Q                                          
Q_N                                        |Q_N                                        
RESET_B                                    |RESET_B                                    
CLK                                        |CLK                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrbp_1 and sky130_fd_sc_hd__dfrbp_1 are equivalent.

Cell sky130_fd_sc_hd__diode_2 disconnected node: DIODE
Cell sky130_fd_sc_hd__diode_2 disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__diode_2 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
DIODE                                      |DIODE                                      
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.

Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: A
Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: X
Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: VGND
Cell sky130_fd_sc_hd__clkbuf_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__clkbuf_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Cell sky130_fd_sc_hd__buf_2 disconnected node: A
Cell sky130_fd_sc_hd__buf_2 disconnected node: X
Cell sky130_fd_sc_hd__buf_2 disconnected node: VGND
Cell sky130_fd_sc_hd__buf_2 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__buf_2 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Cell sky130_fd_sc_hd__conb_1 disconnected node: HI
Cell sky130_fd_sc_hd__conb_1 disconnected node: LO
Cell sky130_fd_sc_hd__conb_1 disconnected node: VGND
Cell sky130_fd_sc_hd__conb_1 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__conb_1 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
LO                                         |LO                                         
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: A
Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: X
Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: VGND
Cell sky130_fd_sc_hd__clkbuf_16 disconnected node: VPWR
Warning: Equate pins:  cell sky130_fd_sc_hd__clkbuf_16 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Cell sb_1__3_ disconnected node: bottom_left_grid_pin_13_
Cell sb_1__3_ disconnected node: bottom_right_grid_pin_11_
Cell sb_1__3_ disconnected node: chanx_left_in[3]
Cell sb_1__3_ disconnected node: chanx_left_in[7]
Cell sb_1__3_ disconnected node: chanx_left_in[8]
Cell sb_1__3_ disconnected node: chanx_right_in[3]
Cell sb_1__3_ disconnected node: chanx_right_in[7]
Cell sb_1__3_ disconnected node: chanx_right_in[8]
Cell sb_1__3_ disconnected node: chany_bottom_in[0]
Cell sb_1__3_ disconnected node: chany_bottom_in[1]
Cell sb_1__3_ disconnected node: chany_bottom_in[2]
Cell sb_1__3_ disconnected node: chany_bottom_in[3]
Cell sb_1__3_ disconnected node: chany_bottom_in[4]
Cell sb_1__3_ disconnected node: chany_bottom_in[5]
Cell sb_1__3_ disconnected node: chany_bottom_in[6]
Cell sb_1__3_ disconnected node: chany_bottom_in[7]
Cell sb_1__3_ disconnected node: chany_bottom_in[8]
Cell sb_1__3_ disconnected node: left_bottom_grid_pin_12_
Cell sb_1__3_ disconnected node: left_top_grid_pin_11_
Cell sb_1__3_ disconnected node: left_top_grid_pin_13_
Cell sb_1__3_ disconnected node: left_top_grid_pin_15_
Cell sb_1__3_ disconnected node: left_top_grid_pin_1_
Cell sb_1__3_ disconnected node: left_top_grid_pin_3_
Cell sb_1__3_ disconnected node: left_top_grid_pin_5_
Cell sb_1__3_ disconnected node: left_top_grid_pin_7_
Cell sb_1__3_ disconnected node: left_top_grid_pin_9_
Cell sb_1__3_ disconnected node: right_bottom_grid_pin_12_
Cell sb_1__3_ disconnected node: right_top_grid_pin_11_
Cell sb_1__3_ disconnected node: right_top_grid_pin_13_
Cell sb_1__3_ disconnected node: right_top_grid_pin_15_
Cell sb_1__3_ disconnected node: right_top_grid_pin_1_
Cell sb_1__3_ disconnected node: right_top_grid_pin_3_
Cell sb_1__3_ disconnected node: right_top_grid_pin_5_
Cell sb_1__3_ disconnected node: right_top_grid_pin_7_
Cell sb_1__3_ disconnected node: right_top_grid_pin_9_

Cell sb_1__3_ disconnected node: bottom_left_grid_pin_13_
Cell sb_1__3_ disconnected node: bottom_right_grid_pin_11_
Cell sb_1__3_ disconnected node: left_bottom_grid_pin_12_
Cell sb_1__3_ disconnected node: left_top_grid_pin_11_
Cell sb_1__3_ disconnected node: left_top_grid_pin_13_
Cell sb_1__3_ disconnected node: left_top_grid_pin_15_
Cell sb_1__3_ disconnected node: left_top_grid_pin_1_
Cell sb_1__3_ disconnected node: left_top_grid_pin_3_
Cell sb_1__3_ disconnected node: left_top_grid_pin_5_
Cell sb_1__3_ disconnected node: left_top_grid_pin_7_
Cell sb_1__3_ disconnected node: left_top_grid_pin_9_
Cell sb_1__3_ disconnected node: right_bottom_grid_pin_12_
Cell sb_1__3_ disconnected node: right_top_grid_pin_11_
Cell sb_1__3_ disconnected node: right_top_grid_pin_13_
Cell sb_1__3_ disconnected node: right_top_grid_pin_15_
Cell sb_1__3_ disconnected node: right_top_grid_pin_1_
Cell sb_1__3_ disconnected node: right_top_grid_pin_3_
Cell sb_1__3_ disconnected node: right_top_grid_pin_5_
Cell sb_1__3_ disconnected node: right_top_grid_pin_7_
Cell sb_1__3_ disconnected node: right_top_grid_pin_9_
Cell sb_1__3_ disconnected node: chanx_left_in[8]
Cell sb_1__3_ disconnected node: chanx_left_in[7]
Cell sb_1__3_ disconnected node: chanx_left_in[3]
Cell sb_1__3_ disconnected node: chanx_right_in[8]
Cell sb_1__3_ disconnected node: chanx_right_in[7]
Cell sb_1__3_ disconnected node: chanx_right_in[3]
Cell sb_1__3_ disconnected node: chany_bottom_in[8]
Cell sb_1__3_ disconnected node: chany_bottom_in[7]
Cell sb_1__3_ disconnected node: chany_bottom_in[6]
Cell sb_1__3_ disconnected node: chany_bottom_in[5]
Cell sb_1__3_ disconnected node: chany_bottom_in[4]
Cell sb_1__3_ disconnected node: chany_bottom_in[3]
Cell sb_1__3_ disconnected node: chany_bottom_in[2]
Cell sb_1__3_ disconnected node: chany_bottom_in[1]
Cell sb_1__3_ disconnected node: chany_bottom_in[0]

Subcircuit summary:
Circuit 1: sb_1__3_                        |Circuit 2: sb_1__3_                        
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__tapvpwrvgnd_1 (3605)      |sky130_fd_sc_hd__tapvpwrvgnd_1 (3605)      
sky130_fd_sc_hd__dfrbp_1 (54)              |sky130_fd_sc_hd__dfrbp_1 (54)              
sky130_fd_sc_hd__diode_2 (181)             |sky130_fd_sc_hd__diode_2 (181)             
sky130_fd_sc_hd__clkbuf_1 (6)              |sky130_fd_sc_hd__clkbuf_1 (6)              
sky130_fd_sc_hd__buf_2 (12)                |sky130_fd_sc_hd__buf_2 (12)                
sky130_fd_sc_hd__conb_1 (15)               |sky130_fd_sc_hd__conb_1 (15)               
sky130_fd_sc_hd__clkbuf_16 (1)             |sky130_fd_sc_hd__clkbuf_16 (1)             
Number of devices: 3874                    |Number of devices: 3874                    
Number of nets: 159                        |Number of nets: 159                        
---------------------------------------------------------------------------------------
Netlists match with 9 symmetries.
Circuits match correctly.

Subcircuit pins:
Circuit 1: sb_1__3_                        |Circuit 2: sb_1__3_                        
-------------------------------------------|-------------------------------------------
chanx_right_in[4]                          |chanx_right_in[4]                          
chanx_right_in[1]                          |chanx_right_in[1]                          
chanx_right_in[5]                          |chanx_right_in[5]                          
chanx_left_in[6]                           |chanx_left_in[6]                           
chanx_left_in[5]                           |chanx_left_in[5]                           
chanx_left_in[2]                           |chanx_left_in[2]                           
chanx_left_in[1]                           |chanx_left_in[1]                           
chanx_left_in[0]                           |chanx_left_in[0]                           
chanx_right_in[2]                          |chanx_right_in[2]                          
chanx_left_in[4]                           |chanx_left_in[4]                           
chanx_right_in[6]                          |chanx_right_in[6]                          
chanx_right_in[0]                          |chanx_right_in[0]                          
ccff_head                                  |ccff_head                                  
prog_clk                                   |prog_clk                                   
pReset                                     |pReset                                     
chany_bottom_out[4]                        |chany_bottom_out[4]                        
chany_bottom_out[3]                        |chany_bottom_out[3]                        
chany_bottom_out[2]                        |chany_bottom_out[2]                        
chany_bottom_out[1]                        |chany_bottom_out[1]                        
chany_bottom_out[0]                        |chany_bottom_out[0]                        
chanx_right_out[8]                         |chanx_right_out[8]                         
chanx_right_out[4]                         |chanx_right_out[4]                         
chanx_right_out[0]                         |chanx_right_out[0]                         
chanx_left_out[8]                          |chanx_left_out[8]                          
chanx_left_out[4]                          |chanx_left_out[4]                          
chanx_left_out[0]                          |chanx_left_out[0]                          
chany_bottom_out[8]                        |chany_bottom_out[8]                        
chany_bottom_out[7]                        |chany_bottom_out[7]                        
chany_bottom_out[6]                        |chany_bottom_out[6]                        
chany_bottom_out[5]                        |chany_bottom_out[5]                        
chanx_left_out[7]                          |chanx_left_out[7]                          
chanx_left_out[6]                          |chanx_left_out[6]                          
chanx_left_out[5]                          |chanx_left_out[5]                          
chanx_left_out[3]                          |chanx_left_out[3]                          
chanx_left_out[2]                          |chanx_left_out[2]                          
chanx_left_out[1]                          |chanx_left_out[1]                          
chanx_right_out[7]                         |chanx_right_out[7]                         
chanx_right_out[6]                         |chanx_right_out[6]                         
chanx_right_out[5]                         |chanx_right_out[5]                         
chanx_right_out[3]                         |chanx_right_out[3]                         
chanx_right_out[2]                         |chanx_right_out[2]                         
chanx_right_out[1]                         |chanx_right_out[1]                         
ccff_tail                                  |ccff_tail                                  
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
bottom_left_grid_pin_13_                   |bottom_left_grid_pin_13_                   
bottom_right_grid_pin_11_                  |bottom_right_grid_pin_11_                  
chanx_left_in[3]                           |chanx_left_in[3]                           
chanx_left_in[7]                           |chanx_left_in[7]                           
chanx_left_in[8]                           |chanx_left_in[8]                           
chanx_right_in[3]                          |chanx_right_in[3]                          
chanx_right_in[7]                          |chanx_right_in[7]                          
chanx_right_in[8]                          |chanx_right_in[8]                          
chany_bottom_in[0]                         |chany_bottom_in[0]                         
chany_bottom_in[1]                         |chany_bottom_in[1]                         
chany_bottom_in[2]                         |chany_bottom_in[2]                         
chany_bottom_in[3]                         |chany_bottom_in[3]                         
chany_bottom_in[4]                         |chany_bottom_in[4]                         
chany_bottom_in[5]                         |chany_bottom_in[5]                         
chany_bottom_in[6]                         |chany_bottom_in[6]                         
chany_bottom_in[7]                         |chany_bottom_in[7]                         
chany_bottom_in[8]                         |chany_bottom_in[8]                         
left_bottom_grid_pin_12_                   |left_bottom_grid_pin_12_                   
left_top_grid_pin_11_                      |left_top_grid_pin_11_                      
left_top_grid_pin_13_                      |left_top_grid_pin_13_                      
left_top_grid_pin_15_                      |left_top_grid_pin_15_                      
left_top_grid_pin_1_                       |left_top_grid_pin_1_                       
left_top_grid_pin_3_                       |left_top_grid_pin_3_                       
left_top_grid_pin_5_                       |left_top_grid_pin_5_                       
left_top_grid_pin_7_                       |left_top_grid_pin_7_                       
left_top_grid_pin_9_                       |left_top_grid_pin_9_                       
right_bottom_grid_pin_12_                  |right_bottom_grid_pin_12_                  
right_top_grid_pin_11_                     |right_top_grid_pin_11_                     
right_top_grid_pin_13_                     |right_top_grid_pin_13_                     
right_top_grid_pin_15_                     |right_top_grid_pin_15_                     
right_top_grid_pin_1_                      |right_top_grid_pin_1_                      
right_top_grid_pin_3_                      |right_top_grid_pin_3_                      
right_top_grid_pin_5_                      |right_top_grid_pin_5_                      
right_top_grid_pin_7_                      |right_top_grid_pin_7_                      
right_top_grid_pin_9_                      |right_top_grid_pin_9_                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sb_1__3_ and sb_1__3_ are equivalent.
Circuits match uniquely.
