// Seed: 3123373057
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  assign id_0[1] = id_1;
endmodule
