        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:Machine.<Machine>
        GET     Hdr:CPU.Generic32
        GET     Hdr:IO.IOMD

        AREA    Asm,CODE,READONLY

        EXPORT  enable_event1_irq
enable_event1_irq
        MOV     a4, #IOMD_Base
        MRS     ip, CPSR
        ORR     a3, ip, #F32_bit+I32_bit
        MSR     CPSR_c, a3
        LDRB    a1, [a4, #IOMD_IRQMSKD]
        ORR     a1, a1, #IOMD_Nevent1_bit
        STRB    a1, [a4, #IOMD_IRQMSKD]

 [ {CONFIG}=26
        MOVS    pc, lr
 |
        MSR     CPSR_c, ip
        MOV     pc, lr
 ]

        EXPORT  event1_irq_active
event1_irq_active
        MOV     a4, #IOMD_Base
        LDRB    a1, [a4, #IOMD_IRQSTD]
        ANDS    a1, a1, #IOMD_Nevent1_bit
        MOVNE   a1, #1
 [ {CONFIG}=26
        MOVS    pc, lr
 |
        MOV     pc, lr
 ]


        EXPORT  microdelay
microdelay
        MOV     a1, a1, LSL #4          ; say 64MHz
01      SUBS    a1, a1, #1              ; usual 4 cycles per loop
        BNE     %BT01                   ; so need 16 loops per microsecond
 [ {CONFIG}=26
        MOVS    pc, lr
 |
        MOV     pc, lr
 ]
        END
