ISim log file
Running: D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs1\tb_idea_single_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Masters_Study/1st Sem/VHDL lab/Workspace/submit/rcs1/tb_idea_single_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /tb_idea_single/uut/round1/m1/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
