<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - UZ_D_GaN_Inverter_src_PWMdutyFreqDetection.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../UZ_D_GaN_Inverter_src_PWMdutyFreqDetection.vhd" target="rtwreport_document_frame" id="linkToText_plain">UZ_D_GaN_Inverter_src_PWMdutyFreqDetection.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\UZ_D_GaN_Inverter\UZ_D_GaN_Inverter_src_PWMdutyFreqDetection.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2022-02-02 11:26:32</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: UZ_D_GaN_Inverter_src_PWMdutyFreqDetection</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: UZ_D_GaN_Inverter/UZ_D_GaN_Inverter/PWMdutyFreqDetection</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> work.UZ_D_GaN_Inverter_src_UZ_D_GaN_Inverter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> UZ_D_GaN_Inverter_src_PWMdutyFreqDetection <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        In1                               :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="28">   28   </a>        en_in_AXI                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        AXI_period                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="30">   30   </a>        AXI_hightime                      :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="31">   31   </a>        AXI_lowtime                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="32">   32   </a>        AXI_dutycyc                       :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> UZ_D_GaN_Inverter_src_PWMdutyFreqDetection;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> UZ_D_GaN_Inverter_src_PWMdutyFreqDetection <span class="KW">IS</span>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_Inverter_src_Detect_Fall_Nonpositive
</span><span><a class="LN" name="41">   41   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="42">   42   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="43">   43   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="44">   44   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="45">   45   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="46">   46   </a>          );
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="48">   48   </a>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_Inverter_src_Detect_Rise_Positive
</span><span><a class="LN" name="50">   50   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="51">   51   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="52">   52   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="53">   53   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="54">   54   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="55">   55   </a>          );
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">COMPONENT</span> UZ_D_GaN_Inverter_src_HDL_Reciprocal
</span><span><a class="LN" name="59">   59   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="60">   60   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="61">   61   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="62">   62   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="63">   63   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" name="64">   64   </a>          );
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="66">   66   </a>
</span><span><a class="LN" name="67">   67   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_Inverter_src_Detect_Fall_Nonpositive
</span><span><a class="LN" name="69">   69   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_Inverter_src_Detect_Fall_Nonpositive(rtl);
</span><span><a class="LN" name="70">   70   </a>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_Inverter_src_Detect_Rise_Positive
</span><span><a class="LN" name="72">   72   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_Inverter_src_Detect_Rise_Positive(rtl);
</span><span><a class="LN" name="73">   73   </a>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : UZ_D_GaN_Inverter_src_HDL_Reciprocal
</span><span><a class="LN" name="75">   75   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.UZ_D_GaN_Inverter_src_HDL_Reciprocal(rtl);
</span><span><a class="LN" name="76">   76   </a>
</span><span><a class="LN" name="77">   77   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : std_logic;
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> Detect_Fall_Nonpositive_out1     : std_logic;
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> Detect_Rise_Positive_out1        : std_logic;
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> Delay17_out1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> AXI_period_1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> AXI_period_2                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> Switch6_out1_1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_unsigned32(0 <span class="KW">TO</span> 25);  <span class="CT">-- ufix32 [26]</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> Switch6_out1_2                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> AXI_hightime_1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> AXI_hightime_2                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> Switch5_out1_1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> reduced_reg_1                    : vector_of_unsigned32(0 <span class="KW">TO</span> 25);  <span class="CT">-- ufix32 [26]</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> Switch5_out1_2                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> switch_compare_1_5               : std_logic;
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> AXI_lowtime_1                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> Switch4_out1_1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> reduced_reg_2                    : vector_of_unsigned32(0 <span class="KW">TO</span> 25);  <span class="CT">-- ufix32 [26]</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> Switch4_out1_2                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> delayMatch1_reg                  : std_logic_vector(0 <span class="KW">TO</span> 26);  <span class="CT">-- ufix1 [27]</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1_1       : std_logic;
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> switch_compare_1_6               : std_logic;
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> reduced_reg_3                    : vector_of_unsigned32(0 <span class="KW">TO</span> 20);  <span class="CT">-- ufix32 [21]</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> AXI_hightime_3                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> reduced_reg_4                    : vector_of_unsigned32(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix32 [4]</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> AXI_period_3                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1_unsigned     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> Product_in_pipe1_reg             : vector_of_unsigned32(0 <span class="KW">TO</span> 9);  <span class="CT">-- ufix32 [10]</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1_1            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> Product_mul_temp                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64_En31</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> Product_out1                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> Product_out_pipe_reg             : vector_of_signed32(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix32 [5]</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> Product_out1_1                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> Gain_mul_temp                    : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En54</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> AXI_dutycyc_1                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En24</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> AXI_hightime_4                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> AXI_period_4                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="130">  130   </a>
</span><span><a class="LN" name="131">  131   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="CT">-- update output only after end of pulse (faling edge)</span>
</span><span><a class="LN" name="133">  133   </a>
</span><span><a class="LN" name="134">  134   </a>  u_Detect_Fall_Nonpositive : UZ_D_GaN_Inverter_src_Detect_Fall_Nonpositive
</span><span><a class="LN" name="135">  135   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="136">  136   </a>              reset =&gt; reset,
</span><span><a class="LN" name="137">  137   </a>              enb =&gt; enb,
</span><span><a class="LN" name="138">  138   </a>              U =&gt; Switch2_out1,
</span><span><a class="LN" name="139">  139   </a>              Y =&gt; Detect_Fall_Nonpositive_out1
</span><span><a class="LN" name="140">  140   </a>              );
</span><span><a class="LN" name="141">  141   </a>
</span><span><a class="LN" name="142">  142   </a>  u_Detect_Rise_Positive : UZ_D_GaN_Inverter_src_Detect_Rise_Positive
</span><span><a class="LN" name="143">  143   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="144">  144   </a>              reset =&gt; reset,
</span><span><a class="LN" name="145">  145   </a>              enb =&gt; enb,
</span><span><a class="LN" name="146">  146   </a>              U =&gt; Switch2_out1,
</span><span><a class="LN" name="147">  147   </a>              Y =&gt; Detect_Rise_Positive_out1
</span><span><a class="LN" name="148">  148   </a>              );
</span><span><a class="LN" name="149">  149   </a>
</span><span><a class="LN" name="150">  150   </a>  u_HDL_Reciprocal : UZ_D_GaN_Inverter_src_HDL_Reciprocal
</span><span><a class="LN" name="151">  151   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="152">  152   </a>              reset =&gt; reset,
</span><span><a class="LN" name="153">  153   </a>              enb =&gt; enb,
</span><span><a class="LN" name="154">  154   </a>              din =&gt; std_logic_vector(AXI_period_3),  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="155">  155   </a>              dout =&gt; HDL_Reciprocal_out1  <span class="CT">-- ufix32_En31</span>
</span><span><a class="LN" name="156">  156   </a>              );
</span><span><a class="LN" name="157">  157   </a>
</span><span><a class="LN" name="158">  158   </a>  
</span><span><a class="LN" name="159">  159   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> en_in_AXI &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="160">  160   </a>      '0';
</span><span><a class="LN" name="161">  161   </a>
</span><span><a class="LN" name="162">  162   </a>  Constant_out1 &lt;= '0';
</span><span><a class="LN" name="163">  163   </a>
</span><span><a class="LN" name="164">  164   </a>  
</span><span><a class="LN" name="165">  165   </a>  Switch2_out1 &lt;= Constant_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="166">  166   </a>      In1;
</span><span><a class="LN" name="167">  167   </a>
</span><span><a class="LN" name="168">  168   </a>  
</span><span><a class="LN" name="169">  169   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> Detect_Fall_Nonpositive_out1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="170">  170   </a>      '0';
</span><span><a class="LN" name="171">  171   </a>
</span><span><a class="LN" name="172">  172   </a>  
</span><span><a class="LN" name="173">  173   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="174">  174   </a>      '0';
</span><span><a class="LN" name="175">  175   </a>
</span><span><a class="LN" name="176">  176   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="CT">--  count to value  = 2500000</span>
</span><span><a class="LN" name="180">  180   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="182">  182   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="183">  183   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="184">  184   </a>        HDL_Counter_out1 &lt;= to_unsigned(1, 32);
</span><span><a class="LN" name="185">  185   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="186">  186   </a>        <span class="KW">IF</span> Detect_Rise_Positive_out1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="187">  187   </a>          HDL_Counter_out1 &lt;= to_unsigned(1, 32);
</span><span><a class="LN" name="188">  188   </a>        <span class="KW">ELSIF</span> en_in_AXI = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="189">  189   </a>          <span class="KW">IF</span> HDL_Counter_out1 &gt;= to_unsigned(2500000, 32) <span class="KW">THEN</span> 
</span><span><a class="LN" name="190">  190   </a>            HDL_Counter_out1 &lt;= to_unsigned(1, 32);
</span><span><a class="LN" name="191">  191   </a>          <span class="KW">ELSE</span> 
</span><span><a class="LN" name="192">  192   </a>            HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(1, 32);
</span><span><a class="LN" name="193">  193   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="194">  194   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="195">  195   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" name="198">  198   </a>
</span><span><a class="LN" name="199">  199   </a>
</span><span><a class="LN" name="200">  200   </a>  
</span><span><a class="LN" name="201">  201   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(1, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="202">  202   </a>      '0';
</span><span><a class="LN" name="203">  203   </a>
</span><span><a class="LN" name="204">  204   </a>  
</span><span><a class="LN" name="205">  205   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant1_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="206">  206   </a>      '0';
</span><span><a class="LN" name="207">  207   </a>
</span><span><a class="LN" name="208">  208   </a>  Delay17_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="210">  210   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="211">  211   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="212">  212   </a>        Delay17_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="213">  213   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="214">  214   </a>        Delay17_out1 &lt;= HDL_Counter_out1;
</span><span><a class="LN" name="215">  215   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="216">  216   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_process;
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>
</span><span><a class="LN" name="220">  220   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="222">  222   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="223">  223   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="224">  224   </a>        AXI_period_2 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="225">  225   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="226">  226   </a>        AXI_period_2 &lt;= AXI_period_1;
</span><span><a class="LN" name="227">  227   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="228">  228   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>
</span><span><a class="LN" name="232">  232   </a>  
</span><span><a class="LN" name="233">  233   </a>  AXI_period_1 &lt;= AXI_period_2 <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="234">  234   </a>      Delay17_out1;
</span><span><a class="LN" name="235">  235   </a>
</span><span><a class="LN" name="236">  236   </a>  
</span><span><a class="LN" name="237">  237   </a>  Switch6_out1_1 &lt;= Switch6_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="238">  238   </a>      AXI_period_1;
</span><span><a class="LN" name="239">  239   </a>
</span><span><a class="LN" name="240">  240   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="242">  242   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="243">  243   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="244">  244   </a>        Switch6_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="245">  245   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="246">  246   </a>        Switch6_out1 &lt;= Switch6_out1_1;
</span><span><a class="LN" name="247">  247   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="248">  248   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" name="250">  250   </a>
</span><span><a class="LN" name="251">  251   </a>
</span><span><a class="LN" name="252">  252   </a>  reduced_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="254">  254   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="255">  255   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="256">  256   </a>        reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 32));
</span><span><a class="LN" name="257">  257   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="258">  258   </a>        reduced_reg(0) &lt;= Switch6_out1;
</span><span><a class="LN" name="259">  259   </a>        reduced_reg(1 <span class="KW">TO</span> 25) &lt;= reduced_reg(0 <span class="KW">TO</span> 24);
</span><span><a class="LN" name="260">  260   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="261">  261   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="262">  262   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_2_process;
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>  Switch6_out1_2 &lt;= reduced_reg(25);
</span><span><a class="LN" name="265">  265   </a>
</span><span><a class="LN" name="266">  266   </a>  AXI_period &lt;= std_logic_vector(Switch6_out1_2);
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>  
</span><span><a class="LN" name="269">  269   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="270">  270   </a>      '0';
</span><span><a class="LN" name="271">  271   </a>
</span><span><a class="LN" name="272">  272   </a>  
</span><span><a class="LN" name="273">  273   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="274">  274   </a>      '0';
</span><span><a class="LN" name="275">  275   </a>
</span><span><a class="LN" name="276">  276   </a>  reduced_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="278">  278   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="279">  279   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="280">  280   </a>        AXI_hightime_2 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="281">  281   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="282">  282   </a>        AXI_hightime_2 &lt;= AXI_hightime_1;
</span><span><a class="LN" name="283">  283   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="284">  284   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_3_process;
</span><span><a class="LN" name="286">  286   </a>
</span><span><a class="LN" name="287">  287   </a>
</span><span><a class="LN" name="288">  288   </a>  
</span><span><a class="LN" name="289">  289   </a>  AXI_hightime_1 &lt;= AXI_hightime_2 <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="290">  290   </a>      Delay17_out1;
</span><span><a class="LN" name="291">  291   </a>
</span><span><a class="LN" name="292">  292   </a>  
</span><span><a class="LN" name="293">  293   </a>  Switch5_out1_1 &lt;= Switch5_out1 <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="294">  294   </a>      AXI_hightime_1;
</span><span><a class="LN" name="295">  295   </a>
</span><span><a class="LN" name="296">  296   </a>  reduced_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="298">  298   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="299">  299   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="300">  300   </a>        Switch5_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="301">  301   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="302">  302   </a>        Switch5_out1 &lt;= Switch5_out1_1;
</span><span><a class="LN" name="303">  303   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="304">  304   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="305">  305   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_4_process;
</span><span><a class="LN" name="306">  306   </a>
</span><span><a class="LN" name="307">  307   </a>
</span><span><a class="LN" name="308">  308   </a>  reduced_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="310">  310   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="311">  311   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="312">  312   </a>        reduced_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 32));
</span><span><a class="LN" name="313">  313   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="314">  314   </a>        reduced_reg_1(0) &lt;= Switch5_out1;
</span><span><a class="LN" name="315">  315   </a>        reduced_reg_1(1 <span class="KW">TO</span> 25) &lt;= reduced_reg_1(0 <span class="KW">TO</span> 24);
</span><span><a class="LN" name="316">  316   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="317">  317   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_5_process;
</span><span><a class="LN" name="319">  319   </a>
</span><span><a class="LN" name="320">  320   </a>  Switch5_out1_2 &lt;= reduced_reg_1(25);
</span><span><a class="LN" name="321">  321   </a>
</span><span><a class="LN" name="322">  322   </a>  AXI_hightime &lt;= std_logic_vector(Switch5_out1_2);
</span><span><a class="LN" name="323">  323   </a>
</span><span><a class="LN" name="324">  324   </a>  
</span><span><a class="LN" name="325">  325   </a>  switch_compare_1_5 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="326">  326   </a>      '0';
</span><span><a class="LN" name="327">  327   </a>
</span><span><a class="LN" name="328">  328   </a>  AXI_lowtime_1 &lt;= AXI_period_1 - AXI_hightime_1;
</span><span><a class="LN" name="329">  329   </a>
</span><span><a class="LN" name="330">  330   </a>  
</span><span><a class="LN" name="331">  331   </a>  Switch4_out1_1 &lt;= Switch4_out1 <span class="KW">WHEN</span> switch_compare_1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="332">  332   </a>      AXI_lowtime_1;
</span><span><a class="LN" name="333">  333   </a>
</span><span><a class="LN" name="334">  334   </a>  reduced_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="335">  335   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="336">  336   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="337">  337   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="338">  338   </a>        Switch4_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" name="339">  339   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="340">  340   </a>        Switch4_out1 &lt;= Switch4_out1_1;
</span><span><a class="LN" name="341">  341   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="342">  342   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="343">  343   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_6_process;
</span><span><a class="LN" name="344">  344   </a>
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>  reduced_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="348">  348   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="349">  349   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="350">  350   </a>        reduced_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 32));
</span><span><a class="LN" name="351">  351   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="352">  352   </a>        reduced_reg_2(0) &lt;= Switch4_out1;
</span><span><a class="LN" name="353">  353   </a>        reduced_reg_2(1 <span class="KW">TO</span> 25) &lt;= reduced_reg_2(0 <span class="KW">TO</span> 24);
</span><span><a class="LN" name="354">  354   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="355">  355   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="356">  356   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_7_process;
</span><span><a class="LN" name="357">  357   </a>
</span><span><a class="LN" name="358">  358   </a>  Switch4_out1_2 &lt;= reduced_reg_2(25);
</span><span><a class="LN" name="359">  359   </a>
</span><span><a class="LN" name="360">  360   </a>  AXI_lowtime &lt;= std_logic_vector(Switch4_out1_2);
</span><span><a class="LN" name="361">  361   </a>
</span><span><a class="LN" name="362">  362   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="363">  363   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="364">  364   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="365">  365   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="366">  366   </a>        delayMatch1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="367">  367   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="368">  368   </a>        delayMatch1_reg(0) &lt;= Compare_To_Constant_out1;
</span><span><a class="LN" name="369">  369   </a>        delayMatch1_reg(1 <span class="KW">TO</span> 26) &lt;= delayMatch1_reg(0 <span class="KW">TO</span> 25);
</span><span><a class="LN" name="370">  370   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="371">  371   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="372">  372   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" name="373">  373   </a>
</span><span><a class="LN" name="374">  374   </a>  Compare_To_Constant_out1_1 &lt;= delayMatch1_reg(26);
</span><span><a class="LN" name="375">  375   </a>
</span><span><a class="LN" name="376">  376   </a>  
</span><span><a class="LN" name="377">  377   </a>  switch_compare_1_6 &lt;= '1' <span class="KW">WHEN</span> Compare_To_Constant_out1_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="378">  378   </a>      '0';
</span><span><a class="LN" name="379">  379   </a>
</span><span><a class="LN" name="380">  380   </a>  reduced_8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="382">  382   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="383">  383   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="384">  384   </a>        reduced_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 32));
</span><span><a class="LN" name="385">  385   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="386">  386   </a>        reduced_reg_3(0) &lt;= AXI_hightime_2;
</span><span><a class="LN" name="387">  387   </a>        reduced_reg_3(1 <span class="KW">TO</span> 20) &lt;= reduced_reg_3(0 <span class="KW">TO</span> 19);
</span><span><a class="LN" name="388">  388   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="389">  389   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="390">  390   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_8_process;
</span><span><a class="LN" name="391">  391   </a>
</span><span><a class="LN" name="392">  392   </a>  AXI_hightime_3 &lt;= reduced_reg_3(20);
</span><span><a class="LN" name="393">  393   </a>
</span><span><a class="LN" name="394">  394   </a>  reduced_9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="395">  395   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="396">  396   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="397">  397   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="398">  398   </a>        reduced_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 32));
</span><span><a class="LN" name="399">  399   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="400">  400   </a>        reduced_reg_4(0) &lt;= AXI_period_2;
</span><span><a class="LN" name="401">  401   </a>        reduced_reg_4(1 <span class="KW">TO</span> 3) &lt;= reduced_reg_4(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="402">  402   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="403">  403   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="404">  404   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_9_process;
</span><span><a class="LN" name="405">  405   </a>
</span><span><a class="LN" name="406">  406   </a>  AXI_period_3 &lt;= reduced_reg_4(3);
</span><span><a class="LN" name="407">  407   </a>
</span><span><a class="LN" name="408">  408   </a>  HDL_Reciprocal_out1_unsigned &lt;= unsigned(HDL_Reciprocal_out1);
</span><span><a class="LN" name="409">  409   </a>
</span><span><a class="LN" name="410">  410   </a>  Product_in_pipe1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="411">  411   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="412">  412   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="413">  413   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="414">  414   </a>        Product_in_pipe1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 32));
</span><span><a class="LN" name="415">  415   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="416">  416   </a>        Product_in_pipe1_reg(0) &lt;= HDL_Reciprocal_out1_unsigned;
</span><span><a class="LN" name="417">  417   </a>        Product_in_pipe1_reg(1 <span class="KW">TO</span> 9) &lt;= Product_in_pipe1_reg(0 <span class="KW">TO</span> 8);
</span><span><a class="LN" name="418">  418   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="419">  419   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="420">  420   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Product_in_pipe1_process;
</span><span><a class="LN" name="421">  421   </a>
</span><span><a class="LN" name="422">  422   </a>  HDL_Reciprocal_out1_1 &lt;= Product_in_pipe1_reg(9);
</span><span><a class="LN" name="423">  423   </a>
</span><span><a class="LN" name="424">  424   </a>  Product_mul_temp &lt;= AXI_hightime_3 * HDL_Reciprocal_out1_1;
</span><span><a class="LN" name="425">  425   </a>  Product_out1 &lt;= signed(Product_mul_temp(32 <span class="KW">DOWNTO</span> 1));
</span><span><a class="LN" name="426">  426   </a>
</span><span><a class="LN" name="427">  427   </a>  Product_out_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="428">  428   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="429">  429   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="430">  430   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="431">  431   </a>        Product_out_pipe_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" name="432">  432   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="433">  433   </a>        Product_out_pipe_reg(0) &lt;= Product_out1;
</span><span><a class="LN" name="434">  434   </a>        Product_out_pipe_reg(1 <span class="KW">TO</span> 4) &lt;= Product_out_pipe_reg(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="435">  435   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="436">  436   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="437">  437   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Product_out_pipe_process;
</span><span><a class="LN" name="438">  438   </a>
</span><span><a class="LN" name="439">  439   </a>  Product_out1_1 &lt;= Product_out_pipe_reg(4);
</span><span><a class="LN" name="440">  440   </a>
</span><span><a class="LN" name="441">  441   </a>  <span class="CT">-- CSD Encoding (1677721600) : 01100100000000000000000000000000; Cost (Adders) = 2</span>
</span><span><a class="LN" name="442">  442   </a>  Gain_mul_temp &lt;= (resize(Product_out1_1 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 64) + resize(Product_out1_1 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 64)) + resize(Product_out1_1 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 64);
</span><span><a class="LN" name="443">  443   </a>  AXI_dutycyc_1 &lt;= Gain_mul_temp(61 <span class="KW">DOWNTO</span> 30);
</span><span><a class="LN" name="444">  444   </a>
</span><span><a class="LN" name="445">  445   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="446">  446   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="447">  447   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="448">  448   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="449">  449   </a>        Delay5_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" name="450">  450   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="451">  451   </a>        Delay5_out1 &lt;= Switch3_out1;
</span><span><a class="LN" name="452">  452   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="453">  453   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="454">  454   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" name="455">  455   </a>
</span><span><a class="LN" name="456">  456   </a>
</span><span><a class="LN" name="457">  457   </a>  
</span><span><a class="LN" name="458">  458   </a>  Switch3_out1 &lt;= Delay5_out1 <span class="KW">WHEN</span> switch_compare_1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="459">  459   </a>      AXI_dutycyc_1;
</span><span><a class="LN" name="460">  460   </a>
</span><span><a class="LN" name="461">  461   </a>  AXI_dutycyc &lt;= std_logic_vector(Switch3_out1);
</span><span><a class="LN" name="462">  462   </a>
</span><span><a class="LN" name="463">  463   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="464">  464   </a>
</span><span><a class="LN" name="465">  465   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>