Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec 12 17:25:57 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (166)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Debounce_Switch_1/inst/r_State_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Debounce_Switch_2/inst/r_State_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/Debounce_Switch_4/inst/r_State_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (166)
--------------------------------
 There are 166 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.384        0.000                      0                  321        0.049        0.000                      0                  321        2.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.384        0.000                      0                  321        0.209        0.000                      0                  321       19.500        0.000                       0                   168  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.397        0.000                      0                  321        0.209        0.000                      0                  321       19.500        0.000                       0                   168  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.384        0.000                      0                  321        0.049        0.000                      0                  321  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.384        0.000                      0                  321        0.049        0.000                      0                  321  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.563    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.632    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.114    -0.377    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg_n_0_[10]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[10]
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.872    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                         clock pessimism              0.239    -0.632    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.091    -0.541    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.605    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=8, routed)           0.134    -0.330    design_1_i/Debounce_Switch_0/inst/o_Switch
    SLICE_X113Y78        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                         clock pessimism              0.238    -0.605    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.092    -0.513    design_1_i/Debounce_Switch_0/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.426    design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X104Y77        LUT4 (Prop_lut4_I0_O)        0.045    -0.381 r  design_1_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.314    design_1_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X104Y77        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.253    -0.620    
    SLICE_X104Y77        FDRE (Hold_fdre_C_D)         0.120    -0.500    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.183%)  route 0.164ns (46.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.608    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y76        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/Q
                         net (fo=29, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rFSM_current[0]
    SLICE_X107Y75        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_0
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.092    -0.504    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.600    -0.631    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.168    -0.322    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X105Y69        LUT3 (Prop_lut3_I2_O)        0.042    -0.280 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[2]
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.869    -0.871    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.239    -0.631    
    SLICE_X105Y69        FDRE (Hold_fdre_C_D)         0.105    -0.526    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.285    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.042    -0.243 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X107Y72        FDRE (Hold_fdre_C_D)         0.107    -0.499    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.269    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.121    -0.485    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.167    -0.298    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg_n_0_[10]
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/VGA_timings_0/inst/cntH/wNext_count[10]
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X107Y71        FDRE (Hold_fdre_C_D)         0.091    -0.515    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.373    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.265 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.265    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X105Y77        FDRE (Hold_fdre_C_D)         0.105    -0.528    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.346    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.105    -0.501    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y77    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y79    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y79    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y77    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y77    design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y77    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y77    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y79    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y79    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y80    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y80    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y78    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y76    design_1_i/Debounce_Switch_3/inst/r_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y76    design_1_i/Debounce_Switch_4/inst/r_State_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y78    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y78    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.483ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.483    

Slack (MET) :             33.483ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.483    

Slack (MET) :             33.483ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.483    

Slack (MET) :             33.483ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.147    38.925    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.496    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.483    

Slack (MET) :             33.576ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.500    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.576    

Slack (MET) :             33.576ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.147    38.929    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.500    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.632    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.114    -0.377    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg_n_0_[10]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[10]
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.872    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                         clock pessimism              0.239    -0.632    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.091    -0.541    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.605    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=8, routed)           0.134    -0.330    design_1_i/Debounce_Switch_0/inst/o_Switch
    SLICE_X113Y78        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                         clock pessimism              0.238    -0.605    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.092    -0.513    design_1_i/Debounce_Switch_0/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.426    design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X104Y77        LUT4 (Prop_lut4_I0_O)        0.045    -0.381 r  design_1_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.314    design_1_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X104Y77        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.253    -0.620    
    SLICE_X104Y77        FDRE (Hold_fdre_C_D)         0.120    -0.500    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.183%)  route 0.164ns (46.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.608    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y76        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/Q
                         net (fo=29, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rFSM_current[0]
    SLICE_X107Y75        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_0
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.092    -0.504    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.600    -0.631    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.168    -0.322    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X105Y69        LUT3 (Prop_lut3_I2_O)        0.042    -0.280 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[2]
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.869    -0.871    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.239    -0.631    
    SLICE_X105Y69        FDRE (Hold_fdre_C_D)         0.105    -0.526    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.285    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.042    -0.243 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X107Y72        FDRE (Hold_fdre_C_D)         0.107    -0.499    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.269    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.121    -0.485    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.167    -0.298    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg_n_0_[10]
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/VGA_timings_0/inst/cntH/wNext_count[10]
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X107Y71        FDRE (Hold_fdre_C_D)         0.091    -0.515    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.373    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.265 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.265    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X105Y77        FDRE (Hold_fdre_C_D)         0.105    -0.528    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.346    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.105    -0.501    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y77    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y79    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y79    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y80    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y77    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y77    design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y77    design_1_i/Debounce_Switch_2/inst/r_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y77    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y77    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y79    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y79    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y80    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y80    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y78    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y76    design_1_i/Debounce_Switch_3/inst/r_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y76    design_1_i/Debounce_Switch_4/inst/r_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X103Y76    design_1_i/Debounce_Switch_4/inst/r_State_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y78    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y78    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.563    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.632    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.114    -0.377    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg_n_0_[10]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[10]
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.872    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                         clock pessimism              0.239    -0.632    
                         clock uncertainty            0.160    -0.472    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.091    -0.381    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.605    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=8, routed)           0.134    -0.330    design_1_i/Debounce_Switch_0/inst/o_Switch
    SLICE_X113Y78        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.160    -0.445    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.092    -0.353    design_1_i/Debounce_Switch_0/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.426    design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X104Y77        LUT4 (Prop_lut4_I0_O)        0.045    -0.381 r  design_1_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.314    design_1_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X104Y77        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X104Y77        FDRE (Hold_fdre_C_D)         0.120    -0.340    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.183%)  route 0.164ns (46.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.608    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y76        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/Q
                         net (fo=29, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rFSM_current[0]
    SLICE_X107Y75        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_0
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.092    -0.344    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.600    -0.631    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.168    -0.322    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X105Y69        LUT3 (Prop_lut3_I2_O)        0.042    -0.280 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[2]
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.869    -0.871    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.239    -0.631    
                         clock uncertainty            0.160    -0.471    
    SLICE_X105Y69        FDRE (Hold_fdre_C_D)         0.105    -0.366    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.285    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.042    -0.243 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X107Y72        FDRE (Hold_fdre_C_D)         0.107    -0.339    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.269    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.121    -0.325    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.167    -0.298    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg_n_0_[10]
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/VGA_timings_0/inst/cntH/wNext_count[10]
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X107Y71        FDRE (Hold_fdre_C_D)         0.091    -0.355    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.373    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.265 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.265    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X105Y77        FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.346    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.105    -0.341    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.402ns (23.475%)  route 4.570ns (76.525%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.124     5.099    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y79        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y79        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[14]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.402ns (23.818%)  route 4.484ns (76.182%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          1.038     5.013    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.675    38.506    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y80        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.567    39.073    
                         clock uncertainty           -0.160    38.912    
    SLICE_X110Y80        FDRE (Setup_fdre_C_R)       -0.429    38.483    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                         38.483    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.563    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.402ns (24.182%)  route 4.396ns (75.818%))
  Logic Levels:           3  (LDPE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.843    -0.873    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[1]/Q
                         net (fo=29, routed)          2.228     1.810    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/rFSM_current[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.124     1.934 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg_i_2/O
                         net (fo=1, routed)           0.755     2.689    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer
    SLICE_X109Y75        LDPE (SetClr_ldpe_PRE_Q)     0.698     3.387 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_iEn_timer_reg/Q
                         net (fo=28, routed)          0.464     3.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/oLED
    SLICE_X111Y76        LUT6 (Prop_lut6_I5_O)        0.124     3.975 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=26, routed)          0.949     4.924    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.679    38.510    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X110Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.160    38.916    
    SLICE_X110Y83        FDRE (Setup_fdre_C_R)       -0.429    38.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 33.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.632    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.114    -0.377    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg_n_0_[10]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[10]
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.872    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y70        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]/C
                         clock pessimism              0.239    -0.632    
                         clock uncertainty            0.160    -0.472    
    SLICE_X105Y70        FDRE (Hold_fdre_C_D)         0.091    -0.381    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.605    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=8, routed)           0.134    -0.330    design_1_i/Debounce_Switch_0/inst/o_Switch
    SLICE_X113Y78        LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y78        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.160    -0.445    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.092    -0.353    design_1_i/Debounce_Switch_0/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.066    -0.426    design_1_i/Debounce_Switch_3/inst/r_Count_reg[9]
    SLICE_X104Y77        LUT4 (Prop_lut4_I0_O)        0.045    -0.381 r  design_1_i/Debounce_Switch_3/inst/r_State_i_4/O
                         net (fo=2, routed)           0.067    -0.314    design_1_i/Debounce_Switch_3/inst/r_State_i_4_n_0
    SLICE_X104Y77        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X104Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X104Y77        FDRE (Hold_fdre_C_D)         0.120    -0.340    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.183%)  route 0.164ns (46.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.608    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y76        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[0]/Q
                         net (fo=29, routed)          0.164    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rFSM_current[0]
    SLICE_X107Y75        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst_n_0
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.851    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y75        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X107Y75        FDRE (Hold_fdre_C_D)         0.092    -0.344    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.600    -0.631    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.168    -0.322    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X105Y69        LUT3 (Prop_lut3_I2_O)        0.042    -0.280 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[2]
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.869    -0.871    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X105Y69        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.239    -0.631    
                         clock uncertainty            0.160    -0.471    
    SLICE_X105Y69        FDRE (Hold_fdre_C_D)         0.105    -0.366    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[7]/Q
                         net (fo=12, routed)          0.180    -0.285    design_1_i/VGA_timings_0/inst/cntH/Q[7]
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.042    -0.243 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/VGA_timings_0/inst/cntH/wNext_count[8]
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X107Y72        FDRE (Hold_fdre_C_D)         0.107    -0.339    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/Q
                         net (fo=13, routed)          0.174    -0.269    design_1_i/VGA_timings_0/inst/cntH/Q[5]
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.848    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X108Y72        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.121    -0.325    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/Q
                         net (fo=2, routed)           0.167    -0.298    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg_n_0_[10]
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/VGA_timings_0/inst/cntH/wNext_count[10]
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X107Y71        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X107Y71        FDRE (Hold_fdre_C_D)         0.091    -0.355    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.633    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.373    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X105Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.265 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.265    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.874    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X105Y77        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.160    -0.473    
    SLICE_X105Y77        FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.606    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.346    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.847    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X109Y78        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.105    -0.341    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.103    





