#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c52b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27be490 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x27840e0 .functor NOT 1, L_0x27fee60, C4<0>, C4<0>, C4<0>;
L_0x27fece0 .functor XOR 8, L_0x27fe760, L_0x27fec40, C4<00000000>, C4<00000000>;
L_0x27fedf0 .functor XOR 8, L_0x27fece0, L_0x27fed50, C4<00000000>, C4<00000000>;
v0x27f90d0_0 .net "B3_next_dut", 0 0, L_0x27fd3f0;  1 drivers
v0x27f9190_0 .net "B3_next_ref", 0 0, L_0x27fa760;  1 drivers
v0x27f9230_0 .net "Count_next_dut", 0 0, L_0x27fe160;  1 drivers
v0x27f92d0_0 .net "Count_next_ref", 0 0, L_0x27fb990;  1 drivers
v0x27f9370_0 .net "S1_next_dut", 0 0, L_0x27fded0;  1 drivers
v0x27f9460_0 .net "S1_next_ref", 0 0, L_0x27fb510;  1 drivers
v0x27f9530_0 .net "S_next_dut", 0 0, L_0x27fdce0;  1 drivers
v0x27f9600_0 .net "S_next_ref", 0 0, L_0x27fb2c0;  1 drivers
v0x27f96d0_0 .net "Wait_next_dut", 0 0, L_0x27fe530;  1 drivers
v0x27f97a0_0 .net "Wait_next_ref", 0 0, L_0x27fbf20;  1 drivers
v0x27f9870_0 .net *"_ivl_10", 7 0, L_0x27fed50;  1 drivers
v0x27f9910_0 .net *"_ivl_12", 7 0, L_0x27fedf0;  1 drivers
v0x27f99b0_0 .net *"_ivl_2", 7 0, L_0x27fe000;  1 drivers
v0x27f9a50_0 .net *"_ivl_4", 7 0, L_0x27fe760;  1 drivers
v0x27f9af0_0 .net *"_ivl_6", 7 0, L_0x27fec40;  1 drivers
v0x27f9b90_0 .net *"_ivl_8", 7 0, L_0x27fece0;  1 drivers
v0x27f9c50_0 .net "ack", 0 0, v0x27f61b0_0;  1 drivers
v0x27f9cf0_0 .var "clk", 0 0;
v0x27f9dc0_0 .net "counting_dut", 0 0, L_0x27fcf60;  1 drivers
v0x27f9e90_0 .net "counting_ref", 0 0, L_0x27fc210;  1 drivers
v0x27f9f60_0 .net "d", 0 0, v0x27f6310_0;  1 drivers
v0x27fa000_0 .net "done_counting", 0 0, v0x27f63b0_0;  1 drivers
v0x27fa0a0_0 .net "done_dut", 0 0, L_0x27fc300;  1 drivers
v0x27fa170_0 .net "done_ref", 0 0, L_0x27fc120;  1 drivers
v0x27fa240_0 .net "shift_ena_dut", 0 0, L_0x27fd290;  1 drivers
v0x27fa310_0 .net "shift_ena_ref", 0 0, L_0x27fc620;  1 drivers
v0x27fa3e0_0 .net "state", 9 0, v0x27f6610_0;  1 drivers
v0x27fa480_0 .var/2u "stats1", 607 0;
v0x27fa520_0 .var/2u "strobe", 0 0;
v0x27fa5c0_0 .net "tb_match", 0 0, L_0x27fee60;  1 drivers
v0x27fa690_0 .net "tb_mismatch", 0 0, L_0x27840e0;  1 drivers
LS_0x27fe000_0_0 .concat [ 1 1 1 1], L_0x27fc620, L_0x27fc210, L_0x27fc120, L_0x27fbf20;
LS_0x27fe000_0_4 .concat [ 1 1 1 1], L_0x27fb990, L_0x27fb510, L_0x27fb2c0, L_0x27fa760;
L_0x27fe000 .concat [ 4 4 0 0], LS_0x27fe000_0_0, LS_0x27fe000_0_4;
LS_0x27fe760_0_0 .concat [ 1 1 1 1], L_0x27fc620, L_0x27fc210, L_0x27fc120, L_0x27fbf20;
LS_0x27fe760_0_4 .concat [ 1 1 1 1], L_0x27fb990, L_0x27fb510, L_0x27fb2c0, L_0x27fa760;
L_0x27fe760 .concat [ 4 4 0 0], LS_0x27fe760_0_0, LS_0x27fe760_0_4;
LS_0x27fec40_0_0 .concat [ 1 1 1 1], L_0x27fd290, L_0x27fcf60, L_0x27fc300, L_0x27fe530;
LS_0x27fec40_0_4 .concat [ 1 1 1 1], L_0x27fe160, L_0x27fded0, L_0x27fdce0, L_0x27fd3f0;
L_0x27fec40 .concat [ 4 4 0 0], LS_0x27fec40_0_0, LS_0x27fec40_0_4;
LS_0x27fed50_0_0 .concat [ 1 1 1 1], L_0x27fc620, L_0x27fc210, L_0x27fc120, L_0x27fbf20;
LS_0x27fed50_0_4 .concat [ 1 1 1 1], L_0x27fb990, L_0x27fb510, L_0x27fb2c0, L_0x27fa760;
L_0x27fed50 .concat [ 4 4 0 0], LS_0x27fed50_0_0, LS_0x27fed50_0_4;
L_0x27fee60 .cmp/eeq 8, L_0x27fe000, L_0x27fedf0;
S_0x27bd4f0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x27be490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x2795cb0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x2795cf0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x2795d30 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x2795d70 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x2795db0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x2795df0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x2795e30 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x2795e70 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x2795eb0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x2795ef0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x279cc60 .functor NOT 1, v0x27f6310_0, C4<0>, C4<0>, C4<0>;
L_0x27922e0 .functor AND 1, L_0x27fa850, L_0x279cc60, C4<1>, C4<1>;
L_0x27c6890 .functor NOT 1, v0x27f6310_0, C4<0>, C4<0>, C4<0>;
L_0x27c6900 .functor AND 1, L_0x27fa9b0, L_0x27c6890, C4<1>, C4<1>;
L_0x27fab50 .functor OR 1, L_0x27922e0, L_0x27c6900, C4<0>, C4<0>;
L_0x27fad30 .functor NOT 1, v0x27f6310_0, C4<0>, C4<0>, C4<0>;
L_0x27fade0 .functor AND 1, L_0x27fac60, L_0x27fad30, C4<1>, C4<1>;
L_0x27faef0 .functor OR 1, L_0x27fab50, L_0x27fade0, C4<0>, C4<0>;
L_0x27fb200 .functor AND 1, L_0x27fb050, v0x27f61b0_0, C4<1>, C4<1>;
L_0x27fb2c0 .functor OR 1, L_0x27faef0, L_0x27fb200, C4<0>, C4<0>;
L_0x27fb510 .functor AND 1, L_0x27fb430, v0x27f6310_0, C4<1>, C4<1>;
L_0x27fb760 .functor NOT 1, v0x27f63b0_0, C4<0>, C4<0>, C4<0>;
L_0x27fb8d0 .functor AND 1, L_0x27fb670, L_0x27fb760, C4<1>, C4<1>;
L_0x27fb990 .functor OR 1, L_0x27fb5d0, L_0x27fb8d0, C4<0>, C4<0>;
L_0x27fb860 .functor AND 1, L_0x27fbb70, v0x27f63b0_0, C4<1>, C4<1>;
L_0x27fbd60 .functor NOT 1, v0x27f61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27fbe60 .functor AND 1, L_0x27fbc60, L_0x27fbd60, C4<1>, C4<1>;
L_0x27fbf20 .functor OR 1, L_0x27fb860, L_0x27fbe60, C4<0>, C4<0>;
v0x27c6a00_0 .net "B3_next", 0 0, L_0x27fa760;  alias, 1 drivers
v0x27829a0_0 .net "Count_next", 0 0, L_0x27fb990;  alias, 1 drivers
v0x2782aa0_0 .net "S1_next", 0 0, L_0x27fb510;  alias, 1 drivers
v0x2784230_0 .net "S_next", 0 0, L_0x27fb2c0;  alias, 1 drivers
v0x27842d0_0 .net "Wait_next", 0 0, L_0x27fbf20;  alias, 1 drivers
v0x27845c0_0 .net *"_ivl_10", 0 0, L_0x27c6890;  1 drivers
v0x27c6aa0_0 .net *"_ivl_12", 0 0, L_0x27c6900;  1 drivers
v0x27f4390_0 .net *"_ivl_14", 0 0, L_0x27fab50;  1 drivers
v0x27f4470_0 .net *"_ivl_17", 0 0, L_0x27fac60;  1 drivers
v0x27f4550_0 .net *"_ivl_18", 0 0, L_0x27fad30;  1 drivers
v0x27f4630_0 .net *"_ivl_20", 0 0, L_0x27fade0;  1 drivers
v0x27f4710_0 .net *"_ivl_22", 0 0, L_0x27faef0;  1 drivers
v0x27f47f0_0 .net *"_ivl_25", 0 0, L_0x27fb050;  1 drivers
v0x27f48d0_0 .net *"_ivl_26", 0 0, L_0x27fb200;  1 drivers
v0x27f49b0_0 .net *"_ivl_3", 0 0, L_0x27fa850;  1 drivers
v0x27f4a90_0 .net *"_ivl_31", 0 0, L_0x27fb430;  1 drivers
v0x27f4b70_0 .net *"_ivl_35", 0 0, L_0x27fb5d0;  1 drivers
v0x27f4c50_0 .net *"_ivl_37", 0 0, L_0x27fb670;  1 drivers
v0x27f4d30_0 .net *"_ivl_38", 0 0, L_0x27fb760;  1 drivers
v0x27f4e10_0 .net *"_ivl_4", 0 0, L_0x279cc60;  1 drivers
v0x27f4ef0_0 .net *"_ivl_40", 0 0, L_0x27fb8d0;  1 drivers
v0x27f4fd0_0 .net *"_ivl_45", 0 0, L_0x27fbb70;  1 drivers
v0x27f50b0_0 .net *"_ivl_46", 0 0, L_0x27fb860;  1 drivers
v0x27f5190_0 .net *"_ivl_49", 0 0, L_0x27fbc60;  1 drivers
v0x27f5270_0 .net *"_ivl_50", 0 0, L_0x27fbd60;  1 drivers
v0x27f5350_0 .net *"_ivl_52", 0 0, L_0x27fbe60;  1 drivers
v0x27f5430_0 .net *"_ivl_6", 0 0, L_0x27922e0;  1 drivers
v0x27f5510_0 .net *"_ivl_61", 3 0, L_0x27fc370;  1 drivers
v0x27f55f0_0 .net *"_ivl_9", 0 0, L_0x27fa9b0;  1 drivers
v0x27f56d0_0 .net "ack", 0 0, v0x27f61b0_0;  alias, 1 drivers
v0x27f5790_0 .net "counting", 0 0, L_0x27fc210;  alias, 1 drivers
v0x27f5850_0 .net "d", 0 0, v0x27f6310_0;  alias, 1 drivers
v0x27f5910_0 .net "done", 0 0, L_0x27fc120;  alias, 1 drivers
v0x27f5be0_0 .net "done_counting", 0 0, v0x27f63b0_0;  alias, 1 drivers
v0x27f5ca0_0 .net "shift_ena", 0 0, L_0x27fc620;  alias, 1 drivers
v0x27f5d60_0 .net "state", 9 0, v0x27f6610_0;  alias, 1 drivers
L_0x27fa760 .part v0x27f6610_0, 6, 1;
L_0x27fa850 .part v0x27f6610_0, 0, 1;
L_0x27fa9b0 .part v0x27f6610_0, 1, 1;
L_0x27fac60 .part v0x27f6610_0, 3, 1;
L_0x27fb050 .part v0x27f6610_0, 9, 1;
L_0x27fb430 .part v0x27f6610_0, 0, 1;
L_0x27fb5d0 .part v0x27f6610_0, 7, 1;
L_0x27fb670 .part v0x27f6610_0, 8, 1;
L_0x27fbb70 .part v0x27f6610_0, 8, 1;
L_0x27fbc60 .part v0x27f6610_0, 9, 1;
L_0x27fc120 .part v0x27f6610_0, 9, 1;
L_0x27fc210 .part v0x27f6610_0, 8, 1;
L_0x27fc370 .part v0x27f6610_0, 4, 4;
L_0x27fc620 .reduce/or L_0x27fc370;
S_0x27f5fc0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x27be490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x27f61b0_0 .var "ack", 0 0;
v0x27f6270_0 .net "clk", 0 0, v0x27f9cf0_0;  1 drivers
v0x27f6310_0 .var "d", 0 0;
v0x27f63b0_0 .var "done_counting", 0 0;
v0x27f6480_0 .var/2u "fail_onehot", 0 0;
v0x27f6570_0 .var/2u "failed", 0 0;
v0x27f6610_0 .var "state", 9 0;
v0x27f66b0_0 .net "tb_match", 0 0, L_0x27fee60;  alias, 1 drivers
E_0x27922a0 .event posedge, v0x27f6270_0;
E_0x2790ff0/0 .event negedge, v0x27f6270_0;
E_0x2790ff0/1 .event posedge, v0x27f6270_0;
E_0x2790ff0 .event/or E_0x2790ff0/0, E_0x2790ff0/1;
S_0x27f6810 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x27be490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x27fc300 .functor BUFZ 1, L_0x27fce10, C4<0>, C4<0>, C4<0>;
L_0x27fcf60 .functor BUFZ 1, L_0x27fcd70, C4<0>, C4<0>, C4<0>;
L_0x27fd070 .functor OR 1, L_0x27fcc80, L_0x27fcbe0, C4<0>, C4<0>;
L_0x27fd180 .functor OR 1, L_0x27fd070, L_0x27fcb00, C4<0>, C4<0>;
L_0x27fd290 .functor OR 1, L_0x27fd180, L_0x27fca60, C4<0>, C4<0>;
L_0x27fd3f0 .functor BUFZ 1, L_0x27fcbe0, C4<0>, C4<0>, C4<0>;
L_0x27fd4f0 .functor NOT 1, v0x27f6310_0, C4<0>, C4<0>, C4<0>;
L_0x27fd560 .functor AND 1, L_0x27fc7e0, L_0x27fd4f0, C4<1>, C4<1>;
L_0x27fd6c0 .functor NOT 1, v0x27f6310_0, C4<0>, C4<0>, C4<0>;
L_0x27fd730 .functor AND 1, L_0x27fc880, L_0x27fd6c0, C4<1>, C4<1>;
L_0x27fd8a0 .functor OR 1, L_0x27fd560, L_0x27fd730, C4<0>, C4<0>;
L_0x27fd960 .functor NOT 1, v0x27f6310_0, C4<0>, C4<0>, C4<0>;
L_0x27fda40 .functor AND 1, L_0x27fc9c0, L_0x27fd960, C4<1>, C4<1>;
L_0x27fdb50 .functor OR 1, L_0x27fd8a0, L_0x27fda40, C4<0>, C4<0>;
L_0x27fd9d0 .functor AND 1, L_0x27fce10, v0x27f61b0_0, C4<1>, C4<1>;
L_0x27fdce0 .functor OR 1, L_0x27fdb50, L_0x27fd9d0, C4<0>, C4<0>;
L_0x27fded0 .functor AND 1, L_0x27fc7e0, v0x27f6310_0, C4<1>, C4<1>;
L_0x27fdf90 .functor NOT 1, v0x27f63b0_0, C4<0>, C4<0>, C4<0>;
L_0x27fe0a0 .functor AND 1, L_0x27fcd70, L_0x27fdf90, C4<1>, C4<1>;
L_0x27fe160 .functor OR 1, L_0x27fcc80, L_0x27fe0a0, C4<0>, C4<0>;
L_0x27fe320 .functor AND 1, L_0x27fcd70, v0x27f63b0_0, C4<1>, C4<1>;
L_0x27fe390 .functor NOT 1, v0x27f61b0_0, C4<0>, C4<0>, C4<0>;
L_0x27fe4c0 .functor AND 1, L_0x27fce10, L_0x27fe390, C4<1>, C4<1>;
L_0x27fe530 .functor OR 1, L_0x27fe320, L_0x27fe4c0, C4<0>, C4<0>;
v0x27f6bb0_0 .net "B3_next", 0 0, L_0x27fd3f0;  alias, 1 drivers
v0x27f6c70_0 .net "Count_next", 0 0, L_0x27fe160;  alias, 1 drivers
v0x27f6d30_0 .net "S1_next", 0 0, L_0x27fded0;  alias, 1 drivers
v0x27f6e00_0 .net "S_next", 0 0, L_0x27fdce0;  alias, 1 drivers
v0x27f6ec0_0 .net "Wait_next", 0 0, L_0x27fe530;  alias, 1 drivers
v0x27f6fd0_0 .net *"_ivl_24", 0 0, L_0x27fd070;  1 drivers
v0x27f70b0_0 .net *"_ivl_26", 0 0, L_0x27fd180;  1 drivers
v0x27f7190_0 .net *"_ivl_32", 0 0, L_0x27fd4f0;  1 drivers
v0x27f7270_0 .net *"_ivl_34", 0 0, L_0x27fd560;  1 drivers
v0x27f7350_0 .net *"_ivl_36", 0 0, L_0x27fd6c0;  1 drivers
v0x27f7430_0 .net *"_ivl_38", 0 0, L_0x27fd730;  1 drivers
v0x27f7510_0 .net *"_ivl_40", 0 0, L_0x27fd8a0;  1 drivers
v0x27f75f0_0 .net *"_ivl_42", 0 0, L_0x27fd960;  1 drivers
v0x27f76d0_0 .net *"_ivl_44", 0 0, L_0x27fda40;  1 drivers
v0x27f77b0_0 .net *"_ivl_46", 0 0, L_0x27fdb50;  1 drivers
v0x27f7890_0 .net *"_ivl_48", 0 0, L_0x27fd9d0;  1 drivers
v0x27f7970_0 .net *"_ivl_54", 0 0, L_0x27fdf90;  1 drivers
v0x27f7a50_0 .net *"_ivl_56", 0 0, L_0x27fe0a0;  1 drivers
v0x27f7b30_0 .net *"_ivl_60", 0 0, L_0x27fe320;  1 drivers
v0x27f7c10_0 .net *"_ivl_62", 0 0, L_0x27fe390;  1 drivers
v0x27f7cf0_0 .net *"_ivl_64", 0 0, L_0x27fe4c0;  1 drivers
v0x27f7dd0_0 .net "ack", 0 0, v0x27f61b0_0;  alias, 1 drivers
v0x27f7e70_0 .net "b0", 0 0, L_0x27fca60;  1 drivers
v0x27f7f30_0 .net "b1", 0 0, L_0x27fcb00;  1 drivers
v0x27f7ff0_0 .net "b2", 0 0, L_0x27fcbe0;  1 drivers
v0x27f80b0_0 .net "b3", 0 0, L_0x27fcc80;  1 drivers
v0x27f8170_0 .net "count", 0 0, L_0x27fcd70;  1 drivers
v0x27f8230_0 .net "counting", 0 0, L_0x27fcf60;  alias, 1 drivers
v0x27f82f0_0 .net "d", 0 0, v0x27f6310_0;  alias, 1 drivers
v0x27f83e0_0 .net "done", 0 0, L_0x27fc300;  alias, 1 drivers
v0x27f84a0_0 .net "done_counting", 0 0, v0x27f63b0_0;  alias, 1 drivers
v0x27f8590_0 .net "s", 0 0, L_0x27fc7e0;  1 drivers
v0x27f8650_0 .net "s1", 0 0, L_0x27fc880;  1 drivers
v0x27f8920_0 .net "s11", 0 0, L_0x27fc920;  1 drivers
v0x27f89e0_0 .net "s110", 0 0, L_0x27fc9c0;  1 drivers
v0x27f8aa0_0 .net "shift_ena", 0 0, L_0x27fd290;  alias, 1 drivers
v0x27f8b60_0 .net "state", 9 0, v0x27f6610_0;  alias, 1 drivers
v0x27f8c70_0 .net "wait_state", 0 0, L_0x27fce10;  1 drivers
L_0x27fc7e0 .part v0x27f6610_0, 0, 1;
L_0x27fc880 .part v0x27f6610_0, 1, 1;
L_0x27fc920 .part v0x27f6610_0, 2, 1;
L_0x27fc9c0 .part v0x27f6610_0, 3, 1;
L_0x27fca60 .part v0x27f6610_0, 4, 1;
L_0x27fcb00 .part v0x27f6610_0, 5, 1;
L_0x27fcbe0 .part v0x27f6610_0, 6, 1;
L_0x27fcc80 .part v0x27f6610_0, 7, 1;
L_0x27fcd70 .part v0x27f6610_0, 8, 1;
L_0x27fce10 .part v0x27f6610_0, 9, 1;
S_0x27f8eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x27be490;
 .timescale -12 -12;
E_0x2790980 .event anyedge, v0x27fa520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fa520_0;
    %nor/r;
    %assign/vec4 v0x27fa520_0, 0;
    %wait E_0x2790980;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f5fc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f6570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f6480_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x27f5fc0;
T_2 ;
    %wait E_0x2790ff0;
    %load/vec4 v0x27f66b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f6570_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27f5fc0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27f61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f63b0_0, 0;
    %assign/vec4 v0x27f6310_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x27f6610_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2790ff0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x27f61b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27f63b0_0, 0, 1;
    %store/vec4 v0x27f6310_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27f6610_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27922a0;
    %load/vec4 v0x27f6570_0;
    %assign/vec4 v0x27f6480_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2790ff0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x27f61b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27f63b0_0, 0, 1;
    %store/vec4 v0x27f6310_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x27f6610_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x27922a0;
    %load/vec4 v0x27f6480_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x27f6570_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27be490;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f9cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fa520_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27be490;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f9cf0_0;
    %inv;
    %store/vec4 v0x27f9cf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27be490;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f6270_0, v0x27fa690_0, v0x27f9f60_0, v0x27fa000_0, v0x27f9c50_0, v0x27fa3e0_0, v0x27f9190_0, v0x27f90d0_0, v0x27f9600_0, v0x27f9530_0, v0x27f9460_0, v0x27f9370_0, v0x27f92d0_0, v0x27f9230_0, v0x27f97a0_0, v0x27f96d0_0, v0x27fa170_0, v0x27fa0a0_0, v0x27f9e90_0, v0x27f9dc0_0, v0x27fa310_0, v0x27fa240_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27be490;
T_7 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27be490;
T_8 ;
    %wait E_0x2790ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fa480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
    %load/vec4 v0x27fa5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fa480_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27f9190_0;
    %load/vec4 v0x27f9190_0;
    %load/vec4 v0x27f90d0_0;
    %xor;
    %load/vec4 v0x27f9190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x27f9600_0;
    %load/vec4 v0x27f9600_0;
    %load/vec4 v0x27f9530_0;
    %xor;
    %load/vec4 v0x27f9600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x27f9460_0;
    %load/vec4 v0x27f9460_0;
    %load/vec4 v0x27f9370_0;
    %xor;
    %load/vec4 v0x27f9460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x27f92d0_0;
    %load/vec4 v0x27f92d0_0;
    %load/vec4 v0x27f9230_0;
    %xor;
    %load/vec4 v0x27f92d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x27f97a0_0;
    %load/vec4 v0x27f97a0_0;
    %load/vec4 v0x27f96d0_0;
    %xor;
    %load/vec4 v0x27f97a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x27fa170_0;
    %load/vec4 v0x27fa170_0;
    %load/vec4 v0x27fa0a0_0;
    %xor;
    %load/vec4 v0x27fa170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x27f9e90_0;
    %load/vec4 v0x27f9e90_0;
    %load/vec4 v0x27f9dc0_0;
    %xor;
    %load/vec4 v0x27f9e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x27fa310_0;
    %load/vec4 v0x27fa310_0;
    %load/vec4 v0x27fa240_0;
    %xor;
    %load/vec4 v0x27fa310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x27fa480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa480_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/review2015_fsmonehot/iter0/response8/top_module.sv";
