<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.12.05.22:55:06"
 outputDirectory="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="fft_ii_0_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="33" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="fft_ii_0_sink_valid" direction="input" role="valid" width="1" />
   <port name="fft_ii_0_sink_ready" direction="output" role="ready" width="1" />
   <port name="fft_ii_0_sink_error" direction="input" role="error" width="2" />
   <port
       name="fft_ii_0_sink_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="fft_ii_0_sink_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="fft_ii_0_sink_data" direction="input" role="data" width="33" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="OFDM_Modulation:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1544021703,AUTO_UNIQUE_ID=(OFDM_Cyclic_Prefix_Adder:1.0:CP_Length=128,Packet_Length=1024)(clock_source:18.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_fft_ii:18.0:CALC_LATENCY=1024,THROUGHPUT_LATENCY=1024,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=16,in_width_derived=16,length=1024,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=16,selected_device_family=Cyclone V,twid_width=16,twid_width_derived=16)(avalon_streaming:18.0:)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)"
   instancePathKey="OFDM_Modulation"
   kind="OFDM_Modulation"
   version="1.0"
   name="OFDM_Modulation">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1544021703" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/OFDM_Modulation.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Cyclic_Prefix_Adder.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_3n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_1n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_1n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_2n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_2n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_3n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/ip/OFDMCPAdder/OFDM_Cyclic_Prefix_Adder_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/18.0/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA_lite/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 0 starting:OFDM_Modulation "OFDM_Modulation"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="OFDM_Modulation"><![CDATA["<b>OFDM_Modulation</b>" reuses <b>OFDM_Cyclic_Prefix_Adder</b> "<b>submodules/OFDM_Cyclic_Prefix_Adder</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation"><![CDATA["<b>OFDM_Modulation</b>" reuses <b>altera_fft_ii</b> "<b>submodules/OFDM_Modulation_fft_ii_0</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation"><![CDATA["<b>OFDM_Modulation</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/OFDM_Modulation_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation"><![CDATA["<b>OFDM_Modulation</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 3 starting:OFDM_Cyclic_Prefix_Adder "submodules/OFDM_Cyclic_Prefix_Adder"</message>
   <message level="Info" culprit="OFDM_Cyclic_Prefix_Adder_0"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>OFDM_Cyclic_Prefix_Adder</b> "<b>OFDM_Cyclic_Prefix_Adder_0</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 2 starting:altera_fft_ii "submodules/OFDM_Modulation_fft_ii_0"</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_3n1024sin.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_1n1024cos.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_1n1024sin.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_2n1024cos.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_2n1024sin.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_3n1024cos.hex</message>
   <message level="Info" culprit="fft_ii_0"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>altera_fft_ii</b> "<b>fft_ii_0</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 1 starting:altera_avalon_st_adapter "submodules/OFDM_Modulation_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 0 starting:error_adapter "submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDM_Cyclic_Prefix_Adder:1.0:CP_Length=128,Packet_Length=1024"
   instancePathKey="OFDM_Modulation:.:OFDM_Cyclic_Prefix_Adder_0"
   kind="OFDM_Cyclic_Prefix_Adder"
   version="1.0"
   name="OFDM_Cyclic_Prefix_Adder">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Cyclic_Prefix_Adder.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/ip/OFDMCPAdder/OFDM_Cyclic_Prefix_Adder_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OFDM_Modulation" as="OFDM_Cyclic_Prefix_Adder_0" />
  <messages>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 3 starting:OFDM_Cyclic_Prefix_Adder "submodules/OFDM_Cyclic_Prefix_Adder"</message>
   <message level="Info" culprit="OFDM_Cyclic_Prefix_Adder_0"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>OFDM_Cyclic_Prefix_Adder</b> "<b>OFDM_Cyclic_Prefix_Adder_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fft_ii:18.0:CALC_LATENCY=1024,THROUGHPUT_LATENCY=1024,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=16,in_width_derived=16,length=1024,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=16,selected_device_family=Cyclone V,twid_width=16,twid_width_derived=16"
   instancePathKey="OFDM_Modulation:.:fft_ii_0"
   kind="altera_fft_ii"
   version="18.0"
   name="OFDM_Modulation_fft_ii_0">
  <parameter name="THROUGHPUT_LATENCY" value="1024" />
  <parameter name="in_width_derived" value="16" />
  <parameter name="in_order" value="Natural" />
  <parameter name="hyper_opt" value="false" />
  <parameter name="num_engines_derived" value="1" />
  <parameter name="twid_width_derived" value="16" />
  <parameter name="length" value="1024" />
  <parameter name="out_order" value="Natural" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="dsp_resource_opt" value="false" />
  <parameter name="CALC_LATENCY" value="1024" />
  <parameter name="design_env" value="QSYS" />
  <parameter name="data_rep" value="Block Floating Point" />
  <parameter name="in_width" value="16" />
  <parameter name="engine_arch" value="Quad Output" />
  <parameter name="data_flow" value="Streaming" />
  <parameter name="out_width" value="29" />
  <parameter name="num_engines" value="1" />
  <parameter name="out_width_derived" value="16" />
  <parameter name="hard_fp" value="false" />
  <parameter name="twid_width" value="16" />
  <parameter name="direction" value="Bi-directional" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_3n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_1n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_1n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_2n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_2n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0_3n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_fft_ii_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/18.0/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA_lite/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OFDM_Modulation" as="fft_ii_0" />
  <messages>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 2 starting:altera_fft_ii "submodules/OFDM_Modulation_fft_ii_0"</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_3n1024sin.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_1n1024cos.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_1n1024sin.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_2n1024cos.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_2n1024sin.hex</message>
   <message level="Info" culprit="fft_ii_0">--- add file: OFDM_Modulation_fft_ii_0_3n1024cos.hex</message>
   <message level="Info" culprit="fft_ii_0"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>altera_fft_ii</b> "<b>fft_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.0:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=38,inChannelWidth=0,inDataWidth=38,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=38,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.0:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0)(clock:18.0:)(clock:18.0:)(reset:18.0:)"
   instancePathKey="OFDM_Modulation:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="OFDM_Modulation_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="38" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="38" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="OFDM_Modulation" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 1 starting:altera_avalon_st_adapter "submodules/OFDM_Modulation_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 0 starting:error_adapter "submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="OFDM_Modulation:.:rst_controller"
   kind="altera_reset_controller"
   version="18.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OFDM_Modulation" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>OFDM_Modulation</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.0:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="OFDM_Modulation:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.0"
   name="OFDM_Modulation_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDM_Modulation/synthesis/submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OFDM_Modulation_avalon_st_adapter" as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="OFDM_Modulation">queue size: 0 starting:error_adapter "submodules/OFDM_Modulation_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
