0.7
2020.2
Oct 19 2021
03:16:22
F:/Verilog_Learn/sim_116_gray_fast/design/vlg_design.v,1669450465,verilog,,,,vlg_design,,,,,,,,
F:/Verilog_Learn/sim_116_gray_fast/vivado_prj_116/kt7/kt7.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
