-- -------------------------------------------------------------
--
--  Entity Declaration for ent_t
--
-- Generated
--  by:  wig
--  on:  Tue Jul 19 07:03:42 2005
--  cmd: h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../../highlow.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_t-e.vhd,v 1.1 2005/07/19 07:13:10 wig Exp $
-- $Date: 2005/07/19 07:13:10 $
-- $Log: ent_t-e.vhd,v $
-- Revision 1.1  2005/07/19 07:13:10  wig
-- Update testcases. Added highlow/nolowbus
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.57 2005/07/18 08:58:22 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity ent_t
--
entity ent_t is

        -- Generics:
		-- No Generated Generics for Entity ent_t


    	-- Generated Port Declaration:
		-- No Generated Port for Entity ent_t


end ent_t;
--
-- End of Generated Entity ent_t
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
