
const char *PMU_EVENT_NAMES[] = {
	"CYCLES",		//0x0
	"USERDEF1 (im2col)",
	"USERDEF2 (gemm)",
	"COMMITTED_PKT_ANY",
	"COMMITTED_PKT_BSB",
	"",
	"",
	"COMMITTED_PKT_B2B",
	"COMMITTED_PKT_SMT",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",		//0x10
	"ICACHE_DEMAND_MISS_CYCLES",
	"ICACHE_DEMAND_MISS",
	"DCACHE_DEMAND_MISS",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"ANY_IU_REPLAY",		//0x20
	"ANY_DU_REPLAY",
	"CU_EARLY_CANCEL",
	"",
	"",
	"1T_RUNNING_PKTS",
	"2T_RUNNING_PKTS",
	"3T_RUNNING_PKTS",
	"",
	"",
	"COMMITTED_INSTS",
	"COMMITTED_TC1_INSTS",
	"COMMITTED_PRIVATE_INSTS",
	"",
	"",
	"4T_RUNNING_PKTS",
	"COMMITTED_LOADS",		//0x30
	"COMMITTED_STORES",
	"COMMITTED_MEMOPS",
	"",
	"",
	"",
	"",
	"COMMITED_CONTROL_FLOW",
	"COMMITTED_PKT_CHANGED_FLOW",
	"COMMITTED_ENDLOOP",
	"",
	"1T_RUNNING_CYCLES",
	"2T_RUNNING_CYCLES",
	"3T_RUNNING_CYCLES",
	"4T_RUNNING_CYCLES",
	"",
	"AXI_READS",		//0x40
	"AXI_READ_32",
	"AXI_WRITE",
	"AXI_WRITE_32",
	"AHB_READ",
	"AHB_WRITE",
	"",
	"AXI_SLAVE_MULTI_BEAT",
	"AXI_SLAVE_SINGLE_BEAT",
	"AXI2_READ",
	"AXI2_READ_32",
	"AXI2_WRITE",
	"AXI2_WRITE_32",
	"AXI2_CONGESTION",
	"",
	"",
	"COMMITTED_FP_INSTS",		//0x50
	"BRANCH_MISPREDICT_DIRECTION",
	"BRANCH_MISPREDICT_TARGET",
	"",
	"",
	"",
	"",
	"",
	"JTLB_MISS",
	"",
	"COMMITTED_PKT_RETURN",
	"COMMITTED_PKT_INDIR_JUMP",
	"COMMITTED_BIMODAL_BRANCH",
	"BRANCH_QUEUE_FULL",
	"SMT_XU_CONFLICT",
	"",
	"",		//0x60
	"",
	"",
	"",
	"",
	"",
	"IU_LINE_FROM_LOOP_BUF",
	"",
	"IU_1_PKT_AVAIL",
	"",
	"IU_REQ_TO_L2_REPLAYED",
	"IU_PREFETCH_TO_L2",
	"ITLB_MISS",
	"IU_2_PKT_AVAIL",
	"IU_3_PKT_AVAIL",
	"IU_REQ_STALLED",
	"BIMODAL_UPDATE_DROPPED",	//0x70
	"IU_0_PKT_AVAIL",
	"IU_LINE_FALLTHROUGH",
	"IU_LEFTOVER_DROP",
	"L2FETCH_IU_ACCESS",
	"L2FETCH_IU_MISS",
	"L2_IU_ACCESS",
	"L2_IU_MISS",
	"L2_IU_PREFETCH_ACCESS",
	"L2_IU_PREFETCH_MISS",
	"",
	"",
	"L2_DU_READ_ACCESS",
	"L2_DU_READ_MISS",
	"L2FETCH_ACCESS",
	"L2FETCH_MISS",
	"L2_AXI_INTERLEAVE_DROP",		//0x80
	"L2_ACCESS",
	"L2_PIPE_CONFLICT",
	"L2_TAG_ARRAY_CONFLICT",
	"AXI_RD_CONGESTION",
	"AHB_CONGESTION",
	"",
	"TCM_DU_ACCESS",
	"TCM_DU_RD_ACCESS",
	"TCM_IU_ACCESS",
	"L2_CASTOUT",
	"L2_DU_STORE_ACCESS",
	"L2_DU_STORE_MISS",
	"L2_DU_PREFETCH_ACCESS",
	"L2_DU_PREFETCH_MISS",
	"L2_DU_RETURN_NOT_ACKED",
	"L2_DU_LOAD_2NDARY_MISS",		//0x90
	"L2FETCH_COMMAND",
	"L2FETCH_COMMAND_KIILLED",
	"L2FETCH_COMMAND_OVERWRITE",
	"",
	"",
	"",
	"L2_ACCESS_EVEN",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"ANY_DU_STALL",		//0xA0
	"DU_BANK_CONFLICT_REPLAY",
	"",
	"L2_FIFO_FULL_REPLAY",
	"DU_STOREBUF_FULL_REPLAY",
	"",
	"",
	"",
	"DU_FILL_REPLAY",
	"",
	"",
	"",
	"DU_READ_TO_L2",
	"DU_WRITE_TO_L2",
	"",
	"DCZERO_COMMITTED",
	"",		//0xB0
	"",
	"",
	"DTLB_MISS",
	"",
	"",
	"STOREBUF_HIT_REPLAY",
	"STOREBUF_FORCE_REPLAY",
	"",
	"SMT_BANK_CONFLICT",
	"SMT_PORT_CONFLICT",
	"",
	"",
	"PAGE_CROSS_REPLAY",
	"",
	"DU_DEMAND_2NDARY_MISS",
	"",		//0xC0
	"",
	"",
	"DCFETCH_COMMITTED",
	"DCFETCH_HIT",
	"DCFETCH_MISS",
	"",
	"",
	"DU_LOAD_UNCACHEABLE",
	"DU_DUAL_LOAD_UNCACHEABLE",
	"DU_STORE_UNCACHEABLE",
	"",
	"MISS_TO_PREFETCH",
	"",
	"AXI_LINE64_READ_REQ",
	"AXI_LINE64_WRITE_REQ",
	"AXI_WR_CONGESTION",		//0xD0
	"AHB_8_RD_REQ",
	"AXI_INCOMPLETE_WR_REQ",
	"L2FETCH_COMMAND_PAGE_TERMINATION",
	"REQ_STALL_WRITE_BUFFER_EXHAUSTION",
	"L2_DU_STORE_COALESCE",
	"",
	"",
	"",
	"",
	"",
	"",
	"REQ_STALL_EVICTION_BUFFER_EXHAUSTION",
	"AHB_MULTIBEAT_RD_REQ",
	"",
	"L2_DU_LOAD_2NDARY_MISS_ON_SW_PF",
	"",		//0xE0
	"",
	"",
	"",
	"",
	"",
	"ARCH_LOCK_PVIEW_CYCLES",
	"IU_NO_PKT_PVIEW_CYCLES",
	"IU_BRANCH_MISS_PVIEW_CYCLES",
	"DU_CACHE_MISS_PVIEW_CYCLES",
	"DU_BUSY_OTHER_PVIEW_CYCLES",
	"CU_BUSY_PVIEW_CYCLES",
	"SMT_DU_CONFLICT_PVIEW_CYCLES",
	"SMT_XU_CONFLICT_PVIEW_CYCLES",
	"",
	"",
	"",//0xF0
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",
	"",//0xFF
/*256 0x100*/ "HVX_ACTIVE",
/*257 0x101*/ "HVX_WAIT_EMPTY",
/*258 0x102*/ "HVX_EMPTY",
/*259 0x103*/ "HVX_WAIT",
/*260 0x104*/ "HVX_REG_ORDER",
/*261 0x105*/ "HVX_LD_VTCM_OUTSTANDING",
/*262 0x106*/ "HVX_LD_L2_OUTSTANDING",
/*263 0x107*/ "HVX_ST_VTCM_OUTSTANDING",
/*264 0x108*/ "HVX_ST_L2_OUTSTANDING",
/*265 0x109*/ "HVX_SCATGATH_OUTSTANDING",
/*266 0x10a*/ "HVX_SCATGATH_SHARED_FULL",
/*267 0x10b*/ "HVX_ST_L2_SHARED_FULL",
/*268 0x10c*/ "HVX_ST_ST_BANK_CONFLICT",
/*269 0x10d*/ "HVX_VTCM_BANDWIDTH_OVER",
/*270 0x10e*/ "HVX_OTHER_PART_OUTSTANDING",
/*271 0x10f*/ "HVX_VOLTAGE_VIRUS_OVER",
/*272 0x110*/ "HVX_VOLTAGE_UNDER",
/*273 0x111*/ "HVX_POWER_OVER",
/*274 0x112*/ "HVX_PARTIAL_PKT",
/*275 0x113*/ "HVX_PKT",
/*276 0x114*/ "",
/*277 0x114*/ "",
/*278 0x114*/ "",
/*279 0x114*/ "",
/*280 0x118*/ "HVX_PKT_THREAD",
/*281 0x119*/ "HVX_CORE_VFIFO_FULL_STALL",
/*282 0x11a*/ "HVX_L2_STORE_ACCESS",
/*283 0x11b*/ "HVX_L2_STORE_MISS",
/*284 0x11c*/ "HVX_L2_LOAD_ACCESS",
/*285 0x11d*/ "HVX_L2_LOAD_MISS",
/*286 0x11e*/ "HVX_L2_LOAD_SECONDARY_MISS",
/*287 0x11f*/ "HVX_TCM_STORE_ACCESS",
/*288 0x120*/ "HVX_TCM_LOAD_ACCESS",
/*289 0x121*/ "",
/*290 0x122*/ "",
/*291 0x123*/ "",
/*292 0x124*/ "",
/*293 0x125*/ "",
/*294 0x126*/ "",
/*295 0x127*/ "",
/*296 0x128*/ "VTCM_VECTOR_EXHAUSTED",
/*297 0x129*/ "VTCM_VECTOR_SCALAR_ORDER",
/*298 0x12a*/ "VTCM_VECTOR_LD_GATH_ORDER",
/*299 0x12b*/ "VTCM_VECTOR_LD_ST_ORDER",
/*300 0x12c*/ "VTCM_VECTOR_LD_FULL",
/*301 0x12d*/ "VTCM_VECTOR_SCATGATH_FULL",
/*302 0x12e*/ "VTCM_VECTOR_ST_FULL",
/*303 0x12f*/ "VTCM_VECTOR_LD_ST_BANK_CONFLICT",
/*304 0x130*/ "VTCM_VECTOR_LD_LD_BANK_CONFLICT",
/*305 0x131*/ "VTCM_VECTOR_LD_PARTIAL_PKT",
/*306 0x132*/ "VTCM_VECTOR_ST_PARTIAL_PKT",
/*307 0x133*/ "VTCM_VECTOR_LD_PKT",
/*308 0x134*/ "VTCM_VECTOR_ST_PKT",
/*309 0x135*/ "VTCM_VECTOR_SCATGATH_PKT",
/*310 0x136*/ "VTCM_VECTOR_NULL_PKT",
/*311 0x137*/ "",
/*312 0x138*/ "",
/*313 0x139*/ "VTCM_SCALAR_ACTIVE",
/*314 0x13a*/ "VTCM_SCALAR_EMPTY",
/*315 0x13b*/ "VTCM_SCALAR_PORT_CONFLICT",
/*316 0x13c*/ "VTCM_SCALAR_ST_ORDER",
/*317 0x13d*/ "VTCM_SCALAR_VECTOR_ORDER",
/*318 0x13e*/ "VTCM_SCALAR_LD_OUTSTANDING",
/*319 0x13f*/ "VTCM_SCALAR_LD_SHARED_FULL",
/*320 0x140*/ "VTCM_SCALAR_BANK_CONFLICT",
/*321 0x141*/ "VTCM_SCALAR_LD_PIPELINE_CONFLICT",
/*322 0x142*/ "VTCM_SCALAR_BANDWIDTH_OVER",
/*323 0x143*/ "VTCM_SCALAR_LD",
/*324 0x144*/ "VTCM_SCALAR_LDHIT",
/*325 0x145*/ "VTCM_SCALAR_ST",
/*326 0x146*/ "",
/*327 0x147*/ "",
/*328 0x148*/ "SCATGATH_SB_ACTIVE",
/*329 0x149*/ "SCATGATH_SB_WAIT_EMPTY",
/*330 0x14a*/ "SCATGATH_SB_EMPTY",
/*331 0x14b*/ "SCATGATH_SB_WAIT",
/*332 0x14c*/ "SCATGATH_SB_OUTSTANDING",
/*333 0x14d*/ "SCATGATH_SB",
/*324 0x14e*/ "",
/*325 0x14f*/ "",
/*336 0x150*/ "SCATGATH_IN_EMPTY",
/*337 0x151*/ "SCATGATH_IN_OUTSTANDING",
/*338 0x152*/ "SCATGATH_IN",
/*339 0x153*/ "",
/*340 0x154*/ "",
/*341 0x155*/ "",
/*342 0x156*/ "",
/*343 0x157*/ "",
/*344 0x158*/ "HVX_VREG_RD_EARLY_WR_1PKT",
/*345 0x159*/ "HVX_VREG_RD_EARLY_WR_2PKT",
/*346 0x15a*/ "HVX_VREG_RD_EARLY_WR",
/*347 0x15b*/ "HVX_VREG_RD_LATE_WR_1PKT",
/*348 0x15c*/ "HVX_VREG_RD_LATE_WR_2PKT",
/*349 0x15d*/ "HVX_VREG_RD_LATE_WR",
/*350 0x15e*/ "HVX_VREG_WR_EARLY_WR_1PKT",
/*351 0x15f*/ "HVX_VREG_WR_EARLY_WR_2PKT",
/*352 0x160*/ "HVX_VREG_WR_EARLY_WR",
/*353 0x161*/ "HVX_VREG_WR_LAT_WR_1PKT",
/*354 0x162*/ "HVX_VREG_WR_LATE_WR_2PKT",
/*355 0x163*/ "HVX_VREG_WR_LATE_WR",
/*356 0x164*/ "",
/*357 0x165*/ "HVX_MAX_VOLT_UNDERSHOOT",
};
