INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.sim/sim_1/impl/timing/xsim/tb_simulate_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-311] analyzing module WCLK__WCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module top_simulate
INFO: [VRFC 10-311] analyzing module glbl
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sim_1/new/tb_simulate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simulate
=======
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
